Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May  7 12:57:48 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 529 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6088 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.796        0.000                      0                  823       -0.501      -23.313                     48                  823        3.000        0.000                       0                   488  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1         {0.000 5.000}        10.000          100.000         
  clk_interpolation_design_1_clk_wiz_0_0  {0.000 79.375}       158.750         6.299           
  clk_reg_design_1_clk_wiz_0_0            {0.000 20.000}       40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0            {0.000 19.844}       39.687          25.197          
  clkfbout_design_1_clk_wiz_0_0           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                           3.000        0.000                       0                     1  
  clk_interpolation_design_1_clk_wiz_0_0      153.583        0.000                      0                    1        2.015        0.000                      0                    1       54.610        0.000                       0                   196  
  clk_reg_design_1_clk_wiz_0_0                 32.539        0.000                      0                  229        0.110        0.000                      0                  229       19.500        0.000                       0                    95  
  clk_vga_design_1_clk_wiz_0_0                 32.558        0.000                      0                  353        0.146        0.000                      0                  353       19.344        0.000                       0                   193  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_vga_design_1_clk_wiz_0_0            clk_interpolation_design_1_clk_wiz_0_0       28.796        0.000                      0                  192        0.094        0.000                      0                  192  
clk_interpolation_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0                 38.825        0.000                      0                   48       -0.501      -23.313                     48                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      153.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             153.583ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.750ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 0.456ns (9.215%)  route 4.492ns (90.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 160.247 - 158.750 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.619     1.621    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y103        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y103        FDCE (Prop_fdce_C_Q)         0.456     2.077 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=31, routed)          4.492     6.569    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X70Y113        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.494   160.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y113        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism              0.094   160.341    
                         clock uncertainty           -0.130   160.211    
    SLICE_X70Y113        FDRE (Setup_fdre_C_D)       -0.058   160.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                        160.153    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                153.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.015ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.141ns (6.672%)  route 1.972ns (93.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.564     0.566    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y103        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y103        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=31, routed)          1.972     2.679    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X70Y113        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.831     0.832    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y113        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism             -0.256     0.577    
    SLICE_X70Y113        FDRE (Hold_fdre_C_D)         0.087     0.664    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  2.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_interpolation_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 79.375 }
Period(ns):         158.750
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         158.750     156.595    BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         158.750     157.501    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X67Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X64Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X64Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X64Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X64Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X64Y119    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X64Y119    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X64Y119    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       158.750     54.610     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X67Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y118    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X69Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y120    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X69Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y121    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y123    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[117]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y123    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[118]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y123    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[119]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X70Y123    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 2.826ns (41.252%)  route 4.025ns (58.748%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.834     7.707    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X84Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.831 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.779     8.609    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.597    41.600    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism              0.079    41.679    
                         clock uncertainty           -0.102    41.577    
    SLICE_X83Y81         FDRE (Setup_fdre_C_R)       -0.429    41.148    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 2.826ns (41.252%)  route 4.025ns (58.748%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.834     7.707    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X84Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.831 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.779     8.609    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.597    41.600    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/C
                         clock pessimism              0.079    41.679    
                         clock uncertainty           -0.102    41.577    
    SLICE_X83Y81         FDRE (Setup_fdre_C_R)       -0.429    41.148    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.826ns (41.879%)  route 3.922ns (58.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.754     7.627    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.756     8.507    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.599    41.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/C
                         clock pessimism              0.079    41.681    
                         clock uncertainty           -0.102    41.579    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.524    41.055    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         41.055    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.826ns (41.879%)  route 3.922ns (58.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.754     7.627    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.756     8.507    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.599    41.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/C
                         clock pessimism              0.079    41.681    
                         clock uncertainty           -0.102    41.579    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.524    41.055    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         41.055    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.826ns (41.879%)  route 3.922ns (58.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.754     7.627    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.756     8.507    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.599    41.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[24]/C
                         clock pessimism              0.079    41.681    
                         clock uncertainty           -0.102    41.579    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.524    41.055    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         41.055    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.826ns (41.879%)  route 3.922ns (58.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.754     7.627    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.756     8.507    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.599    41.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[25]/C
                         clock pessimism              0.079    41.681    
                         clock uncertainty           -0.102    41.579    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.524    41.055    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         41.055    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.826ns (41.879%)  route 3.922ns (58.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.754     7.627    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.756     8.507    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.599    41.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[26]/C
                         clock pessimism              0.079    41.681    
                         clock uncertainty           -0.102    41.579    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.524    41.055    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         41.055    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.826ns (41.879%)  route 3.922ns (58.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.754     7.627    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.756     8.507    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.599    41.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[30]/C
                         clock pessimism              0.079    41.681    
                         clock uncertainty           -0.102    41.579    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.524    41.055    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         41.055    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.826ns (41.879%)  route 3.922ns (58.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.754     7.627    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.756     8.507    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.599    41.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/C
                         clock pessimism              0.079    41.681    
                         clock uncertainty           -0.102    41.579    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.524    41.055    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         41.055    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.634ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.826ns (42.431%)  route 3.834ns (57.569%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.757     1.759    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.213 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.398     5.611    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           1.014     6.749    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.834     7.707    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X84Y81         LUT3 (Prop_lut3_I0_O)        0.124     7.831 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.588     8.419    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X84Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.597    41.600    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/C
                         clock pessimism              0.079    41.679    
                         clock uncertainty           -0.102    41.577    
    SLICE_X84Y81         FDRE (Setup_fdre_C_R)       -0.524    41.053    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         41.053    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                 32.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.593     0.595    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X81Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.210     0.946    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[7]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.907     0.909    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.256     0.653    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.836    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.600     0.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[2]/Q
                         net (fo=6, routed)           0.099     0.842    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[2]
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.048     0.890 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.890    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[3]
    SLICE_X84Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.871     0.873    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.133     0.748    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.596     0.598    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y80         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.116     0.854    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[10]
    SLICE_X83Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.867     0.869    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism             -0.256     0.613    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.070     0.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.596     0.598    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/Q
                         net (fo=1, routed)           0.098     0.836    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[12]
    SLICE_X82Y80         LUT3 (Prop_lut3_I0_O)        0.045     0.881 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.881    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[13]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.866     0.868    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y80         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/C
                         clock pessimism             -0.257     0.611    
    SLICE_X82Y80         FDRE (Hold_fdre_C_D)         0.092     0.703    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.597     0.599    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164     0.763 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.082     0.845    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[26]
    SLICE_X85Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.890 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[27]_i_1/O
                         net (fo=1, routed)           0.000     0.890    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[27]_i_1_n_0
    SLICE_X85Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.867     0.869    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y81         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/C
                         clock pessimism             -0.257     0.612    
    SLICE_X85Y81         FDRE (Hold_fdre_C_D)         0.091     0.703    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.548%)  route 0.306ns (68.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.598     0.600    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y82         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.306     1.047    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[0]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.907     0.909    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.234     0.675    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.858    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.598     0.600    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X89Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDSE (Prop_fdse_C_Q)         0.141     0.741 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/Q
                         net (fo=1, routed)           0.139     0.880    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[21]
    SLICE_X88Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.925 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[22]_i_1/O
                         net (fo=1, routed)           0.000     0.925    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[22]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.868     0.870    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/C
                         clock pessimism             -0.257     0.613    
    SLICE_X88Y81         FDSE (Hold_fdse_C_D)         0.121     0.734    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.600     0.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164     0.766 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.093     0.859    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[0]
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.904 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.904    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[5]
    SLICE_X85Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.871     0.873    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[5]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.092     0.707    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.598     0.600    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.164     0.764 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/Q
                         net (fo=2, routed)           0.093     0.857    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in_0[0]
    SLICE_X89Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.902 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[20]_i_1/O
                         net (fo=1, routed)           0.000     0.902    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[20]_i_1_n_0
    SLICE_X89Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.868     0.870    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X89Y81         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/C
                         clock pessimism             -0.257     0.613    
    SLICE_X89Y81         FDSE (Hold_fdse_C_D)         0.091     0.704    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.600     0.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164     0.766 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.115     0.881    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[3]
    SLICE_X85Y85         LUT5 (Prop_lut5_I0_O)        0.048     0.929 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.929    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[4]
    SLICE_X85Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.871     0.873    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.107     0.722    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y32     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y81     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X87Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X89Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X89Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X88Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X88Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X88Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y80     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y81     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X87Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X89Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X89Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X88Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X88Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X88Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X88Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X88Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X88Y82     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.558ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.722ns (25.712%)  route 4.975ns (74.288%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.189 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.825     8.331    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X55Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.498    41.189    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
                         clock pessimism              0.007    41.196    
                         clock uncertainty           -0.102    41.094    
    SLICE_X55Y88         FDRE (Setup_fdre_C_CE)      -0.205    40.889    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 32.558    

Slack (MET) :             32.558ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.722ns (25.712%)  route 4.975ns (74.288%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.189 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.825     8.331    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X55Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.498    41.189    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
                         clock pessimism              0.007    41.196    
                         clock uncertainty           -0.102    41.094    
    SLICE_X55Y88         FDRE (Setup_fdre_C_CE)      -0.205    40.889    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 32.558    

Slack (MET) :             32.699ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 1.722ns (26.269%)  route 4.833ns (73.731%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.188 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.683     8.189    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X55Y87         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.497    41.188    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X55Y87         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
                         clock pessimism              0.007    41.195    
                         clock uncertainty           -0.102    41.093    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.205    40.888    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 32.699    

Slack (MET) :             32.699ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 1.722ns (26.269%)  route 4.833ns (73.731%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.188 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.683     8.189    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X55Y87         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.497    41.188    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X55Y87         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.007    41.195    
                         clock uncertainty           -0.102    41.093    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.205    40.888    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 32.699    

Slack (MET) :             32.841ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.722ns (26.833%)  route 4.695ns (73.167%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.192 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.546     8.051    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X59Y86         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.501    41.192    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X59Y86         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
                         clock pessimism              0.007    41.199    
                         clock uncertainty           -0.102    41.097    
    SLICE_X59Y86         FDRE (Setup_fdre_C_CE)      -0.205    40.892    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 32.841    

Slack (MET) :             32.841ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.722ns (26.833%)  route 4.695ns (73.167%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.192 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.546     8.051    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X59Y86         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.501    41.192    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X59Y86         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.007    41.199    
                         clock uncertainty           -0.102    41.097    
    SLICE_X59Y86         FDRE (Setup_fdre_C_CE)      -0.205    40.892    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 32.841    

Slack (MET) :             32.841ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.722ns (26.833%)  route 4.695ns (73.167%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.192 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.546     8.051    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X59Y86         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.501    41.192    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X59Y86         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.007    41.199    
                         clock uncertainty           -0.102    41.097    
    SLICE_X59Y86         FDRE (Setup_fdre_C_CE)      -0.205    40.892    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 32.841    

Slack (MET) :             32.841ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.722ns (26.833%)  route 4.695ns (73.167%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.192 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.546     8.051    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X59Y86         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.501    41.192    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X59Y86         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/C
                         clock pessimism              0.007    41.199    
                         clock uncertainty           -0.102    41.097    
    SLICE_X59Y86         FDRE (Setup_fdre_C_CE)      -0.205    40.892    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 32.841    

Slack (MET) :             33.029ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 1.722ns (27.644%)  route 4.507ns (72.356%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.192 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.357     7.863    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X59Y85         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.501    41.192    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.007    41.199    
                         clock uncertainty           -0.102    41.097    
    SLICE_X59Y85         FDRE (Setup_fdre_C_CE)      -0.205    40.892    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 33.029    

Slack (MET) :             33.029ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 1.722ns (27.644%)  route 4.507ns (72.356%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.192 - 39.688 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.631     1.633    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]/Q
                         net (fo=22, routed)          2.377     4.467    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.591 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_98_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.123 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_33_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.280 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_14/CO[1]
                         net (fo=6, routed)           0.899     6.178    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X56Y87         LUT4 (Prop_lut4_I0_O)        0.329     6.507 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.874     7.381    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_5_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.505 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.357     7.863    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_1[0]
    SLICE_X59Y85         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.501    41.192    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
                         clock pessimism              0.007    41.199    
                         clock uncertainty           -0.102    41.097    
    SLICE_X59Y85         FDRE (Setup_fdre_C_CE)      -0.205    40.892    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 33.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.207%)  route 0.101ns (41.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.581     0.583    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDCE (Prop_fdce_C_Q)         0.141     0.724 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[29]/Q
                         net (fo=2, routed)           0.101     0.825    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[29]
    SLICE_X74Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.850     0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]/C
                         clock pessimism             -0.257     0.596    
    SLICE_X74Y126        FDCE (Hold_fdce_C_D)         0.083     0.679    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.581     0.583    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X72Y128        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDCE (Prop_fdce_C_Q)         0.141     0.724 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[47]/Q
                         net (fo=1, routed)           0.116     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[47]
    SLICE_X73Y128        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.850     0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y128        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
                         clock pessimism             -0.257     0.596    
    SLICE_X73Y128        FDCE (Hold_fdce_C_D)         0.070     0.666    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.307%)  route 0.129ns (47.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.551     0.553    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[34]/Q
                         net (fo=2, routed)           0.129     0.822    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[34]
    SLICE_X62Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.818     0.820    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X62Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[46]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X62Y125        FDCE (Hold_fdce_C_D)         0.059     0.646    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.551     0.553    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X62Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y125        FDCE (Prop_fdce_C_Q)         0.164     0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[46]/Q
                         net (fo=1, routed)           0.083     0.800    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[46]
    SLICE_X63Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.818     0.820    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X63Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
                         clock pessimism             -0.255     0.566    
    SLICE_X63Y125        FDCE (Hold_fdce_C_D)         0.055     0.621    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.580     0.582    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y125        FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[30]/Q
                         net (fo=2, routed)           0.119     0.842    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[30]
    SLICE_X74Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.850     0.851    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]/C
                         clock pessimism             -0.257     0.595    
    SLICE_X74Y125        FDCE (Hold_fdce_C_D)         0.063     0.658    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.559     0.561    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y116        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[37]/Q
                         net (fo=1, routed)           0.100     0.825    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[37]
    SLICE_X69Y116        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.829     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y116        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X69Y116        FDCE (Hold_fdce_C_D)         0.066     0.641    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.729%)  route 0.132ns (48.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.581     0.583    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X72Y128        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDCE (Prop_fdce_C_Q)         0.141     0.724 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[4]/Q
                         net (fo=2, routed)           0.132     0.855    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[4]
    SLICE_X72Y127        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.849     0.851    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X72Y127        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/C
                         clock pessimism             -0.256     0.596    
    SLICE_X72Y127        FDCE (Hold_fdce_C_D)         0.075     0.671    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.581     0.583    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDCE (Prop_fdce_C_Q)         0.141     0.724 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]/Q
                         net (fo=2, routed)           0.122     0.846    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[27]
    SLICE_X74Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.850     0.851    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]/C
                         clock pessimism             -0.257     0.595    
    SLICE_X74Y125        FDCE (Hold_fdce_C_D)         0.063     0.658    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.352%)  route 0.134ns (48.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.578     0.580    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X72Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[28]/Q
                         net (fo=2, routed)           0.134     0.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[28]
    SLICE_X72Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.847     0.849    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X72Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]/C
                         clock pessimism             -0.256     0.594    
    SLICE_X72Y126        FDCE (Hold_fdce_C_D)         0.070     0.664    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.581     0.583    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDCE (Prop_fdce_C_Q)         0.141     0.724 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]/Q
                         net (fo=2, routed)           0.125     0.849    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[27]
    SLICE_X75Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.850     0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[39]/C
                         clock pessimism             -0.270     0.583    
    SLICE_X75Y126        FDCE (Hold_fdce_C_D)         0.075     0.658    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 19.844 }
Period(ns):         39.688
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.688      37.532     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.688      38.439     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.688      38.688     SLICE_X69Y116    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.688      38.688     SLICE_X63Y125    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.688      38.688     SLICE_X73Y128    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.688      38.688     SLICE_X69Y116    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.688      38.688     SLICE_X70Y117    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.688      38.688     SLICE_X76Y126    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.688      38.688     SLICE_X74Y126    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.688      38.688     SLICE_X74Y125    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.688      173.673    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X73Y128    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X76Y126    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X74Y126    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X69Y114    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X70Y115    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X70Y115    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X74Y126    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X67Y125    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X68Y125    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X75Y123    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X69Y116    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X63Y125    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X69Y116    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X70Y117    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X74Y125    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X74Y125    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X68Y127    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X67Y126    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X69Y114    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.844      19.344     SLICE_X63Y125    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       28.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.796ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        10.489ns  (logic 4.022ns (38.345%)  route 6.467ns (61.655%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 160.241 - 158.750 ) 
    Source Clock Delay      (SCD):    1.604ns = ( 120.666 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.602   120.667    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y127        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.456   121.123 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]/Q
                         net (fo=13, routed)          2.621   123.743    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[4]
    SLICE_X70Y118        LUT2 (Prop_lut2_I0_O)        0.124   123.868 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_i_4/O
                         net (fo=1, routed)           0.000   123.868    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_i_4_n_0
    SLICE_X70Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.381 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0/CO[3]
                         net (fo=1, routed)           0.000   124.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_n_0
    SLICE_X70Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   124.600 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__1/O[0]
                         net (fo=5, routed)           1.613   126.212    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__1_n_7
    SLICE_X70Y115        LUT2 (Prop_lut2_I1_O)        0.295   126.507 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_i_4/O
                         net (fo=1, routed)           0.000   126.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_i_4_n_0
    SLICE_X70Y115        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   127.051 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1/O[2]
                         net (fo=2, routed)           1.335   128.387    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_n_5
    SLICE_X72Y118        LUT1 (Prop_lut1_I0_O)        0.301   128.688 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_9/O
                         net (fo=1, routed)           0.000   128.688    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_9_n_0
    SLICE_X72Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   129.328 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6/O[3]
                         net (fo=1, routed)           0.898   130.225    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6_n_4
    SLICE_X71Y118        LUT4 (Prop_lut4_I2_O)        0.306   130.531 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_2/O
                         net (fo=1, routed)           0.000   130.531    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_2_n_0
    SLICE_X71Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.932 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.932    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   131.155 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.155    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_1_n_7
    SLICE_X71Y119        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.488   160.241    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y119        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/C
                         clock pessimism             -0.101   160.139    
                         clock uncertainty           -0.250   159.889    
    SLICE_X71Y119        FDRE (Setup_fdre_C_D)        0.062   159.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]
  -------------------------------------------------------------------
                         required time                        159.951    
                         arrival time                        -131.155    
  -------------------------------------------------------------------
                         slack                                 28.796    

Slack (MET) :             29.173ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        10.113ns  (logic 3.646ns (36.053%)  route 6.467ns (63.947%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 160.242 - 158.750 ) 
    Source Clock Delay      (SCD):    1.604ns = ( 120.666 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.602   120.667    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y127        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.456   121.123 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]/Q
                         net (fo=13, routed)          2.621   123.743    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[4]
    SLICE_X70Y118        LUT2 (Prop_lut2_I0_O)        0.124   123.868 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_i_4/O
                         net (fo=1, routed)           0.000   123.868    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_i_4_n_0
    SLICE_X70Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.381 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0/CO[3]
                         net (fo=1, routed)           0.000   124.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_n_0
    SLICE_X70Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   124.600 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__1/O[0]
                         net (fo=5, routed)           1.613   126.212    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__1_n_7
    SLICE_X70Y115        LUT2 (Prop_lut2_I1_O)        0.295   126.507 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_i_4/O
                         net (fo=1, routed)           0.000   126.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_i_4_n_0
    SLICE_X70Y115        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   127.051 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1/O[2]
                         net (fo=2, routed)           1.335   128.387    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_n_5
    SLICE_X72Y118        LUT1 (Prop_lut1_I0_O)        0.301   128.688 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_9/O
                         net (fo=1, routed)           0.000   128.688    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_9_n_0
    SLICE_X72Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   129.328 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6/O[3]
                         net (fo=1, routed)           0.898   130.225    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6_n_4
    SLICE_X71Y118        LUT4 (Prop_lut4_I2_O)        0.306   130.531 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_2/O
                         net (fo=1, routed)           0.000   130.531    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_2_n_0
    SLICE_X71Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   130.779 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000   130.779    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1_n_4
    SLICE_X71Y118        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.489   160.242    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y118        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]/C
                         clock pessimism             -0.101   160.140    
                         clock uncertainty           -0.250   159.890    
    SLICE_X71Y118        FDRE (Setup_fdre_C_D)        0.062   159.952    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]
  -------------------------------------------------------------------
                         required time                        159.952    
                         arrival time                        -130.779    
  -------------------------------------------------------------------
                         slack                                 29.173    

Slack (MET) :             29.404ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.798ns  (logic 4.162ns (42.478%)  route 5.636ns (57.522%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 160.240 - 158.750 ) 
    Source Clock Delay      (SCD):    1.685ns = ( 120.747 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.683   120.748    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDCE (Prop_fdce_C_Q)         0.518   121.266 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=15, routed)          3.102   124.367    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X67Y126        LUT2 (Prop_lut2_I1_O)        0.124   124.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3/O
                         net (fo=1, routed)           0.000   124.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   125.131 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[3]
                         net (fo=5, routed)           0.876   126.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[7]
    SLICE_X65Y126        LUT2 (Prop_lut2_I1_O)        0.306   126.313 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_1/O
                         net (fo=1, routed)           0.000   126.313    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_1_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.714    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.048 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/O[1]
                         net (fo=2, routed)           0.836   127.884    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_6
    SLICE_X63Y127        LUT1 (Prop_lut1_I0_O)        0.303   128.187 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10/O
                         net (fo=1, routed)           0.000   128.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10_n_0
    SLICE_X63Y127        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   128.793 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[3]
                         net (fo=1, routed)           0.823   129.616    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_4
    SLICE_X64Y127        LUT4 (Prop_lut4_I2_O)        0.306   129.922 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_2/O
                         net (fo=1, routed)           0.000   129.922    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_2_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.323 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.323    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   130.546 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1/O[0]
                         net (fo=1, routed)           0.000   130.546    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1_n_7
    SLICE_X64Y128        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.487   160.240    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y128        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/C
                         clock pessimism             -0.101   160.138    
                         clock uncertainty           -0.250   159.888    
    SLICE_X64Y128        FDRE (Setup_fdre_C_D)        0.062   159.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]
  -------------------------------------------------------------------
                         required time                        159.950    
                         arrival time                        -130.546    
  -------------------------------------------------------------------
                         slack                                 29.404    

Slack (MET) :             29.435ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.766ns  (logic 3.652ns (37.397%)  route 6.114ns (62.603%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.238 - 158.750 ) 
    Source Clock Delay      (SCD):    1.685ns = ( 120.747 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.683   120.748    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDCE (Prop_fdce_C_Q)         0.518   121.266 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=15, routed)          3.102   124.367    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X67Y126        LUT2 (Prop_lut2_I1_O)        0.124   124.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3/O
                         net (fo=1, routed)           0.000   124.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.041 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/CO[3]
                         net (fo=1, routed)           0.000   125.041    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.155 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1/CO[3]
                         net (fo=1, routed)           0.000   125.155    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   125.426 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_2/CO[0]
                         net (fo=18, routed)          0.834   126.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_2_n_3
    SLICE_X65Y128        LUT2 (Prop_lut2_I0_O)        0.373   126.634 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_4/O
                         net (fo=1, routed)           0.000   126.634    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_4_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.184 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2/CO[3]
                         net (fo=13, routed)          1.514   128.698    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_n_0
    SLICE_X64Y124        LUT1 (Prop_lut1_I0_O)        0.124   128.822 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[158]_i_2/O
                         net (fo=1, routed)           0.664   129.485    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[158]_i_2_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   130.065 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[158]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.065    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[158]_i_1_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.179 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.179    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   130.513 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[1]
                         net (fo=1, routed)           0.000   130.513    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_6
    SLICE_X64Y127        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.485   160.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y127        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/C
                         clock pessimism             -0.101   160.136    
                         clock uncertainty           -0.250   159.886    
    SLICE_X64Y127        FDRE (Setup_fdre_C_D)        0.062   159.948    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]
  -------------------------------------------------------------------
                         required time                        159.948    
                         arrival time                        -130.513    
  -------------------------------------------------------------------
                         slack                                 29.435    

Slack (MET) :             29.456ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.745ns  (logic 3.631ns (37.262%)  route 6.114ns (62.738%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.238 - 158.750 ) 
    Source Clock Delay      (SCD):    1.685ns = ( 120.747 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.683   120.748    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDCE (Prop_fdce_C_Q)         0.518   121.266 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=15, routed)          3.102   124.367    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X67Y126        LUT2 (Prop_lut2_I1_O)        0.124   124.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3/O
                         net (fo=1, routed)           0.000   124.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.041 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/CO[3]
                         net (fo=1, routed)           0.000   125.041    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.155 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1/CO[3]
                         net (fo=1, routed)           0.000   125.155    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   125.426 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_2/CO[0]
                         net (fo=18, routed)          0.834   126.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_2_n_3
    SLICE_X65Y128        LUT2 (Prop_lut2_I0_O)        0.373   126.634 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_4/O
                         net (fo=1, routed)           0.000   126.634    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_4_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.184 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2/CO[3]
                         net (fo=13, routed)          1.514   128.698    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_n_0
    SLICE_X64Y124        LUT1 (Prop_lut1_I0_O)        0.124   128.822 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[158]_i_2/O
                         net (fo=1, routed)           0.664   129.485    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[158]_i_2_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   130.065 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[158]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.065    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[158]_i_1_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.179 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.179    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   130.492 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[3]
                         net (fo=1, routed)           0.000   130.492    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_4
    SLICE_X64Y127        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.485   160.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y127        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/C
                         clock pessimism             -0.101   160.136    
                         clock uncertainty           -0.250   159.886    
    SLICE_X64Y127        FDRE (Setup_fdre_C_D)        0.062   159.948    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]
  -------------------------------------------------------------------
                         required time                        159.948    
                         arrival time                        -130.492    
  -------------------------------------------------------------------
                         slack                                 29.456    

Slack (MET) :             29.516ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.839ns  (logic 4.155ns (42.232%)  route 5.684ns (57.768%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 160.320 - 158.750 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 120.675 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.611   120.676    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y116        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDCE (Prop_fdce_C_Q)         0.456   121.132 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/Q
                         net (fo=14, routed)          2.701   123.833    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[0]
    SLICE_X74Y121        LUT2 (Prop_lut2_I1_O)        0.124   123.957 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_i_4/O
                         net (fo=1, routed)           0.000   123.957    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_i_4_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   124.384 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry/O[1]
                         net (fo=4, routed)           0.529   124.913    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_n_6
    SLICE_X72Y121        LUT1 (Prop_lut1_I0_O)        0.306   125.219 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry_i_3/O
                         net (fo=1, routed)           0.000   125.219    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry_i_3_n_0
    SLICE_X72Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   125.859 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry/O[3]
                         net (fo=2, routed)           1.298   127.157    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry_n_4
    SLICE_X74Y126        LUT1 (Prop_lut1_I0_O)        0.306   127.463 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_9/O
                         net (fo=1, routed)           0.000   127.463    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_9_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   127.843 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.843    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_6_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   128.166 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6/O[1]
                         net (fo=1, routed)           1.146   129.312    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6_n_6
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.306   129.618 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_4/O
                         net (fo=1, routed)           0.000   129.618    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_4_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.168 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.009   130.177    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.291 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.291    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_0
    SLICE_X73Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   130.514 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1/O[0]
                         net (fo=1, routed)           0.000   130.514    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1_n_7
    SLICE_X73Y126        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.567   160.320    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X73Y126        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/C
                         clock pessimism             -0.101   160.218    
                         clock uncertainty           -0.250   159.968    
    SLICE_X73Y126        FDRE (Setup_fdre_C_D)        0.062   160.030    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]
  -------------------------------------------------------------------
                         required time                        160.030    
                         arrival time                        -130.514    
  -------------------------------------------------------------------
                         slack                                 29.516    

Slack (MET) :             29.517ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.836ns  (logic 4.152ns (42.214%)  route 5.684ns (57.786%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 160.318 - 158.750 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 120.675 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.611   120.676    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y116        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDCE (Prop_fdce_C_Q)         0.456   121.132 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/Q
                         net (fo=14, routed)          2.701   123.833    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[0]
    SLICE_X74Y121        LUT2 (Prop_lut2_I1_O)        0.124   123.957 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_i_4/O
                         net (fo=1, routed)           0.000   123.957    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_i_4_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   124.384 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry/O[1]
                         net (fo=4, routed)           0.529   124.913    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_n_6
    SLICE_X72Y121        LUT1 (Prop_lut1_I0_O)        0.306   125.219 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry_i_3/O
                         net (fo=1, routed)           0.000   125.219    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry_i_3_n_0
    SLICE_X72Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   125.859 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry/O[3]
                         net (fo=2, routed)           1.298   127.157    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry_n_4
    SLICE_X74Y126        LUT1 (Prop_lut1_I0_O)        0.306   127.463 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_9/O
                         net (fo=1, routed)           0.000   127.463    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_9_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   127.843 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.843    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_6_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   128.166 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6/O[1]
                         net (fo=1, routed)           1.146   129.312    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6_n_6
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.306   129.618 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_4/O
                         net (fo=1, routed)           0.000   129.618    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_4_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.168 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.009   130.177    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   130.511 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[1]
                         net (fo=1, routed)           0.000   130.511    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_6
    SLICE_X73Y125        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.565   160.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X73Y125        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/C
                         clock pessimism             -0.101   160.216    
                         clock uncertainty           -0.250   159.966    
    SLICE_X73Y125        FDRE (Setup_fdre_C_D)        0.062   160.028    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]
  -------------------------------------------------------------------
                         required time                        160.028    
                         arrival time                        -130.511    
  -------------------------------------------------------------------
                         slack                                 29.517    

Slack (MET) :             29.530ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.671ns  (logic 3.557ns (36.782%)  route 6.114ns (63.218%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.238 - 158.750 ) 
    Source Clock Delay      (SCD):    1.685ns = ( 120.747 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.683   120.748    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDCE (Prop_fdce_C_Q)         0.518   121.266 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=15, routed)          3.102   124.367    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X67Y126        LUT2 (Prop_lut2_I1_O)        0.124   124.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3/O
                         net (fo=1, routed)           0.000   124.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.041 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/CO[3]
                         net (fo=1, routed)           0.000   125.041    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.155 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1/CO[3]
                         net (fo=1, routed)           0.000   125.155    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   125.426 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_2/CO[0]
                         net (fo=18, routed)          0.834   126.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_2_n_3
    SLICE_X65Y128        LUT2 (Prop_lut2_I0_O)        0.373   126.634 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_4/O
                         net (fo=1, routed)           0.000   126.634    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_4_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.184 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2/CO[3]
                         net (fo=13, routed)          1.514   128.698    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_n_0
    SLICE_X64Y124        LUT1 (Prop_lut1_I0_O)        0.124   128.822 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[158]_i_2/O
                         net (fo=1, routed)           0.664   129.485    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[158]_i_2_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   130.065 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[158]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.065    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[158]_i_1_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.179 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.179    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   130.418 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[2]
                         net (fo=1, routed)           0.000   130.418    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_5
    SLICE_X64Y127        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.485   160.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y127        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/C
                         clock pessimism             -0.101   160.136    
                         clock uncertainty           -0.250   159.886    
    SLICE_X64Y127        FDRE (Setup_fdre_C_D)        0.062   159.948    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]
  -------------------------------------------------------------------
                         required time                        159.948    
                         arrival time                        -130.418    
  -------------------------------------------------------------------
                         slack                                 29.530    

Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.815ns  (logic 4.131ns (42.090%)  route 5.684ns (57.910%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 160.318 - 158.750 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 120.675 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.611   120.676    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y116        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDCE (Prop_fdce_C_Q)         0.456   121.132 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/Q
                         net (fo=14, routed)          2.701   123.833    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[0]
    SLICE_X74Y121        LUT2 (Prop_lut2_I1_O)        0.124   123.957 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_i_4/O
                         net (fo=1, routed)           0.000   123.957    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_i_4_n_0
    SLICE_X74Y121        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   124.384 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry/O[1]
                         net (fo=4, routed)           0.529   124.913    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_n_6
    SLICE_X72Y121        LUT1 (Prop_lut1_I0_O)        0.306   125.219 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry_i_3/O
                         net (fo=1, routed)           0.000   125.219    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry_i_3_n_0
    SLICE_X72Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   125.859 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry/O[3]
                         net (fo=2, routed)           1.298   127.157    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry_n_4
    SLICE_X74Y126        LUT1 (Prop_lut1_I0_O)        0.306   127.463 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_9/O
                         net (fo=1, routed)           0.000   127.463    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_9_n_0
    SLICE_X74Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   127.843 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.843    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_6_n_0
    SLICE_X74Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   128.166 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6/O[1]
                         net (fo=1, routed)           1.146   129.312    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6_n_6
    SLICE_X73Y124        LUT4 (Prop_lut4_I2_O)        0.306   129.618 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_4/O
                         net (fo=1, routed)           0.000   129.618    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_4_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.168 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.009   130.177    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   130.490 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[3]
                         net (fo=1, routed)           0.000   130.490    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_4
    SLICE_X73Y125        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.565   160.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X73Y125        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/C
                         clock pessimism             -0.101   160.216    
                         clock uncertainty           -0.250   159.966    
    SLICE_X73Y125        FDRE (Setup_fdre_C_D)        0.062   160.028    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]
  -------------------------------------------------------------------
                         required time                        160.028    
                         arrival time                        -130.490    
  -------------------------------------------------------------------
                         slack                                 29.538    

Slack (MET) :             29.546ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.655ns  (logic 3.541ns (36.677%)  route 6.114ns (63.323%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.238 - 158.750 ) 
    Source Clock Delay      (SCD):    1.685ns = ( 120.747 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.683   120.748    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y125        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDCE (Prop_fdce_C_Q)         0.518   121.266 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=15, routed)          3.102   124.367    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X67Y126        LUT2 (Prop_lut2_I1_O)        0.124   124.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3/O
                         net (fo=1, routed)           0.000   124.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_3_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.041 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/CO[3]
                         net (fo=1, routed)           0.000   125.041    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.155 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1/CO[3]
                         net (fo=1, routed)           0.000   125.155    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   125.426 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_2/CO[0]
                         net (fo=18, routed)          0.834   126.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_2_n_3
    SLICE_X65Y128        LUT2 (Prop_lut2_I0_O)        0.373   126.634 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_4/O
                         net (fo=1, routed)           0.000   126.634    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_i_4_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.184 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2/CO[3]
                         net (fo=13, routed)          1.514   128.698    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_n_0
    SLICE_X64Y124        LUT1 (Prop_lut1_I0_O)        0.124   128.822 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[158]_i_2/O
                         net (fo=1, routed)           0.664   129.485    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[158]_i_2_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   130.065 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[158]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.065    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[158]_i_1_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.179 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.179    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   130.402 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[0]
                         net (fo=1, routed)           0.000   130.402    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_7
    SLICE_X64Y127        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.485   160.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y127        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[163]/C
                         clock pessimism             -0.101   160.136    
                         clock uncertainty           -0.250   159.886    
    SLICE_X64Y127        FDRE (Setup_fdre_C_D)        0.062   159.948    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[163]
  -------------------------------------------------------------------
                         required time                        159.948    
                         arrival time                        -130.402    
  -------------------------------------------------------------------
                         slack                                 29.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.510ns (65.705%)  route 0.266ns (34.295%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.556     0.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y119        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDCE (Prop_fdce_C_Q)         0.164     0.722 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/Q
                         net (fo=15, routed)          0.136     0.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[1]
    SLICE_X70Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.027 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry/O[3]
                         net (fo=5, routed)           0.131     1.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_n_4
    SLICE_X69Y117        LUT4 (Prop_lut4_I1_O)        0.111     1.269 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry_i_4_n_0
    SLICE_X69Y117        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.334 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry/O[1]
                         net (fo=1, routed)           0.000     1.334    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry_n_6
    SLICE_X69Y117        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y117        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[25]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.135    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.105     1.240    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.308ns (38.954%)  route 0.483ns (61.046%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.555     0.557    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y120        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDCE (Prop_fdce_C_Q)         0.164     0.721 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/Q
                         net (fo=15, routed)          0.483     1.203    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[2]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.248 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_4/O
                         net (fo=1, routed)           0.000     1.248    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_4_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.347 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry/O[3]
                         net (fo=1, routed)           0.000     1.347    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_n_4
    SLICE_X64Y120        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.825     0.826    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y120        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/C
                         clock pessimism              0.056     0.882    
                         clock uncertainty            0.250     1.132    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.105     1.237    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.491ns (58.358%)  route 0.350ns (41.642%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.556     0.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y119        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDCE (Prop_fdce_C_Q)         0.164     0.722 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/Q
                         net (fo=15, routed)          0.136     0.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[1]
    SLICE_X70Y117        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.006 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry/O[2]
                         net (fo=5, routed)           0.215     1.221    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_n_5
    SLICE_X69Y117        LUT4 (Prop_lut4_I1_O)        0.108     1.329 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry_i_5/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry_i_5_n_0
    SLICE_X69Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.399 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry/O[0]
                         net (fo=1, routed)           0.000     1.399    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry_n_7
    SLICE_X69Y117        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y117        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[24]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.135    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.105     1.240    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.250ns (29.348%)  route 0.602ns (70.652%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.581     0.583    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y123        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDCE (Prop_fdce_C_Q)         0.141     0.724 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]/Q
                         net (fo=16, routed)          0.602     1.326    design_1_i/BILINEAR_INTERPOLATI_0/U0/C[6]
    SLICE_X66Y123        LUT4 (Prop_lut4_I0_O)        0.045     1.371 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.371    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_5_n_0
    SLICE_X66Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.435 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.435    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[7]
    SLICE_X66Y123        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.821     0.822    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y123        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.250     1.128    
    SLICE_X66Y123        FDRE (Hold_fdre_C_D)         0.134     1.262    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.275ns (33.252%)  route 0.552ns (66.748%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.581     0.583    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y126        FDCE (Prop_fdce_C_Q)         0.164     0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]/Q
                         net (fo=13, routed)          0.552     1.299    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[5]
    SLICE_X69Y123        LUT4 (Prop_lut4_I1_O)        0.045     1.344 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.344    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_6_n_0
    SLICE_X69Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.410 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.410    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_n_5
    SLICE_X69Y123        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.821     0.822    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y123        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.250     1.128    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.105     1.233    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.597ns (69.162%)  route 0.266ns (30.838%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.556     0.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y119        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDCE (Prop_fdce_C_Q)         0.164     0.722 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/Q
                         net (fo=15, routed)          0.136     0.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[1]
    SLICE_X70Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.027 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry/O[3]
                         net (fo=5, routed)           0.131     1.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_n_4
    SLICE_X69Y117        LUT4 (Prop_lut4_I1_O)        0.111     1.269 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry_i_4_n_0
    SLICE_X69Y117        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     1.421 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry/O[2]
                         net (fo=1, routed)           0.000     1.421    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry_n_5
    SLICE_X69Y117        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y117        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[26]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.135    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.105     1.240    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.378ns (43.919%)  route 0.483ns (56.081%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.555     0.557    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y120        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDCE (Prop_fdce_C_Q)         0.164     0.721 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/Q
                         net (fo=15, routed)          0.483     1.203    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[2]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.248 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_4/O
                         net (fo=1, routed)           0.000     1.248    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_4_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.363 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry/CO[3]
                         net (fo=1, routed)           0.000     1.363    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_n_0
    SLICE_X64Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.417 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.417    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_n_7
    SLICE_X64Y121        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.824     0.826    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y121        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/C
                         clock pessimism              0.056     0.881    
                         clock uncertainty            0.250     1.131    
    SLICE_X64Y121        FDRE (Hold_fdre_C_D)         0.105     1.236    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.499ns (58.091%)  route 0.360ns (41.909%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.554     0.556    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y127        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDCE (Prop_fdce_C_Q)         0.141     0.697 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/Q
                         net (fo=15, routed)          0.155     0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[7]
    SLICE_X68Y126        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     1.030 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_i_9/O[3]
                         net (fo=6, routed)           0.205     1.235    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_i_9_n_4
    SLICE_X69Y125        LUT5 (Prop_lut5_I0_O)        0.110     1.345 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_4_n_0
    SLICE_X69Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.415 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.415    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_n_7
    SLICE_X69Y125        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.820     0.822    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y125        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[81]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.250     1.127    
    SLICE_X69Y125        FDRE (Hold_fdre_C_D)         0.105     1.232    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.250ns (28.672%)  route 0.622ns (71.328%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.579     0.581    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X72Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y126        FDCE (Prop_fdce_C_Q)         0.141     0.722 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/Q
                         net (fo=13, routed)          0.622     1.344    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I1_O)        0.045     1.389 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry_i_3/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry_i_3_n_0
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.453 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry/O[3]
                         net (fo=1, routed)           0.000     1.453    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[3]
    SLICE_X66Y122        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.822     0.824    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y122        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.250     1.130    
    SLICE_X66Y122        FDRE (Hold_fdre_C_D)         0.134     1.264    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.389ns (44.626%)  route 0.483ns (55.374%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.555     0.557    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y120        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDCE (Prop_fdce_C_Q)         0.164     0.721 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/Q
                         net (fo=15, routed)          0.483     1.203    design_1_i/BILINEAR_INTERPOLATI_0/U0/D[2]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.248 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_4/O
                         net (fo=1, routed)           0.000     1.248    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_4_n_0
    SLICE_X64Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.363 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry/CO[3]
                         net (fo=1, routed)           0.000     1.363    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_n_0
    SLICE_X64Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.428 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.428    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_n_5
    SLICE_X64Y121        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.824     0.826    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y121        FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/C
                         clock pessimism              0.056     0.881    
                         clock uncertainty            0.250     1.131    
    SLICE_X64Y121        FDRE (Hold_fdre_C_D)         0.105     1.236    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.825ns,  Total Violation        0.000ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.501ns,  Total Violation      -23.313ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.825ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.915ns  (logic 0.096ns (2.452%)  route 3.819ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 120.559 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.801    81.178    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y114        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.494   120.559    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y114        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]/C
                         clock pessimism             -0.101   120.458    
                         clock uncertainty           -0.250   120.208    
    SLICE_X69Y114        FDCE (Setup_fdce_C_CE)      -0.205   120.003    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]
  -------------------------------------------------------------------
                         required time                        120.003    
                         arrival time                         -81.178    
  -------------------------------------------------------------------
                         slack                                 38.825    

Slack (MET) :             38.826ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.912ns  (logic 0.096ns (2.454%)  route 3.816ns (97.546%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 120.557 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.798    81.175    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y116        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.492   120.557    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y116        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
                         clock pessimism             -0.101   120.456    
                         clock uncertainty           -0.250   120.206    
    SLICE_X69Y116        FDCE (Setup_fdce_C_CE)      -0.205   120.001    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                        120.001    
                         arrival time                         -81.175    
  -------------------------------------------------------------------
                         slack                                 38.826    

Slack (MET) :             38.826ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.912ns  (logic 0.096ns (2.454%)  route 3.816ns (97.546%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 120.557 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.798    81.175    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y116        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.492   120.557    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y116        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
                         clock pessimism             -0.101   120.456    
                         clock uncertainty           -0.250   120.206    
    SLICE_X69Y116        FDCE (Setup_fdce_C_CE)      -0.205   120.001    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]
  -------------------------------------------------------------------
                         required time                        120.001    
                         arrival time                         -81.175    
  -------------------------------------------------------------------
                         slack                                 38.826    

Slack (MET) :             38.827ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.906ns  (logic 0.096ns (2.458%)  route 3.810ns (97.542%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 120.552 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.792    81.169    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y128        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.487   120.552    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y128        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/C
                         clock pessimism             -0.101   120.451    
                         clock uncertainty           -0.250   120.201    
    SLICE_X67Y128        FDCE (Setup_fdce_C_CE)      -0.205   119.996    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]
  -------------------------------------------------------------------
                         required time                        119.996    
                         arrival time                         -81.169    
  -------------------------------------------------------------------
                         slack                                 38.827    

Slack (MET) :             38.827ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.906ns  (logic 0.096ns (2.458%)  route 3.810ns (97.542%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 120.552 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.792    81.169    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y128        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.487   120.552    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y128        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]/C
                         clock pessimism             -0.101   120.451    
                         clock uncertainty           -0.250   120.201    
    SLICE_X67Y128        FDCE (Setup_fdce_C_CE)      -0.205   119.996    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]
  -------------------------------------------------------------------
                         required time                        119.996    
                         arrival time                         -81.169    
  -------------------------------------------------------------------
                         slack                                 38.827    

Slack (MET) :             38.827ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.906ns  (logic 0.096ns (2.458%)  route 3.810ns (97.542%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 120.552 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.792    81.169    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y128        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.487   120.552    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y128        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/C
                         clock pessimism             -0.101   120.451    
                         clock uncertainty           -0.250   120.201    
    SLICE_X67Y128        FDCE (Setup_fdce_C_CE)      -0.205   119.996    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]
  -------------------------------------------------------------------
                         required time                        119.996    
                         arrival time                         -81.169    
  -------------------------------------------------------------------
                         slack                                 38.827    

Slack (MET) :             38.828ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.988ns  (logic 0.096ns (2.407%)  route 3.892ns (97.593%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 120.635 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.874    81.251    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X73Y128        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.570   120.635    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y128        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
                         clock pessimism             -0.101   120.534    
                         clock uncertainty           -0.250   120.284    
    SLICE_X73Y128        FDCE (Setup_fdce_C_CE)      -0.205   120.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]
  -------------------------------------------------------------------
                         required time                        120.079    
                         arrival time                         -81.251    
  -------------------------------------------------------------------
                         slack                                 38.828    

Slack (MET) :             38.828ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.901ns  (logic 0.096ns (2.461%)  route 3.805ns (97.539%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 120.548 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.787    81.164    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y126        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.483   120.548    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X63Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/C
                         clock pessimism             -0.101   120.447    
                         clock uncertainty           -0.250   120.197    
    SLICE_X63Y126        FDCE (Setup_fdce_C_CE)      -0.205   119.992    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]
  -------------------------------------------------------------------
                         required time                        119.992    
                         arrival time                         -81.164    
  -------------------------------------------------------------------
                         slack                                 38.828    

Slack (MET) :             38.828ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.901ns  (logic 0.096ns (2.461%)  route 3.805ns (97.539%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 120.548 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.787    81.164    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y126        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.483   120.548    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X63Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
                         clock pessimism             -0.101   120.447    
                         clock uncertainty           -0.250   120.197    
    SLICE_X63Y126        FDCE (Setup_fdce_C_CE)      -0.205   119.992    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]
  -------------------------------------------------------------------
                         required time                        119.992    
                         arrival time                         -81.164    
  -------------------------------------------------------------------
                         slack                                 38.828    

Slack (MET) :             38.828ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.903ns  (logic 0.096ns (2.460%)  route 3.807ns (97.540%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 120.550 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.789    81.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y127        FDCE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.485   120.550    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y127        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
                         clock pessimism             -0.101   120.449    
                         clock uncertainty           -0.250   120.199    
    SLICE_X68Y127        FDCE (Setup_fdce_C_CE)      -0.205   119.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]
  -------------------------------------------------------------------
                         required time                        119.994    
                         arrival time                         -81.166    
  -------------------------------------------------------------------
                         slack                                 38.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.026ns (2.015%)  route 1.264ns (97.985%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.616     0.618    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y117        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y117        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.135    
    SLICE_X70Y117        FDCE (Hold_fdce_C_CE)       -0.016     1.119    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.026ns (1.980%)  route 1.287ns (98.020%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.639     0.641    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X76Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.850     0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                         clock pessimism              0.056     0.908    
                         clock uncertainty            0.250     1.158    
    SLICE_X76Y126        FDCE (Hold_fdce_C_CE)       -0.016     1.142    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.026ns (1.980%)  route 1.287ns (98.020%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.639     0.641    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X74Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.850     0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/C
                         clock pessimism              0.056     0.908    
                         clock uncertainty            0.250     1.158    
    SLICE_X74Y126        FDCE (Hold_fdce_C_CE)       -0.016     1.142    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.026ns (1.980%)  route 1.287ns (98.020%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.639     0.641    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X74Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.850     0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]/C
                         clock pessimism              0.056     0.908    
                         clock uncertainty            0.250     1.158    
    SLICE_X74Y126        FDCE (Hold_fdce_C_CE)       -0.016     1.142    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.026ns (2.015%)  route 1.264ns (97.985%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.616     0.618    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y117        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y117        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.135    
    SLICE_X70Y117        FDCE (Hold_fdce_C_CE)       -0.016     1.119    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.026ns (2.015%)  route 1.264ns (97.985%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.616     0.618    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y117        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y117        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.135    
    SLICE_X70Y117        FDCE (Hold_fdce_C_CE)       -0.016     1.119    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.026ns (2.015%)  route 1.264ns (97.985%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.616     0.618    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y117        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y117        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.135    
    SLICE_X70Y117        FDCE (Hold_fdce_C_CE)       -0.016     1.119    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.026ns (2.019%)  route 1.262ns (97.981%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.614     0.616    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y119        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.826     0.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y119        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
                         clock pessimism              0.056     0.883    
                         clock uncertainty            0.250     1.133    
    SLICE_X70Y119        FDCE (Hold_fdce_C_CE)       -0.016     1.117    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.026ns (2.019%)  route 1.262ns (97.981%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.614     0.616    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y119        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.826     0.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y119        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
                         clock pessimism              0.056     0.883    
                         clock uncertainty            0.250     1.133    
    SLICE_X70Y119        FDCE (Hold_fdce_C_CE)       -0.016     1.117    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.026ns (1.980%)  route 1.287ns (98.020%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.639     0.641    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X74Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.850     0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y126        FDCE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]/C
                         clock pessimism              0.056     0.908    
                         clock uncertainty            0.250     1.158    
    SLICE_X74Y126        FDCE (Hold_fdce_C_CE)       -0.016     1.142    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                 -0.501    





