"CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0",6.122,"CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0","CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0"
"CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1",50,"CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1","CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1"
"CommsFPGA_top_0/BIT_CLK:Q",,"CommsFPGA_top_0/BIT_CLK:Q","CommsFPGA_top_0/BIT_CLK:Q"
"MAC_MII_RX_CLK",20,"MAC_MII_RX_CLK","MAC_MII_RX_CLK"
"MAC_MII_TX_CLK",20,"MAC_MII_TX_CLK","MAC_MII_TX_CLK"
"SPI_1_CLK[0]",,"SPI_1_CLK[0]","SPI_1_CLK[0]"
"m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0",14.085,"m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0","m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0"
"m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT",20,"m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT","m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT"
"m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT",50,"m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT","m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT"
"CommsFPGA_top_0/BIT_CLK_0",100
"BIT_CLK_10MHZ",100,"CommsFPGA_top_0/BIT_CLK_RNO:Y","CommsFPGA_top_0/BIT_CLK_RNO:Y","CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YWn","CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YWn"
