// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Mon Aug 13 15:51:10 2018
// Host        : apple running 64-bit Ubuntu 16.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_rc_receiver_0_1_sim_netlist.v
// Design      : pwm_rc_receiver_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "pwm_rc_receiver_0_1,rc_receiver,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "rc_receiver,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_in_AWADDR,
    s_axi_in_AWVALID,
    s_axi_in_AWREADY,
    s_axi_in_WDATA,
    s_axi_in_WSTRB,
    s_axi_in_WVALID,
    s_axi_in_WREADY,
    s_axi_in_BRESP,
    s_axi_in_BVALID,
    s_axi_in_BREADY,
    s_axi_in_ARADDR,
    s_axi_in_ARVALID,
    s_axi_in_ARREADY,
    s_axi_in_RDATA,
    s_axi_in_RRESP,
    s_axi_in_RVALID,
    s_axi_in_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_mixer_out_V_AWADDR,
    m_axi_mixer_out_V_AWLEN,
    m_axi_mixer_out_V_AWSIZE,
    m_axi_mixer_out_V_AWBURST,
    m_axi_mixer_out_V_AWLOCK,
    m_axi_mixer_out_V_AWREGION,
    m_axi_mixer_out_V_AWCACHE,
    m_axi_mixer_out_V_AWPROT,
    m_axi_mixer_out_V_AWQOS,
    m_axi_mixer_out_V_AWVALID,
    m_axi_mixer_out_V_AWREADY,
    m_axi_mixer_out_V_WDATA,
    m_axi_mixer_out_V_WSTRB,
    m_axi_mixer_out_V_WLAST,
    m_axi_mixer_out_V_WVALID,
    m_axi_mixer_out_V_WREADY,
    m_axi_mixer_out_V_BRESP,
    m_axi_mixer_out_V_BVALID,
    m_axi_mixer_out_V_BREADY,
    m_axi_mixer_out_V_ARADDR,
    m_axi_mixer_out_V_ARLEN,
    m_axi_mixer_out_V_ARSIZE,
    m_axi_mixer_out_V_ARBURST,
    m_axi_mixer_out_V_ARLOCK,
    m_axi_mixer_out_V_ARREGION,
    m_axi_mixer_out_V_ARCACHE,
    m_axi_mixer_out_V_ARPROT,
    m_axi_mixer_out_V_ARQOS,
    m_axi_mixer_out_V_ARVALID,
    m_axi_mixer_out_V_ARREADY,
    m_axi_mixer_out_V_RDATA,
    m_axi_mixer_out_V_RRESP,
    m_axi_mixer_out_V_RLAST,
    m_axi_mixer_out_V_RVALID,
    m_axi_mixer_out_V_RREADY,
    channels_V);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in AWADDR" *) input [4:0]s_axi_in_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in AWVALID" *) input s_axi_in_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in AWREADY" *) output s_axi_in_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in WDATA" *) input [31:0]s_axi_in_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in WSTRB" *) input [3:0]s_axi_in_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in WVALID" *) input s_axi_in_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in WREADY" *) output s_axi_in_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in BRESP" *) output [1:0]s_axi_in_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in BVALID" *) output s_axi_in_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in BREADY" *) input s_axi_in_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in ARADDR" *) input [4:0]s_axi_in_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in ARVALID" *) input s_axi_in_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in ARREADY" *) output s_axi_in_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in RDATA" *) output [31:0]s_axi_in_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in RRESP" *) output [1:0]s_axi_in_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in RVALID" *) output s_axi_in_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_in RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_in, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_in_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_in:m_axi_mixer_out_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWADDR" *) output [31:0]m_axi_mixer_out_V_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWLEN" *) output [7:0]m_axi_mixer_out_V_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWSIZE" *) output [2:0]m_axi_mixer_out_V_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWBURST" *) output [1:0]m_axi_mixer_out_V_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWLOCK" *) output [1:0]m_axi_mixer_out_V_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWREGION" *) output [3:0]m_axi_mixer_out_V_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWCACHE" *) output [3:0]m_axi_mixer_out_V_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWPROT" *) output [2:0]m_axi_mixer_out_V_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWQOS" *) output [3:0]m_axi_mixer_out_V_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWVALID" *) output m_axi_mixer_out_V_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V AWREADY" *) input m_axi_mixer_out_V_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V WDATA" *) output [31:0]m_axi_mixer_out_V_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V WSTRB" *) output [3:0]m_axi_mixer_out_V_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V WLAST" *) output m_axi_mixer_out_V_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V WVALID" *) output m_axi_mixer_out_V_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V WREADY" *) input m_axi_mixer_out_V_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V BRESP" *) input [1:0]m_axi_mixer_out_V_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V BVALID" *) input m_axi_mixer_out_V_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V BREADY" *) output m_axi_mixer_out_V_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARADDR" *) output [31:0]m_axi_mixer_out_V_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARLEN" *) output [7:0]m_axi_mixer_out_V_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARSIZE" *) output [2:0]m_axi_mixer_out_V_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARBURST" *) output [1:0]m_axi_mixer_out_V_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARLOCK" *) output [1:0]m_axi_mixer_out_V_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARREGION" *) output [3:0]m_axi_mixer_out_V_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARCACHE" *) output [3:0]m_axi_mixer_out_V_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARPROT" *) output [2:0]m_axi_mixer_out_V_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARQOS" *) output [3:0]m_axi_mixer_out_V_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARVALID" *) output m_axi_mixer_out_V_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V ARREADY" *) input m_axi_mixer_out_V_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V RDATA" *) input [31:0]m_axi_mixer_out_V_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V RRESP" *) input [1:0]m_axi_mixer_out_V_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V RLAST" *) input m_axi_mixer_out_V_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V RVALID" *) input m_axi_mixer_out_V_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mixer_out_V RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_mixer_out_V, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_mixer_out_V_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 channels_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME channels_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) input [4:0]channels_V;

  wire ap_clk;
  wire ap_rst_n;
  wire [4:0]channels_V;
  wire interrupt;
  wire [31:0]m_axi_mixer_out_V_ARADDR;
  wire [1:0]m_axi_mixer_out_V_ARBURST;
  wire [3:0]m_axi_mixer_out_V_ARCACHE;
  wire [7:0]m_axi_mixer_out_V_ARLEN;
  wire [1:0]m_axi_mixer_out_V_ARLOCK;
  wire [2:0]m_axi_mixer_out_V_ARPROT;
  wire [3:0]m_axi_mixer_out_V_ARQOS;
  wire m_axi_mixer_out_V_ARREADY;
  wire [3:0]m_axi_mixer_out_V_ARREGION;
  wire [2:0]m_axi_mixer_out_V_ARSIZE;
  wire m_axi_mixer_out_V_ARVALID;
  wire [31:0]m_axi_mixer_out_V_AWADDR;
  wire [1:0]m_axi_mixer_out_V_AWBURST;
  wire [3:0]m_axi_mixer_out_V_AWCACHE;
  wire [7:0]m_axi_mixer_out_V_AWLEN;
  wire [1:0]m_axi_mixer_out_V_AWLOCK;
  wire [2:0]m_axi_mixer_out_V_AWPROT;
  wire [3:0]m_axi_mixer_out_V_AWQOS;
  wire m_axi_mixer_out_V_AWREADY;
  wire [3:0]m_axi_mixer_out_V_AWREGION;
  wire [2:0]m_axi_mixer_out_V_AWSIZE;
  wire m_axi_mixer_out_V_AWVALID;
  wire m_axi_mixer_out_V_BREADY;
  wire [1:0]m_axi_mixer_out_V_BRESP;
  wire m_axi_mixer_out_V_BVALID;
  wire [31:0]m_axi_mixer_out_V_RDATA;
  wire m_axi_mixer_out_V_RLAST;
  wire m_axi_mixer_out_V_RREADY;
  wire [1:0]m_axi_mixer_out_V_RRESP;
  wire m_axi_mixer_out_V_RVALID;
  wire [31:0]m_axi_mixer_out_V_WDATA;
  wire m_axi_mixer_out_V_WLAST;
  wire m_axi_mixer_out_V_WREADY;
  wire [3:0]m_axi_mixer_out_V_WSTRB;
  wire m_axi_mixer_out_V_WVALID;
  wire [4:0]s_axi_in_ARADDR;
  wire s_axi_in_ARREADY;
  wire s_axi_in_ARVALID;
  wire [4:0]s_axi_in_AWADDR;
  wire s_axi_in_AWREADY;
  wire s_axi_in_AWVALID;
  wire s_axi_in_BREADY;
  wire [1:0]s_axi_in_BRESP;
  wire s_axi_in_BVALID;
  wire [31:0]s_axi_in_RDATA;
  wire s_axi_in_RREADY;
  wire [1:0]s_axi_in_RRESP;
  wire s_axi_in_RVALID;
  wire [31:0]s_axi_in_WDATA;
  wire s_axi_in_WREADY;
  wire [3:0]s_axi_in_WSTRB;
  wire s_axi_in_WVALID;
  wire [0:0]NLW_inst_m_axi_mixer_out_V_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mixer_out_V_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mixer_out_V_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mixer_out_V_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mixer_out_V_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mixer_out_V_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_MIXER_OUT_V_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MIXER_OUT_V_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_MIXER_OUT_V_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_MIXER_OUT_V_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_MIXER_OUT_V_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_MIXER_OUT_V_DATA_WIDTH = "32" *) 
  (* C_M_AXI_MIXER_OUT_V_ID_WIDTH = "1" *) 
  (* C_M_AXI_MIXER_OUT_V_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_MIXER_OUT_V_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_MIXER_OUT_V_TARGET_ADDR = "1073799184" *) 
  (* C_M_AXI_MIXER_OUT_V_USER_VALUE = "0" *) 
  (* C_M_AXI_MIXER_OUT_V_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_MIXER_OUT_V_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_IN_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_IN_DATA_WIDTH = "32" *) 
  (* C_S_AXI_IN_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "1'b1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .channels_V(channels_V),
        .interrupt(interrupt),
        .m_axi_mixer_out_V_ARADDR(m_axi_mixer_out_V_ARADDR),
        .m_axi_mixer_out_V_ARBURST(m_axi_mixer_out_V_ARBURST),
        .m_axi_mixer_out_V_ARCACHE(m_axi_mixer_out_V_ARCACHE),
        .m_axi_mixer_out_V_ARID(NLW_inst_m_axi_mixer_out_V_ARID_UNCONNECTED[0]),
        .m_axi_mixer_out_V_ARLEN(m_axi_mixer_out_V_ARLEN),
        .m_axi_mixer_out_V_ARLOCK(m_axi_mixer_out_V_ARLOCK),
        .m_axi_mixer_out_V_ARPROT(m_axi_mixer_out_V_ARPROT),
        .m_axi_mixer_out_V_ARQOS(m_axi_mixer_out_V_ARQOS),
        .m_axi_mixer_out_V_ARREADY(m_axi_mixer_out_V_ARREADY),
        .m_axi_mixer_out_V_ARREGION(m_axi_mixer_out_V_ARREGION),
        .m_axi_mixer_out_V_ARSIZE(m_axi_mixer_out_V_ARSIZE),
        .m_axi_mixer_out_V_ARUSER(NLW_inst_m_axi_mixer_out_V_ARUSER_UNCONNECTED[0]),
        .m_axi_mixer_out_V_ARVALID(m_axi_mixer_out_V_ARVALID),
        .m_axi_mixer_out_V_AWADDR(m_axi_mixer_out_V_AWADDR),
        .m_axi_mixer_out_V_AWBURST(m_axi_mixer_out_V_AWBURST),
        .m_axi_mixer_out_V_AWCACHE(m_axi_mixer_out_V_AWCACHE),
        .m_axi_mixer_out_V_AWID(NLW_inst_m_axi_mixer_out_V_AWID_UNCONNECTED[0]),
        .m_axi_mixer_out_V_AWLEN(m_axi_mixer_out_V_AWLEN),
        .m_axi_mixer_out_V_AWLOCK(m_axi_mixer_out_V_AWLOCK),
        .m_axi_mixer_out_V_AWPROT(m_axi_mixer_out_V_AWPROT),
        .m_axi_mixer_out_V_AWQOS(m_axi_mixer_out_V_AWQOS),
        .m_axi_mixer_out_V_AWREADY(m_axi_mixer_out_V_AWREADY),
        .m_axi_mixer_out_V_AWREGION(m_axi_mixer_out_V_AWREGION),
        .m_axi_mixer_out_V_AWSIZE(m_axi_mixer_out_V_AWSIZE),
        .m_axi_mixer_out_V_AWUSER(NLW_inst_m_axi_mixer_out_V_AWUSER_UNCONNECTED[0]),
        .m_axi_mixer_out_V_AWVALID(m_axi_mixer_out_V_AWVALID),
        .m_axi_mixer_out_V_BID(1'b0),
        .m_axi_mixer_out_V_BREADY(m_axi_mixer_out_V_BREADY),
        .m_axi_mixer_out_V_BRESP(m_axi_mixer_out_V_BRESP),
        .m_axi_mixer_out_V_BUSER(1'b0),
        .m_axi_mixer_out_V_BVALID(m_axi_mixer_out_V_BVALID),
        .m_axi_mixer_out_V_RDATA(m_axi_mixer_out_V_RDATA),
        .m_axi_mixer_out_V_RID(1'b0),
        .m_axi_mixer_out_V_RLAST(m_axi_mixer_out_V_RLAST),
        .m_axi_mixer_out_V_RREADY(m_axi_mixer_out_V_RREADY),
        .m_axi_mixer_out_V_RRESP(m_axi_mixer_out_V_RRESP),
        .m_axi_mixer_out_V_RUSER(1'b0),
        .m_axi_mixer_out_V_RVALID(m_axi_mixer_out_V_RVALID),
        .m_axi_mixer_out_V_WDATA(m_axi_mixer_out_V_WDATA),
        .m_axi_mixer_out_V_WID(NLW_inst_m_axi_mixer_out_V_WID_UNCONNECTED[0]),
        .m_axi_mixer_out_V_WLAST(m_axi_mixer_out_V_WLAST),
        .m_axi_mixer_out_V_WREADY(m_axi_mixer_out_V_WREADY),
        .m_axi_mixer_out_V_WSTRB(m_axi_mixer_out_V_WSTRB),
        .m_axi_mixer_out_V_WUSER(NLW_inst_m_axi_mixer_out_V_WUSER_UNCONNECTED[0]),
        .m_axi_mixer_out_V_WVALID(m_axi_mixer_out_V_WVALID),
        .s_axi_in_ARADDR(s_axi_in_ARADDR),
        .s_axi_in_ARREADY(s_axi_in_ARREADY),
        .s_axi_in_ARVALID(s_axi_in_ARVALID),
        .s_axi_in_AWADDR(s_axi_in_AWADDR),
        .s_axi_in_AWREADY(s_axi_in_AWREADY),
        .s_axi_in_AWVALID(s_axi_in_AWVALID),
        .s_axi_in_BREADY(s_axi_in_BREADY),
        .s_axi_in_BRESP(s_axi_in_BRESP),
        .s_axi_in_BVALID(s_axi_in_BVALID),
        .s_axi_in_RDATA(s_axi_in_RDATA),
        .s_axi_in_RREADY(s_axi_in_RREADY),
        .s_axi_in_RRESP(s_axi_in_RRESP),
        .s_axi_in_RVALID(s_axi_in_RVALID),
        .s_axi_in_WDATA(s_axi_in_WDATA),
        .s_axi_in_WREADY(s_axi_in_WREADY),
        .s_axi_in_WSTRB(s_axi_in_WSTRB),
        .s_axi_in_WVALID(s_axi_in_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_MIXER_OUT_V_ADDR_WIDTH = "32" *) (* C_M_AXI_MIXER_OUT_V_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_MIXER_OUT_V_AWUSER_WIDTH = "1" *) (* C_M_AXI_MIXER_OUT_V_BUSER_WIDTH = "1" *) (* C_M_AXI_MIXER_OUT_V_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_MIXER_OUT_V_DATA_WIDTH = "32" *) (* C_M_AXI_MIXER_OUT_V_ID_WIDTH = "1" *) (* C_M_AXI_MIXER_OUT_V_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_MIXER_OUT_V_RUSER_WIDTH = "1" *) (* C_M_AXI_MIXER_OUT_V_TARGET_ADDR = "1073799184" *) (* C_M_AXI_MIXER_OUT_V_USER_VALUE = "0" *) 
(* C_M_AXI_MIXER_OUT_V_WSTRB_WIDTH = "4" *) (* C_M_AXI_MIXER_OUT_V_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_IN_ADDR_WIDTH = "5" *) (* C_S_AXI_IN_DATA_WIDTH = "32" *) 
(* C_S_AXI_IN_WSTRB_WIDTH = "4" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "1'b1" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver
   (ap_clk,
    ap_rst_n,
    m_axi_mixer_out_V_AWVALID,
    m_axi_mixer_out_V_AWREADY,
    m_axi_mixer_out_V_AWADDR,
    m_axi_mixer_out_V_AWID,
    m_axi_mixer_out_V_AWLEN,
    m_axi_mixer_out_V_AWSIZE,
    m_axi_mixer_out_V_AWBURST,
    m_axi_mixer_out_V_AWLOCK,
    m_axi_mixer_out_V_AWCACHE,
    m_axi_mixer_out_V_AWPROT,
    m_axi_mixer_out_V_AWQOS,
    m_axi_mixer_out_V_AWREGION,
    m_axi_mixer_out_V_AWUSER,
    m_axi_mixer_out_V_WVALID,
    m_axi_mixer_out_V_WREADY,
    m_axi_mixer_out_V_WDATA,
    m_axi_mixer_out_V_WSTRB,
    m_axi_mixer_out_V_WLAST,
    m_axi_mixer_out_V_WID,
    m_axi_mixer_out_V_WUSER,
    m_axi_mixer_out_V_ARVALID,
    m_axi_mixer_out_V_ARREADY,
    m_axi_mixer_out_V_ARADDR,
    m_axi_mixer_out_V_ARID,
    m_axi_mixer_out_V_ARLEN,
    m_axi_mixer_out_V_ARSIZE,
    m_axi_mixer_out_V_ARBURST,
    m_axi_mixer_out_V_ARLOCK,
    m_axi_mixer_out_V_ARCACHE,
    m_axi_mixer_out_V_ARPROT,
    m_axi_mixer_out_V_ARQOS,
    m_axi_mixer_out_V_ARREGION,
    m_axi_mixer_out_V_ARUSER,
    m_axi_mixer_out_V_RVALID,
    m_axi_mixer_out_V_RREADY,
    m_axi_mixer_out_V_RDATA,
    m_axi_mixer_out_V_RLAST,
    m_axi_mixer_out_V_RID,
    m_axi_mixer_out_V_RUSER,
    m_axi_mixer_out_V_RRESP,
    m_axi_mixer_out_V_BVALID,
    m_axi_mixer_out_V_BREADY,
    m_axi_mixer_out_V_BRESP,
    m_axi_mixer_out_V_BID,
    m_axi_mixer_out_V_BUSER,
    channels_V,
    s_axi_in_AWVALID,
    s_axi_in_AWREADY,
    s_axi_in_AWADDR,
    s_axi_in_WVALID,
    s_axi_in_WREADY,
    s_axi_in_WDATA,
    s_axi_in_WSTRB,
    s_axi_in_ARVALID,
    s_axi_in_ARREADY,
    s_axi_in_ARADDR,
    s_axi_in_RVALID,
    s_axi_in_RREADY,
    s_axi_in_RDATA,
    s_axi_in_RRESP,
    s_axi_in_BVALID,
    s_axi_in_BREADY,
    s_axi_in_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_mixer_out_V_AWVALID;
  input m_axi_mixer_out_V_AWREADY;
  output [31:0]m_axi_mixer_out_V_AWADDR;
  output [0:0]m_axi_mixer_out_V_AWID;
  output [7:0]m_axi_mixer_out_V_AWLEN;
  output [2:0]m_axi_mixer_out_V_AWSIZE;
  output [1:0]m_axi_mixer_out_V_AWBURST;
  output [1:0]m_axi_mixer_out_V_AWLOCK;
  output [3:0]m_axi_mixer_out_V_AWCACHE;
  output [2:0]m_axi_mixer_out_V_AWPROT;
  output [3:0]m_axi_mixer_out_V_AWQOS;
  output [3:0]m_axi_mixer_out_V_AWREGION;
  output [0:0]m_axi_mixer_out_V_AWUSER;
  output m_axi_mixer_out_V_WVALID;
  input m_axi_mixer_out_V_WREADY;
  output [31:0]m_axi_mixer_out_V_WDATA;
  output [3:0]m_axi_mixer_out_V_WSTRB;
  output m_axi_mixer_out_V_WLAST;
  output [0:0]m_axi_mixer_out_V_WID;
  output [0:0]m_axi_mixer_out_V_WUSER;
  output m_axi_mixer_out_V_ARVALID;
  input m_axi_mixer_out_V_ARREADY;
  output [31:0]m_axi_mixer_out_V_ARADDR;
  output [0:0]m_axi_mixer_out_V_ARID;
  output [7:0]m_axi_mixer_out_V_ARLEN;
  output [2:0]m_axi_mixer_out_V_ARSIZE;
  output [1:0]m_axi_mixer_out_V_ARBURST;
  output [1:0]m_axi_mixer_out_V_ARLOCK;
  output [3:0]m_axi_mixer_out_V_ARCACHE;
  output [2:0]m_axi_mixer_out_V_ARPROT;
  output [3:0]m_axi_mixer_out_V_ARQOS;
  output [3:0]m_axi_mixer_out_V_ARREGION;
  output [0:0]m_axi_mixer_out_V_ARUSER;
  input m_axi_mixer_out_V_RVALID;
  output m_axi_mixer_out_V_RREADY;
  input [31:0]m_axi_mixer_out_V_RDATA;
  input m_axi_mixer_out_V_RLAST;
  input [0:0]m_axi_mixer_out_V_RID;
  input [0:0]m_axi_mixer_out_V_RUSER;
  input [1:0]m_axi_mixer_out_V_RRESP;
  input m_axi_mixer_out_V_BVALID;
  output m_axi_mixer_out_V_BREADY;
  input [1:0]m_axi_mixer_out_V_BRESP;
  input [0:0]m_axi_mixer_out_V_BID;
  input [0:0]m_axi_mixer_out_V_BUSER;
  input [4:0]channels_V;
  input s_axi_in_AWVALID;
  output s_axi_in_AWREADY;
  input [4:0]s_axi_in_AWADDR;
  input s_axi_in_WVALID;
  output s_axi_in_WREADY;
  input [31:0]s_axi_in_WDATA;
  input [3:0]s_axi_in_WSTRB;
  input s_axi_in_ARVALID;
  output s_axi_in_ARREADY;
  input [4:0]s_axi_in_ARADDR;
  output s_axi_in_RVALID;
  input s_axi_in_RREADY;
  output [31:0]s_axi_in_RDATA;
  output [1:0]s_axi_in_RRESP;
  output s_axi_in_BVALID;
  input s_axi_in_BREADY;
  output [1:0]s_axi_in_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire acc;
  wire acc0;
  wire \acc[31]_i_3_n_0 ;
  wire \acc[31]_i_4_n_0 ;
  wire \acc[31]_i_5_n_0 ;
  wire \acc[31]_i_6_n_0 ;
  wire \acc[31]_i_7_n_0 ;
  wire [31:0]acc_loc_fu_136_p3;
  wire [31:0]acc_loc_reg_626;
  wire \acc_loc_reg_626[3]_i_2_n_0 ;
  wire \acc_loc_reg_626_reg[11]_i_1_n_0 ;
  wire \acc_loc_reg_626_reg[11]_i_1_n_1 ;
  wire \acc_loc_reg_626_reg[11]_i_1_n_2 ;
  wire \acc_loc_reg_626_reg[11]_i_1_n_3 ;
  wire \acc_loc_reg_626_reg[15]_i_1_n_0 ;
  wire \acc_loc_reg_626_reg[15]_i_1_n_1 ;
  wire \acc_loc_reg_626_reg[15]_i_1_n_2 ;
  wire \acc_loc_reg_626_reg[15]_i_1_n_3 ;
  wire \acc_loc_reg_626_reg[19]_i_1_n_0 ;
  wire \acc_loc_reg_626_reg[19]_i_1_n_1 ;
  wire \acc_loc_reg_626_reg[19]_i_1_n_2 ;
  wire \acc_loc_reg_626_reg[19]_i_1_n_3 ;
  wire \acc_loc_reg_626_reg[23]_i_1_n_0 ;
  wire \acc_loc_reg_626_reg[23]_i_1_n_1 ;
  wire \acc_loc_reg_626_reg[23]_i_1_n_2 ;
  wire \acc_loc_reg_626_reg[23]_i_1_n_3 ;
  wire \acc_loc_reg_626_reg[27]_i_1_n_0 ;
  wire \acc_loc_reg_626_reg[27]_i_1_n_1 ;
  wire \acc_loc_reg_626_reg[27]_i_1_n_2 ;
  wire \acc_loc_reg_626_reg[27]_i_1_n_3 ;
  wire \acc_loc_reg_626_reg[31]_i_1_n_1 ;
  wire \acc_loc_reg_626_reg[31]_i_1_n_2 ;
  wire \acc_loc_reg_626_reg[31]_i_1_n_3 ;
  wire \acc_loc_reg_626_reg[3]_i_1_n_0 ;
  wire \acc_loc_reg_626_reg[3]_i_1_n_1 ;
  wire \acc_loc_reg_626_reg[3]_i_1_n_2 ;
  wire \acc_loc_reg_626_reg[3]_i_1_n_3 ;
  wire \acc_loc_reg_626_reg[7]_i_1_n_0 ;
  wire \acc_loc_reg_626_reg[7]_i_1_n_1 ;
  wire \acc_loc_reg_626_reg[7]_i_1_n_2 ;
  wire \acc_loc_reg_626_reg[7]_i_1_n_3 ;
  wire [31:0]acc_new_1_fu_194_p3;
  wire [31:0]acc_new_1_reg_637;
  wire \acc_new_1_reg_637[3]_i_5_n_0 ;
  wire \acc_new_1_reg_637_reg[11]_i_1_n_0 ;
  wire \acc_new_1_reg_637_reg[11]_i_1_n_1 ;
  wire \acc_new_1_reg_637_reg[11]_i_1_n_2 ;
  wire \acc_new_1_reg_637_reg[11]_i_1_n_3 ;
  wire \acc_new_1_reg_637_reg[15]_i_1_n_0 ;
  wire \acc_new_1_reg_637_reg[15]_i_1_n_1 ;
  wire \acc_new_1_reg_637_reg[15]_i_1_n_2 ;
  wire \acc_new_1_reg_637_reg[15]_i_1_n_3 ;
  wire \acc_new_1_reg_637_reg[19]_i_1_n_0 ;
  wire \acc_new_1_reg_637_reg[19]_i_1_n_1 ;
  wire \acc_new_1_reg_637_reg[19]_i_1_n_2 ;
  wire \acc_new_1_reg_637_reg[19]_i_1_n_3 ;
  wire \acc_new_1_reg_637_reg[23]_i_1_n_0 ;
  wire \acc_new_1_reg_637_reg[23]_i_1_n_1 ;
  wire \acc_new_1_reg_637_reg[23]_i_1_n_2 ;
  wire \acc_new_1_reg_637_reg[23]_i_1_n_3 ;
  wire \acc_new_1_reg_637_reg[27]_i_1_n_0 ;
  wire \acc_new_1_reg_637_reg[27]_i_1_n_1 ;
  wire \acc_new_1_reg_637_reg[27]_i_1_n_2 ;
  wire \acc_new_1_reg_637_reg[27]_i_1_n_3 ;
  wire \acc_new_1_reg_637_reg[31]_i_1_n_1 ;
  wire \acc_new_1_reg_637_reg[31]_i_1_n_2 ;
  wire \acc_new_1_reg_637_reg[31]_i_1_n_3 ;
  wire \acc_new_1_reg_637_reg[3]_i_1_n_0 ;
  wire \acc_new_1_reg_637_reg[3]_i_1_n_1 ;
  wire \acc_new_1_reg_637_reg[3]_i_1_n_2 ;
  wire \acc_new_1_reg_637_reg[3]_i_1_n_3 ;
  wire \acc_new_1_reg_637_reg[7]_i_1_n_0 ;
  wire \acc_new_1_reg_637_reg[7]_i_1_n_1 ;
  wire \acc_new_1_reg_637_reg[7]_i_1_n_2 ;
  wire \acc_new_1_reg_637_reg[7]_i_1_n_3 ;
  wire [31:0]acc_new_3_fu_256_p3;
  wire [31:0]acc_new_3_reg_649;
  wire \acc_new_3_reg_649[3]_i_5_n_0 ;
  wire \acc_new_3_reg_649_reg[11]_i_1_n_0 ;
  wire \acc_new_3_reg_649_reg[11]_i_1_n_1 ;
  wire \acc_new_3_reg_649_reg[11]_i_1_n_2 ;
  wire \acc_new_3_reg_649_reg[11]_i_1_n_3 ;
  wire \acc_new_3_reg_649_reg[15]_i_1_n_0 ;
  wire \acc_new_3_reg_649_reg[15]_i_1_n_1 ;
  wire \acc_new_3_reg_649_reg[15]_i_1_n_2 ;
  wire \acc_new_3_reg_649_reg[15]_i_1_n_3 ;
  wire \acc_new_3_reg_649_reg[19]_i_1_n_0 ;
  wire \acc_new_3_reg_649_reg[19]_i_1_n_1 ;
  wire \acc_new_3_reg_649_reg[19]_i_1_n_2 ;
  wire \acc_new_3_reg_649_reg[19]_i_1_n_3 ;
  wire \acc_new_3_reg_649_reg[23]_i_1_n_0 ;
  wire \acc_new_3_reg_649_reg[23]_i_1_n_1 ;
  wire \acc_new_3_reg_649_reg[23]_i_1_n_2 ;
  wire \acc_new_3_reg_649_reg[23]_i_1_n_3 ;
  wire \acc_new_3_reg_649_reg[27]_i_1_n_0 ;
  wire \acc_new_3_reg_649_reg[27]_i_1_n_1 ;
  wire \acc_new_3_reg_649_reg[27]_i_1_n_2 ;
  wire \acc_new_3_reg_649_reg[27]_i_1_n_3 ;
  wire \acc_new_3_reg_649_reg[31]_i_1_n_1 ;
  wire \acc_new_3_reg_649_reg[31]_i_1_n_2 ;
  wire \acc_new_3_reg_649_reg[31]_i_1_n_3 ;
  wire \acc_new_3_reg_649_reg[3]_i_1_n_0 ;
  wire \acc_new_3_reg_649_reg[3]_i_1_n_1 ;
  wire \acc_new_3_reg_649_reg[3]_i_1_n_2 ;
  wire \acc_new_3_reg_649_reg[3]_i_1_n_3 ;
  wire \acc_new_3_reg_649_reg[7]_i_1_n_0 ;
  wire \acc_new_3_reg_649_reg[7]_i_1_n_1 ;
  wire \acc_new_3_reg_649_reg[7]_i_1_n_2 ;
  wire \acc_new_3_reg_649_reg[7]_i_1_n_3 ;
  wire [31:0]acc_new_5_fu_318_p3;
  wire [31:0]acc_new_5_reg_661;
  wire \acc_new_5_reg_661[3]_i_5_n_0 ;
  wire \acc_new_5_reg_661_reg[11]_i_1_n_0 ;
  wire \acc_new_5_reg_661_reg[11]_i_1_n_1 ;
  wire \acc_new_5_reg_661_reg[11]_i_1_n_2 ;
  wire \acc_new_5_reg_661_reg[11]_i_1_n_3 ;
  wire \acc_new_5_reg_661_reg[15]_i_1_n_0 ;
  wire \acc_new_5_reg_661_reg[15]_i_1_n_1 ;
  wire \acc_new_5_reg_661_reg[15]_i_1_n_2 ;
  wire \acc_new_5_reg_661_reg[15]_i_1_n_3 ;
  wire \acc_new_5_reg_661_reg[19]_i_1_n_0 ;
  wire \acc_new_5_reg_661_reg[19]_i_1_n_1 ;
  wire \acc_new_5_reg_661_reg[19]_i_1_n_2 ;
  wire \acc_new_5_reg_661_reg[19]_i_1_n_3 ;
  wire \acc_new_5_reg_661_reg[23]_i_1_n_0 ;
  wire \acc_new_5_reg_661_reg[23]_i_1_n_1 ;
  wire \acc_new_5_reg_661_reg[23]_i_1_n_2 ;
  wire \acc_new_5_reg_661_reg[23]_i_1_n_3 ;
  wire \acc_new_5_reg_661_reg[27]_i_1_n_0 ;
  wire \acc_new_5_reg_661_reg[27]_i_1_n_1 ;
  wire \acc_new_5_reg_661_reg[27]_i_1_n_2 ;
  wire \acc_new_5_reg_661_reg[27]_i_1_n_3 ;
  wire \acc_new_5_reg_661_reg[31]_i_1_n_1 ;
  wire \acc_new_5_reg_661_reg[31]_i_1_n_2 ;
  wire \acc_new_5_reg_661_reg[31]_i_1_n_3 ;
  wire \acc_new_5_reg_661_reg[3]_i_1_n_0 ;
  wire \acc_new_5_reg_661_reg[3]_i_1_n_1 ;
  wire \acc_new_5_reg_661_reg[3]_i_1_n_2 ;
  wire \acc_new_5_reg_661_reg[3]_i_1_n_3 ;
  wire \acc_new_5_reg_661_reg[7]_i_1_n_0 ;
  wire \acc_new_5_reg_661_reg[7]_i_1_n_1 ;
  wire \acc_new_5_reg_661_reg[7]_i_1_n_2 ;
  wire \acc_new_5_reg_661_reg[7]_i_1_n_3 ;
  wire [31:0]acc_new_7_fu_380_p3;
  wire [31:0]acc_new_7_reg_672;
  wire \acc_new_7_reg_672[3]_i_5_n_0 ;
  wire \acc_new_7_reg_672_reg[11]_i_1_n_0 ;
  wire \acc_new_7_reg_672_reg[11]_i_1_n_1 ;
  wire \acc_new_7_reg_672_reg[11]_i_1_n_2 ;
  wire \acc_new_7_reg_672_reg[11]_i_1_n_3 ;
  wire \acc_new_7_reg_672_reg[15]_i_1_n_0 ;
  wire \acc_new_7_reg_672_reg[15]_i_1_n_1 ;
  wire \acc_new_7_reg_672_reg[15]_i_1_n_2 ;
  wire \acc_new_7_reg_672_reg[15]_i_1_n_3 ;
  wire \acc_new_7_reg_672_reg[19]_i_1_n_0 ;
  wire \acc_new_7_reg_672_reg[19]_i_1_n_1 ;
  wire \acc_new_7_reg_672_reg[19]_i_1_n_2 ;
  wire \acc_new_7_reg_672_reg[19]_i_1_n_3 ;
  wire \acc_new_7_reg_672_reg[23]_i_1_n_0 ;
  wire \acc_new_7_reg_672_reg[23]_i_1_n_1 ;
  wire \acc_new_7_reg_672_reg[23]_i_1_n_2 ;
  wire \acc_new_7_reg_672_reg[23]_i_1_n_3 ;
  wire \acc_new_7_reg_672_reg[27]_i_1_n_0 ;
  wire \acc_new_7_reg_672_reg[27]_i_1_n_1 ;
  wire \acc_new_7_reg_672_reg[27]_i_1_n_2 ;
  wire \acc_new_7_reg_672_reg[27]_i_1_n_3 ;
  wire \acc_new_7_reg_672_reg[31]_i_1_n_1 ;
  wire \acc_new_7_reg_672_reg[31]_i_1_n_2 ;
  wire \acc_new_7_reg_672_reg[31]_i_1_n_3 ;
  wire \acc_new_7_reg_672_reg[3]_i_1_n_0 ;
  wire \acc_new_7_reg_672_reg[3]_i_1_n_1 ;
  wire \acc_new_7_reg_672_reg[3]_i_1_n_2 ;
  wire \acc_new_7_reg_672_reg[3]_i_1_n_3 ;
  wire \acc_new_7_reg_672_reg[7]_i_1_n_0 ;
  wire \acc_new_7_reg_672_reg[7]_i_1_n_1 ;
  wire \acc_new_7_reg_672_reg[7]_i_1_n_2 ;
  wire \acc_new_7_reg_672_reg[7]_i_1_n_3 ;
  wire \acc_reg_n_0_[0] ;
  wire \acc_reg_n_0_[10] ;
  wire \acc_reg_n_0_[11] ;
  wire \acc_reg_n_0_[12] ;
  wire \acc_reg_n_0_[13] ;
  wire \acc_reg_n_0_[14] ;
  wire \acc_reg_n_0_[15] ;
  wire \acc_reg_n_0_[16] ;
  wire \acc_reg_n_0_[17] ;
  wire \acc_reg_n_0_[18] ;
  wire \acc_reg_n_0_[19] ;
  wire \acc_reg_n_0_[1] ;
  wire \acc_reg_n_0_[20] ;
  wire \acc_reg_n_0_[21] ;
  wire \acc_reg_n_0_[22] ;
  wire \acc_reg_n_0_[23] ;
  wire \acc_reg_n_0_[24] ;
  wire \acc_reg_n_0_[25] ;
  wire \acc_reg_n_0_[26] ;
  wire \acc_reg_n_0_[27] ;
  wire \acc_reg_n_0_[28] ;
  wire \acc_reg_n_0_[29] ;
  wire \acc_reg_n_0_[2] ;
  wire \acc_reg_n_0_[30] ;
  wire \acc_reg_n_0_[31] ;
  wire \acc_reg_n_0_[3] ;
  wire \acc_reg_n_0_[4] ;
  wire \acc_reg_n_0_[5] ;
  wire \acc_reg_n_0_[6] ;
  wire \acc_reg_n_0_[7] ;
  wire \acc_reg_n_0_[8] ;
  wire \acc_reg_n_0_[9] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_n_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter24;
  wire ap_enable_reg_pp0_iter25;
  wire ap_enable_reg_pp0_iter26;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter28;
  wire ap_enable_reg_pp0_iter29;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter30;
  wire ap_enable_reg_pp0_iter31;
  wire ap_enable_reg_pp0_iter32;
  wire ap_enable_reg_pp0_iter33;
  wire ap_enable_reg_pp0_iter34;
  wire ap_enable_reg_pp0_iter35;
  wire ap_enable_reg_pp0_iter36;
  wire ap_enable_reg_pp0_iter37;
  wire ap_enable_reg_pp0_iter38;
  wire ap_enable_reg_pp0_iter39;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter40;
  wire ap_enable_reg_pp0_iter41;
  wire ap_enable_reg_pp0_iter42;
  wire ap_enable_reg_pp0_iter43;
  wire ap_enable_reg_pp0_iter44;
  wire ap_enable_reg_pp0_iter45;
  wire ap_enable_reg_pp0_iter46;
  wire ap_enable_reg_pp0_iter47;
  wire ap_enable_reg_pp0_iter48;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_ready;
  wire ap_reg_ioackin_mixer_out_V_AWREADY_reg_n_0;
  wire ap_reg_ioackin_mixer_out_V_WREADY_i_2_n_0;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_n_0;
  wire \ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[0]_srl32_n_1 ;
  wire \ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32_i_1_n_0 ;
  wire \ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32_n_1 ;
  wire \ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[2]_srl32_n_1 ;
  wire \ap_reg_pp0_iter33_p_should_write_1_3_reg_704_reg[0]_srl32_n_1 ;
  wire \ap_reg_pp0_iter40_p_should_write_1_3_reg_704_reg[0]_srl7_n_0 ;
  wire \ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[0]_srl8_n_0 ;
  wire \ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[1]_srl8_n_0 ;
  wire \ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[2]_srl8_n_0 ;
  wire ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  wire [2:0]ap_reg_pp0_iter41_p_write_to_1_3_reg_699;
  wire ap_reg_pp0_iter42_p_should_write_1_3_reg_704;
  wire \ap_reg_pp0_iter46_p_should_write_1_3_reg_704_reg[0]_srl4_n_0 ;
  wire ap_reg_pp0_iter47_p_should_write_1_3_reg_704;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [4:0]channels_V;
  wire interrupt;
  wire \last_on_V_reg_n_0_[0] ;
  wire [31:2]\^m_axi_mixer_out_V_AWADDR ;
  wire [3:0]\^m_axi_mixer_out_V_AWLEN ;
  wire m_axi_mixer_out_V_AWREADY;
  wire m_axi_mixer_out_V_AWVALID;
  wire m_axi_mixer_out_V_BREADY;
  wire m_axi_mixer_out_V_BVALID;
  wire m_axi_mixer_out_V_RREADY;
  wire m_axi_mixer_out_V_RVALID;
  wire [31:0]m_axi_mixer_out_V_WDATA;
  wire m_axi_mixer_out_V_WLAST;
  wire m_axi_mixer_out_V_WREADY;
  wire [3:0]m_axi_mixer_out_V_WSTRB;
  wire m_axi_mixer_out_V_WVALID;
  wire [31:0]max_high;
  wire [31:0]max_high_read_reg_688;
  wire [31:0]min_high;
  wire [31:0]min_high_read_reg_693;
  wire [15:13]mixer_out_V_WDATA;
  wire or_cond_1_reg_642;
  wire \or_cond_1_reg_642[0]_i_2_n_0 ;
  wire \or_cond_1_reg_642[0]_i_3_n_0 ;
  wire \or_cond_1_reg_642[0]_i_4_n_0 ;
  wire \or_cond_1_reg_642[0]_i_5_n_0 ;
  wire \or_cond_1_reg_642[0]_i_6_n_0 ;
  wire \or_cond_1_reg_642[0]_i_7_n_0 ;
  wire \or_cond_1_reg_642[0]_i_8_n_0 ;
  wire \or_cond_1_reg_642[0]_i_9_n_0 ;
  wire or_cond_2_reg_654;
  wire \or_cond_2_reg_654[0]_i_2_n_0 ;
  wire \or_cond_2_reg_654[0]_i_3_n_0 ;
  wire \or_cond_2_reg_654[0]_i_4_n_0 ;
  wire \or_cond_2_reg_654[0]_i_5_n_0 ;
  wire \or_cond_2_reg_654[0]_i_6_n_0 ;
  wire \or_cond_2_reg_654[0]_i_7_n_0 ;
  wire \or_cond_2_reg_654[0]_i_8_n_0 ;
  wire \or_cond_2_reg_654[0]_i_9_n_0 ;
  wire or_cond_3_reg_666;
  wire \or_cond_3_reg_666[0]_i_2_n_0 ;
  wire \or_cond_3_reg_666[0]_i_3_n_0 ;
  wire \or_cond_3_reg_666[0]_i_4_n_0 ;
  wire \or_cond_3_reg_666[0]_i_5_n_0 ;
  wire \or_cond_3_reg_666[0]_i_6_n_0 ;
  wire \or_cond_3_reg_666[0]_i_7_n_0 ;
  wire \or_cond_3_reg_666[0]_i_8_n_0 ;
  wire \or_cond_3_reg_666[0]_i_9_n_0 ;
  wire or_cond_4_reg_677;
  wire \or_cond_4_reg_677[0]_i_2_n_0 ;
  wire \or_cond_4_reg_677[0]_i_3_n_0 ;
  wire \or_cond_4_reg_677[0]_i_4_n_0 ;
  wire \or_cond_4_reg_677[0]_i_5_n_0 ;
  wire \or_cond_4_reg_677[0]_i_6_n_0 ;
  wire \or_cond_4_reg_677[0]_i_7_n_0 ;
  wire \or_cond_4_reg_677[0]_i_8_n_0 ;
  wire \or_cond_4_reg_677[0]_i_9_n_0 ;
  wire or_cond_reg_631;
  wire \or_cond_reg_631[0]_i_2_n_0 ;
  wire \or_cond_reg_631[0]_i_3_n_0 ;
  wire \or_cond_reg_631[0]_i_4_n_0 ;
  wire \or_cond_reg_631[0]_i_5_n_0 ;
  wire \or_cond_reg_631[0]_i_6_n_0 ;
  wire \or_cond_reg_631[0]_i_7_n_0 ;
  wire \or_cond_reg_631[0]_i_8_n_0 ;
  wire \or_cond_reg_631[0]_i_9_n_0 ;
  wire p_0_in10_out;
  wire p_0_in7_out;
  wire p_0_in8_out;
  wire p_0_in9_out;
  wire p_1_in6_out;
  wire [31:0]p_Val2_1_fu_572_p2;
  wire [31:0]p_Val2_1_reg_713;
  wire p_Val2_1_reg_7130;
  wire \p_Val2_1_reg_713[11]_i_2_n_0 ;
  wire \p_Val2_1_reg_713[11]_i_3_n_0 ;
  wire \p_Val2_1_reg_713[11]_i_4_n_0 ;
  wire \p_Val2_1_reg_713[11]_i_5_n_0 ;
  wire \p_Val2_1_reg_713[15]_i_2_n_0 ;
  wire \p_Val2_1_reg_713[15]_i_3_n_0 ;
  wire \p_Val2_1_reg_713[15]_i_4_n_0 ;
  wire \p_Val2_1_reg_713[15]_i_5_n_0 ;
  wire \p_Val2_1_reg_713[19]_i_2_n_0 ;
  wire \p_Val2_1_reg_713[19]_i_3_n_0 ;
  wire \p_Val2_1_reg_713[19]_i_4_n_0 ;
  wire \p_Val2_1_reg_713[19]_i_5_n_0 ;
  wire \p_Val2_1_reg_713[23]_i_2_n_0 ;
  wire \p_Val2_1_reg_713[23]_i_3_n_0 ;
  wire \p_Val2_1_reg_713[23]_i_4_n_0 ;
  wire \p_Val2_1_reg_713[23]_i_5_n_0 ;
  wire \p_Val2_1_reg_713[27]_i_2_n_0 ;
  wire \p_Val2_1_reg_713[27]_i_3_n_0 ;
  wire \p_Val2_1_reg_713[27]_i_4_n_0 ;
  wire \p_Val2_1_reg_713[27]_i_5_n_0 ;
  wire \p_Val2_1_reg_713[31]_i_3_n_0 ;
  wire \p_Val2_1_reg_713[31]_i_4_n_0 ;
  wire \p_Val2_1_reg_713[31]_i_5_n_0 ;
  wire \p_Val2_1_reg_713[31]_i_6_n_0 ;
  wire \p_Val2_1_reg_713[3]_i_2_n_0 ;
  wire \p_Val2_1_reg_713[3]_i_3_n_0 ;
  wire \p_Val2_1_reg_713[3]_i_4_n_0 ;
  wire \p_Val2_1_reg_713[3]_i_5_n_0 ;
  wire \p_Val2_1_reg_713[7]_i_2_n_0 ;
  wire \p_Val2_1_reg_713[7]_i_3_n_0 ;
  wire \p_Val2_1_reg_713[7]_i_4_n_0 ;
  wire \p_Val2_1_reg_713[7]_i_5_n_0 ;
  wire \p_Val2_1_reg_713_reg[11]_i_1_n_0 ;
  wire \p_Val2_1_reg_713_reg[11]_i_1_n_1 ;
  wire \p_Val2_1_reg_713_reg[11]_i_1_n_2 ;
  wire \p_Val2_1_reg_713_reg[11]_i_1_n_3 ;
  wire \p_Val2_1_reg_713_reg[15]_i_1_n_0 ;
  wire \p_Val2_1_reg_713_reg[15]_i_1_n_1 ;
  wire \p_Val2_1_reg_713_reg[15]_i_1_n_2 ;
  wire \p_Val2_1_reg_713_reg[15]_i_1_n_3 ;
  wire \p_Val2_1_reg_713_reg[19]_i_1_n_0 ;
  wire \p_Val2_1_reg_713_reg[19]_i_1_n_1 ;
  wire \p_Val2_1_reg_713_reg[19]_i_1_n_2 ;
  wire \p_Val2_1_reg_713_reg[19]_i_1_n_3 ;
  wire \p_Val2_1_reg_713_reg[23]_i_1_n_0 ;
  wire \p_Val2_1_reg_713_reg[23]_i_1_n_1 ;
  wire \p_Val2_1_reg_713_reg[23]_i_1_n_2 ;
  wire \p_Val2_1_reg_713_reg[23]_i_1_n_3 ;
  wire \p_Val2_1_reg_713_reg[27]_i_1_n_0 ;
  wire \p_Val2_1_reg_713_reg[27]_i_1_n_1 ;
  wire \p_Val2_1_reg_713_reg[27]_i_1_n_2 ;
  wire \p_Val2_1_reg_713_reg[27]_i_1_n_3 ;
  wire \p_Val2_1_reg_713_reg[31]_i_2_n_1 ;
  wire \p_Val2_1_reg_713_reg[31]_i_2_n_2 ;
  wire \p_Val2_1_reg_713_reg[31]_i_2_n_3 ;
  wire \p_Val2_1_reg_713_reg[3]_i_1_n_0 ;
  wire \p_Val2_1_reg_713_reg[3]_i_1_n_1 ;
  wire \p_Val2_1_reg_713_reg[3]_i_1_n_2 ;
  wire \p_Val2_1_reg_713_reg[3]_i_1_n_3 ;
  wire \p_Val2_1_reg_713_reg[7]_i_1_n_0 ;
  wire \p_Val2_1_reg_713_reg[7]_i_1_n_1 ;
  wire \p_Val2_1_reg_713_reg[7]_i_1_n_2 ;
  wire \p_Val2_1_reg_713_reg[7]_i_1_n_3 ;
  wire [31:0]p_Val2_2_fu_576_p20_out;
  wire [31:0]p_Val2_2_reg_718;
  wire \p_Val2_2_reg_718[11]_i_2_n_0 ;
  wire \p_Val2_2_reg_718[11]_i_3_n_0 ;
  wire \p_Val2_2_reg_718[11]_i_4_n_0 ;
  wire \p_Val2_2_reg_718[11]_i_5_n_0 ;
  wire \p_Val2_2_reg_718[15]_i_2_n_0 ;
  wire \p_Val2_2_reg_718[15]_i_3_n_0 ;
  wire \p_Val2_2_reg_718[15]_i_4_n_0 ;
  wire \p_Val2_2_reg_718[15]_i_5_n_0 ;
  wire \p_Val2_2_reg_718[19]_i_2_n_0 ;
  wire \p_Val2_2_reg_718[19]_i_3_n_0 ;
  wire \p_Val2_2_reg_718[19]_i_4_n_0 ;
  wire \p_Val2_2_reg_718[19]_i_5_n_0 ;
  wire \p_Val2_2_reg_718[23]_i_2_n_0 ;
  wire \p_Val2_2_reg_718[23]_i_3_n_0 ;
  wire \p_Val2_2_reg_718[23]_i_4_n_0 ;
  wire \p_Val2_2_reg_718[23]_i_5_n_0 ;
  wire \p_Val2_2_reg_718[27]_i_2_n_0 ;
  wire \p_Val2_2_reg_718[27]_i_3_n_0 ;
  wire \p_Val2_2_reg_718[27]_i_4_n_0 ;
  wire \p_Val2_2_reg_718[27]_i_5_n_0 ;
  wire \p_Val2_2_reg_718[31]_i_2_n_0 ;
  wire \p_Val2_2_reg_718[31]_i_3_n_0 ;
  wire \p_Val2_2_reg_718[31]_i_4_n_0 ;
  wire \p_Val2_2_reg_718[31]_i_5_n_0 ;
  wire \p_Val2_2_reg_718[3]_i_2_n_0 ;
  wire \p_Val2_2_reg_718[3]_i_3_n_0 ;
  wire \p_Val2_2_reg_718[3]_i_4_n_0 ;
  wire \p_Val2_2_reg_718[3]_i_5_n_0 ;
  wire \p_Val2_2_reg_718[7]_i_2_n_0 ;
  wire \p_Val2_2_reg_718[7]_i_3_n_0 ;
  wire \p_Val2_2_reg_718[7]_i_4_n_0 ;
  wire \p_Val2_2_reg_718[7]_i_5_n_0 ;
  wire \p_Val2_2_reg_718_reg[11]_i_1_n_0 ;
  wire \p_Val2_2_reg_718_reg[11]_i_1_n_1 ;
  wire \p_Val2_2_reg_718_reg[11]_i_1_n_2 ;
  wire \p_Val2_2_reg_718_reg[11]_i_1_n_3 ;
  wire \p_Val2_2_reg_718_reg[15]_i_1_n_0 ;
  wire \p_Val2_2_reg_718_reg[15]_i_1_n_1 ;
  wire \p_Val2_2_reg_718_reg[15]_i_1_n_2 ;
  wire \p_Val2_2_reg_718_reg[15]_i_1_n_3 ;
  wire \p_Val2_2_reg_718_reg[19]_i_1_n_0 ;
  wire \p_Val2_2_reg_718_reg[19]_i_1_n_1 ;
  wire \p_Val2_2_reg_718_reg[19]_i_1_n_2 ;
  wire \p_Val2_2_reg_718_reg[19]_i_1_n_3 ;
  wire \p_Val2_2_reg_718_reg[23]_i_1_n_0 ;
  wire \p_Val2_2_reg_718_reg[23]_i_1_n_1 ;
  wire \p_Val2_2_reg_718_reg[23]_i_1_n_2 ;
  wire \p_Val2_2_reg_718_reg[23]_i_1_n_3 ;
  wire \p_Val2_2_reg_718_reg[27]_i_1_n_0 ;
  wire \p_Val2_2_reg_718_reg[27]_i_1_n_1 ;
  wire \p_Val2_2_reg_718_reg[27]_i_1_n_2 ;
  wire \p_Val2_2_reg_718_reg[27]_i_1_n_3 ;
  wire \p_Val2_2_reg_718_reg[31]_i_1_n_1 ;
  wire \p_Val2_2_reg_718_reg[31]_i_1_n_2 ;
  wire \p_Val2_2_reg_718_reg[31]_i_1_n_3 ;
  wire \p_Val2_2_reg_718_reg[3]_i_1_n_0 ;
  wire \p_Val2_2_reg_718_reg[3]_i_1_n_1 ;
  wire \p_Val2_2_reg_718_reg[3]_i_1_n_2 ;
  wire \p_Val2_2_reg_718_reg[3]_i_1_n_3 ;
  wire \p_Val2_2_reg_718_reg[7]_i_1_n_0 ;
  wire \p_Val2_2_reg_718_reg[7]_i_1_n_1 ;
  wire \p_Val2_2_reg_718_reg[7]_i_1_n_2 ;
  wire \p_Val2_2_reg_718_reg[7]_i_1_n_3 ;
  wire [31:1]p_acc_loc_fu_172_p3;
  wire [31:1]p_acc_new_1_fu_234_p3;
  wire [31:1]p_acc_new_3_fu_296_p3;
  wire [31:1]p_acc_new_5_fu_358_p3;
  wire p_should_write_1_3_fu_560_p2;
  wire p_should_write_1_3_reg_704;
  wire [0:0]p_write_to_1_3_fu_543_p3;
  wire rc_receiver_mixer_out_V_m_axi_U_n_0;
  wire rc_receiver_mixer_out_V_m_axi_U_n_1;
  wire rc_receiver_mixer_out_V_m_axi_U_n_2;
  wire rc_receiver_mixer_out_V_m_axi_U_n_9;
  wire rc_receiver_sdiv_bkb_U1_n_0;
  wire rc_receiver_sdiv_bkb_U1_n_1;
  wire rc_receiver_sdiv_bkb_U1_n_2;
  wire rc_receiver_sdiv_bkb_U1_n_3;
  wire [4:0]s_axi_in_ARADDR;
  wire s_axi_in_ARREADY;
  wire s_axi_in_ARVALID;
  wire [4:0]s_axi_in_AWADDR;
  wire s_axi_in_AWREADY;
  wire s_axi_in_AWVALID;
  wire s_axi_in_BREADY;
  wire s_axi_in_BVALID;
  wire [31:0]s_axi_in_RDATA;
  wire s_axi_in_RREADY;
  wire s_axi_in_RVALID;
  wire [31:0]s_axi_in_WDATA;
  wire s_axi_in_WREADY;
  wire [3:0]s_axi_in_WSTRB;
  wire s_axi_in_WVALID;
  wire tmp_13_fu_202_p3;
  wire tmp_15_fu_264_p3;
  wire tmp_17_fu_326_p3;
  wire tmp_19_fu_388_p3;
  wire write_val_2_4_write_s_reg_708;
  wire \write_val_2_4_write_s_reg_708[0]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[0]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[10]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[10]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[11]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[11]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[12]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[12]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[13]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[13]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[14]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[14]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[15]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[15]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[16]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[16]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[17]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[17]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[18]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[18]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[19]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[19]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[1]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[1]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[20]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[20]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[21]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[21]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[22]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[22]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[23]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[23]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[24]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[24]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[25]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[25]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[26]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[26]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[27]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[27]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[28]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[28]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[29]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[29]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[2]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[2]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[30]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[30]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[31]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[31]_i_3_n_0 ;
  wire \write_val_2_4_write_s_reg_708[31]_i_4_n_0 ;
  wire \write_val_2_4_write_s_reg_708[3]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[3]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[4]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[4]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[5]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[5]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[6]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[6]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[7]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[7]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[8]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[8]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708[9]_i_1_n_0 ;
  wire \write_val_2_4_write_s_reg_708[9]_i_2_n_0 ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[0] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[10] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[11] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[12] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[13] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[14] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[15] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[16] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[17] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[18] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[19] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[1] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[20] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[21] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[22] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[23] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[24] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[25] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[26] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[27] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[28] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[29] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[2] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[30] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[31] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[3] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[4] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[5] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[6] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[7] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[8] ;
  wire \write_val_2_4_write_s_reg_708_reg_n_0_[9] ;
  wire [3:3]\NLW_acc_loc_reg_626_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_acc_new_1_reg_637_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_acc_new_3_reg_649_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_acc_new_5_reg_661_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_acc_new_7_reg_672_reg[31]_i_1_CO_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32_Q_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[2]_srl32_Q_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter33_p_should_write_1_3_reg_704_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter40_p_should_write_1_3_reg_704_reg[0]_srl7_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[0]_srl8_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[1]_srl8_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[2]_srl8_Q31_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_1_reg_713_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_2_reg_718_reg[31]_i_1_CO_UNCONNECTED ;

  assign m_axi_mixer_out_V_ARADDR[31] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[30] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[29] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[28] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[27] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[26] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[25] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[24] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[23] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[22] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[21] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[20] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[19] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[18] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[17] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[16] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[15] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[14] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[13] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[12] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[11] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[10] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[9] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[8] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[7] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[6] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[5] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[4] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[3] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[2] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[1] = \<const0> ;
  assign m_axi_mixer_out_V_ARADDR[0] = \<const0> ;
  assign m_axi_mixer_out_V_ARBURST[1] = \<const0> ;
  assign m_axi_mixer_out_V_ARBURST[0] = \<const1> ;
  assign m_axi_mixer_out_V_ARCACHE[3] = \<const0> ;
  assign m_axi_mixer_out_V_ARCACHE[2] = \<const0> ;
  assign m_axi_mixer_out_V_ARCACHE[1] = \<const1> ;
  assign m_axi_mixer_out_V_ARCACHE[0] = \<const1> ;
  assign m_axi_mixer_out_V_ARID[0] = \<const0> ;
  assign m_axi_mixer_out_V_ARLEN[7] = \<const0> ;
  assign m_axi_mixer_out_V_ARLEN[6] = \<const0> ;
  assign m_axi_mixer_out_V_ARLEN[5] = \<const0> ;
  assign m_axi_mixer_out_V_ARLEN[4] = \<const0> ;
  assign m_axi_mixer_out_V_ARLEN[3] = \<const0> ;
  assign m_axi_mixer_out_V_ARLEN[2] = \<const0> ;
  assign m_axi_mixer_out_V_ARLEN[1] = \<const0> ;
  assign m_axi_mixer_out_V_ARLEN[0] = \<const0> ;
  assign m_axi_mixer_out_V_ARLOCK[1] = \<const0> ;
  assign m_axi_mixer_out_V_ARLOCK[0] = \<const0> ;
  assign m_axi_mixer_out_V_ARPROT[2] = \<const0> ;
  assign m_axi_mixer_out_V_ARPROT[1] = \<const0> ;
  assign m_axi_mixer_out_V_ARPROT[0] = \<const0> ;
  assign m_axi_mixer_out_V_ARQOS[3] = \<const0> ;
  assign m_axi_mixer_out_V_ARQOS[2] = \<const0> ;
  assign m_axi_mixer_out_V_ARQOS[1] = \<const0> ;
  assign m_axi_mixer_out_V_ARQOS[0] = \<const0> ;
  assign m_axi_mixer_out_V_ARREGION[3] = \<const0> ;
  assign m_axi_mixer_out_V_ARREGION[2] = \<const0> ;
  assign m_axi_mixer_out_V_ARREGION[1] = \<const0> ;
  assign m_axi_mixer_out_V_ARREGION[0] = \<const0> ;
  assign m_axi_mixer_out_V_ARSIZE[2] = \<const0> ;
  assign m_axi_mixer_out_V_ARSIZE[1] = \<const1> ;
  assign m_axi_mixer_out_V_ARSIZE[0] = \<const0> ;
  assign m_axi_mixer_out_V_ARUSER[0] = \<const0> ;
  assign m_axi_mixer_out_V_ARVALID = \<const0> ;
  assign m_axi_mixer_out_V_AWADDR[31:2] = \^m_axi_mixer_out_V_AWADDR [31:2];
  assign m_axi_mixer_out_V_AWADDR[1] = \<const0> ;
  assign m_axi_mixer_out_V_AWADDR[0] = \<const0> ;
  assign m_axi_mixer_out_V_AWBURST[1] = \<const0> ;
  assign m_axi_mixer_out_V_AWBURST[0] = \<const1> ;
  assign m_axi_mixer_out_V_AWCACHE[3] = \<const0> ;
  assign m_axi_mixer_out_V_AWCACHE[2] = \<const0> ;
  assign m_axi_mixer_out_V_AWCACHE[1] = \<const1> ;
  assign m_axi_mixer_out_V_AWCACHE[0] = \<const1> ;
  assign m_axi_mixer_out_V_AWID[0] = \<const0> ;
  assign m_axi_mixer_out_V_AWLEN[7] = \<const0> ;
  assign m_axi_mixer_out_V_AWLEN[6] = \<const0> ;
  assign m_axi_mixer_out_V_AWLEN[5] = \<const0> ;
  assign m_axi_mixer_out_V_AWLEN[4] = \<const0> ;
  assign m_axi_mixer_out_V_AWLEN[3:0] = \^m_axi_mixer_out_V_AWLEN [3:0];
  assign m_axi_mixer_out_V_AWLOCK[1] = \<const0> ;
  assign m_axi_mixer_out_V_AWLOCK[0] = \<const0> ;
  assign m_axi_mixer_out_V_AWPROT[2] = \<const0> ;
  assign m_axi_mixer_out_V_AWPROT[1] = \<const0> ;
  assign m_axi_mixer_out_V_AWPROT[0] = \<const0> ;
  assign m_axi_mixer_out_V_AWQOS[3] = \<const0> ;
  assign m_axi_mixer_out_V_AWQOS[2] = \<const0> ;
  assign m_axi_mixer_out_V_AWQOS[1] = \<const0> ;
  assign m_axi_mixer_out_V_AWQOS[0] = \<const0> ;
  assign m_axi_mixer_out_V_AWREGION[3] = \<const0> ;
  assign m_axi_mixer_out_V_AWREGION[2] = \<const0> ;
  assign m_axi_mixer_out_V_AWREGION[1] = \<const0> ;
  assign m_axi_mixer_out_V_AWREGION[0] = \<const0> ;
  assign m_axi_mixer_out_V_AWSIZE[2] = \<const0> ;
  assign m_axi_mixer_out_V_AWSIZE[1] = \<const1> ;
  assign m_axi_mixer_out_V_AWSIZE[0] = \<const0> ;
  assign m_axi_mixer_out_V_AWUSER[0] = \<const0> ;
  assign m_axi_mixer_out_V_WID[0] = \<const0> ;
  assign m_axi_mixer_out_V_WUSER[0] = \<const0> ;
  assign s_axi_in_BRESP[1] = \<const0> ;
  assign s_axi_in_BRESP[0] = \<const0> ;
  assign s_axi_in_RRESP[1] = \<const0> ;
  assign s_axi_in_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h8A8A8AAA)) 
    \acc[31]_i_3 
       (.I0(\acc[31]_i_4_n_0 ),
        .I1(channels_V[3]),
        .I2(tmp_17_fu_326_p3),
        .I3(\or_cond_3_reg_666[0]_i_5_n_0 ),
        .I4(\acc[31]_i_5_n_0 ),
        .O(\acc[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \acc[31]_i_4 
       (.I0(channels_V[3]),
        .I1(channels_V[2]),
        .I2(channels_V[1]),
        .I3(channels_V[0]),
        .I4(channels_V[4]),
        .O(\acc[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \acc[31]_i_5 
       (.I0(\or_cond_3_reg_666[0]_i_2_n_0 ),
        .I1(\acc[31]_i_6_n_0 ),
        .I2(\or_cond_3_reg_666[0]_i_6_n_0 ),
        .I3(\acc[31]_i_7_n_0 ),
        .I4(\or_cond_3_reg_666[0]_i_7_n_0 ),
        .O(\acc[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \acc[31]_i_6 
       (.I0(acc_new_5_fu_318_p3[7]),
        .I1(acc_new_5_fu_318_p3[5]),
        .I2(acc_new_5_fu_318_p3[22]),
        .I3(acc_new_5_fu_318_p3[8]),
        .O(\acc[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \acc[31]_i_7 
       (.I0(acc_new_5_fu_318_p3[28]),
        .I1(acc_new_5_fu_318_p3[25]),
        .I2(acc_new_5_fu_318_p3[27]),
        .I3(acc_new_5_fu_318_p3[26]),
        .O(\acc[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_loc_reg_626[3]_i_2 
       (.I0(channels_V[0]),
        .I1(\acc_reg_n_0_[0] ),
        .O(\acc_loc_reg_626[3]_i_2_n_0 ));
  FDRE \acc_loc_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[0]),
        .Q(acc_loc_reg_626[0]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[10]),
        .Q(acc_loc_reg_626[10]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[11]),
        .Q(acc_loc_reg_626[11]),
        .R(1'b0));
  CARRY4 \acc_loc_reg_626_reg[11]_i_1 
       (.CI(\acc_loc_reg_626_reg[7]_i_1_n_0 ),
        .CO({\acc_loc_reg_626_reg[11]_i_1_n_0 ,\acc_loc_reg_626_reg[11]_i_1_n_1 ,\acc_loc_reg_626_reg[11]_i_1_n_2 ,\acc_loc_reg_626_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_loc_fu_136_p3[11:8]),
        .S({\acc_reg_n_0_[11] ,\acc_reg_n_0_[10] ,\acc_reg_n_0_[9] ,\acc_reg_n_0_[8] }));
  FDRE \acc_loc_reg_626_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[12]),
        .Q(acc_loc_reg_626[12]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[13]),
        .Q(acc_loc_reg_626[13]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[14]),
        .Q(acc_loc_reg_626[14]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[15]),
        .Q(acc_loc_reg_626[15]),
        .R(1'b0));
  CARRY4 \acc_loc_reg_626_reg[15]_i_1 
       (.CI(\acc_loc_reg_626_reg[11]_i_1_n_0 ),
        .CO({\acc_loc_reg_626_reg[15]_i_1_n_0 ,\acc_loc_reg_626_reg[15]_i_1_n_1 ,\acc_loc_reg_626_reg[15]_i_1_n_2 ,\acc_loc_reg_626_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_loc_fu_136_p3[15:12]),
        .S({\acc_reg_n_0_[15] ,\acc_reg_n_0_[14] ,\acc_reg_n_0_[13] ,\acc_reg_n_0_[12] }));
  FDRE \acc_loc_reg_626_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[16]),
        .Q(acc_loc_reg_626[16]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[17]),
        .Q(acc_loc_reg_626[17]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[18]),
        .Q(acc_loc_reg_626[18]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[19]),
        .Q(acc_loc_reg_626[19]),
        .R(1'b0));
  CARRY4 \acc_loc_reg_626_reg[19]_i_1 
       (.CI(\acc_loc_reg_626_reg[15]_i_1_n_0 ),
        .CO({\acc_loc_reg_626_reg[19]_i_1_n_0 ,\acc_loc_reg_626_reg[19]_i_1_n_1 ,\acc_loc_reg_626_reg[19]_i_1_n_2 ,\acc_loc_reg_626_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_loc_fu_136_p3[19:16]),
        .S({\acc_reg_n_0_[19] ,\acc_reg_n_0_[18] ,\acc_reg_n_0_[17] ,\acc_reg_n_0_[16] }));
  FDRE \acc_loc_reg_626_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[1]),
        .Q(acc_loc_reg_626[1]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[20]),
        .Q(acc_loc_reg_626[20]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[21]),
        .Q(acc_loc_reg_626[21]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[22]),
        .Q(acc_loc_reg_626[22]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[23]),
        .Q(acc_loc_reg_626[23]),
        .R(1'b0));
  CARRY4 \acc_loc_reg_626_reg[23]_i_1 
       (.CI(\acc_loc_reg_626_reg[19]_i_1_n_0 ),
        .CO({\acc_loc_reg_626_reg[23]_i_1_n_0 ,\acc_loc_reg_626_reg[23]_i_1_n_1 ,\acc_loc_reg_626_reg[23]_i_1_n_2 ,\acc_loc_reg_626_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_loc_fu_136_p3[23:20]),
        .S({\acc_reg_n_0_[23] ,\acc_reg_n_0_[22] ,\acc_reg_n_0_[21] ,\acc_reg_n_0_[20] }));
  FDRE \acc_loc_reg_626_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[24]),
        .Q(acc_loc_reg_626[24]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[25]),
        .Q(acc_loc_reg_626[25]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[26]),
        .Q(acc_loc_reg_626[26]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[27]),
        .Q(acc_loc_reg_626[27]),
        .R(1'b0));
  CARRY4 \acc_loc_reg_626_reg[27]_i_1 
       (.CI(\acc_loc_reg_626_reg[23]_i_1_n_0 ),
        .CO({\acc_loc_reg_626_reg[27]_i_1_n_0 ,\acc_loc_reg_626_reg[27]_i_1_n_1 ,\acc_loc_reg_626_reg[27]_i_1_n_2 ,\acc_loc_reg_626_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_loc_fu_136_p3[27:24]),
        .S({\acc_reg_n_0_[27] ,\acc_reg_n_0_[26] ,\acc_reg_n_0_[25] ,\acc_reg_n_0_[24] }));
  FDRE \acc_loc_reg_626_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[28]),
        .Q(acc_loc_reg_626[28]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[29]),
        .Q(acc_loc_reg_626[29]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[2]),
        .Q(acc_loc_reg_626[2]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[30]),
        .Q(acc_loc_reg_626[30]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[31]),
        .Q(acc_loc_reg_626[31]),
        .R(1'b0));
  CARRY4 \acc_loc_reg_626_reg[31]_i_1 
       (.CI(\acc_loc_reg_626_reg[27]_i_1_n_0 ),
        .CO({\NLW_acc_loc_reg_626_reg[31]_i_1_CO_UNCONNECTED [3],\acc_loc_reg_626_reg[31]_i_1_n_1 ,\acc_loc_reg_626_reg[31]_i_1_n_2 ,\acc_loc_reg_626_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_loc_fu_136_p3[31:28]),
        .S({\acc_reg_n_0_[31] ,\acc_reg_n_0_[30] ,\acc_reg_n_0_[29] ,\acc_reg_n_0_[28] }));
  FDRE \acc_loc_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[3]),
        .Q(acc_loc_reg_626[3]),
        .R(1'b0));
  CARRY4 \acc_loc_reg_626_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\acc_loc_reg_626_reg[3]_i_1_n_0 ,\acc_loc_reg_626_reg[3]_i_1_n_1 ,\acc_loc_reg_626_reg[3]_i_1_n_2 ,\acc_loc_reg_626_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channels_V[0]}),
        .O(acc_loc_fu_136_p3[3:0]),
        .S({\acc_reg_n_0_[3] ,\acc_reg_n_0_[2] ,\acc_reg_n_0_[1] ,\acc_loc_reg_626[3]_i_2_n_0 }));
  FDRE \acc_loc_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[4]),
        .Q(acc_loc_reg_626[4]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[5]),
        .Q(acc_loc_reg_626[5]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[6]),
        .Q(acc_loc_reg_626[6]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[7]),
        .Q(acc_loc_reg_626[7]),
        .R(1'b0));
  CARRY4 \acc_loc_reg_626_reg[7]_i_1 
       (.CI(\acc_loc_reg_626_reg[3]_i_1_n_0 ),
        .CO({\acc_loc_reg_626_reg[7]_i_1_n_0 ,\acc_loc_reg_626_reg[7]_i_1_n_1 ,\acc_loc_reg_626_reg[7]_i_1_n_2 ,\acc_loc_reg_626_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_loc_fu_136_p3[7:4]),
        .S({\acc_reg_n_0_[7] ,\acc_reg_n_0_[6] ,\acc_reg_n_0_[5] ,\acc_reg_n_0_[4] }));
  FDRE \acc_loc_reg_626_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[8]),
        .Q(acc_loc_reg_626[8]),
        .R(1'b0));
  FDRE \acc_loc_reg_626_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_loc_fu_136_p3[9]),
        .Q(acc_loc_reg_626[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[11]_i_2 
       (.I0(acc_loc_fu_136_p3[11]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[11]_i_3 
       (.I0(acc_loc_fu_136_p3[10]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[11]_i_4 
       (.I0(acc_loc_fu_136_p3[9]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[11]_i_5 
       (.I0(acc_loc_fu_136_p3[8]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[15]_i_2 
       (.I0(acc_loc_fu_136_p3[15]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[15]_i_3 
       (.I0(acc_loc_fu_136_p3[14]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[15]_i_4 
       (.I0(acc_loc_fu_136_p3[13]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[15]_i_5 
       (.I0(acc_loc_fu_136_p3[12]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[19]_i_2 
       (.I0(acc_loc_fu_136_p3[19]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[19]_i_3 
       (.I0(acc_loc_fu_136_p3[18]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[19]_i_4 
       (.I0(acc_loc_fu_136_p3[17]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[19]_i_5 
       (.I0(acc_loc_fu_136_p3[16]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[23]_i_2 
       (.I0(acc_loc_fu_136_p3[23]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[23]_i_3 
       (.I0(acc_loc_fu_136_p3[22]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[23]_i_4 
       (.I0(acc_loc_fu_136_p3[21]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[23]_i_5 
       (.I0(acc_loc_fu_136_p3[20]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[27]_i_2 
       (.I0(acc_loc_fu_136_p3[27]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[27]_i_3 
       (.I0(acc_loc_fu_136_p3[26]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[27]_i_4 
       (.I0(acc_loc_fu_136_p3[25]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[27]_i_5 
       (.I0(acc_loc_fu_136_p3[24]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[31]_i_2 
       (.I0(acc_loc_fu_136_p3[31]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[31]_i_3 
       (.I0(acc_loc_fu_136_p3[30]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[31]_i_4 
       (.I0(acc_loc_fu_136_p3[29]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[31]_i_5 
       (.I0(acc_loc_fu_136_p3[28]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[3]_i_2 
       (.I0(acc_loc_fu_136_p3[3]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[3]_i_3 
       (.I0(acc_loc_fu_136_p3[2]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[3]_i_4 
       (.I0(acc_loc_fu_136_p3[1]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \acc_new_1_reg_637[3]_i_5 
       (.I0(channels_V[1]),
        .I1(p_0_in7_out),
        .I2(acc_loc_fu_136_p3[0]),
        .O(\acc_new_1_reg_637[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[7]_i_2 
       (.I0(acc_loc_fu_136_p3[7]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[7]_i_3 
       (.I0(acc_loc_fu_136_p3[6]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[7]_i_4 
       (.I0(acc_loc_fu_136_p3[5]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_1_reg_637[7]_i_5 
       (.I0(acc_loc_fu_136_p3[4]),
        .I1(p_0_in7_out),
        .O(p_acc_loc_fu_172_p3[4]));
  FDRE \acc_new_1_reg_637_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[0]),
        .Q(acc_new_1_reg_637[0]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[10]),
        .Q(acc_new_1_reg_637[10]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[11]),
        .Q(acc_new_1_reg_637[11]),
        .R(1'b0));
  CARRY4 \acc_new_1_reg_637_reg[11]_i_1 
       (.CI(\acc_new_1_reg_637_reg[7]_i_1_n_0 ),
        .CO({\acc_new_1_reg_637_reg[11]_i_1_n_0 ,\acc_new_1_reg_637_reg[11]_i_1_n_1 ,\acc_new_1_reg_637_reg[11]_i_1_n_2 ,\acc_new_1_reg_637_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_1_fu_194_p3[11:8]),
        .S(p_acc_loc_fu_172_p3[11:8]));
  FDRE \acc_new_1_reg_637_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[12]),
        .Q(acc_new_1_reg_637[12]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[13]),
        .Q(acc_new_1_reg_637[13]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[14]),
        .Q(acc_new_1_reg_637[14]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[15]),
        .Q(acc_new_1_reg_637[15]),
        .R(1'b0));
  CARRY4 \acc_new_1_reg_637_reg[15]_i_1 
       (.CI(\acc_new_1_reg_637_reg[11]_i_1_n_0 ),
        .CO({\acc_new_1_reg_637_reg[15]_i_1_n_0 ,\acc_new_1_reg_637_reg[15]_i_1_n_1 ,\acc_new_1_reg_637_reg[15]_i_1_n_2 ,\acc_new_1_reg_637_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_1_fu_194_p3[15:12]),
        .S(p_acc_loc_fu_172_p3[15:12]));
  FDRE \acc_new_1_reg_637_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[16]),
        .Q(acc_new_1_reg_637[16]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[17]),
        .Q(acc_new_1_reg_637[17]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[18]),
        .Q(acc_new_1_reg_637[18]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[19]),
        .Q(acc_new_1_reg_637[19]),
        .R(1'b0));
  CARRY4 \acc_new_1_reg_637_reg[19]_i_1 
       (.CI(\acc_new_1_reg_637_reg[15]_i_1_n_0 ),
        .CO({\acc_new_1_reg_637_reg[19]_i_1_n_0 ,\acc_new_1_reg_637_reg[19]_i_1_n_1 ,\acc_new_1_reg_637_reg[19]_i_1_n_2 ,\acc_new_1_reg_637_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_1_fu_194_p3[19:16]),
        .S(p_acc_loc_fu_172_p3[19:16]));
  FDRE \acc_new_1_reg_637_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[1]),
        .Q(acc_new_1_reg_637[1]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[20]),
        .Q(acc_new_1_reg_637[20]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[21]),
        .Q(acc_new_1_reg_637[21]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[22]),
        .Q(acc_new_1_reg_637[22]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[23]),
        .Q(acc_new_1_reg_637[23]),
        .R(1'b0));
  CARRY4 \acc_new_1_reg_637_reg[23]_i_1 
       (.CI(\acc_new_1_reg_637_reg[19]_i_1_n_0 ),
        .CO({\acc_new_1_reg_637_reg[23]_i_1_n_0 ,\acc_new_1_reg_637_reg[23]_i_1_n_1 ,\acc_new_1_reg_637_reg[23]_i_1_n_2 ,\acc_new_1_reg_637_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_1_fu_194_p3[23:20]),
        .S(p_acc_loc_fu_172_p3[23:20]));
  FDRE \acc_new_1_reg_637_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[24]),
        .Q(acc_new_1_reg_637[24]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[25]),
        .Q(acc_new_1_reg_637[25]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[26]),
        .Q(acc_new_1_reg_637[26]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[27]),
        .Q(acc_new_1_reg_637[27]),
        .R(1'b0));
  CARRY4 \acc_new_1_reg_637_reg[27]_i_1 
       (.CI(\acc_new_1_reg_637_reg[23]_i_1_n_0 ),
        .CO({\acc_new_1_reg_637_reg[27]_i_1_n_0 ,\acc_new_1_reg_637_reg[27]_i_1_n_1 ,\acc_new_1_reg_637_reg[27]_i_1_n_2 ,\acc_new_1_reg_637_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_1_fu_194_p3[27:24]),
        .S(p_acc_loc_fu_172_p3[27:24]));
  FDRE \acc_new_1_reg_637_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[28]),
        .Q(acc_new_1_reg_637[28]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[29]),
        .Q(acc_new_1_reg_637[29]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[2]),
        .Q(acc_new_1_reg_637[2]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[30]),
        .Q(acc_new_1_reg_637[30]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[31]),
        .Q(acc_new_1_reg_637[31]),
        .R(1'b0));
  CARRY4 \acc_new_1_reg_637_reg[31]_i_1 
       (.CI(\acc_new_1_reg_637_reg[27]_i_1_n_0 ),
        .CO({\NLW_acc_new_1_reg_637_reg[31]_i_1_CO_UNCONNECTED [3],\acc_new_1_reg_637_reg[31]_i_1_n_1 ,\acc_new_1_reg_637_reg[31]_i_1_n_2 ,\acc_new_1_reg_637_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_1_fu_194_p3[31:28]),
        .S(p_acc_loc_fu_172_p3[31:28]));
  FDRE \acc_new_1_reg_637_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[3]),
        .Q(acc_new_1_reg_637[3]),
        .R(1'b0));
  CARRY4 \acc_new_1_reg_637_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\acc_new_1_reg_637_reg[3]_i_1_n_0 ,\acc_new_1_reg_637_reg[3]_i_1_n_1 ,\acc_new_1_reg_637_reg[3]_i_1_n_2 ,\acc_new_1_reg_637_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channels_V[1]}),
        .O(acc_new_1_fu_194_p3[3:0]),
        .S({p_acc_loc_fu_172_p3[3:1],\acc_new_1_reg_637[3]_i_5_n_0 }));
  FDRE \acc_new_1_reg_637_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[4]),
        .Q(acc_new_1_reg_637[4]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[5]),
        .Q(acc_new_1_reg_637[5]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[6]),
        .Q(acc_new_1_reg_637[6]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[7]),
        .Q(acc_new_1_reg_637[7]),
        .R(1'b0));
  CARRY4 \acc_new_1_reg_637_reg[7]_i_1 
       (.CI(\acc_new_1_reg_637_reg[3]_i_1_n_0 ),
        .CO({\acc_new_1_reg_637_reg[7]_i_1_n_0 ,\acc_new_1_reg_637_reg[7]_i_1_n_1 ,\acc_new_1_reg_637_reg[7]_i_1_n_2 ,\acc_new_1_reg_637_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_1_fu_194_p3[7:4]),
        .S(p_acc_loc_fu_172_p3[7:4]));
  FDRE \acc_new_1_reg_637_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[8]),
        .Q(acc_new_1_reg_637[8]),
        .R(1'b0));
  FDRE \acc_new_1_reg_637_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_1_fu_194_p3[9]),
        .Q(acc_new_1_reg_637[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[11]_i_2 
       (.I0(acc_new_1_fu_194_p3[11]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[11]_i_3 
       (.I0(acc_new_1_fu_194_p3[10]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[11]_i_4 
       (.I0(acc_new_1_fu_194_p3[9]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[11]_i_5 
       (.I0(acc_new_1_fu_194_p3[8]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[15]_i_2 
       (.I0(acc_new_1_fu_194_p3[15]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[15]_i_3 
       (.I0(acc_new_1_fu_194_p3[14]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[15]_i_4 
       (.I0(acc_new_1_fu_194_p3[13]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[15]_i_5 
       (.I0(acc_new_1_fu_194_p3[12]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[19]_i_2 
       (.I0(acc_new_1_fu_194_p3[19]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[19]_i_3 
       (.I0(acc_new_1_fu_194_p3[18]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[19]_i_4 
       (.I0(acc_new_1_fu_194_p3[17]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[19]_i_5 
       (.I0(acc_new_1_fu_194_p3[16]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[23]_i_2 
       (.I0(acc_new_1_fu_194_p3[23]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[23]_i_3 
       (.I0(acc_new_1_fu_194_p3[22]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[23]_i_4 
       (.I0(acc_new_1_fu_194_p3[21]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[23]_i_5 
       (.I0(acc_new_1_fu_194_p3[20]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[27]_i_2 
       (.I0(acc_new_1_fu_194_p3[27]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[27]_i_3 
       (.I0(acc_new_1_fu_194_p3[26]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[27]_i_4 
       (.I0(acc_new_1_fu_194_p3[25]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[27]_i_5 
       (.I0(acc_new_1_fu_194_p3[24]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[31]_i_2 
       (.I0(acc_new_1_fu_194_p3[31]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[31]_i_3 
       (.I0(acc_new_1_fu_194_p3[30]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[31]_i_4 
       (.I0(acc_new_1_fu_194_p3[29]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[31]_i_5 
       (.I0(acc_new_1_fu_194_p3[28]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[3]_i_2 
       (.I0(acc_new_1_fu_194_p3[3]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[3]_i_3 
       (.I0(acc_new_1_fu_194_p3[2]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[3]_i_4 
       (.I0(acc_new_1_fu_194_p3[1]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \acc_new_3_reg_649[3]_i_5 
       (.I0(channels_V[2]),
        .I1(p_0_in8_out),
        .I2(acc_new_1_fu_194_p3[0]),
        .O(\acc_new_3_reg_649[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[7]_i_2 
       (.I0(acc_new_1_fu_194_p3[7]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[7]_i_3 
       (.I0(acc_new_1_fu_194_p3[6]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[7]_i_4 
       (.I0(acc_new_1_fu_194_p3[5]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_3_reg_649[7]_i_5 
       (.I0(acc_new_1_fu_194_p3[4]),
        .I1(p_0_in8_out),
        .O(p_acc_new_1_fu_234_p3[4]));
  FDRE \acc_new_3_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[0]),
        .Q(acc_new_3_reg_649[0]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[10]),
        .Q(acc_new_3_reg_649[10]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[11]),
        .Q(acc_new_3_reg_649[11]),
        .R(1'b0));
  CARRY4 \acc_new_3_reg_649_reg[11]_i_1 
       (.CI(\acc_new_3_reg_649_reg[7]_i_1_n_0 ),
        .CO({\acc_new_3_reg_649_reg[11]_i_1_n_0 ,\acc_new_3_reg_649_reg[11]_i_1_n_1 ,\acc_new_3_reg_649_reg[11]_i_1_n_2 ,\acc_new_3_reg_649_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_3_fu_256_p3[11:8]),
        .S(p_acc_new_1_fu_234_p3[11:8]));
  FDRE \acc_new_3_reg_649_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[12]),
        .Q(acc_new_3_reg_649[12]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[13]),
        .Q(acc_new_3_reg_649[13]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[14]),
        .Q(acc_new_3_reg_649[14]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[15]),
        .Q(acc_new_3_reg_649[15]),
        .R(1'b0));
  CARRY4 \acc_new_3_reg_649_reg[15]_i_1 
       (.CI(\acc_new_3_reg_649_reg[11]_i_1_n_0 ),
        .CO({\acc_new_3_reg_649_reg[15]_i_1_n_0 ,\acc_new_3_reg_649_reg[15]_i_1_n_1 ,\acc_new_3_reg_649_reg[15]_i_1_n_2 ,\acc_new_3_reg_649_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_3_fu_256_p3[15:12]),
        .S(p_acc_new_1_fu_234_p3[15:12]));
  FDRE \acc_new_3_reg_649_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[16]),
        .Q(acc_new_3_reg_649[16]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[17]),
        .Q(acc_new_3_reg_649[17]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[18]),
        .Q(acc_new_3_reg_649[18]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[19]),
        .Q(acc_new_3_reg_649[19]),
        .R(1'b0));
  CARRY4 \acc_new_3_reg_649_reg[19]_i_1 
       (.CI(\acc_new_3_reg_649_reg[15]_i_1_n_0 ),
        .CO({\acc_new_3_reg_649_reg[19]_i_1_n_0 ,\acc_new_3_reg_649_reg[19]_i_1_n_1 ,\acc_new_3_reg_649_reg[19]_i_1_n_2 ,\acc_new_3_reg_649_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_3_fu_256_p3[19:16]),
        .S(p_acc_new_1_fu_234_p3[19:16]));
  FDRE \acc_new_3_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[1]),
        .Q(acc_new_3_reg_649[1]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[20]),
        .Q(acc_new_3_reg_649[20]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[21]),
        .Q(acc_new_3_reg_649[21]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[22]),
        .Q(acc_new_3_reg_649[22]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[23]),
        .Q(acc_new_3_reg_649[23]),
        .R(1'b0));
  CARRY4 \acc_new_3_reg_649_reg[23]_i_1 
       (.CI(\acc_new_3_reg_649_reg[19]_i_1_n_0 ),
        .CO({\acc_new_3_reg_649_reg[23]_i_1_n_0 ,\acc_new_3_reg_649_reg[23]_i_1_n_1 ,\acc_new_3_reg_649_reg[23]_i_1_n_2 ,\acc_new_3_reg_649_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_3_fu_256_p3[23:20]),
        .S(p_acc_new_1_fu_234_p3[23:20]));
  FDRE \acc_new_3_reg_649_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[24]),
        .Q(acc_new_3_reg_649[24]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[25]),
        .Q(acc_new_3_reg_649[25]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[26]),
        .Q(acc_new_3_reg_649[26]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[27]),
        .Q(acc_new_3_reg_649[27]),
        .R(1'b0));
  CARRY4 \acc_new_3_reg_649_reg[27]_i_1 
       (.CI(\acc_new_3_reg_649_reg[23]_i_1_n_0 ),
        .CO({\acc_new_3_reg_649_reg[27]_i_1_n_0 ,\acc_new_3_reg_649_reg[27]_i_1_n_1 ,\acc_new_3_reg_649_reg[27]_i_1_n_2 ,\acc_new_3_reg_649_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_3_fu_256_p3[27:24]),
        .S(p_acc_new_1_fu_234_p3[27:24]));
  FDRE \acc_new_3_reg_649_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[28]),
        .Q(acc_new_3_reg_649[28]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[29]),
        .Q(acc_new_3_reg_649[29]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[2]),
        .Q(acc_new_3_reg_649[2]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[30]),
        .Q(acc_new_3_reg_649[30]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[31]),
        .Q(acc_new_3_reg_649[31]),
        .R(1'b0));
  CARRY4 \acc_new_3_reg_649_reg[31]_i_1 
       (.CI(\acc_new_3_reg_649_reg[27]_i_1_n_0 ),
        .CO({\NLW_acc_new_3_reg_649_reg[31]_i_1_CO_UNCONNECTED [3],\acc_new_3_reg_649_reg[31]_i_1_n_1 ,\acc_new_3_reg_649_reg[31]_i_1_n_2 ,\acc_new_3_reg_649_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_3_fu_256_p3[31:28]),
        .S(p_acc_new_1_fu_234_p3[31:28]));
  FDRE \acc_new_3_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[3]),
        .Q(acc_new_3_reg_649[3]),
        .R(1'b0));
  CARRY4 \acc_new_3_reg_649_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\acc_new_3_reg_649_reg[3]_i_1_n_0 ,\acc_new_3_reg_649_reg[3]_i_1_n_1 ,\acc_new_3_reg_649_reg[3]_i_1_n_2 ,\acc_new_3_reg_649_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channels_V[2]}),
        .O(acc_new_3_fu_256_p3[3:0]),
        .S({p_acc_new_1_fu_234_p3[3:1],\acc_new_3_reg_649[3]_i_5_n_0 }));
  FDRE \acc_new_3_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[4]),
        .Q(acc_new_3_reg_649[4]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[5]),
        .Q(acc_new_3_reg_649[5]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[6]),
        .Q(acc_new_3_reg_649[6]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[7]),
        .Q(acc_new_3_reg_649[7]),
        .R(1'b0));
  CARRY4 \acc_new_3_reg_649_reg[7]_i_1 
       (.CI(\acc_new_3_reg_649_reg[3]_i_1_n_0 ),
        .CO({\acc_new_3_reg_649_reg[7]_i_1_n_0 ,\acc_new_3_reg_649_reg[7]_i_1_n_1 ,\acc_new_3_reg_649_reg[7]_i_1_n_2 ,\acc_new_3_reg_649_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_3_fu_256_p3[7:4]),
        .S(p_acc_new_1_fu_234_p3[7:4]));
  FDRE \acc_new_3_reg_649_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[8]),
        .Q(acc_new_3_reg_649[8]),
        .R(1'b0));
  FDRE \acc_new_3_reg_649_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_3_fu_256_p3[9]),
        .Q(acc_new_3_reg_649[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[11]_i_2 
       (.I0(acc_new_3_fu_256_p3[11]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[11]_i_3 
       (.I0(acc_new_3_fu_256_p3[10]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[11]_i_4 
       (.I0(acc_new_3_fu_256_p3[9]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[11]_i_5 
       (.I0(acc_new_3_fu_256_p3[8]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[15]_i_2 
       (.I0(acc_new_3_fu_256_p3[15]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[15]_i_3 
       (.I0(acc_new_3_fu_256_p3[14]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[15]_i_4 
       (.I0(acc_new_3_fu_256_p3[13]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[15]_i_5 
       (.I0(acc_new_3_fu_256_p3[12]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[19]_i_2 
       (.I0(acc_new_3_fu_256_p3[19]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[19]_i_3 
       (.I0(acc_new_3_fu_256_p3[18]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[19]_i_4 
       (.I0(acc_new_3_fu_256_p3[17]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[19]_i_5 
       (.I0(acc_new_3_fu_256_p3[16]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[23]_i_2 
       (.I0(acc_new_3_fu_256_p3[23]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[23]_i_3 
       (.I0(acc_new_3_fu_256_p3[22]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[23]_i_4 
       (.I0(acc_new_3_fu_256_p3[21]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[23]_i_5 
       (.I0(acc_new_3_fu_256_p3[20]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[27]_i_2 
       (.I0(acc_new_3_fu_256_p3[27]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[27]_i_3 
       (.I0(acc_new_3_fu_256_p3[26]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[27]_i_4 
       (.I0(acc_new_3_fu_256_p3[25]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[27]_i_5 
       (.I0(acc_new_3_fu_256_p3[24]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[31]_i_2 
       (.I0(acc_new_3_fu_256_p3[31]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[31]_i_3 
       (.I0(acc_new_3_fu_256_p3[30]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[31]_i_4 
       (.I0(acc_new_3_fu_256_p3[29]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[31]_i_5 
       (.I0(acc_new_3_fu_256_p3[28]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[3]_i_2 
       (.I0(acc_new_3_fu_256_p3[3]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[3]_i_3 
       (.I0(acc_new_3_fu_256_p3[2]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[3]_i_4 
       (.I0(acc_new_3_fu_256_p3[1]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \acc_new_5_reg_661[3]_i_5 
       (.I0(channels_V[3]),
        .I1(p_0_in9_out),
        .I2(acc_new_3_fu_256_p3[0]),
        .O(\acc_new_5_reg_661[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[7]_i_2 
       (.I0(acc_new_3_fu_256_p3[7]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[7]_i_3 
       (.I0(acc_new_3_fu_256_p3[6]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[7]_i_4 
       (.I0(acc_new_3_fu_256_p3[5]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_5_reg_661[7]_i_5 
       (.I0(acc_new_3_fu_256_p3[4]),
        .I1(p_0_in9_out),
        .O(p_acc_new_3_fu_296_p3[4]));
  FDRE \acc_new_5_reg_661_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[0]),
        .Q(acc_new_5_reg_661[0]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[10]),
        .Q(acc_new_5_reg_661[10]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[11]),
        .Q(acc_new_5_reg_661[11]),
        .R(1'b0));
  CARRY4 \acc_new_5_reg_661_reg[11]_i_1 
       (.CI(\acc_new_5_reg_661_reg[7]_i_1_n_0 ),
        .CO({\acc_new_5_reg_661_reg[11]_i_1_n_0 ,\acc_new_5_reg_661_reg[11]_i_1_n_1 ,\acc_new_5_reg_661_reg[11]_i_1_n_2 ,\acc_new_5_reg_661_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_5_fu_318_p3[11:8]),
        .S(p_acc_new_3_fu_296_p3[11:8]));
  FDRE \acc_new_5_reg_661_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[12]),
        .Q(acc_new_5_reg_661[12]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[13]),
        .Q(acc_new_5_reg_661[13]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[14]),
        .Q(acc_new_5_reg_661[14]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[15]),
        .Q(acc_new_5_reg_661[15]),
        .R(1'b0));
  CARRY4 \acc_new_5_reg_661_reg[15]_i_1 
       (.CI(\acc_new_5_reg_661_reg[11]_i_1_n_0 ),
        .CO({\acc_new_5_reg_661_reg[15]_i_1_n_0 ,\acc_new_5_reg_661_reg[15]_i_1_n_1 ,\acc_new_5_reg_661_reg[15]_i_1_n_2 ,\acc_new_5_reg_661_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_5_fu_318_p3[15:12]),
        .S(p_acc_new_3_fu_296_p3[15:12]));
  FDRE \acc_new_5_reg_661_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[16]),
        .Q(acc_new_5_reg_661[16]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[17]),
        .Q(acc_new_5_reg_661[17]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[18]),
        .Q(acc_new_5_reg_661[18]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[19]),
        .Q(acc_new_5_reg_661[19]),
        .R(1'b0));
  CARRY4 \acc_new_5_reg_661_reg[19]_i_1 
       (.CI(\acc_new_5_reg_661_reg[15]_i_1_n_0 ),
        .CO({\acc_new_5_reg_661_reg[19]_i_1_n_0 ,\acc_new_5_reg_661_reg[19]_i_1_n_1 ,\acc_new_5_reg_661_reg[19]_i_1_n_2 ,\acc_new_5_reg_661_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_5_fu_318_p3[19:16]),
        .S(p_acc_new_3_fu_296_p3[19:16]));
  FDRE \acc_new_5_reg_661_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[1]),
        .Q(acc_new_5_reg_661[1]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[20]),
        .Q(acc_new_5_reg_661[20]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[21]),
        .Q(acc_new_5_reg_661[21]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[22]),
        .Q(acc_new_5_reg_661[22]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[23]),
        .Q(acc_new_5_reg_661[23]),
        .R(1'b0));
  CARRY4 \acc_new_5_reg_661_reg[23]_i_1 
       (.CI(\acc_new_5_reg_661_reg[19]_i_1_n_0 ),
        .CO({\acc_new_5_reg_661_reg[23]_i_1_n_0 ,\acc_new_5_reg_661_reg[23]_i_1_n_1 ,\acc_new_5_reg_661_reg[23]_i_1_n_2 ,\acc_new_5_reg_661_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_5_fu_318_p3[23:20]),
        .S(p_acc_new_3_fu_296_p3[23:20]));
  FDRE \acc_new_5_reg_661_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[24]),
        .Q(acc_new_5_reg_661[24]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[25]),
        .Q(acc_new_5_reg_661[25]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[26]),
        .Q(acc_new_5_reg_661[26]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[27]),
        .Q(acc_new_5_reg_661[27]),
        .R(1'b0));
  CARRY4 \acc_new_5_reg_661_reg[27]_i_1 
       (.CI(\acc_new_5_reg_661_reg[23]_i_1_n_0 ),
        .CO({\acc_new_5_reg_661_reg[27]_i_1_n_0 ,\acc_new_5_reg_661_reg[27]_i_1_n_1 ,\acc_new_5_reg_661_reg[27]_i_1_n_2 ,\acc_new_5_reg_661_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_5_fu_318_p3[27:24]),
        .S(p_acc_new_3_fu_296_p3[27:24]));
  FDRE \acc_new_5_reg_661_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[28]),
        .Q(acc_new_5_reg_661[28]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[29]),
        .Q(acc_new_5_reg_661[29]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[2]),
        .Q(acc_new_5_reg_661[2]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[30]),
        .Q(acc_new_5_reg_661[30]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[31]),
        .Q(acc_new_5_reg_661[31]),
        .R(1'b0));
  CARRY4 \acc_new_5_reg_661_reg[31]_i_1 
       (.CI(\acc_new_5_reg_661_reg[27]_i_1_n_0 ),
        .CO({\NLW_acc_new_5_reg_661_reg[31]_i_1_CO_UNCONNECTED [3],\acc_new_5_reg_661_reg[31]_i_1_n_1 ,\acc_new_5_reg_661_reg[31]_i_1_n_2 ,\acc_new_5_reg_661_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_5_fu_318_p3[31:28]),
        .S(p_acc_new_3_fu_296_p3[31:28]));
  FDRE \acc_new_5_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[3]),
        .Q(acc_new_5_reg_661[3]),
        .R(1'b0));
  CARRY4 \acc_new_5_reg_661_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\acc_new_5_reg_661_reg[3]_i_1_n_0 ,\acc_new_5_reg_661_reg[3]_i_1_n_1 ,\acc_new_5_reg_661_reg[3]_i_1_n_2 ,\acc_new_5_reg_661_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channels_V[3]}),
        .O(acc_new_5_fu_318_p3[3:0]),
        .S({p_acc_new_3_fu_296_p3[3:1],\acc_new_5_reg_661[3]_i_5_n_0 }));
  FDRE \acc_new_5_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[4]),
        .Q(acc_new_5_reg_661[4]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[5]),
        .Q(acc_new_5_reg_661[5]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[6]),
        .Q(acc_new_5_reg_661[6]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[7]),
        .Q(acc_new_5_reg_661[7]),
        .R(1'b0));
  CARRY4 \acc_new_5_reg_661_reg[7]_i_1 
       (.CI(\acc_new_5_reg_661_reg[3]_i_1_n_0 ),
        .CO({\acc_new_5_reg_661_reg[7]_i_1_n_0 ,\acc_new_5_reg_661_reg[7]_i_1_n_1 ,\acc_new_5_reg_661_reg[7]_i_1_n_2 ,\acc_new_5_reg_661_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_5_fu_318_p3[7:4]),
        .S(p_acc_new_3_fu_296_p3[7:4]));
  FDRE \acc_new_5_reg_661_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[8]),
        .Q(acc_new_5_reg_661[8]),
        .R(1'b0));
  FDRE \acc_new_5_reg_661_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_5_fu_318_p3[9]),
        .Q(acc_new_5_reg_661[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[11]_i_2 
       (.I0(acc_new_5_fu_318_p3[11]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[11]_i_3 
       (.I0(acc_new_5_fu_318_p3[10]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[11]_i_4 
       (.I0(acc_new_5_fu_318_p3[9]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[11]_i_5 
       (.I0(acc_new_5_fu_318_p3[8]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[15]_i_2 
       (.I0(acc_new_5_fu_318_p3[15]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[15]_i_3 
       (.I0(acc_new_5_fu_318_p3[14]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[15]_i_4 
       (.I0(acc_new_5_fu_318_p3[13]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[15]_i_5 
       (.I0(acc_new_5_fu_318_p3[12]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[19]_i_2 
       (.I0(acc_new_5_fu_318_p3[19]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[19]_i_3 
       (.I0(acc_new_5_fu_318_p3[18]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[19]_i_4 
       (.I0(acc_new_5_fu_318_p3[17]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[19]_i_5 
       (.I0(acc_new_5_fu_318_p3[16]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[23]_i_2 
       (.I0(acc_new_5_fu_318_p3[23]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[23]_i_3 
       (.I0(acc_new_5_fu_318_p3[22]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[23]_i_4 
       (.I0(acc_new_5_fu_318_p3[21]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[23]_i_5 
       (.I0(acc_new_5_fu_318_p3[20]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[27]_i_2 
       (.I0(acc_new_5_fu_318_p3[27]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[27]_i_3 
       (.I0(acc_new_5_fu_318_p3[26]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[27]_i_4 
       (.I0(acc_new_5_fu_318_p3[25]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[27]_i_5 
       (.I0(acc_new_5_fu_318_p3[24]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[31]_i_2 
       (.I0(acc_new_5_fu_318_p3[31]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[31]_i_3 
       (.I0(acc_new_5_fu_318_p3[30]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[31]_i_4 
       (.I0(acc_new_5_fu_318_p3[29]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[31]_i_5 
       (.I0(acc_new_5_fu_318_p3[28]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[3]_i_2 
       (.I0(acc_new_5_fu_318_p3[3]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[3]_i_3 
       (.I0(acc_new_5_fu_318_p3[2]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[3]_i_4 
       (.I0(acc_new_5_fu_318_p3[1]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \acc_new_7_reg_672[3]_i_5 
       (.I0(channels_V[4]),
        .I1(p_0_in10_out),
        .I2(acc_new_5_fu_318_p3[0]),
        .O(\acc_new_7_reg_672[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[7]_i_2 
       (.I0(acc_new_5_fu_318_p3[7]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[7]_i_3 
       (.I0(acc_new_5_fu_318_p3[6]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[7]_i_4 
       (.I0(acc_new_5_fu_318_p3[5]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_new_7_reg_672[7]_i_5 
       (.I0(acc_new_5_fu_318_p3[4]),
        .I1(p_0_in10_out),
        .O(p_acc_new_5_fu_358_p3[4]));
  FDRE \acc_new_7_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[0]),
        .Q(acc_new_7_reg_672[0]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[10]),
        .Q(acc_new_7_reg_672[10]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[11]),
        .Q(acc_new_7_reg_672[11]),
        .R(1'b0));
  CARRY4 \acc_new_7_reg_672_reg[11]_i_1 
       (.CI(\acc_new_7_reg_672_reg[7]_i_1_n_0 ),
        .CO({\acc_new_7_reg_672_reg[11]_i_1_n_0 ,\acc_new_7_reg_672_reg[11]_i_1_n_1 ,\acc_new_7_reg_672_reg[11]_i_1_n_2 ,\acc_new_7_reg_672_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_7_fu_380_p3[11:8]),
        .S(p_acc_new_5_fu_358_p3[11:8]));
  FDRE \acc_new_7_reg_672_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[12]),
        .Q(acc_new_7_reg_672[12]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[13]),
        .Q(acc_new_7_reg_672[13]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[14]),
        .Q(acc_new_7_reg_672[14]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[15]),
        .Q(acc_new_7_reg_672[15]),
        .R(1'b0));
  CARRY4 \acc_new_7_reg_672_reg[15]_i_1 
       (.CI(\acc_new_7_reg_672_reg[11]_i_1_n_0 ),
        .CO({\acc_new_7_reg_672_reg[15]_i_1_n_0 ,\acc_new_7_reg_672_reg[15]_i_1_n_1 ,\acc_new_7_reg_672_reg[15]_i_1_n_2 ,\acc_new_7_reg_672_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_7_fu_380_p3[15:12]),
        .S(p_acc_new_5_fu_358_p3[15:12]));
  FDRE \acc_new_7_reg_672_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[16]),
        .Q(acc_new_7_reg_672[16]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[17]),
        .Q(acc_new_7_reg_672[17]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[18]),
        .Q(acc_new_7_reg_672[18]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[19]),
        .Q(acc_new_7_reg_672[19]),
        .R(1'b0));
  CARRY4 \acc_new_7_reg_672_reg[19]_i_1 
       (.CI(\acc_new_7_reg_672_reg[15]_i_1_n_0 ),
        .CO({\acc_new_7_reg_672_reg[19]_i_1_n_0 ,\acc_new_7_reg_672_reg[19]_i_1_n_1 ,\acc_new_7_reg_672_reg[19]_i_1_n_2 ,\acc_new_7_reg_672_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_7_fu_380_p3[19:16]),
        .S(p_acc_new_5_fu_358_p3[19:16]));
  FDRE \acc_new_7_reg_672_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[1]),
        .Q(acc_new_7_reg_672[1]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[20]),
        .Q(acc_new_7_reg_672[20]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[21]),
        .Q(acc_new_7_reg_672[21]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[22]),
        .Q(acc_new_7_reg_672[22]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[23]),
        .Q(acc_new_7_reg_672[23]),
        .R(1'b0));
  CARRY4 \acc_new_7_reg_672_reg[23]_i_1 
       (.CI(\acc_new_7_reg_672_reg[19]_i_1_n_0 ),
        .CO({\acc_new_7_reg_672_reg[23]_i_1_n_0 ,\acc_new_7_reg_672_reg[23]_i_1_n_1 ,\acc_new_7_reg_672_reg[23]_i_1_n_2 ,\acc_new_7_reg_672_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_7_fu_380_p3[23:20]),
        .S(p_acc_new_5_fu_358_p3[23:20]));
  FDRE \acc_new_7_reg_672_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[24]),
        .Q(acc_new_7_reg_672[24]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[25]),
        .Q(acc_new_7_reg_672[25]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[26]),
        .Q(acc_new_7_reg_672[26]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[27]),
        .Q(acc_new_7_reg_672[27]),
        .R(1'b0));
  CARRY4 \acc_new_7_reg_672_reg[27]_i_1 
       (.CI(\acc_new_7_reg_672_reg[23]_i_1_n_0 ),
        .CO({\acc_new_7_reg_672_reg[27]_i_1_n_0 ,\acc_new_7_reg_672_reg[27]_i_1_n_1 ,\acc_new_7_reg_672_reg[27]_i_1_n_2 ,\acc_new_7_reg_672_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_7_fu_380_p3[27:24]),
        .S(p_acc_new_5_fu_358_p3[27:24]));
  FDRE \acc_new_7_reg_672_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[28]),
        .Q(acc_new_7_reg_672[28]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[29]),
        .Q(acc_new_7_reg_672[29]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[2]),
        .Q(acc_new_7_reg_672[2]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[30]),
        .Q(acc_new_7_reg_672[30]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[31]),
        .Q(acc_new_7_reg_672[31]),
        .R(1'b0));
  CARRY4 \acc_new_7_reg_672_reg[31]_i_1 
       (.CI(\acc_new_7_reg_672_reg[27]_i_1_n_0 ),
        .CO({\NLW_acc_new_7_reg_672_reg[31]_i_1_CO_UNCONNECTED [3],\acc_new_7_reg_672_reg[31]_i_1_n_1 ,\acc_new_7_reg_672_reg[31]_i_1_n_2 ,\acc_new_7_reg_672_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_7_fu_380_p3[31:28]),
        .S(p_acc_new_5_fu_358_p3[31:28]));
  FDRE \acc_new_7_reg_672_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[3]),
        .Q(acc_new_7_reg_672[3]),
        .R(1'b0));
  CARRY4 \acc_new_7_reg_672_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\acc_new_7_reg_672_reg[3]_i_1_n_0 ,\acc_new_7_reg_672_reg[3]_i_1_n_1 ,\acc_new_7_reg_672_reg[3]_i_1_n_2 ,\acc_new_7_reg_672_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channels_V[4]}),
        .O(acc_new_7_fu_380_p3[3:0]),
        .S({p_acc_new_5_fu_358_p3[3:1],\acc_new_7_reg_672[3]_i_5_n_0 }));
  FDRE \acc_new_7_reg_672_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[4]),
        .Q(acc_new_7_reg_672[4]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[5]),
        .Q(acc_new_7_reg_672[5]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[6]),
        .Q(acc_new_7_reg_672[6]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[7]),
        .Q(acc_new_7_reg_672[7]),
        .R(1'b0));
  CARRY4 \acc_new_7_reg_672_reg[7]_i_1 
       (.CI(\acc_new_7_reg_672_reg[3]_i_1_n_0 ),
        .CO({\acc_new_7_reg_672_reg[7]_i_1_n_0 ,\acc_new_7_reg_672_reg[7]_i_1_n_1 ,\acc_new_7_reg_672_reg[7]_i_1_n_2 ,\acc_new_7_reg_672_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_new_7_fu_380_p3[7:4]),
        .S(p_acc_new_5_fu_358_p3[7:4]));
  FDRE \acc_new_7_reg_672_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[8]),
        .Q(acc_new_7_reg_672[8]),
        .R(1'b0));
  FDRE \acc_new_7_reg_672_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(acc_new_7_fu_380_p3[9]),
        .Q(acc_new_7_reg_672[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[0] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[0]),
        .Q(\acc_reg_n_0_[0] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[10] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[10]),
        .Q(\acc_reg_n_0_[10] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[11] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[11]),
        .Q(\acc_reg_n_0_[11] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[12] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[12]),
        .Q(\acc_reg_n_0_[12] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[13] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[13]),
        .Q(\acc_reg_n_0_[13] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[14] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[14]),
        .Q(\acc_reg_n_0_[14] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[15] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[15]),
        .Q(\acc_reg_n_0_[15] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[16] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[16]),
        .Q(\acc_reg_n_0_[16] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[17] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[17]),
        .Q(\acc_reg_n_0_[17] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[18] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[18]),
        .Q(\acc_reg_n_0_[18] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[19] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[19]),
        .Q(\acc_reg_n_0_[19] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[1] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[1]),
        .Q(\acc_reg_n_0_[1] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[20] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[20]),
        .Q(\acc_reg_n_0_[20] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[21] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[21]),
        .Q(\acc_reg_n_0_[21] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[22] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[22]),
        .Q(\acc_reg_n_0_[22] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[23] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[23]),
        .Q(\acc_reg_n_0_[23] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[24] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[24]),
        .Q(\acc_reg_n_0_[24] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[25] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[25]),
        .Q(\acc_reg_n_0_[25] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[26] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[26]),
        .Q(\acc_reg_n_0_[26] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[27] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[27]),
        .Q(\acc_reg_n_0_[27] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[28] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[28]),
        .Q(\acc_reg_n_0_[28] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[29] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[29]),
        .Q(\acc_reg_n_0_[29] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[2] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[2]),
        .Q(\acc_reg_n_0_[2] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[30] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[30]),
        .Q(\acc_reg_n_0_[30] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[31] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[31]),
        .Q(\acc_reg_n_0_[31] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[3] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[3]),
        .Q(\acc_reg_n_0_[3] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[4] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[4]),
        .Q(\acc_reg_n_0_[4] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[5] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[5]),
        .Q(\acc_reg_n_0_[5] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[6] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[6]),
        .Q(\acc_reg_n_0_[6] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[7] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[7]),
        .Q(\acc_reg_n_0_[7] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[8] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[8]),
        .Q(\acc_reg_n_0_[8] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    \acc_reg[9] 
       (.C(ap_clk),
        .CE(acc0),
        .D(acc_new_7_fu_380_p3[9]),
        .Q(\acc_reg_n_0_[9] ),
        .R(acc));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter10_reg_n_0),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_start),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter21),
        .Q(ap_enable_reg_pp0_iter22),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter22),
        .Q(ap_enable_reg_pp0_iter23),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter24_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter23),
        .Q(ap_enable_reg_pp0_iter24),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter25_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter24),
        .Q(ap_enable_reg_pp0_iter25),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter26_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter25),
        .Q(ap_enable_reg_pp0_iter26),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter27_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter26),
        .Q(ap_enable_reg_pp0_iter27),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter28_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter27),
        .Q(ap_enable_reg_pp0_iter28),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter29_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter28),
        .Q(ap_enable_reg_pp0_iter29),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter30_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter29),
        .Q(ap_enable_reg_pp0_iter30),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter31_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter30),
        .Q(ap_enable_reg_pp0_iter31),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter32_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter31),
        .Q(ap_enable_reg_pp0_iter32),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter33_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter32),
        .Q(ap_enable_reg_pp0_iter33),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter34_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter33),
        .Q(ap_enable_reg_pp0_iter34),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter35_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter34),
        .Q(ap_enable_reg_pp0_iter35),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter36_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter35),
        .Q(ap_enable_reg_pp0_iter36),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter37_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter36),
        .Q(ap_enable_reg_pp0_iter37),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter38_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter37),
        .Q(ap_enable_reg_pp0_iter38),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter39_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter38),
        .Q(ap_enable_reg_pp0_iter39),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter40_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter39),
        .Q(ap_enable_reg_pp0_iter40),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter41_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter40),
        .Q(ap_enable_reg_pp0_iter41),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter42_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter41),
        .Q(ap_enable_reg_pp0_iter42),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter43_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter42),
        .Q(ap_enable_reg_pp0_iter43),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter44_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter43),
        .Q(ap_enable_reg_pp0_iter44),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter45_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter44),
        .Q(ap_enable_reg_pp0_iter45),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter46_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter45),
        .Q(ap_enable_reg_pp0_iter46),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter47_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter46),
        .Q(ap_enable_reg_pp0_iter47),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter48_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter47),
        .Q(ap_enable_reg_pp0_iter48),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_mixer_out_V_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rc_receiver_mixer_out_V_m_axi_U_n_2),
        .Q(ap_reg_ioackin_mixer_out_V_AWREADY_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    ap_reg_ioackin_mixer_out_V_WREADY_i_2
       (.I0(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .I1(ap_enable_reg_pp0_iter43),
        .O(ap_reg_ioackin_mixer_out_V_WREADY_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_mixer_out_V_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rc_receiver_mixer_out_V_m_axi_U_n_0),
        .Q(ap_reg_ioackin_mixer_out_V_WREADY_reg_n_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[0]_srl32 " *) 
  SRLC32E \ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(p_write_to_1_3_fu_543_p3),
        .Q(\NLW_ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[0]_srl32_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h2232)) 
    \ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[0]_srl32_i_1 
       (.I0(or_cond_3_reg_666),
        .I1(or_cond_4_reg_677),
        .I2(or_cond_1_reg_642),
        .I3(or_cond_2_reg_654),
        .O(p_write_to_1_3_fu_543_p3));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32 " *) 
  SRLC32E \ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32_i_1_n_0 ),
        .Q(\NLW_ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32_Q_UNCONNECTED ),
        .Q31(\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32_n_1 ));
  LUT3 #(
    .INIT(8'h54)) 
    \ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32_i_1 
       (.I0(or_cond_4_reg_677),
        .I1(or_cond_2_reg_654),
        .I2(or_cond_3_reg_666),
        .O(\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32_i_1_n_0 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[2]_srl32 " *) 
  SRLC32E \ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(or_cond_4_reg_677),
        .Q(\NLW_ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[2]_srl32_Q_UNCONNECTED ),
        .Q31(\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter33_p_should_write_1_3_reg_704_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter33_p_should_write_1_3_reg_704_reg[0]_srl32 " *) 
  SRLC32E \ap_reg_pp0_iter33_p_should_write_1_3_reg_704_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(p_should_write_1_3_reg_704),
        .Q(\NLW_ap_reg_pp0_iter33_p_should_write_1_3_reg_704_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\ap_reg_pp0_iter33_p_should_write_1_3_reg_704_reg[0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter40_p_should_write_1_3_reg_704_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter40_p_should_write_1_3_reg_704_reg[0]_srl7 " *) 
  SRLC32E \ap_reg_pp0_iter40_p_should_write_1_3_reg_704_reg[0]_srl7 
       (.A({1'b0,1'b0,1'b1,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter33_p_should_write_1_3_reg_704_reg[0]_srl32_n_1 ),
        .Q(\ap_reg_pp0_iter40_p_should_write_1_3_reg_704_reg[0]_srl7_n_0 ),
        .Q31(\NLW_ap_reg_pp0_iter40_p_should_write_1_3_reg_704_reg[0]_srl7_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[0]_srl8 " *) 
  SRLC32E \ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[0]_srl8 
       (.A({1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[0]_srl32_n_1 ),
        .Q(\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[0]_srl8_n_0 ),
        .Q31(\NLW_ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[0]_srl8_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[1]_srl8 " *) 
  SRLC32E \ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[1]_srl8 
       (.A({1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[1]_srl32_n_1 ),
        .Q(\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[1]_srl8_n_0 ),
        .Q31(\NLW_ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[1]_srl8_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[2]_srl8 " *) 
  SRLC32E \ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[2]_srl8 
       (.A({1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter32_p_write_to_1_3_reg_699_reg[2]_srl32_n_1 ),
        .Q(\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[2]_srl8_n_0 ),
        .Q31(\NLW_ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[2]_srl8_Q31_UNCONNECTED ));
  FDRE \ap_reg_pp0_iter41_p_should_write_1_3_reg_704_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\ap_reg_pp0_iter40_p_should_write_1_3_reg_704_reg[0]_srl7_n_0 ),
        .Q(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter41_p_write_to_1_3_reg_699_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[0]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter41_p_write_to_1_3_reg_699[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter41_p_write_to_1_3_reg_699_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[1]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter41_p_write_to_1_3_reg_699[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter41_p_write_to_1_3_reg_699_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\ap_reg_pp0_iter40_p_write_to_1_3_reg_699_reg[2]_srl8_n_0 ),
        .Q(ap_reg_pp0_iter41_p_write_to_1_3_reg_699[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .Q(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter46_p_should_write_1_3_reg_704_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter46_p_should_write_1_3_reg_704_reg[0]_srl4 " *) 
  SRL16E \ap_reg_pp0_iter46_p_should_write_1_3_reg_704_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .Q(\ap_reg_pp0_iter46_p_should_write_1_3_reg_704_reg[0]_srl4_n_0 ));
  FDRE \ap_reg_pp0_iter47_p_should_write_1_3_reg_704_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\ap_reg_pp0_iter46_p_should_write_1_3_reg_704_reg[0]_srl4_n_0 ),
        .Q(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_on_V_reg[0] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(channels_V[0]),
        .Q(\last_on_V_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_on_V_reg[1] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(channels_V[1]),
        .Q(tmp_13_fu_202_p3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_on_V_reg[2] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(channels_V[2]),
        .Q(tmp_15_fu_264_p3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_on_V_reg[3] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(channels_V[3]),
        .Q(tmp_17_fu_326_p3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_on_V_reg[4] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(channels_V[4]),
        .Q(tmp_19_fu_388_p3),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[0]),
        .Q(max_high_read_reg_688[0]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[10]),
        .Q(max_high_read_reg_688[10]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[11]),
        .Q(max_high_read_reg_688[11]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[12]),
        .Q(max_high_read_reg_688[12]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[13]),
        .Q(max_high_read_reg_688[13]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[14]),
        .Q(max_high_read_reg_688[14]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[15]),
        .Q(max_high_read_reg_688[15]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[16]),
        .Q(max_high_read_reg_688[16]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[17]),
        .Q(max_high_read_reg_688[17]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[18]),
        .Q(max_high_read_reg_688[18]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[19]),
        .Q(max_high_read_reg_688[19]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[1]),
        .Q(max_high_read_reg_688[1]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[20]),
        .Q(max_high_read_reg_688[20]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[21]),
        .Q(max_high_read_reg_688[21]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[22]),
        .Q(max_high_read_reg_688[22]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[23]),
        .Q(max_high_read_reg_688[23]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[24]),
        .Q(max_high_read_reg_688[24]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[25]),
        .Q(max_high_read_reg_688[25]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[26]),
        .Q(max_high_read_reg_688[26]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[27]),
        .Q(max_high_read_reg_688[27]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[28]),
        .Q(max_high_read_reg_688[28]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[29]),
        .Q(max_high_read_reg_688[29]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[2]),
        .Q(max_high_read_reg_688[2]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[30]),
        .Q(max_high_read_reg_688[30]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[31]),
        .Q(max_high_read_reg_688[31]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[3]),
        .Q(max_high_read_reg_688[3]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[4]),
        .Q(max_high_read_reg_688[4]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[5]),
        .Q(max_high_read_reg_688[5]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[6]),
        .Q(max_high_read_reg_688[6]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[7]),
        .Q(max_high_read_reg_688[7]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[8]),
        .Q(max_high_read_reg_688[8]),
        .R(1'b0));
  FDRE \max_high_read_reg_688_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(max_high[9]),
        .Q(max_high_read_reg_688[9]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[0]),
        .Q(min_high_read_reg_693[0]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[10]),
        .Q(min_high_read_reg_693[10]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[11]),
        .Q(min_high_read_reg_693[11]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[12]),
        .Q(min_high_read_reg_693[12]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[13]),
        .Q(min_high_read_reg_693[13]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[14]),
        .Q(min_high_read_reg_693[14]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[15]),
        .Q(min_high_read_reg_693[15]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[16]),
        .Q(min_high_read_reg_693[16]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[17]),
        .Q(min_high_read_reg_693[17]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[18]),
        .Q(min_high_read_reg_693[18]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[19]),
        .Q(min_high_read_reg_693[19]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[1]),
        .Q(min_high_read_reg_693[1]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[20]),
        .Q(min_high_read_reg_693[20]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[21]),
        .Q(min_high_read_reg_693[21]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[22]),
        .Q(min_high_read_reg_693[22]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[23]),
        .Q(min_high_read_reg_693[23]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[24]),
        .Q(min_high_read_reg_693[24]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[25]),
        .Q(min_high_read_reg_693[25]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[26]),
        .Q(min_high_read_reg_693[26]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[27]),
        .Q(min_high_read_reg_693[27]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[28]),
        .Q(min_high_read_reg_693[28]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[29]),
        .Q(min_high_read_reg_693[29]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[2]),
        .Q(min_high_read_reg_693[2]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[30]),
        .Q(min_high_read_reg_693[30]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[31]),
        .Q(min_high_read_reg_693[31]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[3]),
        .Q(min_high_read_reg_693[3]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[4]),
        .Q(min_high_read_reg_693[4]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[5]),
        .Q(min_high_read_reg_693[5]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[6]),
        .Q(min_high_read_reg_693[6]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[7]),
        .Q(min_high_read_reg_693[7]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[8]),
        .Q(min_high_read_reg_693[8]),
        .R(1'b0));
  FDRE \min_high_read_reg_693_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(min_high[9]),
        .Q(min_high_read_reg_693[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \or_cond_1_reg_642[0]_i_1 
       (.I0(\or_cond_1_reg_642[0]_i_2_n_0 ),
        .I1(\or_cond_1_reg_642[0]_i_3_n_0 ),
        .I2(\or_cond_1_reg_642[0]_i_4_n_0 ),
        .I3(\or_cond_1_reg_642[0]_i_5_n_0 ),
        .I4(tmp_13_fu_202_p3),
        .I5(channels_V[1]),
        .O(p_0_in8_out));
  LUT4 #(
    .INIT(16'hA888)) 
    \or_cond_1_reg_642[0]_i_2 
       (.I0(acc_new_1_fu_194_p3[3]),
        .I1(acc_new_1_fu_194_p3[2]),
        .I2(acc_new_1_fu_194_p3[0]),
        .I3(acc_new_1_fu_194_p3[1]),
        .O(\or_cond_1_reg_642[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_1_reg_642[0]_i_3 
       (.I0(acc_new_1_fu_194_p3[7]),
        .I1(acc_new_1_fu_194_p3[11]),
        .I2(acc_new_1_fu_194_p3[21]),
        .I3(acc_new_1_fu_194_p3[22]),
        .I4(\or_cond_1_reg_642[0]_i_6_n_0 ),
        .O(\or_cond_1_reg_642[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_1_reg_642[0]_i_4 
       (.I0(acc_new_1_fu_194_p3[20]),
        .I1(acc_new_1_fu_194_p3[27]),
        .I2(acc_new_1_fu_194_p3[19]),
        .I3(acc_new_1_fu_194_p3[28]),
        .I4(\or_cond_1_reg_642[0]_i_7_n_0 ),
        .O(\or_cond_1_reg_642[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_1_reg_642[0]_i_5 
       (.I0(acc_new_1_fu_194_p3[5]),
        .I1(acc_new_1_fu_194_p3[26]),
        .I2(acc_new_1_fu_194_p3[6]),
        .I3(acc_new_1_fu_194_p3[25]),
        .I4(\or_cond_1_reg_642[0]_i_8_n_0 ),
        .I5(\or_cond_1_reg_642[0]_i_9_n_0 ),
        .O(\or_cond_1_reg_642[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_1_reg_642[0]_i_6 
       (.I0(acc_new_1_fu_194_p3[31]),
        .I1(acc_new_1_fu_194_p3[29]),
        .I2(acc_new_1_fu_194_p3[24]),
        .I3(acc_new_1_fu_194_p3[23]),
        .O(\or_cond_1_reg_642[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_1_reg_642[0]_i_7 
       (.I0(acc_new_1_fu_194_p3[9]),
        .I1(acc_new_1_fu_194_p3[8]),
        .I2(acc_new_1_fu_194_p3[15]),
        .I3(acc_new_1_fu_194_p3[10]),
        .O(\or_cond_1_reg_642[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_1_reg_642[0]_i_8 
       (.I0(acc_new_1_fu_194_p3[18]),
        .I1(acc_new_1_fu_194_p3[13]),
        .I2(acc_new_1_fu_194_p3[14]),
        .I3(acc_new_1_fu_194_p3[4]),
        .O(\or_cond_1_reg_642[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_1_reg_642[0]_i_9 
       (.I0(acc_new_1_fu_194_p3[30]),
        .I1(acc_new_1_fu_194_p3[17]),
        .I2(acc_new_1_fu_194_p3[16]),
        .I3(acc_new_1_fu_194_p3[12]),
        .O(\or_cond_1_reg_642[0]_i_9_n_0 ));
  FDRE \or_cond_1_reg_642_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(p_0_in8_out),
        .Q(or_cond_1_reg_642),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \or_cond_2_reg_654[0]_i_1 
       (.I0(\or_cond_2_reg_654[0]_i_2_n_0 ),
        .I1(\or_cond_2_reg_654[0]_i_3_n_0 ),
        .I2(\or_cond_2_reg_654[0]_i_4_n_0 ),
        .I3(\or_cond_2_reg_654[0]_i_5_n_0 ),
        .I4(tmp_15_fu_264_p3),
        .I5(channels_V[2]),
        .O(p_0_in9_out));
  LUT4 #(
    .INIT(16'hA888)) 
    \or_cond_2_reg_654[0]_i_2 
       (.I0(acc_new_3_fu_256_p3[3]),
        .I1(acc_new_3_fu_256_p3[2]),
        .I2(acc_new_3_fu_256_p3[1]),
        .I3(acc_new_3_fu_256_p3[0]),
        .O(\or_cond_2_reg_654[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_2_reg_654[0]_i_3 
       (.I0(acc_new_3_fu_256_p3[8]),
        .I1(acc_new_3_fu_256_p3[22]),
        .I2(acc_new_3_fu_256_p3[5]),
        .I3(acc_new_3_fu_256_p3[7]),
        .I4(\or_cond_2_reg_654[0]_i_6_n_0 ),
        .O(\or_cond_2_reg_654[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_2_reg_654[0]_i_4 
       (.I0(acc_new_3_fu_256_p3[26]),
        .I1(acc_new_3_fu_256_p3[27]),
        .I2(acc_new_3_fu_256_p3[25]),
        .I3(acc_new_3_fu_256_p3[28]),
        .I4(\or_cond_2_reg_654[0]_i_7_n_0 ),
        .O(\or_cond_2_reg_654[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_2_reg_654[0]_i_5 
       (.I0(acc_new_3_fu_256_p3[6]),
        .I1(acc_new_3_fu_256_p3[11]),
        .I2(acc_new_3_fu_256_p3[10]),
        .I3(acc_new_3_fu_256_p3[15]),
        .I4(\or_cond_2_reg_654[0]_i_8_n_0 ),
        .I5(\or_cond_2_reg_654[0]_i_9_n_0 ),
        .O(\or_cond_2_reg_654[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_2_reg_654[0]_i_6 
       (.I0(acc_new_3_fu_256_p3[12]),
        .I1(acc_new_3_fu_256_p3[9]),
        .I2(acc_new_3_fu_256_p3[18]),
        .I3(acc_new_3_fu_256_p3[16]),
        .O(\or_cond_2_reg_654[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_2_reg_654[0]_i_7 
       (.I0(acc_new_3_fu_256_p3[17]),
        .I1(acc_new_3_fu_256_p3[4]),
        .I2(acc_new_3_fu_256_p3[30]),
        .I3(acc_new_3_fu_256_p3[21]),
        .O(\or_cond_2_reg_654[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_2_reg_654[0]_i_8 
       (.I0(acc_new_3_fu_256_p3[29]),
        .I1(acc_new_3_fu_256_p3[24]),
        .I2(acc_new_3_fu_256_p3[19]),
        .I3(acc_new_3_fu_256_p3[14]),
        .O(\or_cond_2_reg_654[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_2_reg_654[0]_i_9 
       (.I0(acc_new_3_fu_256_p3[31]),
        .I1(acc_new_3_fu_256_p3[20]),
        .I2(acc_new_3_fu_256_p3[23]),
        .I3(acc_new_3_fu_256_p3[13]),
        .O(\or_cond_2_reg_654[0]_i_9_n_0 ));
  FDRE \or_cond_2_reg_654_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(p_0_in9_out),
        .Q(or_cond_2_reg_654),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \or_cond_3_reg_666[0]_i_1 
       (.I0(\or_cond_3_reg_666[0]_i_2_n_0 ),
        .I1(\or_cond_3_reg_666[0]_i_3_n_0 ),
        .I2(\or_cond_3_reg_666[0]_i_4_n_0 ),
        .I3(\or_cond_3_reg_666[0]_i_5_n_0 ),
        .I4(tmp_17_fu_326_p3),
        .I5(channels_V[3]),
        .O(p_0_in10_out));
  LUT4 #(
    .INIT(16'hA888)) 
    \or_cond_3_reg_666[0]_i_2 
       (.I0(acc_new_5_fu_318_p3[3]),
        .I1(acc_new_5_fu_318_p3[2]),
        .I2(acc_new_5_fu_318_p3[1]),
        .I3(acc_new_5_fu_318_p3[0]),
        .O(\or_cond_3_reg_666[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_3_reg_666[0]_i_3 
       (.I0(acc_new_5_fu_318_p3[8]),
        .I1(acc_new_5_fu_318_p3[22]),
        .I2(acc_new_5_fu_318_p3[5]),
        .I3(acc_new_5_fu_318_p3[7]),
        .I4(\or_cond_3_reg_666[0]_i_6_n_0 ),
        .O(\or_cond_3_reg_666[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_3_reg_666[0]_i_4 
       (.I0(acc_new_5_fu_318_p3[26]),
        .I1(acc_new_5_fu_318_p3[27]),
        .I2(acc_new_5_fu_318_p3[25]),
        .I3(acc_new_5_fu_318_p3[28]),
        .I4(\or_cond_3_reg_666[0]_i_7_n_0 ),
        .O(\or_cond_3_reg_666[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_3_reg_666[0]_i_5 
       (.I0(acc_new_5_fu_318_p3[6]),
        .I1(acc_new_5_fu_318_p3[11]),
        .I2(acc_new_5_fu_318_p3[10]),
        .I3(acc_new_5_fu_318_p3[15]),
        .I4(\or_cond_3_reg_666[0]_i_8_n_0 ),
        .I5(\or_cond_3_reg_666[0]_i_9_n_0 ),
        .O(\or_cond_3_reg_666[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_3_reg_666[0]_i_6 
       (.I0(acc_new_5_fu_318_p3[12]),
        .I1(acc_new_5_fu_318_p3[9]),
        .I2(acc_new_5_fu_318_p3[18]),
        .I3(acc_new_5_fu_318_p3[16]),
        .O(\or_cond_3_reg_666[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_3_reg_666[0]_i_7 
       (.I0(acc_new_5_fu_318_p3[17]),
        .I1(acc_new_5_fu_318_p3[4]),
        .I2(acc_new_5_fu_318_p3[30]),
        .I3(acc_new_5_fu_318_p3[21]),
        .O(\or_cond_3_reg_666[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_3_reg_666[0]_i_8 
       (.I0(acc_new_5_fu_318_p3[29]),
        .I1(acc_new_5_fu_318_p3[24]),
        .I2(acc_new_5_fu_318_p3[19]),
        .I3(acc_new_5_fu_318_p3[14]),
        .O(\or_cond_3_reg_666[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_3_reg_666[0]_i_9 
       (.I0(acc_new_5_fu_318_p3[31]),
        .I1(acc_new_5_fu_318_p3[20]),
        .I2(acc_new_5_fu_318_p3[23]),
        .I3(acc_new_5_fu_318_p3[13]),
        .O(\or_cond_3_reg_666[0]_i_9_n_0 ));
  FDRE \or_cond_3_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(p_0_in10_out),
        .Q(or_cond_3_reg_666),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \or_cond_4_reg_677[0]_i_1 
       (.I0(\or_cond_4_reg_677[0]_i_2_n_0 ),
        .I1(\or_cond_4_reg_677[0]_i_3_n_0 ),
        .I2(\or_cond_4_reg_677[0]_i_4_n_0 ),
        .I3(\or_cond_4_reg_677[0]_i_5_n_0 ),
        .I4(tmp_19_fu_388_p3),
        .I5(channels_V[4]),
        .O(p_1_in6_out));
  LUT4 #(
    .INIT(16'hA888)) 
    \or_cond_4_reg_677[0]_i_2 
       (.I0(acc_new_7_fu_380_p3[3]),
        .I1(acc_new_7_fu_380_p3[2]),
        .I2(acc_new_7_fu_380_p3[1]),
        .I3(acc_new_7_fu_380_p3[0]),
        .O(\or_cond_4_reg_677[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_4_reg_677[0]_i_3 
       (.I0(acc_new_7_fu_380_p3[25]),
        .I1(acc_new_7_fu_380_p3[29]),
        .I2(acc_new_7_fu_380_p3[8]),
        .I3(acc_new_7_fu_380_p3[20]),
        .I4(\or_cond_4_reg_677[0]_i_6_n_0 ),
        .O(\or_cond_4_reg_677[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_4_reg_677[0]_i_4 
       (.I0(acc_new_7_fu_380_p3[17]),
        .I1(acc_new_7_fu_380_p3[22]),
        .I2(acc_new_7_fu_380_p3[4]),
        .I3(acc_new_7_fu_380_p3[16]),
        .I4(\or_cond_4_reg_677[0]_i_7_n_0 ),
        .O(\or_cond_4_reg_677[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_4_reg_677[0]_i_5 
       (.I0(acc_new_7_fu_380_p3[21]),
        .I1(acc_new_7_fu_380_p3[27]),
        .I2(acc_new_7_fu_380_p3[19]),
        .I3(acc_new_7_fu_380_p3[30]),
        .I4(\or_cond_4_reg_677[0]_i_8_n_0 ),
        .I5(\or_cond_4_reg_677[0]_i_9_n_0 ),
        .O(\or_cond_4_reg_677[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_4_reg_677[0]_i_6 
       (.I0(acc_new_7_fu_380_p3[31]),
        .I1(acc_new_7_fu_380_p3[26]),
        .I2(acc_new_7_fu_380_p3[28]),
        .I3(acc_new_7_fu_380_p3[23]),
        .O(\or_cond_4_reg_677[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_4_reg_677[0]_i_7 
       (.I0(acc_new_7_fu_380_p3[24]),
        .I1(acc_new_7_fu_380_p3[18]),
        .I2(acc_new_7_fu_380_p3[13]),
        .I3(acc_new_7_fu_380_p3[6]),
        .O(\or_cond_4_reg_677[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_4_reg_677[0]_i_8 
       (.I0(acc_new_7_fu_380_p3[15]),
        .I1(acc_new_7_fu_380_p3[9]),
        .I2(acc_new_7_fu_380_p3[11]),
        .I3(acc_new_7_fu_380_p3[5]),
        .O(\or_cond_4_reg_677[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_4_reg_677[0]_i_9 
       (.I0(acc_new_7_fu_380_p3[14]),
        .I1(acc_new_7_fu_380_p3[12]),
        .I2(acc_new_7_fu_380_p3[10]),
        .I3(acc_new_7_fu_380_p3[7]),
        .O(\or_cond_4_reg_677[0]_i_9_n_0 ));
  FDRE \or_cond_4_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(p_1_in6_out),
        .Q(or_cond_4_reg_677),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \or_cond_reg_631[0]_i_1 
       (.I0(\or_cond_reg_631[0]_i_2_n_0 ),
        .I1(\or_cond_reg_631[0]_i_3_n_0 ),
        .I2(\or_cond_reg_631[0]_i_4_n_0 ),
        .I3(\or_cond_reg_631[0]_i_5_n_0 ),
        .I4(\last_on_V_reg_n_0_[0] ),
        .I5(channels_V[0]),
        .O(p_0_in7_out));
  LUT4 #(
    .INIT(16'hA888)) 
    \or_cond_reg_631[0]_i_2 
       (.I0(acc_loc_fu_136_p3[3]),
        .I1(acc_loc_fu_136_p3[2]),
        .I2(acc_loc_fu_136_p3[1]),
        .I3(acc_loc_fu_136_p3[0]),
        .O(\or_cond_reg_631[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_reg_631[0]_i_3 
       (.I0(acc_loc_fu_136_p3[16]),
        .I1(acc_loc_fu_136_p3[22]),
        .I2(acc_loc_fu_136_p3[6]),
        .I3(acc_loc_fu_136_p3[7]),
        .I4(\or_cond_reg_631[0]_i_6_n_0 ),
        .O(\or_cond_reg_631[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_reg_631[0]_i_4 
       (.I0(acc_loc_fu_136_p3[26]),
        .I1(acc_loc_fu_136_p3[27]),
        .I2(acc_loc_fu_136_p3[25]),
        .I3(acc_loc_fu_136_p3[28]),
        .I4(\or_cond_reg_631[0]_i_7_n_0 ),
        .O(\or_cond_reg_631[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_reg_631[0]_i_5 
       (.I0(acc_loc_fu_136_p3[11]),
        .I1(acc_loc_fu_136_p3[12]),
        .I2(acc_loc_fu_136_p3[10]),
        .I3(acc_loc_fu_136_p3[18]),
        .I4(\or_cond_reg_631[0]_i_8_n_0 ),
        .I5(\or_cond_reg_631[0]_i_9_n_0 ),
        .O(\or_cond_reg_631[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_reg_631[0]_i_6 
       (.I0(acc_loc_fu_136_p3[15]),
        .I1(acc_loc_fu_136_p3[9]),
        .I2(acc_loc_fu_136_p3[14]),
        .I3(acc_loc_fu_136_p3[8]),
        .O(\or_cond_reg_631[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_reg_631[0]_i_7 
       (.I0(acc_loc_fu_136_p3[17]),
        .I1(acc_loc_fu_136_p3[4]),
        .I2(acc_loc_fu_136_p3[30]),
        .I3(acc_loc_fu_136_p3[21]),
        .O(\or_cond_reg_631[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_reg_631[0]_i_8 
       (.I0(acc_loc_fu_136_p3[29]),
        .I1(acc_loc_fu_136_p3[24]),
        .I2(acc_loc_fu_136_p3[19]),
        .I3(acc_loc_fu_136_p3[5]),
        .O(\or_cond_reg_631[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_reg_631[0]_i_9 
       (.I0(acc_loc_fu_136_p3[31]),
        .I1(acc_loc_fu_136_p3[20]),
        .I2(acc_loc_fu_136_p3[23]),
        .I3(acc_loc_fu_136_p3[13]),
        .O(\or_cond_reg_631[0]_i_9_n_0 ));
  FDRE \or_cond_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(p_0_in7_out),
        .Q(or_cond_reg_631),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[11]_i_2 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[11] ),
        .I1(min_high_read_reg_693[11]),
        .O(\p_Val2_1_reg_713[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[11]_i_3 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[10] ),
        .I1(min_high_read_reg_693[10]),
        .O(\p_Val2_1_reg_713[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[11]_i_4 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[9] ),
        .I1(min_high_read_reg_693[9]),
        .O(\p_Val2_1_reg_713[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[11]_i_5 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[8] ),
        .I1(min_high_read_reg_693[8]),
        .O(\p_Val2_1_reg_713[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[15]_i_2 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[15] ),
        .I1(min_high_read_reg_693[15]),
        .O(\p_Val2_1_reg_713[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[15]_i_3 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[14] ),
        .I1(min_high_read_reg_693[14]),
        .O(\p_Val2_1_reg_713[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[15]_i_4 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[13] ),
        .I1(min_high_read_reg_693[13]),
        .O(\p_Val2_1_reg_713[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[15]_i_5 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[12] ),
        .I1(min_high_read_reg_693[12]),
        .O(\p_Val2_1_reg_713[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[19]_i_2 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[19] ),
        .I1(min_high_read_reg_693[19]),
        .O(\p_Val2_1_reg_713[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[19]_i_3 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[18] ),
        .I1(min_high_read_reg_693[18]),
        .O(\p_Val2_1_reg_713[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[19]_i_4 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[17] ),
        .I1(min_high_read_reg_693[17]),
        .O(\p_Val2_1_reg_713[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[19]_i_5 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[16] ),
        .I1(min_high_read_reg_693[16]),
        .O(\p_Val2_1_reg_713[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[23]_i_2 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[23] ),
        .I1(min_high_read_reg_693[23]),
        .O(\p_Val2_1_reg_713[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[23]_i_3 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[22] ),
        .I1(min_high_read_reg_693[22]),
        .O(\p_Val2_1_reg_713[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[23]_i_4 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[21] ),
        .I1(min_high_read_reg_693[21]),
        .O(\p_Val2_1_reg_713[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[23]_i_5 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[20] ),
        .I1(min_high_read_reg_693[20]),
        .O(\p_Val2_1_reg_713[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[27]_i_2 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[27] ),
        .I1(min_high_read_reg_693[27]),
        .O(\p_Val2_1_reg_713[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[27]_i_3 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[26] ),
        .I1(min_high_read_reg_693[26]),
        .O(\p_Val2_1_reg_713[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[27]_i_4 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[25] ),
        .I1(min_high_read_reg_693[25]),
        .O(\p_Val2_1_reg_713[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[27]_i_5 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[24] ),
        .I1(min_high_read_reg_693[24]),
        .O(\p_Val2_1_reg_713[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[31]_i_3 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[31] ),
        .I1(min_high_read_reg_693[31]),
        .O(\p_Val2_1_reg_713[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[31]_i_4 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[30] ),
        .I1(min_high_read_reg_693[30]),
        .O(\p_Val2_1_reg_713[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[31]_i_5 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[29] ),
        .I1(min_high_read_reg_693[29]),
        .O(\p_Val2_1_reg_713[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[31]_i_6 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[28] ),
        .I1(min_high_read_reg_693[28]),
        .O(\p_Val2_1_reg_713[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[3]_i_2 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[3] ),
        .I1(min_high_read_reg_693[3]),
        .O(\p_Val2_1_reg_713[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[3]_i_3 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[2] ),
        .I1(min_high_read_reg_693[2]),
        .O(\p_Val2_1_reg_713[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[3]_i_4 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[1] ),
        .I1(min_high_read_reg_693[1]),
        .O(\p_Val2_1_reg_713[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[3]_i_5 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[0] ),
        .I1(min_high_read_reg_693[0]),
        .O(\p_Val2_1_reg_713[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[7]_i_2 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[7] ),
        .I1(min_high_read_reg_693[7]),
        .O(\p_Val2_1_reg_713[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[7]_i_3 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[6] ),
        .I1(min_high_read_reg_693[6]),
        .O(\p_Val2_1_reg_713[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[7]_i_4 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[5] ),
        .I1(min_high_read_reg_693[5]),
        .O(\p_Val2_1_reg_713[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_1_reg_713[7]_i_5 
       (.I0(\write_val_2_4_write_s_reg_708_reg_n_0_[4] ),
        .I1(min_high_read_reg_693[4]),
        .O(\p_Val2_1_reg_713[7]_i_5_n_0 ));
  FDRE \p_Val2_1_reg_713_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[0]),
        .Q(p_Val2_1_reg_713[0]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[10]),
        .Q(p_Val2_1_reg_713[10]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[11]),
        .Q(p_Val2_1_reg_713[11]),
        .R(1'b0));
  CARRY4 \p_Val2_1_reg_713_reg[11]_i_1 
       (.CI(\p_Val2_1_reg_713_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_1_reg_713_reg[11]_i_1_n_0 ,\p_Val2_1_reg_713_reg[11]_i_1_n_1 ,\p_Val2_1_reg_713_reg[11]_i_1_n_2 ,\p_Val2_1_reg_713_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\write_val_2_4_write_s_reg_708_reg_n_0_[11] ,\write_val_2_4_write_s_reg_708_reg_n_0_[10] ,\write_val_2_4_write_s_reg_708_reg_n_0_[9] ,\write_val_2_4_write_s_reg_708_reg_n_0_[8] }),
        .O(p_Val2_1_fu_572_p2[11:8]),
        .S({\p_Val2_1_reg_713[11]_i_2_n_0 ,\p_Val2_1_reg_713[11]_i_3_n_0 ,\p_Val2_1_reg_713[11]_i_4_n_0 ,\p_Val2_1_reg_713[11]_i_5_n_0 }));
  FDRE \p_Val2_1_reg_713_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[12]),
        .Q(p_Val2_1_reg_713[12]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[13]),
        .Q(p_Val2_1_reg_713[13]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[14]),
        .Q(p_Val2_1_reg_713[14]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[15]),
        .Q(p_Val2_1_reg_713[15]),
        .R(1'b0));
  CARRY4 \p_Val2_1_reg_713_reg[15]_i_1 
       (.CI(\p_Val2_1_reg_713_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_1_reg_713_reg[15]_i_1_n_0 ,\p_Val2_1_reg_713_reg[15]_i_1_n_1 ,\p_Val2_1_reg_713_reg[15]_i_1_n_2 ,\p_Val2_1_reg_713_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\write_val_2_4_write_s_reg_708_reg_n_0_[15] ,\write_val_2_4_write_s_reg_708_reg_n_0_[14] ,\write_val_2_4_write_s_reg_708_reg_n_0_[13] ,\write_val_2_4_write_s_reg_708_reg_n_0_[12] }),
        .O(p_Val2_1_fu_572_p2[15:12]),
        .S({\p_Val2_1_reg_713[15]_i_2_n_0 ,\p_Val2_1_reg_713[15]_i_3_n_0 ,\p_Val2_1_reg_713[15]_i_4_n_0 ,\p_Val2_1_reg_713[15]_i_5_n_0 }));
  FDRE \p_Val2_1_reg_713_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[16]),
        .Q(p_Val2_1_reg_713[16]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[17]),
        .Q(p_Val2_1_reg_713[17]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[18]),
        .Q(p_Val2_1_reg_713[18]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[19]),
        .Q(p_Val2_1_reg_713[19]),
        .R(1'b0));
  CARRY4 \p_Val2_1_reg_713_reg[19]_i_1 
       (.CI(\p_Val2_1_reg_713_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_1_reg_713_reg[19]_i_1_n_0 ,\p_Val2_1_reg_713_reg[19]_i_1_n_1 ,\p_Val2_1_reg_713_reg[19]_i_1_n_2 ,\p_Val2_1_reg_713_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\write_val_2_4_write_s_reg_708_reg_n_0_[19] ,\write_val_2_4_write_s_reg_708_reg_n_0_[18] ,\write_val_2_4_write_s_reg_708_reg_n_0_[17] ,\write_val_2_4_write_s_reg_708_reg_n_0_[16] }),
        .O(p_Val2_1_fu_572_p2[19:16]),
        .S({\p_Val2_1_reg_713[19]_i_2_n_0 ,\p_Val2_1_reg_713[19]_i_3_n_0 ,\p_Val2_1_reg_713[19]_i_4_n_0 ,\p_Val2_1_reg_713[19]_i_5_n_0 }));
  FDRE \p_Val2_1_reg_713_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[1]),
        .Q(p_Val2_1_reg_713[1]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[20]),
        .Q(p_Val2_1_reg_713[20]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[21]),
        .Q(p_Val2_1_reg_713[21]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[22]),
        .Q(p_Val2_1_reg_713[22]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[23]),
        .Q(p_Val2_1_reg_713[23]),
        .R(1'b0));
  CARRY4 \p_Val2_1_reg_713_reg[23]_i_1 
       (.CI(\p_Val2_1_reg_713_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_1_reg_713_reg[23]_i_1_n_0 ,\p_Val2_1_reg_713_reg[23]_i_1_n_1 ,\p_Val2_1_reg_713_reg[23]_i_1_n_2 ,\p_Val2_1_reg_713_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\write_val_2_4_write_s_reg_708_reg_n_0_[23] ,\write_val_2_4_write_s_reg_708_reg_n_0_[22] ,\write_val_2_4_write_s_reg_708_reg_n_0_[21] ,\write_val_2_4_write_s_reg_708_reg_n_0_[20] }),
        .O(p_Val2_1_fu_572_p2[23:20]),
        .S({\p_Val2_1_reg_713[23]_i_2_n_0 ,\p_Val2_1_reg_713[23]_i_3_n_0 ,\p_Val2_1_reg_713[23]_i_4_n_0 ,\p_Val2_1_reg_713[23]_i_5_n_0 }));
  FDRE \p_Val2_1_reg_713_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[24]),
        .Q(p_Val2_1_reg_713[24]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[25]),
        .Q(p_Val2_1_reg_713[25]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[26]),
        .Q(p_Val2_1_reg_713[26]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[27]),
        .Q(p_Val2_1_reg_713[27]),
        .R(1'b0));
  CARRY4 \p_Val2_1_reg_713_reg[27]_i_1 
       (.CI(\p_Val2_1_reg_713_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_1_reg_713_reg[27]_i_1_n_0 ,\p_Val2_1_reg_713_reg[27]_i_1_n_1 ,\p_Val2_1_reg_713_reg[27]_i_1_n_2 ,\p_Val2_1_reg_713_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\write_val_2_4_write_s_reg_708_reg_n_0_[27] ,\write_val_2_4_write_s_reg_708_reg_n_0_[26] ,\write_val_2_4_write_s_reg_708_reg_n_0_[25] ,\write_val_2_4_write_s_reg_708_reg_n_0_[24] }),
        .O(p_Val2_1_fu_572_p2[27:24]),
        .S({\p_Val2_1_reg_713[27]_i_2_n_0 ,\p_Val2_1_reg_713[27]_i_3_n_0 ,\p_Val2_1_reg_713[27]_i_4_n_0 ,\p_Val2_1_reg_713[27]_i_5_n_0 }));
  FDRE \p_Val2_1_reg_713_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[28]),
        .Q(p_Val2_1_reg_713[28]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[29]),
        .Q(p_Val2_1_reg_713[29]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[2]),
        .Q(p_Val2_1_reg_713[2]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[30]),
        .Q(p_Val2_1_reg_713[30]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[31]),
        .Q(p_Val2_1_reg_713[31]),
        .R(1'b0));
  CARRY4 \p_Val2_1_reg_713_reg[31]_i_2 
       (.CI(\p_Val2_1_reg_713_reg[27]_i_1_n_0 ),
        .CO({\NLW_p_Val2_1_reg_713_reg[31]_i_2_CO_UNCONNECTED [3],\p_Val2_1_reg_713_reg[31]_i_2_n_1 ,\p_Val2_1_reg_713_reg[31]_i_2_n_2 ,\p_Val2_1_reg_713_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\write_val_2_4_write_s_reg_708_reg_n_0_[30] ,\write_val_2_4_write_s_reg_708_reg_n_0_[29] ,\write_val_2_4_write_s_reg_708_reg_n_0_[28] }),
        .O(p_Val2_1_fu_572_p2[31:28]),
        .S({\p_Val2_1_reg_713[31]_i_3_n_0 ,\p_Val2_1_reg_713[31]_i_4_n_0 ,\p_Val2_1_reg_713[31]_i_5_n_0 ,\p_Val2_1_reg_713[31]_i_6_n_0 }));
  FDRE \p_Val2_1_reg_713_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[3]),
        .Q(p_Val2_1_reg_713[3]),
        .R(1'b0));
  CARRY4 \p_Val2_1_reg_713_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_1_reg_713_reg[3]_i_1_n_0 ,\p_Val2_1_reg_713_reg[3]_i_1_n_1 ,\p_Val2_1_reg_713_reg[3]_i_1_n_2 ,\p_Val2_1_reg_713_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\write_val_2_4_write_s_reg_708_reg_n_0_[3] ,\write_val_2_4_write_s_reg_708_reg_n_0_[2] ,\write_val_2_4_write_s_reg_708_reg_n_0_[1] ,\write_val_2_4_write_s_reg_708_reg_n_0_[0] }),
        .O(p_Val2_1_fu_572_p2[3:0]),
        .S({\p_Val2_1_reg_713[3]_i_2_n_0 ,\p_Val2_1_reg_713[3]_i_3_n_0 ,\p_Val2_1_reg_713[3]_i_4_n_0 ,\p_Val2_1_reg_713[3]_i_5_n_0 }));
  FDRE \p_Val2_1_reg_713_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[4]),
        .Q(p_Val2_1_reg_713[4]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[5]),
        .Q(p_Val2_1_reg_713[5]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[6]),
        .Q(p_Val2_1_reg_713[6]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[7]),
        .Q(p_Val2_1_reg_713[7]),
        .R(1'b0));
  CARRY4 \p_Val2_1_reg_713_reg[7]_i_1 
       (.CI(\p_Val2_1_reg_713_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_1_reg_713_reg[7]_i_1_n_0 ,\p_Val2_1_reg_713_reg[7]_i_1_n_1 ,\p_Val2_1_reg_713_reg[7]_i_1_n_2 ,\p_Val2_1_reg_713_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\write_val_2_4_write_s_reg_708_reg_n_0_[7] ,\write_val_2_4_write_s_reg_708_reg_n_0_[6] ,\write_val_2_4_write_s_reg_708_reg_n_0_[5] ,\write_val_2_4_write_s_reg_708_reg_n_0_[4] }),
        .O(p_Val2_1_fu_572_p2[7:4]),
        .S({\p_Val2_1_reg_713[7]_i_2_n_0 ,\p_Val2_1_reg_713[7]_i_3_n_0 ,\p_Val2_1_reg_713[7]_i_4_n_0 ,\p_Val2_1_reg_713[7]_i_5_n_0 }));
  FDRE \p_Val2_1_reg_713_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[8]),
        .Q(p_Val2_1_reg_713[8]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_713_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_1_fu_572_p2[9]),
        .Q(p_Val2_1_reg_713[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[11]_i_2 
       (.I0(max_high_read_reg_688[11]),
        .I1(min_high_read_reg_693[11]),
        .O(\p_Val2_2_reg_718[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[11]_i_3 
       (.I0(max_high_read_reg_688[10]),
        .I1(min_high_read_reg_693[10]),
        .O(\p_Val2_2_reg_718[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[11]_i_4 
       (.I0(max_high_read_reg_688[9]),
        .I1(min_high_read_reg_693[9]),
        .O(\p_Val2_2_reg_718[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[11]_i_5 
       (.I0(max_high_read_reg_688[8]),
        .I1(min_high_read_reg_693[8]),
        .O(\p_Val2_2_reg_718[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[15]_i_2 
       (.I0(max_high_read_reg_688[15]),
        .I1(min_high_read_reg_693[15]),
        .O(\p_Val2_2_reg_718[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[15]_i_3 
       (.I0(max_high_read_reg_688[14]),
        .I1(min_high_read_reg_693[14]),
        .O(\p_Val2_2_reg_718[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[15]_i_4 
       (.I0(max_high_read_reg_688[13]),
        .I1(min_high_read_reg_693[13]),
        .O(\p_Val2_2_reg_718[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[15]_i_5 
       (.I0(max_high_read_reg_688[12]),
        .I1(min_high_read_reg_693[12]),
        .O(\p_Val2_2_reg_718[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[19]_i_2 
       (.I0(max_high_read_reg_688[19]),
        .I1(min_high_read_reg_693[19]),
        .O(\p_Val2_2_reg_718[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[19]_i_3 
       (.I0(max_high_read_reg_688[18]),
        .I1(min_high_read_reg_693[18]),
        .O(\p_Val2_2_reg_718[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[19]_i_4 
       (.I0(max_high_read_reg_688[17]),
        .I1(min_high_read_reg_693[17]),
        .O(\p_Val2_2_reg_718[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[19]_i_5 
       (.I0(max_high_read_reg_688[16]),
        .I1(min_high_read_reg_693[16]),
        .O(\p_Val2_2_reg_718[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[23]_i_2 
       (.I0(max_high_read_reg_688[23]),
        .I1(min_high_read_reg_693[23]),
        .O(\p_Val2_2_reg_718[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[23]_i_3 
       (.I0(max_high_read_reg_688[22]),
        .I1(min_high_read_reg_693[22]),
        .O(\p_Val2_2_reg_718[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[23]_i_4 
       (.I0(max_high_read_reg_688[21]),
        .I1(min_high_read_reg_693[21]),
        .O(\p_Val2_2_reg_718[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[23]_i_5 
       (.I0(max_high_read_reg_688[20]),
        .I1(min_high_read_reg_693[20]),
        .O(\p_Val2_2_reg_718[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[27]_i_2 
       (.I0(max_high_read_reg_688[27]),
        .I1(min_high_read_reg_693[27]),
        .O(\p_Val2_2_reg_718[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[27]_i_3 
       (.I0(max_high_read_reg_688[26]),
        .I1(min_high_read_reg_693[26]),
        .O(\p_Val2_2_reg_718[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[27]_i_4 
       (.I0(max_high_read_reg_688[25]),
        .I1(min_high_read_reg_693[25]),
        .O(\p_Val2_2_reg_718[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[27]_i_5 
       (.I0(max_high_read_reg_688[24]),
        .I1(min_high_read_reg_693[24]),
        .O(\p_Val2_2_reg_718[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[31]_i_2 
       (.I0(max_high_read_reg_688[31]),
        .I1(min_high_read_reg_693[31]),
        .O(\p_Val2_2_reg_718[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[31]_i_3 
       (.I0(max_high_read_reg_688[30]),
        .I1(min_high_read_reg_693[30]),
        .O(\p_Val2_2_reg_718[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[31]_i_4 
       (.I0(max_high_read_reg_688[29]),
        .I1(min_high_read_reg_693[29]),
        .O(\p_Val2_2_reg_718[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[31]_i_5 
       (.I0(max_high_read_reg_688[28]),
        .I1(min_high_read_reg_693[28]),
        .O(\p_Val2_2_reg_718[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[3]_i_2 
       (.I0(max_high_read_reg_688[3]),
        .I1(min_high_read_reg_693[3]),
        .O(\p_Val2_2_reg_718[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[3]_i_3 
       (.I0(max_high_read_reg_688[2]),
        .I1(min_high_read_reg_693[2]),
        .O(\p_Val2_2_reg_718[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[3]_i_4 
       (.I0(max_high_read_reg_688[1]),
        .I1(min_high_read_reg_693[1]),
        .O(\p_Val2_2_reg_718[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[3]_i_5 
       (.I0(max_high_read_reg_688[0]),
        .I1(min_high_read_reg_693[0]),
        .O(\p_Val2_2_reg_718[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[7]_i_2 
       (.I0(max_high_read_reg_688[7]),
        .I1(min_high_read_reg_693[7]),
        .O(\p_Val2_2_reg_718[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[7]_i_3 
       (.I0(max_high_read_reg_688[6]),
        .I1(min_high_read_reg_693[6]),
        .O(\p_Val2_2_reg_718[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[7]_i_4 
       (.I0(max_high_read_reg_688[5]),
        .I1(min_high_read_reg_693[5]),
        .O(\p_Val2_2_reg_718[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_2_reg_718[7]_i_5 
       (.I0(max_high_read_reg_688[4]),
        .I1(min_high_read_reg_693[4]),
        .O(\p_Val2_2_reg_718[7]_i_5_n_0 ));
  FDRE \p_Val2_2_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[0]),
        .Q(p_Val2_2_reg_718[0]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[10]),
        .Q(p_Val2_2_reg_718[10]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[11]),
        .Q(p_Val2_2_reg_718[11]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_718_reg[11]_i_1 
       (.CI(\p_Val2_2_reg_718_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_2_reg_718_reg[11]_i_1_n_0 ,\p_Val2_2_reg_718_reg[11]_i_1_n_1 ,\p_Val2_2_reg_718_reg[11]_i_1_n_2 ,\p_Val2_2_reg_718_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_high_read_reg_688[11:8]),
        .O(p_Val2_2_fu_576_p20_out[11:8]),
        .S({\p_Val2_2_reg_718[11]_i_2_n_0 ,\p_Val2_2_reg_718[11]_i_3_n_0 ,\p_Val2_2_reg_718[11]_i_4_n_0 ,\p_Val2_2_reg_718[11]_i_5_n_0 }));
  FDRE \p_Val2_2_reg_718_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[12]),
        .Q(p_Val2_2_reg_718[12]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[13]),
        .Q(p_Val2_2_reg_718[13]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[14]),
        .Q(p_Val2_2_reg_718[14]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[15]),
        .Q(p_Val2_2_reg_718[15]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_718_reg[15]_i_1 
       (.CI(\p_Val2_2_reg_718_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_2_reg_718_reg[15]_i_1_n_0 ,\p_Val2_2_reg_718_reg[15]_i_1_n_1 ,\p_Val2_2_reg_718_reg[15]_i_1_n_2 ,\p_Val2_2_reg_718_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_high_read_reg_688[15:12]),
        .O(p_Val2_2_fu_576_p20_out[15:12]),
        .S({\p_Val2_2_reg_718[15]_i_2_n_0 ,\p_Val2_2_reg_718[15]_i_3_n_0 ,\p_Val2_2_reg_718[15]_i_4_n_0 ,\p_Val2_2_reg_718[15]_i_5_n_0 }));
  FDRE \p_Val2_2_reg_718_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[16]),
        .Q(p_Val2_2_reg_718[16]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[17]),
        .Q(p_Val2_2_reg_718[17]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[18]),
        .Q(p_Val2_2_reg_718[18]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[19]),
        .Q(p_Val2_2_reg_718[19]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_718_reg[19]_i_1 
       (.CI(\p_Val2_2_reg_718_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_2_reg_718_reg[19]_i_1_n_0 ,\p_Val2_2_reg_718_reg[19]_i_1_n_1 ,\p_Val2_2_reg_718_reg[19]_i_1_n_2 ,\p_Val2_2_reg_718_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_high_read_reg_688[19:16]),
        .O(p_Val2_2_fu_576_p20_out[19:16]),
        .S({\p_Val2_2_reg_718[19]_i_2_n_0 ,\p_Val2_2_reg_718[19]_i_3_n_0 ,\p_Val2_2_reg_718[19]_i_4_n_0 ,\p_Val2_2_reg_718[19]_i_5_n_0 }));
  FDRE \p_Val2_2_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[1]),
        .Q(p_Val2_2_reg_718[1]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[20]),
        .Q(p_Val2_2_reg_718[20]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[21]),
        .Q(p_Val2_2_reg_718[21]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[22]),
        .Q(p_Val2_2_reg_718[22]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[23]),
        .Q(p_Val2_2_reg_718[23]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_718_reg[23]_i_1 
       (.CI(\p_Val2_2_reg_718_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_2_reg_718_reg[23]_i_1_n_0 ,\p_Val2_2_reg_718_reg[23]_i_1_n_1 ,\p_Val2_2_reg_718_reg[23]_i_1_n_2 ,\p_Val2_2_reg_718_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_high_read_reg_688[23:20]),
        .O(p_Val2_2_fu_576_p20_out[23:20]),
        .S({\p_Val2_2_reg_718[23]_i_2_n_0 ,\p_Val2_2_reg_718[23]_i_3_n_0 ,\p_Val2_2_reg_718[23]_i_4_n_0 ,\p_Val2_2_reg_718[23]_i_5_n_0 }));
  FDRE \p_Val2_2_reg_718_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[24]),
        .Q(p_Val2_2_reg_718[24]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[25]),
        .Q(p_Val2_2_reg_718[25]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[26]),
        .Q(p_Val2_2_reg_718[26]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[27]),
        .Q(p_Val2_2_reg_718[27]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_718_reg[27]_i_1 
       (.CI(\p_Val2_2_reg_718_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_2_reg_718_reg[27]_i_1_n_0 ,\p_Val2_2_reg_718_reg[27]_i_1_n_1 ,\p_Val2_2_reg_718_reg[27]_i_1_n_2 ,\p_Val2_2_reg_718_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_high_read_reg_688[27:24]),
        .O(p_Val2_2_fu_576_p20_out[27:24]),
        .S({\p_Val2_2_reg_718[27]_i_2_n_0 ,\p_Val2_2_reg_718[27]_i_3_n_0 ,\p_Val2_2_reg_718[27]_i_4_n_0 ,\p_Val2_2_reg_718[27]_i_5_n_0 }));
  FDRE \p_Val2_2_reg_718_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[28]),
        .Q(p_Val2_2_reg_718[28]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[29]),
        .Q(p_Val2_2_reg_718[29]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[2]),
        .Q(p_Val2_2_reg_718[2]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[30]),
        .Q(p_Val2_2_reg_718[30]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[31]),
        .Q(p_Val2_2_reg_718[31]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_718_reg[31]_i_1 
       (.CI(\p_Val2_2_reg_718_reg[27]_i_1_n_0 ),
        .CO({\NLW_p_Val2_2_reg_718_reg[31]_i_1_CO_UNCONNECTED [3],\p_Val2_2_reg_718_reg[31]_i_1_n_1 ,\p_Val2_2_reg_718_reg[31]_i_1_n_2 ,\p_Val2_2_reg_718_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,max_high_read_reg_688[30:28]}),
        .O(p_Val2_2_fu_576_p20_out[31:28]),
        .S({\p_Val2_2_reg_718[31]_i_2_n_0 ,\p_Val2_2_reg_718[31]_i_3_n_0 ,\p_Val2_2_reg_718[31]_i_4_n_0 ,\p_Val2_2_reg_718[31]_i_5_n_0 }));
  FDRE \p_Val2_2_reg_718_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[3]),
        .Q(p_Val2_2_reg_718[3]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_718_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_2_reg_718_reg[3]_i_1_n_0 ,\p_Val2_2_reg_718_reg[3]_i_1_n_1 ,\p_Val2_2_reg_718_reg[3]_i_1_n_2 ,\p_Val2_2_reg_718_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(max_high_read_reg_688[3:0]),
        .O(p_Val2_2_fu_576_p20_out[3:0]),
        .S({\p_Val2_2_reg_718[3]_i_2_n_0 ,\p_Val2_2_reg_718[3]_i_3_n_0 ,\p_Val2_2_reg_718[3]_i_4_n_0 ,\p_Val2_2_reg_718[3]_i_5_n_0 }));
  FDRE \p_Val2_2_reg_718_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[4]),
        .Q(p_Val2_2_reg_718[4]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[5]),
        .Q(p_Val2_2_reg_718[5]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[6]),
        .Q(p_Val2_2_reg_718[6]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[7]),
        .Q(p_Val2_2_reg_718[7]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_718_reg[7]_i_1 
       (.CI(\p_Val2_2_reg_718_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_2_reg_718_reg[7]_i_1_n_0 ,\p_Val2_2_reg_718_reg[7]_i_1_n_1 ,\p_Val2_2_reg_718_reg[7]_i_1_n_2 ,\p_Val2_2_reg_718_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_high_read_reg_688[7:4]),
        .O(p_Val2_2_fu_576_p20_out[7:4]),
        .S({\p_Val2_2_reg_718[7]_i_2_n_0 ,\p_Val2_2_reg_718[7]_i_3_n_0 ,\p_Val2_2_reg_718[7]_i_4_n_0 ,\p_Val2_2_reg_718[7]_i_5_n_0 }));
  FDRE \p_Val2_2_reg_718_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[8]),
        .Q(p_Val2_2_reg_718[8]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_718_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_7130),
        .D(p_Val2_2_fu_576_p20_out[9]),
        .Q(p_Val2_2_reg_718[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_should_write_1_3_reg_704[0]_i_1 
       (.I0(or_cond_4_reg_677),
        .I1(or_cond_3_reg_666),
        .I2(or_cond_reg_631),
        .I3(or_cond_2_reg_654),
        .I4(or_cond_1_reg_642),
        .O(p_should_write_1_3_fu_560_p2));
  FDRE \p_should_write_1_3_reg_704_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(p_should_write_1_3_fu_560_p2),
        .Q(p_should_write_1_3_reg_704),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_in_s_axi rc_receiver_in_s_axi_U
       (.E(acc0),
        .Q(min_high),
        .SR(acc),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10_reg(ap_enable_reg_pp0_iter10_reg_n_0),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter13(ap_enable_reg_pp0_iter13),
        .ap_enable_reg_pp0_iter14(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter17(ap_enable_reg_pp0_iter17),
        .ap_enable_reg_pp0_iter18(ap_enable_reg_pp0_iter18),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter23(ap_enable_reg_pp0_iter23),
        .ap_enable_reg_pp0_iter24(ap_enable_reg_pp0_iter24),
        .ap_enable_reg_pp0_iter25(ap_enable_reg_pp0_iter25),
        .ap_enable_reg_pp0_iter26(ap_enable_reg_pp0_iter26),
        .ap_enable_reg_pp0_iter27(ap_enable_reg_pp0_iter27),
        .ap_enable_reg_pp0_iter28(ap_enable_reg_pp0_iter28),
        .ap_enable_reg_pp0_iter29(ap_enable_reg_pp0_iter29),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter30(ap_enable_reg_pp0_iter30),
        .ap_enable_reg_pp0_iter31(ap_enable_reg_pp0_iter31),
        .ap_enable_reg_pp0_iter32(ap_enable_reg_pp0_iter32),
        .ap_enable_reg_pp0_iter33(ap_enable_reg_pp0_iter33),
        .ap_enable_reg_pp0_iter34(ap_enable_reg_pp0_iter34),
        .ap_enable_reg_pp0_iter35(ap_enable_reg_pp0_iter35),
        .ap_enable_reg_pp0_iter36(ap_enable_reg_pp0_iter36),
        .ap_enable_reg_pp0_iter37(ap_enable_reg_pp0_iter37),
        .ap_enable_reg_pp0_iter38(ap_enable_reg_pp0_iter38),
        .ap_enable_reg_pp0_iter39(ap_enable_reg_pp0_iter39),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter40(ap_enable_reg_pp0_iter40),
        .ap_enable_reg_pp0_iter41(ap_enable_reg_pp0_iter41),
        .ap_enable_reg_pp0_iter42(ap_enable_reg_pp0_iter42),
        .ap_enable_reg_pp0_iter43(ap_enable_reg_pp0_iter43),
        .ap_enable_reg_pp0_iter44(ap_enable_reg_pp0_iter44),
        .ap_enable_reg_pp0_iter45(ap_enable_reg_pp0_iter45),
        .ap_enable_reg_pp0_iter46(ap_enable_reg_pp0_iter46),
        .ap_enable_reg_pp0_iter47(ap_enable_reg_pp0_iter47),
        .ap_enable_reg_pp0_iter48(ap_enable_reg_pp0_iter48),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_ready(ap_ready),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .interrupt(interrupt),
        .\last_on_V_reg[3] (\acc[31]_i_3_n_0 ),
        .\max_high_read_reg_688_reg[31] (max_high),
        .out({s_axi_in_BVALID,s_axi_in_WREADY,s_axi_in_AWREADY}),
        .p_0_in7_out(p_0_in7_out),
        .p_0_in8_out(p_0_in8_out),
        .p_0_in9_out(p_0_in9_out),
        .p_1_in6_out(p_1_in6_out),
        .s_axi_in_ARADDR(s_axi_in_ARADDR),
        .s_axi_in_ARREADY(s_axi_in_ARREADY),
        .s_axi_in_ARVALID(s_axi_in_ARVALID),
        .s_axi_in_AWADDR(s_axi_in_AWADDR),
        .s_axi_in_AWVALID(s_axi_in_AWVALID),
        .s_axi_in_BREADY(s_axi_in_BREADY),
        .s_axi_in_RDATA(s_axi_in_RDATA),
        .s_axi_in_RREADY(s_axi_in_RREADY),
        .s_axi_in_RVALID(s_axi_in_RVALID),
        .s_axi_in_WDATA(s_axi_in_WDATA),
        .s_axi_in_WSTRB(s_axi_in_WSTRB),
        .s_axi_in_WVALID(s_axi_in_WVALID),
        .s_ready_t_reg(rc_receiver_mixer_out_V_m_axi_U_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi rc_receiver_mixer_out_V_m_axi_U
       (.AWLEN(\^m_axi_mixer_out_V_AWLEN ),
        .CO(rc_receiver_sdiv_bkb_U1_n_3),
        .E(p_Val2_1_reg_7130),
        .I_WDATA(mixer_out_V_WDATA),
        .SR(write_val_2_4_write_s_reg_708),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter42(ap_enable_reg_pp0_iter42),
        .ap_enable_reg_pp0_iter43(ap_enable_reg_pp0_iter43),
        .ap_enable_reg_pp0_iter48(ap_enable_reg_pp0_iter48),
        .ap_reg_ioackin_mixer_out_V_AWREADY_reg(rc_receiver_mixer_out_V_m_axi_U_n_2),
        .ap_reg_ioackin_mixer_out_V_AWREADY_reg_0(ap_reg_ioackin_mixer_out_V_AWREADY_reg_n_0),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg(rc_receiver_mixer_out_V_m_axi_U_n_0),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg_0(rc_receiver_mixer_out_V_m_axi_U_n_1),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg_1(ap_reg_ioackin_mixer_out_V_WREADY_reg_n_0),
        .ap_reg_pp0_iter41_p_should_write_1_3_reg_704(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .ap_reg_pp0_iter41_p_write_to_1_3_reg_699(ap_reg_pp0_iter41_p_write_to_1_3_reg_699),
        .ap_reg_pp0_iter42_p_should_write_1_3_reg_704(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .\ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] (ap_reg_ioackin_mixer_out_V_WREADY_i_2_n_0),
        .ap_reg_pp0_iter47_p_should_write_1_3_reg_704(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\loop[0].remd_tmp_reg[1][33] (rc_receiver_mixer_out_V_m_axi_U_n_9),
        .m_axi_mixer_out_V_AWADDR(\^m_axi_mixer_out_V_AWADDR ),
        .m_axi_mixer_out_V_AWREADY(m_axi_mixer_out_V_AWREADY),
        .m_axi_mixer_out_V_AWVALID(m_axi_mixer_out_V_AWVALID),
        .m_axi_mixer_out_V_BREADY(m_axi_mixer_out_V_BREADY),
        .m_axi_mixer_out_V_BVALID(m_axi_mixer_out_V_BVALID),
        .m_axi_mixer_out_V_RREADY(m_axi_mixer_out_V_RREADY),
        .m_axi_mixer_out_V_RVALID(m_axi_mixer_out_V_RVALID),
        .m_axi_mixer_out_V_WDATA(m_axi_mixer_out_V_WDATA),
        .m_axi_mixer_out_V_WLAST(m_axi_mixer_out_V_WLAST),
        .m_axi_mixer_out_V_WREADY(m_axi_mixer_out_V_WREADY),
        .m_axi_mixer_out_V_WSTRB(m_axi_mixer_out_V_WSTRB),
        .m_axi_mixer_out_V_WVALID(m_axi_mixer_out_V_WVALID),
        .or_cond_1_reg_642(or_cond_1_reg_642),
        .or_cond_2_reg_654(or_cond_2_reg_654),
        .or_cond_3_reg_666(or_cond_3_reg_666),
        .or_cond_4_reg_677(or_cond_4_reg_677),
        .or_cond_reg_631(or_cond_reg_631),
        .p_should_write_1_3_reg_704(p_should_write_1_3_reg_704));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_sdiv_bkb rc_receiver_sdiv_bkb_U1
       (.CO(rc_receiver_sdiv_bkb_U1_n_3),
        .I_WDATA(mixer_out_V_WDATA),
        .Q(p_Val2_1_reg_713),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter41_p_should_write_1_3_reg_704(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .\p_Val2_2_reg_718_reg[31] (p_Val2_2_reg_718),
        .s_ready_t_reg(rc_receiver_mixer_out_V_m_axi_U_n_1),
        .s_ready_t_reg_0(rc_receiver_mixer_out_V_m_axi_U_n_9),
        .\tmp_s_reg_733_reg[0] (rc_receiver_sdiv_bkb_U1_n_2),
        .\tmp_s_reg_733_reg[1] (rc_receiver_sdiv_bkb_U1_n_1),
        .\tmp_s_reg_733_reg[2] (rc_receiver_sdiv_bkb_U1_n_0));
  FDRE \tmp_s_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rc_receiver_sdiv_bkb_U1_n_2),
        .Q(mixer_out_V_WDATA[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rc_receiver_sdiv_bkb_U1_n_1),
        .Q(mixer_out_V_WDATA[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rc_receiver_sdiv_bkb_U1_n_0),
        .Q(mixer_out_V_WDATA[15]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \write_val_2_4_write_s_reg_708[0]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[0]_i_2_n_0 ),
        .I1(acc_new_5_reg_661[0]),
        .I2(or_cond_3_reg_666),
        .I3(or_cond_4_reg_677),
        .I4(acc_new_7_reg_672[0]),
        .O(\write_val_2_4_write_s_reg_708[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFACA0AC)) 
    \write_val_2_4_write_s_reg_708[0]_i_2 
       (.I0(acc_new_3_reg_649[0]),
        .I1(acc_loc_reg_626[0]),
        .I2(or_cond_2_reg_654),
        .I3(or_cond_1_reg_642),
        .I4(acc_new_1_reg_637[0]),
        .I5(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .O(\write_val_2_4_write_s_reg_708[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[10]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[10]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[10]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[10]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[10]_i_2 
       (.I0(acc_loc_reg_626[10]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[10]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[10]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[11]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[11]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[11]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[11]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[11]_i_2 
       (.I0(acc_loc_reg_626[11]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[11]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[11]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[12]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[12]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[12]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[12]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[12]_i_2 
       (.I0(acc_loc_reg_626[12]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[12]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[12]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[13]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[13]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[13]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[13]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[13]_i_2 
       (.I0(acc_loc_reg_626[13]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[13]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[13]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[14]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[14]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[14]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[14]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[14]_i_2 
       (.I0(acc_loc_reg_626[14]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[14]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[14]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[15]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[15]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[15]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[15]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[15]_i_2 
       (.I0(acc_loc_reg_626[15]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[15]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[15]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[16]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[16]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[16]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[16]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[16]_i_2 
       (.I0(acc_loc_reg_626[16]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[16]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[16]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[17]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[17]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[17]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[17]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[17]_i_2 
       (.I0(acc_loc_reg_626[17]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[17]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[17]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[18]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[18]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[18]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[18]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[18]_i_2 
       (.I0(acc_loc_reg_626[18]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[18]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[18]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[19]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[19]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[19]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[19]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[19]_i_2 
       (.I0(acc_loc_reg_626[19]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[19]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[19]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[1]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[1]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[1]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[1]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[1]_i_2 
       (.I0(acc_loc_reg_626[1]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[1]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[1]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[20]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[20]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[20]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[20]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[20]_i_2 
       (.I0(acc_loc_reg_626[20]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[20]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[20]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[21]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[21]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[21]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[21]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[21]_i_2 
       (.I0(acc_loc_reg_626[21]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[21]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[21]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[22]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[22]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[22]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[22]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[22]_i_2 
       (.I0(acc_loc_reg_626[22]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[22]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[22]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[23]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[23]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[23]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[23]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[23]_i_2 
       (.I0(acc_loc_reg_626[23]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[23]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[23]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[24]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[24]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[24]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[24]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[24]_i_2 
       (.I0(acc_loc_reg_626[24]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[24]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[24]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[25]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[25]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[25]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[25]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[25]_i_2 
       (.I0(acc_loc_reg_626[25]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[25]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[25]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[26]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[26]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[26]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[26]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[26]_i_2 
       (.I0(acc_loc_reg_626[26]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[26]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[26]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[27]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[27]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[27]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[27]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[27]_i_2 
       (.I0(acc_loc_reg_626[27]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[27]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[27]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[28]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[28]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[28]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[28]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[28]_i_2 
       (.I0(acc_loc_reg_626[28]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[28]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[28]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[29]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[29]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[29]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[29]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[29]_i_2 
       (.I0(acc_loc_reg_626[29]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[29]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[29]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[2]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[2]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[2]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[2]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[2]_i_2 
       (.I0(acc_loc_reg_626[2]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[2]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[2]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[30]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[30]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[30]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[30]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[30]_i_2 
       (.I0(acc_loc_reg_626[30]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[30]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[30]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[31]_i_2 
       (.I0(\write_val_2_4_write_s_reg_708[31]_i_3_n_0 ),
        .I1(acc_new_7_reg_672[31]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[31]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[31]_i_3 
       (.I0(acc_loc_reg_626[31]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[31]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[31]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \write_val_2_4_write_s_reg_708[31]_i_4 
       (.I0(or_cond_3_reg_666),
        .I1(or_cond_4_reg_677),
        .O(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[3]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[3]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[3]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[3]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[3]_i_2 
       (.I0(acc_loc_reg_626[3]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[3]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[3]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[4]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[4]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[4]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[4]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[4]_i_2 
       (.I0(acc_loc_reg_626[4]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[4]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[4]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[5]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[5]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[5]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[5]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[5]_i_2 
       (.I0(acc_loc_reg_626[5]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[5]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[5]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[6]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[6]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[6]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[6]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[6]_i_2 
       (.I0(acc_loc_reg_626[6]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[6]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[6]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[7]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[7]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[7]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[7]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[7]_i_2 
       (.I0(acc_loc_reg_626[7]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[7]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[7]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[8]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[8]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[8]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[8]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[8]_i_2 
       (.I0(acc_loc_reg_626[8]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[8]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[8]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    \write_val_2_4_write_s_reg_708[9]_i_1 
       (.I0(\write_val_2_4_write_s_reg_708[9]_i_2_n_0 ),
        .I1(acc_new_7_reg_672[9]),
        .I2(or_cond_4_reg_677),
        .I3(acc_new_5_reg_661[9]),
        .I4(or_cond_3_reg_666),
        .O(\write_val_2_4_write_s_reg_708[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \write_val_2_4_write_s_reg_708[9]_i_2 
       (.I0(acc_loc_reg_626[9]),
        .I1(\write_val_2_4_write_s_reg_708[31]_i_4_n_0 ),
        .I2(acc_new_3_reg_649[9]),
        .I3(or_cond_2_reg_654),
        .I4(acc_new_1_reg_637[9]),
        .I5(or_cond_1_reg_642),
        .O(\write_val_2_4_write_s_reg_708[9]_i_2_n_0 ));
  FDRE \write_val_2_4_write_s_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[0]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[0] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[10]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[10] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[11]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[11] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[12]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[12] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[13]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[13] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[14]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[14] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[15]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[15] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[16]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[16] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[17]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[17] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[18]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[18] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[19]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[19] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[1]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[1] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[20]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[20] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[21]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[21] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[22]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[22] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[23]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[23] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[24]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[24] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[25]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[25] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[26]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[26] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[27]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[27] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[28]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[28] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[29]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[29] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[2]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[2] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[30]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[30] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[31]_i_2_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[31] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[3]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[3] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[4]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[4] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[5]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[5] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[6]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[6] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[7]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[7] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[8]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[8] ),
        .R(write_val_2_4_write_s_reg_708));
  FDRE \write_val_2_4_write_s_reg_708_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\write_val_2_4_write_s_reg_708[9]_i_1_n_0 ),
        .Q(\write_val_2_4_write_s_reg_708_reg_n_0_[9] ),
        .R(write_val_2_4_write_s_reg_708));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_in_s_axi
   (ap_ready,
    s_axi_in_RVALID,
    s_axi_in_ARREADY,
    out,
    Q,
    \max_high_read_reg_688_reg[31] ,
    SR,
    E,
    ap_start,
    interrupt,
    s_axi_in_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_in_ARVALID,
    s_axi_in_RREADY,
    s_axi_in_WDATA,
    s_axi_in_WSTRB,
    s_axi_in_WVALID,
    s_axi_in_ARADDR,
    p_1_in6_out,
    p_0_in7_out,
    p_0_in8_out,
    p_0_in9_out,
    \last_on_V_reg[3] ,
    s_ready_t_reg,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter18,
    ap_enable_reg_pp0_iter44,
    ap_enable_reg_pp0_iter32,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter34,
    ap_enable_reg_pp0_iter47,
    ap_enable_reg_pp0_iter46,
    ap_enable_reg_pp0_iter7,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter15,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter30,
    ap_enable_reg_pp0_iter14,
    ap_enable_reg_pp0_iter19,
    ap_enable_reg_pp0_iter40,
    ap_enable_reg_pp0_iter20,
    ap_enable_reg_pp0_iter35,
    ap_enable_reg_pp0_iter22,
    ap_enable_reg_pp0_iter31,
    ap_enable_reg_pp0_iter12,
    ap_enable_reg_pp0_iter28,
    ap_enable_reg_pp0_iter23,
    ap_enable_reg_pp0_iter17,
    ap_enable_reg_pp0_iter43,
    ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp0_iter45,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter26,
    ap_enable_reg_pp0_iter24,
    ap_enable_reg_pp0_iter48,
    ap_enable_reg_pp0_iter38,
    ap_enable_reg_pp0_iter25,
    ap_enable_reg_pp0_iter16,
    ap_enable_reg_pp0_iter13,
    ap_enable_reg_pp0_iter33,
    ap_enable_reg_pp0_iter29,
    ap_enable_reg_pp0_iter11,
    ap_enable_reg_pp0_iter21,
    ap_enable_reg_pp0_iter41,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter39,
    ap_enable_reg_pp0_iter42,
    ap_enable_reg_pp0_iter10_reg,
    ap_enable_reg_pp0_iter37,
    ap_enable_reg_pp0_iter27,
    ap_enable_reg_pp0_iter36,
    s_axi_in_BREADY,
    s_axi_in_AWVALID,
    s_axi_in_AWADDR);
  output ap_ready;
  output s_axi_in_RVALID;
  output s_axi_in_ARREADY;
  output [2:0]out;
  output [31:0]Q;
  output [31:0]\max_high_read_reg_688_reg[31] ;
  output [0:0]SR;
  output [0:0]E;
  output ap_start;
  output interrupt;
  output [31:0]s_axi_in_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_in_ARVALID;
  input s_axi_in_RREADY;
  input [31:0]s_axi_in_WDATA;
  input [3:0]s_axi_in_WSTRB;
  input s_axi_in_WVALID;
  input [4:0]s_axi_in_ARADDR;
  input p_1_in6_out;
  input p_0_in7_out;
  input p_0_in8_out;
  input p_0_in9_out;
  input \last_on_V_reg[3] ;
  input s_ready_t_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter18;
  input ap_enable_reg_pp0_iter44;
  input ap_enable_reg_pp0_iter32;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter34;
  input ap_enable_reg_pp0_iter47;
  input ap_enable_reg_pp0_iter46;
  input ap_enable_reg_pp0_iter7;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter15;
  input ap_enable_reg_pp0_iter6;
  input ap_enable_reg_pp0_iter30;
  input ap_enable_reg_pp0_iter14;
  input ap_enable_reg_pp0_iter19;
  input ap_enable_reg_pp0_iter40;
  input ap_enable_reg_pp0_iter20;
  input ap_enable_reg_pp0_iter35;
  input ap_enable_reg_pp0_iter22;
  input ap_enable_reg_pp0_iter31;
  input ap_enable_reg_pp0_iter12;
  input ap_enable_reg_pp0_iter28;
  input ap_enable_reg_pp0_iter23;
  input ap_enable_reg_pp0_iter17;
  input ap_enable_reg_pp0_iter43;
  input ap_enable_reg_pp0_iter9;
  input ap_enable_reg_pp0_iter45;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter26;
  input ap_enable_reg_pp0_iter24;
  input ap_enable_reg_pp0_iter48;
  input ap_enable_reg_pp0_iter38;
  input ap_enable_reg_pp0_iter25;
  input ap_enable_reg_pp0_iter16;
  input ap_enable_reg_pp0_iter13;
  input ap_enable_reg_pp0_iter33;
  input ap_enable_reg_pp0_iter29;
  input ap_enable_reg_pp0_iter11;
  input ap_enable_reg_pp0_iter21;
  input ap_enable_reg_pp0_iter41;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter39;
  input ap_enable_reg_pp0_iter42;
  input ap_enable_reg_pp0_iter10_reg;
  input ap_enable_reg_pp0_iter37;
  input ap_enable_reg_pp0_iter27;
  input ap_enable_reg_pp0_iter36;
  input s_axi_in_BREADY;
  input s_axi_in_AWVALID;
  input [4:0]s_axi_in_AWADDR;

  wire \/FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \/FSM_onehot_wstate[2]_i_1_n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter24;
  wire ap_enable_reg_pp0_iter25;
  wire ap_enable_reg_pp0_iter26;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter28;
  wire ap_enable_reg_pp0_iter29;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter30;
  wire ap_enable_reg_pp0_iter31;
  wire ap_enable_reg_pp0_iter32;
  wire ap_enable_reg_pp0_iter33;
  wire ap_enable_reg_pp0_iter34;
  wire ap_enable_reg_pp0_iter35;
  wire ap_enable_reg_pp0_iter36;
  wire ap_enable_reg_pp0_iter37;
  wire ap_enable_reg_pp0_iter38;
  wire ap_enable_reg_pp0_iter39;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter40;
  wire ap_enable_reg_pp0_iter41;
  wire ap_enable_reg_pp0_iter42;
  wire ap_enable_reg_pp0_iter43;
  wire ap_enable_reg_pp0_iter44;
  wire ap_enable_reg_pp0_iter45;
  wire ap_enable_reg_pp0_iter46;
  wire ap_enable_reg_pp0_iter47;
  wire ap_enable_reg_pp0_iter48;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_idle;
  wire int_ap_idle_i_10_n_0;
  wire int_ap_idle_i_11_n_0;
  wire int_ap_idle_i_12_n_0;
  wire int_ap_idle_i_13_n_0;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_idle_i_3_n_0;
  wire int_ap_idle_i_4_n_0;
  wire int_ap_idle_i_5_n_0;
  wire int_ap_idle_i_6_n_0;
  wire int_ap_idle_i_7_n_0;
  wire int_ap_idle_i_8_n_0;
  wire int_ap_idle_i_9_n_0;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_max_high0;
  wire \int_max_high[31]_i_1_n_0 ;
  wire [31:0]int_min_high0;
  wire \int_min_high[31]_i_1_n_0 ;
  wire \int_min_high[31]_i_3_n_0 ;
  wire interrupt;
  wire \last_on_V_reg[3] ;
  wire [31:0]\max_high_read_reg_688_reg[31] ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire p_0_in;
  wire p_0_in7_out;
  wire p_0_in8_out;
  wire p_0_in9_out;
  wire p_1_in;
  wire p_1_in6_out;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [4:0]s_axi_in_ARADDR;
  wire s_axi_in_ARREADY;
  wire s_axi_in_ARVALID;
  wire [4:0]s_axi_in_AWADDR;
  wire s_axi_in_AWVALID;
  wire s_axi_in_BREADY;
  wire [31:0]s_axi_in_RDATA;
  wire s_axi_in_RREADY;
  wire s_axi_in_RVALID;
  wire [31:0]s_axi_in_WDATA;
  wire [3:0]s_axi_in_WSTRB;
  wire s_axi_in_WVALID;
  wire s_ready_t_reg;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;

  LUT5 #(
    .INIT(32'h000BFF0B)) 
    \/FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_in_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_in_AWVALID),
        .O(\/FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \/FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_in_AWVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_in_WVALID),
        .O(\/FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_in_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(s_axi_in_WVALID),
        .I4(out[0]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(out[2]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \acc[31]_i_1 
       (.I0(ap_ready),
        .I1(p_1_in6_out),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \acc[31]_i_2 
       (.I0(ap_ready),
        .I1(p_0_in7_out),
        .I2(p_0_in8_out),
        .I3(p_0_in9_out),
        .I4(p_1_in6_out),
        .I5(\last_on_V_reg[3] ),
        .O(E));
  LUT5 #(
    .INIT(32'hF4FF4444)) 
    int_ap_done_i_1
       (.I0(s_ready_t_reg),
        .I1(ap_enable_reg_pp0_iter48),
        .I2(\rdata[7]_i_2_n_0 ),
        .I3(ar_hs),
        .I4(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(int_ap_idle_i_3_n_0),
        .I2(int_ap_idle_i_4_n_0),
        .I3(int_ap_idle_i_5_n_0),
        .I4(int_ap_idle_i_6_n_0),
        .I5(int_ap_idle_i_7_n_0),
        .O(ap_idle));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_10
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_enable_reg_pp0_iter30),
        .I3(ap_enable_reg_pp0_iter14),
        .O(int_ap_idle_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_11
       (.I0(ap_enable_reg_pp0_iter32),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter34),
        .I3(ap_enable_reg_pp0_iter47),
        .O(int_ap_idle_i_11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_12
       (.I0(ap_enable_reg_pp0_iter35),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_enable_reg_pp0_iter31),
        .I3(ap_enable_reg_pp0_iter12),
        .O(int_ap_idle_i_12_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_13
       (.I0(ap_enable_reg_pp0_iter28),
        .I1(ap_enable_reg_pp0_iter23),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(ap_enable_reg_pp0_iter43),
        .O(int_ap_idle_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_2
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(ap_enable_reg_pp0_iter33),
        .I3(ap_enable_reg_pp0_iter29),
        .I4(int_ap_idle_i_8_n_0),
        .O(int_ap_idle_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_3
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(ap_enable_reg_pp0_iter45),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter26),
        .I4(int_ap_idle_i_9_n_0),
        .O(int_ap_idle_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_4
       (.I0(ap_enable_reg_pp0_iter39),
        .I1(ap_enable_reg_pp0_iter42),
        .I2(ap_enable_reg_pp0_iter10_reg),
        .I3(ap_enable_reg_pp0_iter37),
        .I4(ap_enable_reg_pp0_iter27),
        .I5(ap_enable_reg_pp0_iter36),
        .O(int_ap_idle_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_5
       (.I0(ap_start),
        .I1(ap_enable_reg_pp0_iter46),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(int_ap_idle_i_10_n_0),
        .O(int_ap_idle_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_6
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(ap_enable_reg_pp0_iter44),
        .I4(int_ap_idle_i_11_n_0),
        .O(int_ap_idle_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_7
       (.I0(ap_enable_reg_pp0_iter19),
        .I1(ap_enable_reg_pp0_iter40),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(int_ap_idle_i_12_n_0),
        .I4(int_ap_idle_i_13_n_0),
        .O(int_ap_idle_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_8
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_enable_reg_pp0_iter21),
        .I2(ap_enable_reg_pp0_iter41),
        .I3(ap_enable_reg_pp0_iter8),
        .O(int_ap_idle_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_9
       (.I0(ap_enable_reg_pp0_iter24),
        .I1(ap_enable_reg_pp0_iter48),
        .I2(ap_enable_reg_pp0_iter38),
        .I3(ap_enable_reg_pp0_iter25),
        .O(int_ap_idle_i_9_n_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_1
       (.I0(ap_start),
        .I1(s_ready_t_reg),
        .O(ap_ready));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ready),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart),
        .I1(ap_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_in_WDATA[0]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_in_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_in_WSTRB[0]),
        .I4(int_auto_restart),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_in_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_in_WSTRB[0]),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_in_WVALID),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(out[1]),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_in_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_in_WSTRB[0]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_in_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_in_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_in_WVALID),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(out[1]),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h77F7777788F88888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_in_WDATA[0]),
        .I1(int_isr6_out),
        .I2(ap_enable_reg_pp0_iter48),
        .I3(s_ready_t_reg),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_0),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_in_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_in_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_ready),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[0]_i_1 
       (.I0(s_axi_in_WDATA[0]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(\max_high_read_reg_688_reg[31] [0]),
        .O(int_max_high0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[10]_i_1 
       (.I0(s_axi_in_WDATA[10]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(\max_high_read_reg_688_reg[31] [10]),
        .O(int_max_high0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[11]_i_1 
       (.I0(s_axi_in_WDATA[11]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(\max_high_read_reg_688_reg[31] [11]),
        .O(int_max_high0[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[12]_i_1 
       (.I0(s_axi_in_WDATA[12]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(\max_high_read_reg_688_reg[31] [12]),
        .O(int_max_high0[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[13]_i_1 
       (.I0(s_axi_in_WDATA[13]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(\max_high_read_reg_688_reg[31] [13]),
        .O(int_max_high0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[14]_i_1 
       (.I0(s_axi_in_WDATA[14]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(\max_high_read_reg_688_reg[31] [14]),
        .O(int_max_high0[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[15]_i_1 
       (.I0(s_axi_in_WDATA[15]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(\max_high_read_reg_688_reg[31] [15]),
        .O(int_max_high0[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[16]_i_1 
       (.I0(s_axi_in_WDATA[16]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(\max_high_read_reg_688_reg[31] [16]),
        .O(int_max_high0[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[17]_i_1 
       (.I0(s_axi_in_WDATA[17]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(\max_high_read_reg_688_reg[31] [17]),
        .O(int_max_high0[17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[18]_i_1 
       (.I0(s_axi_in_WDATA[18]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(\max_high_read_reg_688_reg[31] [18]),
        .O(int_max_high0[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[19]_i_1 
       (.I0(s_axi_in_WDATA[19]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(\max_high_read_reg_688_reg[31] [19]),
        .O(int_max_high0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[1]_i_1 
       (.I0(s_axi_in_WDATA[1]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(\max_high_read_reg_688_reg[31] [1]),
        .O(int_max_high0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[20]_i_1 
       (.I0(s_axi_in_WDATA[20]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(\max_high_read_reg_688_reg[31] [20]),
        .O(int_max_high0[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[21]_i_1 
       (.I0(s_axi_in_WDATA[21]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(\max_high_read_reg_688_reg[31] [21]),
        .O(int_max_high0[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[22]_i_1 
       (.I0(s_axi_in_WDATA[22]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(\max_high_read_reg_688_reg[31] [22]),
        .O(int_max_high0[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[23]_i_1 
       (.I0(s_axi_in_WDATA[23]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(\max_high_read_reg_688_reg[31] [23]),
        .O(int_max_high0[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[24]_i_1 
       (.I0(s_axi_in_WDATA[24]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(\max_high_read_reg_688_reg[31] [24]),
        .O(int_max_high0[24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[25]_i_1 
       (.I0(s_axi_in_WDATA[25]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(\max_high_read_reg_688_reg[31] [25]),
        .O(int_max_high0[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[26]_i_1 
       (.I0(s_axi_in_WDATA[26]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(\max_high_read_reg_688_reg[31] [26]),
        .O(int_max_high0[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[27]_i_1 
       (.I0(s_axi_in_WDATA[27]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(\max_high_read_reg_688_reg[31] [27]),
        .O(int_max_high0[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[28]_i_1 
       (.I0(s_axi_in_WDATA[28]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(\max_high_read_reg_688_reg[31] [28]),
        .O(int_max_high0[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[29]_i_1 
       (.I0(s_axi_in_WDATA[29]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(\max_high_read_reg_688_reg[31] [29]),
        .O(int_max_high0[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[2]_i_1 
       (.I0(s_axi_in_WDATA[2]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(\max_high_read_reg_688_reg[31] [2]),
        .O(int_max_high0[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[30]_i_1 
       (.I0(s_axi_in_WDATA[30]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(\max_high_read_reg_688_reg[31] [30]),
        .O(int_max_high0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_max_high[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_min_high[31]_i_3_n_0 ),
        .O(\int_max_high[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[31]_i_2 
       (.I0(s_axi_in_WDATA[31]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(\max_high_read_reg_688_reg[31] [31]),
        .O(int_max_high0[31]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[3]_i_1 
       (.I0(s_axi_in_WDATA[3]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(\max_high_read_reg_688_reg[31] [3]),
        .O(int_max_high0[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[4]_i_1 
       (.I0(s_axi_in_WDATA[4]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(\max_high_read_reg_688_reg[31] [4]),
        .O(int_max_high0[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[5]_i_1 
       (.I0(s_axi_in_WDATA[5]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(\max_high_read_reg_688_reg[31] [5]),
        .O(int_max_high0[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[6]_i_1 
       (.I0(s_axi_in_WDATA[6]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(\max_high_read_reg_688_reg[31] [6]),
        .O(int_max_high0[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[7]_i_1 
       (.I0(s_axi_in_WDATA[7]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(\max_high_read_reg_688_reg[31] [7]),
        .O(int_max_high0[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[8]_i_1 
       (.I0(s_axi_in_WDATA[8]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(\max_high_read_reg_688_reg[31] [8]),
        .O(int_max_high0[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_high[9]_i_1 
       (.I0(s_axi_in_WDATA[9]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(\max_high_read_reg_688_reg[31] [9]),
        .O(int_max_high0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[0] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[0]),
        .Q(\max_high_read_reg_688_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[10] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[10]),
        .Q(\max_high_read_reg_688_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[11] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[11]),
        .Q(\max_high_read_reg_688_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[12] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[12]),
        .Q(\max_high_read_reg_688_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[13] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[13]),
        .Q(\max_high_read_reg_688_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[14] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[14]),
        .Q(\max_high_read_reg_688_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[15] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[15]),
        .Q(\max_high_read_reg_688_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[16] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[16]),
        .Q(\max_high_read_reg_688_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[17] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[17]),
        .Q(\max_high_read_reg_688_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[18] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[18]),
        .Q(\max_high_read_reg_688_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[19] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[19]),
        .Q(\max_high_read_reg_688_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[1] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[1]),
        .Q(\max_high_read_reg_688_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[20] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[20]),
        .Q(\max_high_read_reg_688_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[21] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[21]),
        .Q(\max_high_read_reg_688_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[22] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[22]),
        .Q(\max_high_read_reg_688_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[23] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[23]),
        .Q(\max_high_read_reg_688_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[24] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[24]),
        .Q(\max_high_read_reg_688_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[25] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[25]),
        .Q(\max_high_read_reg_688_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[26] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[26]),
        .Q(\max_high_read_reg_688_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[27] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[27]),
        .Q(\max_high_read_reg_688_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[28] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[28]),
        .Q(\max_high_read_reg_688_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[29] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[29]),
        .Q(\max_high_read_reg_688_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[2] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[2]),
        .Q(\max_high_read_reg_688_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[30] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[30]),
        .Q(\max_high_read_reg_688_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[31] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[31]),
        .Q(\max_high_read_reg_688_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[3] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[3]),
        .Q(\max_high_read_reg_688_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[4] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[4]),
        .Q(\max_high_read_reg_688_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[5] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[5]),
        .Q(\max_high_read_reg_688_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[6] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[6]),
        .Q(\max_high_read_reg_688_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[7] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[7]),
        .Q(\max_high_read_reg_688_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[8] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[8]),
        .Q(\max_high_read_reg_688_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_high_reg[9] 
       (.C(ap_clk),
        .CE(\int_max_high[31]_i_1_n_0 ),
        .D(int_max_high0[9]),
        .Q(\max_high_read_reg_688_reg[31] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[0]_i_1 
       (.I0(s_axi_in_WDATA[0]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(Q[0]),
        .O(int_min_high0[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[10]_i_1 
       (.I0(s_axi_in_WDATA[10]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(Q[10]),
        .O(int_min_high0[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[11]_i_1 
       (.I0(s_axi_in_WDATA[11]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(Q[11]),
        .O(int_min_high0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[12]_i_1 
       (.I0(s_axi_in_WDATA[12]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(Q[12]),
        .O(int_min_high0[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[13]_i_1 
       (.I0(s_axi_in_WDATA[13]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(Q[13]),
        .O(int_min_high0[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[14]_i_1 
       (.I0(s_axi_in_WDATA[14]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(Q[14]),
        .O(int_min_high0[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[15]_i_1 
       (.I0(s_axi_in_WDATA[15]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(Q[15]),
        .O(int_min_high0[15]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[16]_i_1 
       (.I0(s_axi_in_WDATA[16]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(Q[16]),
        .O(int_min_high0[16]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[17]_i_1 
       (.I0(s_axi_in_WDATA[17]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(Q[17]),
        .O(int_min_high0[17]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[18]_i_1 
       (.I0(s_axi_in_WDATA[18]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(Q[18]),
        .O(int_min_high0[18]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[19]_i_1 
       (.I0(s_axi_in_WDATA[19]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(Q[19]),
        .O(int_min_high0[19]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[1]_i_1 
       (.I0(s_axi_in_WDATA[1]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(Q[1]),
        .O(int_min_high0[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[20]_i_1 
       (.I0(s_axi_in_WDATA[20]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(Q[20]),
        .O(int_min_high0[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[21]_i_1 
       (.I0(s_axi_in_WDATA[21]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(Q[21]),
        .O(int_min_high0[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[22]_i_1 
       (.I0(s_axi_in_WDATA[22]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(Q[22]),
        .O(int_min_high0[22]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[23]_i_1 
       (.I0(s_axi_in_WDATA[23]),
        .I1(s_axi_in_WSTRB[2]),
        .I2(Q[23]),
        .O(int_min_high0[23]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[24]_i_1 
       (.I0(s_axi_in_WDATA[24]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(Q[24]),
        .O(int_min_high0[24]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[25]_i_1 
       (.I0(s_axi_in_WDATA[25]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(Q[25]),
        .O(int_min_high0[25]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[26]_i_1 
       (.I0(s_axi_in_WDATA[26]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(Q[26]),
        .O(int_min_high0[26]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[27]_i_1 
       (.I0(s_axi_in_WDATA[27]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(Q[27]),
        .O(int_min_high0[27]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[28]_i_1 
       (.I0(s_axi_in_WDATA[28]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(Q[28]),
        .O(int_min_high0[28]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[29]_i_1 
       (.I0(s_axi_in_WDATA[29]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(Q[29]),
        .O(int_min_high0[29]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[2]_i_1 
       (.I0(s_axi_in_WDATA[2]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(Q[2]),
        .O(int_min_high0[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[30]_i_1 
       (.I0(s_axi_in_WDATA[30]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(Q[30]),
        .O(int_min_high0[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_min_high[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_min_high[31]_i_3_n_0 ),
        .O(\int_min_high[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[31]_i_2 
       (.I0(s_axi_in_WDATA[31]),
        .I1(s_axi_in_WSTRB[3]),
        .I2(Q[31]),
        .O(int_min_high0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \int_min_high[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(out[1]),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(s_axi_in_WVALID),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_min_high[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[3]_i_1 
       (.I0(s_axi_in_WDATA[3]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(Q[3]),
        .O(int_min_high0[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[4]_i_1 
       (.I0(s_axi_in_WDATA[4]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(Q[4]),
        .O(int_min_high0[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[5]_i_1 
       (.I0(s_axi_in_WDATA[5]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(Q[5]),
        .O(int_min_high0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[6]_i_1 
       (.I0(s_axi_in_WDATA[6]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(Q[6]),
        .O(int_min_high0[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[7]_i_1 
       (.I0(s_axi_in_WDATA[7]),
        .I1(s_axi_in_WSTRB[0]),
        .I2(Q[7]),
        .O(int_min_high0[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[8]_i_1 
       (.I0(s_axi_in_WDATA[8]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(Q[8]),
        .O(int_min_high0[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_high[9]_i_1 
       (.I0(s_axi_in_WDATA[9]),
        .I1(s_axi_in_WSTRB[1]),
        .I2(Q[9]),
        .O(int_min_high0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[0] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[10] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[11] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[12] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[13] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[14] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[15] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[16] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[17] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[18] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[19] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[1] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[20] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[21] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[22] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[23] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[24] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[25] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[26] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[27] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[28] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[29] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[2] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[30] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[31] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[3] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[4] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[5] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[6] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[7] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[8] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_high_reg[9] 
       (.C(ap_clk),
        .CE(\int_min_high[31]_i_1_n_0 ),
        .D(int_min_high0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \rdata[0]_i_1 
       (.I0(s_axi_in_ARADDR[4]),
        .I1(s_axi_in_ARADDR[0]),
        .I2(s_axi_in_ARADDR[1]),
        .I3(\rdata[0]_i_2_n_0 ),
        .I4(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_in_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_in_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7F500F5)) 
    \rdata[0]_i_3 
       (.I0(s_axi_in_ARADDR[4]),
        .I1(s_axi_in_ARADDR[2]),
        .I2(Q[0]),
        .I3(s_axi_in_ARADDR[3]),
        .I4(\max_high_read_reg_688_reg[31] [0]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [10]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[10]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [11]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[11]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [12]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[12]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [13]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[13]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [14]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[14]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [15]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[15]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [16]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[16]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [17]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[17]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [18]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[18]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [19]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[19]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(\max_high_read_reg_688_reg[31] [1]),
        .I3(s_axi_in_ARADDR[3]),
        .I4(Q[1]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_2 
       (.I0(int_ap_done),
        .I1(s_axi_in_ARADDR[3]),
        .I2(p_0_in),
        .I3(s_axi_in_ARADDR[2]),
        .I4(p_1_in),
        .I5(\rdata[1]_i_3_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_in_ARADDR[4]),
        .I1(s_axi_in_ARADDR[0]),
        .I2(s_axi_in_ARADDR[1]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [20]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[20]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [21]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[21]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [22]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[22]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [23]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[23]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [24]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[24]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [25]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[25]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [26]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[26]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [27]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[27]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [28]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[28]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [29]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[29]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h4F4F4F44444F4444)) 
    \rdata[2]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(int_ap_idle),
        .I2(\rdata[31]_i_3_n_0 ),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(\max_high_read_reg_688_reg[31] [2]),
        .I5(Q[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [30]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[30]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[30]));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_1 
       (.I0(s_axi_in_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(\max_high_read_reg_688_reg[31] [31]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[31]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[31]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rdata[31]_i_3 
       (.I0(s_axi_in_ARADDR[0]),
        .I1(s_axi_in_ARADDR[1]),
        .I2(s_axi_in_ARADDR[4]),
        .I3(s_axi_in_ARADDR[2]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F44444F4444)) 
    \rdata[3]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(int_ap_ready),
        .I2(\rdata[31]_i_3_n_0 ),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(\max_high_read_reg_688_reg[31] [3]),
        .I5(Q[3]),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [4]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[4]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [5]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[5]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [6]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[6]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'h4F4F4F44444F4444)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(int_auto_restart),
        .I2(\rdata[31]_i_3_n_0 ),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(\max_high_read_reg_688_reg[31] [7]),
        .I5(Q[7]),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[7]_i_2 
       (.I0(s_axi_in_ARADDR[3]),
        .I1(s_axi_in_ARADDR[2]),
        .I2(s_axi_in_ARADDR[1]),
        .I3(s_axi_in_ARADDR[0]),
        .I4(s_axi_in_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \rdata[7]_i_3 
       (.I0(s_axi_in_ARADDR[4]),
        .I1(s_axi_in_ARADDR[2]),
        .I2(s_axi_in_ARADDR[3]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [8]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[8]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(\max_high_read_reg_688_reg[31] [9]),
        .I1(s_axi_in_ARADDR[3]),
        .I2(s_axi_in_ARADDR[2]),
        .I3(s_axi_in_ARADDR[4]),
        .I4(Q[9]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_in_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_in_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_in_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_in_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_in_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_in_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_in_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_in_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_in_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_in_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_in_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_in_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_in_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_in_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_in_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_in_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_in_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_in_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_in_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_in_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_in_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_in_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_in_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_in_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_in_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_in_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_in_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_in_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_in_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_in_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_in_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_in_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h003A)) 
    \rstate[0]_i_1 
       (.I0(s_axi_in_ARVALID),
        .I1(s_axi_in_RREADY),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_in_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_in_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_in_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .O(s_axi_in_RVALID));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1__0 
       (.I0(out[0]),
        .I1(s_axi_in_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_in_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_in_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_in_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_in_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_in_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi
   (ap_reg_ioackin_mixer_out_V_WREADY_reg,
    ap_reg_ioackin_mixer_out_V_WREADY_reg_0,
    ap_reg_ioackin_mixer_out_V_AWREADY_reg,
    SR,
    E,
    ap_block_pp0_stage0_11001,
    ap_rst_n_inv,
    m_axi_mixer_out_V_WVALID,
    m_axi_mixer_out_V_RREADY,
    \loop[0].remd_tmp_reg[1][33] ,
    m_axi_mixer_out_V_AWADDR,
    AWLEN,
    m_axi_mixer_out_V_WDATA,
    m_axi_mixer_out_V_WSTRB,
    m_axi_mixer_out_V_AWVALID,
    m_axi_mixer_out_V_BREADY,
    m_axi_mixer_out_V_WLAST,
    ap_reg_pp0_iter42_p_should_write_1_3_reg_704,
    ap_enable_reg_pp0_iter43,
    ap_reg_ioackin_mixer_out_V_WREADY_reg_1,
    ap_enable_reg_pp0_iter48,
    ap_reg_pp0_iter47_p_should_write_1_3_reg_704,
    \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ,
    ap_rst_n,
    ap_reg_ioackin_mixer_out_V_AWREADY_reg_0,
    or_cond_1_reg_642,
    or_cond_2_reg_654,
    or_cond_reg_631,
    or_cond_3_reg_666,
    or_cond_4_reg_677,
    p_should_write_1_3_reg_704,
    ap_reg_pp0_iter41_p_should_write_1_3_reg_704,
    ap_enable_reg_pp0_iter42,
    m_axi_mixer_out_V_WREADY,
    m_axi_mixer_out_V_RVALID,
    CO,
    ap_clk,
    I_WDATA,
    ap_reg_pp0_iter41_p_write_to_1_3_reg_699,
    m_axi_mixer_out_V_AWREADY,
    m_axi_mixer_out_V_BVALID);
  output ap_reg_ioackin_mixer_out_V_WREADY_reg;
  output ap_reg_ioackin_mixer_out_V_WREADY_reg_0;
  output ap_reg_ioackin_mixer_out_V_AWREADY_reg;
  output [0:0]SR;
  output [0:0]E;
  output ap_block_pp0_stage0_11001;
  output ap_rst_n_inv;
  output m_axi_mixer_out_V_WVALID;
  output m_axi_mixer_out_V_RREADY;
  output \loop[0].remd_tmp_reg[1][33] ;
  output [29:0]m_axi_mixer_out_V_AWADDR;
  output [3:0]AWLEN;
  output [31:0]m_axi_mixer_out_V_WDATA;
  output [3:0]m_axi_mixer_out_V_WSTRB;
  output m_axi_mixer_out_V_AWVALID;
  output m_axi_mixer_out_V_BREADY;
  output m_axi_mixer_out_V_WLAST;
  input ap_reg_pp0_iter42_p_should_write_1_3_reg_704;
  input ap_enable_reg_pp0_iter43;
  input ap_reg_ioackin_mixer_out_V_WREADY_reg_1;
  input ap_enable_reg_pp0_iter48;
  input ap_reg_pp0_iter47_p_should_write_1_3_reg_704;
  input \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ;
  input ap_rst_n;
  input ap_reg_ioackin_mixer_out_V_AWREADY_reg_0;
  input or_cond_1_reg_642;
  input or_cond_2_reg_654;
  input or_cond_reg_631;
  input or_cond_3_reg_666;
  input or_cond_4_reg_677;
  input p_should_write_1_3_reg_704;
  input ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  input ap_enable_reg_pp0_iter42;
  input m_axi_mixer_out_V_WREADY;
  input m_axi_mixer_out_V_RVALID;
  input [0:0]CO;
  input ap_clk;
  input [2:0]I_WDATA;
  input [2:0]ap_reg_pp0_iter41_p_write_to_1_3_reg_699;
  input m_axi_mixer_out_V_AWREADY;
  input m_axi_mixer_out_V_BVALID;

  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [2:0]I_WDATA;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter42;
  wire ap_enable_reg_pp0_iter43;
  wire ap_enable_reg_pp0_iter48;
  wire ap_reg_ioackin_mixer_out_V_AWREADY_reg;
  wire ap_reg_ioackin_mixer_out_V_AWREADY_reg_0;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_0;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_1;
  wire ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  wire [2:0]ap_reg_pp0_iter41_p_write_to_1_3_reg_699;
  wire ap_reg_pp0_iter42_p_should_write_1_3_reg_704;
  wire \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ;
  wire ap_reg_pp0_iter47_p_should_write_1_3_reg_704;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_46;
  wire bus_write_n_47;
  wire \loop[0].remd_tmp_reg[1][33] ;
  wire [29:0]m_axi_mixer_out_V_AWADDR;
  wire m_axi_mixer_out_V_AWREADY;
  wire m_axi_mixer_out_V_AWVALID;
  wire m_axi_mixer_out_V_BREADY;
  wire m_axi_mixer_out_V_BVALID;
  wire m_axi_mixer_out_V_RREADY;
  wire m_axi_mixer_out_V_RVALID;
  wire [31:0]m_axi_mixer_out_V_WDATA;
  wire m_axi_mixer_out_V_WLAST;
  wire m_axi_mixer_out_V_WREADY;
  wire [3:0]m_axi_mixer_out_V_WSTRB;
  wire m_axi_mixer_out_V_WVALID;
  wire or_cond_1_reg_642;
  wire or_cond_2_reg_654;
  wire or_cond_3_reg_666;
  wire or_cond_4_reg_677;
  wire or_cond_reg_631;
  wire [0:0]p_0_in__1;
  wire p_should_write_1_3_reg_704;
  wire [0:0]throttl_cnt_reg;
  wire wreq_throttl_n_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_read bus_read
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_mixer_out_V_RREADY(m_axi_mixer_out_V_RREADY),
        .m_axi_mixer_out_V_RVALID(m_axi_mixer_out_V_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(CO),
        .D(p_0_in__1),
        .E(E),
        .I_WDATA(I_WDATA),
        .Q(AWLEN),
        .SR(ap_rst_n_inv),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter42(ap_enable_reg_pp0_iter42),
        .ap_enable_reg_pp0_iter43(ap_enable_reg_pp0_iter43),
        .ap_enable_reg_pp0_iter48(ap_enable_reg_pp0_iter48),
        .ap_reg_ioackin_mixer_out_V_AWREADY_reg(ap_reg_ioackin_mixer_out_V_AWREADY_reg),
        .ap_reg_ioackin_mixer_out_V_AWREADY_reg_0(ap_reg_ioackin_mixer_out_V_AWREADY_reg_0),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg(ap_reg_ioackin_mixer_out_V_WREADY_reg),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg_0(ap_reg_ioackin_mixer_out_V_WREADY_reg_0),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg_1(ap_reg_ioackin_mixer_out_V_WREADY_reg_1),
        .ap_reg_pp0_iter41_p_should_write_1_3_reg_704(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .ap_reg_pp0_iter41_p_write_to_1_3_reg_699(ap_reg_pp0_iter41_p_write_to_1_3_reg_699),
        .ap_reg_pp0_iter42_p_should_write_1_3_reg_704(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .\ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] (\ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ),
        .ap_reg_pp0_iter47_p_should_write_1_3_reg_704(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .ap_rst_n(ap_rst_n),
        .\loop[0].remd_tmp_reg[1][33] (\loop[0].remd_tmp_reg[1][33] ),
        .m_axi_mixer_out_V_AWADDR(m_axi_mixer_out_V_AWADDR),
        .m_axi_mixer_out_V_AWREADY(m_axi_mixer_out_V_AWREADY),
        .m_axi_mixer_out_V_AWVALID(m_axi_mixer_out_V_AWVALID),
        .m_axi_mixer_out_V_BREADY(m_axi_mixer_out_V_BREADY),
        .m_axi_mixer_out_V_BVALID(m_axi_mixer_out_V_BVALID),
        .m_axi_mixer_out_V_WDATA(m_axi_mixer_out_V_WDATA),
        .m_axi_mixer_out_V_WLAST(m_axi_mixer_out_V_WLAST),
        .m_axi_mixer_out_V_WREADY(m_axi_mixer_out_V_WREADY),
        .m_axi_mixer_out_V_WSTRB(m_axi_mixer_out_V_WSTRB),
        .m_axi_mixer_out_V_WVALID(m_axi_mixer_out_V_WVALID),
        .or_cond_1_reg_642(or_cond_1_reg_642),
        .or_cond_2_reg_654(or_cond_2_reg_654),
        .or_cond_3_reg_666(or_cond_3_reg_666),
        .or_cond_4_reg_677(or_cond_4_reg_677),
        .or_cond_reg_631(or_cond_reg_631),
        .p_should_write_1_3_reg_704(p_should_write_1_3_reg_704),
        .\throttl_cnt_reg[0] (throttl_cnt_reg),
        .\throttl_cnt_reg[4] (wreq_throttl_n_2),
        .\throttl_cnt_reg[7] (bus_write_n_46),
        .\throttl_cnt_reg[7]_0 (bus_write_n_47),
        .\write_val_2_4_write_s_reg_708_reg[0] (SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in__1),
        .E(bus_write_n_46),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.awlen_buf_reg[1] (bus_write_n_47),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_2),
        .m_axi_mixer_out_V_AWVALID(m_axi_mixer_out_V_AWVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_buffer
   (mixer_out_V_WREADY,
    data_valid,
    \q_tmp_reg[13]_0 ,
    S,
    Q,
    \usedw_reg[7]_0 ,
    E,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    DI,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[1]_0 ,
    \bus_wide_gen.strb_buf_reg[0] ,
    ap_clk,
    I_WDATA,
    WEA,
    ap_rst_n,
    m_axi_mixer_out_V_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.len_cnt_reg[3] ,
    burst_valid,
    empty_n_reg_0,
    ap_reg_ioackin_mixer_out_V_WREADY_reg,
    ap_enable_reg_pp0_iter43,
    ap_reg_pp0_iter42_p_should_write_1_3_reg_704,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    m_axi_mixer_out_V_WSTRB,
    SR,
    D);
  output mixer_out_V_WREADY;
  output data_valid;
  output \q_tmp_reg[13]_0 ;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]E;
  output \bus_wide_gen.pad_oh_reg_reg[1] ;
  output [0:0]DI;
  output \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output [17:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  output \bus_wide_gen.strb_buf_reg[0] ;
  input ap_clk;
  input [2:0]I_WDATA;
  input [0:0]WEA;
  input ap_rst_n;
  input m_axi_mixer_out_V_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input \bus_wide_gen.first_pad_reg ;
  input \bus_wide_gen.len_cnt_reg[3] ;
  input burst_valid;
  input empty_n_reg_0;
  input ap_reg_ioackin_mixer_out_V_WREADY_reg;
  input ap_enable_reg_pp0_iter43;
  input ap_reg_pp0_iter42_p_should_write_1_3_reg_704;
  input \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input [1:0]m_axi_mixer_out_V_WSTRB;
  input [0:0]SR;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]I_WDATA;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter43;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg;
  wire ap_reg_pp0_iter42_p_should_write_1_3_reg_704;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.len_cnt_reg[3] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire [17:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__1_n_0;
  wire m_axi_mixer_out_V_WREADY;
  wire [1:0]m_axi_mixer_out_V_WSTRB;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_11_n_0;
  wire mixer_out_V_WREADY;
  wire pop;
  wire push;
  wire [17:0]q_buf;
  wire [17:13]q_tmp;
  wire \q_tmp_reg[13]_0 ;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire \waddr[7]_i_5_n_0 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(m_axi_mixer_out_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(E));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(data_valid),
        .I1(\bus_wide_gen.first_pad_reg ),
        .I2(\bus_wide_gen.len_cnt_reg[3] ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hAEFFFFFFA2000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_mixer_out_V_WREADY),
        .I3(burst_valid),
        .I4(data_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(m_axi_mixer_out_V_WSTRB[0]),
        .I1(E),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 [16]),
        .I3(ap_rst_n),
        .I4(SR),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(m_axi_mixer_out_V_WSTRB[1]),
        .I1(E),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 [17]),
        .I3(ap_rst_n),
        .I4(SR),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(\q_tmp_reg[13]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[0]_i_1 
       (.I0(q_buf[0]),
        .I1(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[10]_i_1 
       (.I0(q_buf[10]),
        .I1(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[11]_i_1 
       (.I0(q_buf[11]),
        .I1(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[12]_i_1 
       (.I0(q_buf[12]),
        .I1(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[1]_i_1 
       (.I0(q_buf[1]),
        .I1(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[2]_i_1 
       (.I0(q_buf[2]),
        .I1(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[3]_i_1 
       (.I0(q_buf[3]),
        .I1(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[4]_i_1 
       (.I0(q_buf[4]),
        .I1(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[5]_i_1 
       (.I0(q_buf[5]),
        .I1(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[6]_i_1 
       (.I0(q_buf[6]),
        .I1(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[7]_i_1 
       (.I0(q_buf[7]),
        .I1(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[8]_i_1 
       (.I0(q_buf[8]),
        .I1(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[9]_i_1 
       (.I0(q_buf[9]),
        .I1(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [0]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [10]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [11]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [12]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [13]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [14]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [15]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [16]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [17]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [1]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [2]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [3]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [4]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [5]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [6]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [7]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [8]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [9]),
        .R(\q_tmp_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_mixer_out_V_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(\q_tmp_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2_n_0),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(\q_tmp_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(push),
        .I3(pop),
        .I4(mixer_out_V_WREADY),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_3__1_n_0),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(mixer_out_V_WREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({I_WDATA,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(mixer_out_V_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1
       (.I0(mem_reg_i_10_n_0),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_10_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_11_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h55959999AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(m_axi_mixer_out_V_WREADY),
        .I4(burst_valid),
        .I5(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[0]),
        .Q(q_tmp[13]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[1]),
        .Q(q_tmp[14]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[2]),
        .Q(q_tmp[15]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(\q_tmp_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(m_axi_mixer_out_V_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg ),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_10_n_0),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(\q_tmp_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(push),
        .I2(Q[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\q_tmp_reg[13]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AAFFFFF7550000)) 
    \usedw[7]_i_1 
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_mixer_out_V_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(\q_tmp_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \waddr[7]_i_1 
       (.I0(mixer_out_V_WREADY),
        .I1(empty_n_reg_0),
        .I2(ap_reg_ioackin_mixer_out_V_WREADY_reg),
        .I3(ap_enable_reg_pp0_iter43),
        .I4(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_4_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_5_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_5 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(\q_tmp_reg[13]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(\q_tmp_reg[13]_0 ));
endmodule

(* ORIG_REF_NAME = "rc_receiver_mixer_out_V_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_buffer__parameterized0
   (m_axi_mixer_out_V_RREADY,
    S,
    Q,
    \usedw_reg[7]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    DI,
    \bus_wide_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    m_axi_mixer_out_V_RVALID,
    ap_rst_n,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    D);
  output m_axi_mixer_out_V_RREADY;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]DI;
  output \bus_wide_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_mixer_out_V_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__2_n_0;
  wire m_axi_mixer_out_V_RREADY;
  wire m_axi_mixer_out_V_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF22)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00A08808)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(beat_valid),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(pop),
        .I3(m_axi_mixer_out_V_RREADY),
        .I4(m_axi_mixer_out_V_RVALID),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__0
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(full_n_i_3__2_n_0),
        .I3(m_axi_mixer_out_V_RVALID),
        .I4(m_axi_mixer_out_V_RREADY),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__3
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(full_n_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(full_n_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    full_n_i_4
       (.I0(empty_n_reg_n_0),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(m_axi_mixer_out_V_RREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_mixer_out_V_RREADY),
        .I3(m_axi_mixer_out_V_RVALID),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1__0 
       (.I0(pop),
        .I1(m_axi_mixer_out_V_RVALID),
        .I2(m_axi_mixer_out_V_RREADY),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    \bus_wide_gen.len_cnt_reg[7] ,
    E,
    \bus_wide_gen.data_buf_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    in,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_mixer_out_V_WREADY,
    data_valid,
    invalid_len_event_reg2_reg,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \sect_end_buf_reg[1] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.next_loop ,
    invalid_len_event_reg2,
    dout_valid_reg,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[1] ,
    O,
    m_axi_mixer_out_V_WLAST,
    m_axi_mixer_out_V_WSTRB,
    \dout_buf_reg[17] ,
    push);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output [0:0]E;
  output \bus_wide_gen.data_buf_reg[0] ;
  output \could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [3:0]in;
  output [0:0]\bus_wide_gen.data_buf_reg[16] ;
  output [0:0]\bus_wide_gen.data_buf_reg[0]_0 ;
  output [0:0]\bus_wide_gen.data_buf_reg[16]_0 ;
  output \could_multi_bursts.awaddr_buf_reg[31] ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.first_pad_reg ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input m_axi_mixer_out_V_WREADY;
  input data_valid;
  input invalid_len_event_reg2_reg;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \sect_end_buf_reg[1] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input \could_multi_bursts.next_loop ;
  input invalid_len_event_reg2;
  input dout_valid_reg;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]\sect_addr_buf_reg[1] ;
  input [0:0]O;
  input m_axi_mixer_out_V_WLAST;
  input [1:0]m_axi_mixer_out_V_WSTRB;
  input [1:0]\dout_buf_reg[17] ;
  input push;

  wire [0:0]E;
  wire [0:0]O;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0]_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_6_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_7_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_8_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_9_n_0 ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.awaddr_buf_reg[31] ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\dout_buf_reg[17] ;
  wire dout_valid_reg;
  wire empty_n_i_2__2_n_0;
  wire fifo_burst_ready;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_mixer_out_V_WLAST;
  wire m_axi_mixer_out_V_WREADY;
  wire [1:0]m_axi_mixer_out_V_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_burst;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;

  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_mixer_out_V_WLAST),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_mixer_out_V_WREADY),
        .I3(next_burst),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  LUT5 #(
    .INIT(32'h0000A808)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(empty_n_i_2__2_n_0),
        .I1(dout_valid_reg),
        .I2(\bus_wide_gen.burst_pack [8]),
        .I3(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .O(next_burst));
  LUT3 #(
    .INIT(8'hF2)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_mixer_out_V_WREADY),
        .I2(E),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0] ),
        .I1(m_axi_mixer_out_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_6_n_0 ),
        .I2(Q[3]),
        .I3(\bus_wide_gen.burst_pack [9]),
        .I4(Q[2]),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  LUT3 #(
    .INIT(8'h01)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \bus_wide_gen.data_buf[15]_i_6 
       (.I0(burst_valid),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\bus_wide_gen.data_buf[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1011)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I1(\bus_wide_gen.burst_pack [8]),
        .I2(m_axi_mixer_out_V_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[16] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I1(m_axi_mixer_out_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2FF2)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(Q[3]),
        .I3(q[3]),
        .I4(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I5(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8C80)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[0] ),
        .I1(data_valid),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\bus_wide_gen.data_buf[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5D5DFF5D)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I1(q[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(q[1]),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF2FF)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(Q[2]),
        .I1(q[2]),
        .I2(Q[5]),
        .I3(burst_valid),
        .I4(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFFFFFA2000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(E),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_mixer_out_V_WREADY),
        .I3(burst_valid),
        .I4(data_valid),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h4400B80000000000)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[0] ),
        .I1(\bus_wide_gen.first_pad_reg_0 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(data_valid),
        .I4(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I5(empty_n_i_2__2_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .I2(\bus_wide_gen.len_cnt[7]_i_7_n_0 ),
        .I3(\bus_wide_gen.len_cnt[7]_i_8_n_0 ),
        .I4(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I5(\bus_wide_gen.len_cnt[7]_i_9_n_0 ),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \bus_wide_gen.len_cnt[7]_i_6 
       (.I0(Q[1]),
        .I1(q[1]),
        .I2(Q[0]),
        .I3(q[0]),
        .O(\bus_wide_gen.len_cnt[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \bus_wide_gen.len_cnt[7]_i_7 
       (.I0(burst_valid),
        .I1(Q[5]),
        .I2(q[2]),
        .I3(Q[2]),
        .O(\bus_wide_gen.len_cnt[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \bus_wide_gen.len_cnt[7]_i_8 
       (.I0(q[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(q[2]),
        .O(\bus_wide_gen.len_cnt[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6F66)) 
    \bus_wide_gen.len_cnt[7]_i_9 
       (.I0(q[3]),
        .I1(Q[3]),
        .I2(q[0]),
        .I3(Q[0]),
        .O(\bus_wide_gen.len_cnt[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(m_axi_mixer_out_V_WSTRB[0]),
        .I1(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I2(\dout_buf_reg[17] [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(m_axi_mixer_out_V_WSTRB[1]),
        .I1(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I2(\dout_buf_reg[17] [1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .O(\could_multi_bursts.awaddr_buf_reg[31] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [1]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [2]),
        .O(in[2]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9] [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\could_multi_bursts.awlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.awlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2FFFFFFFF)) 
    data_vld_i_1__2
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(invalid_len_event_reg2_reg),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h45400000FFFFFFFF)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I2(\bus_wide_gen.burst_pack [8]),
        .I3(dout_valid_reg),
        .I4(empty_n_i_2__2_n_0),
        .I5(burst_valid),
        .O(pop0));
  LUT4 #(
    .INIT(16'hD000)) 
    empty_n_i_2__2
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_mixer_out_V_WREADY),
        .I2(burst_valid),
        .I3(data_valid),
        .O(empty_n_i_2__2_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF8FFF8FFF8F8F8F)) 
    full_n_i_1__4
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .I2(ap_rst_n),
        .I3(fifo_burst_ready),
        .I4(full_n_i_2_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    full_n_i_2
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .I2(data_vld_reg_n_0),
        .I3(pop0),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(full_n_i_2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] ),
        .I2(O),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h5A58F0F0A5A5F0F0)) 
    \pout[0]_i_1__0 
       (.I0(invalid_len_event_reg2_reg),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hC6C4CCCC9C9CCCCC)) 
    \pout[1]_i_1 
       (.I0(invalid_len_event_reg2_reg),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FF00BF40FF00)) 
    \pout[2]_i_1 
       (.I0(invalid_len_event_reg2_reg),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rc_receiver_mixer_out_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    SR,
    Q,
    \align_len_reg[31] ,
    invalid_len_event_reg,
    S,
    \could_multi_bursts.last_sect_buf_reg ,
    \align_len_reg[31]_0 ,
    \sect_cnt_reg[0] ,
    ap_rst_n_0,
    E,
    ap_clk,
    wreq_handling_reg,
    \end_addr_buf_reg[31] ,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n,
    push,
    \sect_cnt_reg[19] ,
    \end_addr_buf_reg[31]_0 ,
    fifo_wreq_valid_buf_reg,
    in);
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]SR;
  output [3:0]Q;
  output [0:0]\align_len_reg[31] ;
  output invalid_len_event_reg;
  output [3:0]S;
  output [2:0]\could_multi_bursts.last_sect_buf_reg ;
  output [0:0]\align_len_reg[31]_0 ;
  output [0:0]\sect_cnt_reg[0] ;
  input ap_rst_n_0;
  input [0:0]E;
  input ap_clk;
  input wreq_handling_reg;
  input [0:0]\end_addr_buf_reg[31] ;
  input \could_multi_bursts.sect_handling_reg ;
  input ap_rst_n;
  input push;
  input [19:0]\sect_cnt_reg[19] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input fifo_wreq_valid_buf_reg;
  input [2:0]in;

  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire [0:0]\align_len_reg[31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [2:0]\could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4__0_n_0;
  wire [2:0]in;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__0_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire wreq_handling_reg;

  LUT6 #(
    .INIT(64'h04044404FFFFFFFF)) 
    \align_len[31]_i_1 
       (.I0(Q[3]),
        .I1(fifo_wreq_valid),
        .I2(wreq_handling_reg),
        .I3(\end_addr_buf_reg[31] ),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'h22A2)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\align_len_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(full_n_i_2__0_n_0),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFBBBFBFBFB)) 
    full_n_i_1__1
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(full_n_i_3_n_0),
        .I4(full_n_i_4__0_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(wreq_handling_reg),
        .I4(fifo_wreq_valid),
        .O(full_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    full_n_i_3
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(wreq_handling_reg),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_4__0
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[3]),
        .O(\align_len_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(Q[3]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(\could_multi_bursts.last_sect_buf_reg [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(\sect_cnt_reg[19] [16]),
        .I5(\end_addr_buf_reg[31]_0 [16]),
        .O(\could_multi_bursts.last_sect_buf_reg [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\end_addr_buf_reg[31]_0 [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(\sect_cnt_reg[19] [13]),
        .I5(\end_addr_buf_reg[31]_0 [13]),
        .O(\could_multi_bursts.last_sect_buf_reg [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\end_addr_buf_reg[31]_0 [11]),
        .I1(\sect_cnt_reg[19] [11]),
        .I2(\sect_cnt_reg[19] [10]),
        .I3(\end_addr_buf_reg[31]_0 [10]),
        .I4(\sect_cnt_reg[19] [9]),
        .I5(\end_addr_buf_reg[31]_0 [9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\end_addr_buf_reg[31]_0 [8]),
        .I1(\sect_cnt_reg[19] [8]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31]_0 [6]),
        .I4(\sect_cnt_reg[19] [7]),
        .I5(\end_addr_buf_reg[31]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(\end_addr_buf_reg[31]_0 [3]),
        .I2(\sect_cnt_reg[19] [4]),
        .I3(\end_addr_buf_reg[31]_0 [4]),
        .I4(\end_addr_buf_reg[31]_0 [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(\end_addr_buf_reg[31]_0 [0]),
        .I2(\sect_cnt_reg[19] [1]),
        .I3(\end_addr_buf_reg[31]_0 [1]),
        .I4(\end_addr_buf_reg[31]_0 [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(S[0]));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__0_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5AF0F0F0F0A4F0F0)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[2]_i_2__0 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\pout[2]_i_2__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(wreq_handling_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\sect_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "rc_receiver_mixer_out_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_fifo__parameterized1
   (\could_multi_bursts.loop_cnt_reg[5] ,
    \sect_end_buf_reg[1] ,
    D,
    next_wreq,
    \sect_addr_buf_reg[1] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    push,
    \pout_reg[2]_0 ,
    E,
    \could_multi_bursts.last_sect_buf_reg ,
    next_resp0,
    push_0,
    wreq_handling_reg,
    invalid_len_event_reg2_reg,
    \sect_end_buf_reg[1]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    Q,
    CO,
    \end_addr_buf_reg[31] ,
    \start_addr_buf_reg[30] ,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \sect_len_buf_reg[7]_0 ,
    \sect_len_buf_reg[4]_0 ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    wreq_handling_reg_0,
    next_resp,
    invalid_len_event_reg2,
    \throttl_cnt_reg[4] ,
    m_axi_mixer_out_V_AWREADY,
    AWVALID_Dummy,
    fifo_wreq_valid,
    sect_cnt0,
    \start_addr_reg[30] ,
    fifo_wreq_valid_buf_reg,
    fifo_burst_ready,
    m_axi_mixer_out_V_BVALID,
    full_n_reg_0,
    invalid_len_event_reg1,
    \sect_end_buf_reg[1]_1 );
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output \sect_end_buf_reg[1] ;
  output [19:0]D;
  output next_wreq;
  output [0:0]\sect_addr_buf_reg[1] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3]_0 ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9] ;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output push;
  output \pout_reg[2]_0 ;
  output [0:0]E;
  output [0:0]\could_multi_bursts.last_sect_buf_reg ;
  output next_resp0;
  output push_0;
  output wreq_handling_reg;
  output invalid_len_event_reg2_reg;
  output \sect_end_buf_reg[1]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]\end_addr_buf_reg[31] ;
  input [2:0]\start_addr_buf_reg[30] ;
  input [10:0]\end_addr_buf_reg[11] ;
  input [9:0]\beat_len_buf_reg[9] ;
  input \sect_len_buf_reg[7]_0 ;
  input \sect_len_buf_reg[4]_0 ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input wreq_handling_reg_0;
  input next_resp;
  input invalid_len_event_reg2;
  input \throttl_cnt_reg[4] ;
  input m_axi_mixer_out_V_AWREADY;
  input AWVALID_Dummy;
  input fifo_wreq_valid;
  input [18:0]sect_cnt0;
  input [0:0]\start_addr_reg[30] ;
  input fifo_wreq_valid_buf_reg;
  input fifo_burst_ready;
  input m_axi_mixer_out_V_BVALID;
  input full_n_reg_0;
  input invalid_len_event_reg1;
  input \sect_end_buf_reg[1]_1 ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire [9:0]\beat_len_buf_reg[9] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire [0:0]\could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire [10:0]\end_addr_buf_reg[11] ;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_reg_0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_mixer_out_V_AWREADY;
  wire m_axi_mixer_out_V_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire \pout_reg[2]_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire [18:0]sect_cnt0;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_end_buf_reg[1]_1 ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[4]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire [2:0]\start_addr_buf_reg[30] ;
  wire [0:0]\start_addr_reg[30] ;
  wire \throttl_cnt_reg[4] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT6 #(
    .INIT(64'h55CF550000000000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\throttl_cnt_reg[4] ),
        .I2(m_axi_mixer_out_V_AWREADY),
        .I3(\could_multi_bursts.next_loop ),
        .I4(AWVALID_Dummy),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h5D00000000000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(AWVALID_Dummy),
        .I1(m_axi_mixer_out_V_AWREADY),
        .I2(\throttl_cnt_reg[4] ),
        .I3(fifo_resp_ready),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\sect_end_buf_reg[1] ),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(wreq_handling_reg_0),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__0
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h4FFF)) 
    empty_n_i_1__0
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(wreq_handling_reg_0),
        .I3(fifo_wreq_valid),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__3
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .O(\sect_end_buf_reg[1] ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT5 #(
    .INIT(32'hFFFFB0FF)) 
    full_n_i_1__2
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(data_vld_reg_n_0),
        .I3(ap_rst_n),
        .I4(full_n_i_2__4_n_0),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__4
       (.I0(fifo_resp_ready),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_i_2__4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0A8F8)) 
    invalid_len_event_reg2_i_1
       (.I0(invalid_len_event_reg1),
        .I1(\end_addr_buf_reg[31] ),
        .I2(invalid_len_event_reg2),
        .I3(CO),
        .I4(\sect_end_buf_reg[1] ),
        .O(invalid_len_event_reg2_reg));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(invalid_len_event_reg2),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\rc_receiver_mixer_out_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(aw2b_awdata));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_mixer_out_V_BVALID),
        .I4(full_n_reg_0),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pout[2]_i_2 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .O(\pout_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2__1 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(full_n_reg_0),
        .I3(next_resp),
        .I4(need_wrsp),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[4]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[1] ));
  LUT2 #(
    .INIT(4'h1)) 
    \sect_cnt[0]_i_1 
       (.I0(Q),
        .I1(next_wreq),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[10]_i_1 
       (.I0(sect_cnt0[9]),
        .I1(next_wreq),
        .O(D[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[11]_i_1 
       (.I0(sect_cnt0[10]),
        .I1(next_wreq),
        .O(D[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[12]_i_1 
       (.I0(sect_cnt0[11]),
        .I1(next_wreq),
        .O(D[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[13]_i_1 
       (.I0(sect_cnt0[12]),
        .I1(next_wreq),
        .O(D[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[14]_i_1 
       (.I0(sect_cnt0[13]),
        .I1(next_wreq),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[15]_i_1 
       (.I0(sect_cnt0[14]),
        .I1(next_wreq),
        .O(D[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[16]_i_1 
       (.I0(sect_cnt0[15]),
        .I1(next_wreq),
        .O(D[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[17]_i_1 
       (.I0(sect_cnt0[16]),
        .I1(next_wreq),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\start_addr_reg[30] ),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[19]_i_2 
       (.I0(sect_cnt0[18]),
        .I1(next_wreq),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\start_addr_reg[30] ),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\start_addr_reg[30] ),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\start_addr_reg[30] ),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[4]_i_1 
       (.I0(sect_cnt0[3]),
        .I1(next_wreq),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[5]_i_1 
       (.I0(sect_cnt0[4]),
        .I1(next_wreq),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[6]_i_1 
       (.I0(sect_cnt0[5]),
        .I1(next_wreq),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[7]_i_1 
       (.I0(sect_cnt0[6]),
        .I1(next_wreq),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[8]_i_1 
       (.I0(sect_cnt0[7]),
        .I1(next_wreq),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[9]_i_1 
       (.I0(sect_cnt0[8]),
        .I1(next_wreq),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg[11] [0]),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_end_buf_reg[1]_1 ),
        .O(\sect_end_buf_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[0]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[30] [0]),
        .I4(\end_addr_buf_reg[11] [1]),
        .I5(\beat_len_buf_reg[9] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[1]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [2]),
        .I4(\beat_len_buf_reg[9] [1]),
        .I5(\start_addr_buf_reg[30] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[30] [2]),
        .I4(\end_addr_buf_reg[11] [3]),
        .I5(\beat_len_buf_reg[9] [2]),
        .O(\sect_len_buf_reg[2] ));
  LUT5 #(
    .INIT(32'hFFCD3F0D)) 
    \sect_len_buf[3]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [4]),
        .I4(\beat_len_buf_reg[9] [3]),
        .O(\sect_len_buf_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFCD3F0D)) 
    \sect_len_buf[4]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [5]),
        .I4(\beat_len_buf_reg[9] [4]),
        .O(\sect_len_buf_reg[4] ));
  LUT5 #(
    .INIT(32'hFFCD3F0D)) 
    \sect_len_buf[5]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [6]),
        .I4(\beat_len_buf_reg[9] [5]),
        .O(\sect_len_buf_reg[5] ));
  LUT5 #(
    .INIT(32'hFFCD3F0D)) 
    \sect_len_buf[6]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [7]),
        .I4(\beat_len_buf_reg[9] [6]),
        .O(\sect_len_buf_reg[6] ));
  LUT5 #(
    .INIT(32'hFFCD3F0D)) 
    \sect_len_buf[7]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [8]),
        .I4(\beat_len_buf_reg[9] [7]),
        .O(\sect_len_buf_reg[7] ));
  LUT5 #(
    .INIT(32'hFFCD3F0D)) 
    \sect_len_buf[8]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [9]),
        .I4(\beat_len_buf_reg[9] [8]),
        .O(\sect_len_buf_reg[8] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .O(\sect_len_buf_reg[3] ));
  LUT5 #(
    .INIT(32'hFFCD3F0D)) 
    \sect_len_buf[9]_i_2 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [10]),
        .I4(\beat_len_buf_reg[9] [9]),
        .O(\sect_len_buf_reg[9] ));
  LUT4 #(
    .INIT(16'hEECE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\sect_end_buf_reg[1] ),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "rc_receiver_mixer_out_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_fifo__parameterized2
   (m_axi_mixer_out_V_BREADY,
    WEA,
    ap_reg_ioackin_mixer_out_V_WREADY_reg,
    ap_reg_ioackin_mixer_out_V_WREADY_reg_0,
    ap_reg_ioackin_mixer_out_V_AWREADY_reg,
    ap_clk,
    ap_rst_n_0,
    ap_reg_pp0_iter42_p_should_write_1_3_reg_704,
    ap_enable_reg_pp0_iter43,
    ap_reg_ioackin_mixer_out_V_WREADY_reg_1,
    ap_enable_reg_pp0_iter48,
    ap_reg_pp0_iter47_p_should_write_1_3_reg_704,
    ap_reg_pp0_iter41_p_should_write_1_3_reg_704,
    ap_enable_reg_pp0_iter42,
    push,
    ap_rst_n,
    s_ready_t_reg);
  output m_axi_mixer_out_V_BREADY;
  output [0:0]WEA;
  output ap_reg_ioackin_mixer_out_V_WREADY_reg;
  output ap_reg_ioackin_mixer_out_V_WREADY_reg_0;
  output ap_reg_ioackin_mixer_out_V_AWREADY_reg;
  input ap_clk;
  input ap_rst_n_0;
  input ap_reg_pp0_iter42_p_should_write_1_3_reg_704;
  input ap_enable_reg_pp0_iter43;
  input ap_reg_ioackin_mixer_out_V_WREADY_reg_1;
  input ap_enable_reg_pp0_iter48;
  input ap_reg_pp0_iter47_p_should_write_1_3_reg_704;
  input ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  input ap_enable_reg_pp0_iter42;
  input push;
  input ap_rst_n;
  input s_ready_t_reg;

  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter42;
  wire ap_enable_reg_pp0_iter43;
  wire ap_enable_reg_pp0_iter48;
  wire ap_reg_ioackin_mixer_out_V_AWREADY_reg;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_0;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_1;
  wire ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  wire ap_reg_pp0_iter42_p_should_write_1_3_reg_704;
  wire ap_reg_pp0_iter47_p_should_write_1_3_reg_704;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4__1_n_0;
  wire m_axi_mixer_out_V_BREADY;
  wire mixer_out_V_BVALID;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_3_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire s_ready_t_reg;

  LUT2 #(
    .INIT(4'h7)) 
    ap_reg_ioackin_mixer_out_V_AWREADY_i_2
       (.I0(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .I1(ap_enable_reg_pp0_iter42),
        .O(ap_reg_ioackin_mixer_out_V_AWREADY_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    data_vld_i_1__1
       (.I0(push),
        .I1(full_n_i_2__1_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFFA2AA)) 
    empty_n_i_1__1
       (.I0(mixer_out_V_BVALID),
        .I1(ap_enable_reg_pp0_iter48),
        .I2(s_ready_t_reg),
        .I3(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .I4(data_vld_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    empty_n_i_3__1
       (.I0(ap_reg_ioackin_mixer_out_V_WREADY_reg_1),
        .I1(ap_enable_reg_pp0_iter43),
        .I2(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .O(ap_reg_ioackin_mixer_out_V_WREADY_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(mixer_out_V_BVALID),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    full_n_i_1__3
       (.I0(full_n_i_2__1_n_0),
        .I1(ap_rst_n),
        .I2(m_axi_mixer_out_V_BREADY),
        .I3(full_n_i_3__0_n_0),
        .I4(full_n_i_4__1_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h0800AAAA)) 
    full_n_i_2__1
       (.I0(data_vld_reg_n_0),
        .I1(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .I2(s_ready_t_reg),
        .I3(ap_enable_reg_pp0_iter48),
        .I4(mixer_out_V_BVALID),
        .O(full_n_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h77F77777FFFFFFFF)) 
    full_n_i_3__0
       (.I0(push),
        .I1(mixer_out_V_BVALID),
        .I2(ap_enable_reg_pp0_iter48),
        .I3(s_ready_t_reg),
        .I4(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__1
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_4__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(m_axi_mixer_out_V_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0808080800080808)) 
    mem_reg_i_9
       (.I0(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .I1(ap_enable_reg_pp0_iter43),
        .I2(ap_reg_ioackin_mixer_out_V_WREADY_reg_1),
        .I3(ap_enable_reg_pp0_iter48),
        .I4(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .I5(mixer_out_V_BVALID),
        .O(WEA));
  LUT6 #(
    .INIT(64'h6F6F90906F6F9080)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(\pout[2]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80EF107F80EF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout[2]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFEF80000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout[2]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \pout[2]_i_3 
       (.I0(mixer_out_V_BVALID),
        .I1(ap_enable_reg_pp0_iter48),
        .I2(s_ready_t_reg),
        .I3(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .O(\pout[2]_i_3_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    \waddr[7]_i_3 
       (.I0(mixer_out_V_BVALID),
        .I1(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .I2(ap_enable_reg_pp0_iter48),
        .O(ap_reg_ioackin_mixer_out_V_WREADY_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_read
   (m_axi_mixer_out_V_RREADY,
    SR,
    ap_clk,
    m_axi_mixer_out_V_RVALID,
    ap_rst_n);
  output m_axi_mixer_out_V_RREADY;
  input [0:0]SR;
  input ap_clk;
  input m_axi_mixer_out_V_RVALID;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_2;
  wire buff_rdata_n_3;
  wire buff_rdata_n_4;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire m_axi_mixer_out_V_RREADY;
  wire m_axi_mixer_out_V_RVALID;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire rdata_ack_t;
  wire [5:0]usedw_reg;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_rdata_n_15),
        .Q(usedw_reg),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.rdata_valid_t_reg (buff_rdata_n_16),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (buff_rdata_n_14),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .m_axi_mixer_out_V_RREADY(m_axi_mixer_out_V_RREADY),
        .m_axi_mixer_out_V_RVALID(m_axi_mixer_out_V_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_15}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .rdata_ack_t(rdata_ack_t));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_reg_slice
   (ap_reg_ioackin_mixer_out_V_WREADY_reg,
    ap_reg_ioackin_mixer_out_V_WREADY_reg_0,
    ap_reg_ioackin_mixer_out_V_AWREADY_reg,
    \write_val_2_4_write_s_reg_708_reg[0] ,
    E,
    ap_block_pp0_stage0_11001,
    \loop[0].remd_tmp_reg[1][33] ,
    push,
    in,
    ap_rst_n_0,
    ap_clk,
    empty_n_reg,
    mixer_out_V_WREADY,
    \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ,
    ap_reg_ioackin_mixer_out_V_WREADY_reg_1,
    ap_rst_n,
    \ap_reg_pp0_iter41_p_should_write_1_3_reg_704_reg[0]__0 ,
    ap_reg_ioackin_mixer_out_V_AWREADY_reg_0,
    or_cond_1_reg_642,
    or_cond_2_reg_654,
    or_cond_reg_631,
    or_cond_3_reg_666,
    or_cond_4_reg_677,
    p_should_write_1_3_reg_704,
    ap_reg_ioackin_mixer_out_V_WREADY_reg_2,
    CO,
    ap_enable_reg_pp0_iter42,
    ap_reg_pp0_iter41_p_should_write_1_3_reg_704,
    rs2f_wreq_ack,
    ap_reg_pp0_iter41_p_write_to_1_3_reg_699);
  output ap_reg_ioackin_mixer_out_V_WREADY_reg;
  output ap_reg_ioackin_mixer_out_V_WREADY_reg_0;
  output ap_reg_ioackin_mixer_out_V_AWREADY_reg;
  output [0:0]\write_val_2_4_write_s_reg_708_reg[0] ;
  output [0:0]E;
  output ap_block_pp0_stage0_11001;
  output \loop[0].remd_tmp_reg[1][33] ;
  output push;
  output [2:0]in;
  input ap_rst_n_0;
  input ap_clk;
  input empty_n_reg;
  input mixer_out_V_WREADY;
  input \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ;
  input ap_reg_ioackin_mixer_out_V_WREADY_reg_1;
  input ap_rst_n;
  input \ap_reg_pp0_iter41_p_should_write_1_3_reg_704_reg[0]__0 ;
  input ap_reg_ioackin_mixer_out_V_AWREADY_reg_0;
  input or_cond_1_reg_642;
  input or_cond_2_reg_654;
  input or_cond_reg_631;
  input or_cond_3_reg_666;
  input or_cond_4_reg_677;
  input p_should_write_1_3_reg_704;
  input ap_reg_ioackin_mixer_out_V_WREADY_reg_2;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter42;
  input ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  input rs2f_wreq_ack;
  input [2:0]ap_reg_pp0_iter41_p_write_to_1_3_reg_699;

  wire [0:0]CO;
  wire [0:0]E;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter42;
  wire ap_reg_ioackin_mixer_out_V_AWREADY_reg;
  wire ap_reg_ioackin_mixer_out_V_AWREADY_reg_0;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_0;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_1;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_2;
  wire ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  wire \ap_reg_pp0_iter41_p_should_write_1_3_reg_704_reg[0]__0 ;
  wire [2:0]ap_reg_pp0_iter41_p_write_to_1_3_reg_699;
  wire \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire [2:0]data_p2;
  wire \data_p2[0]_i_1_n_0 ;
  wire \data_p2[1]_i_1_n_0 ;
  wire \data_p2[2]_i_1_n_0 ;
  wire empty_n_reg;
  wire [2:0]in;
  wire load_p1;
  wire load_p2;
  wire \loop[0].remd_tmp_reg[1][33] ;
  wire mixer_out_V_AWREADY;
  wire mixer_out_V_WREADY;
  wire or_cond_1_reg_642;
  wire or_cond_2_reg_654;
  wire or_cond_3_reg_666;
  wire or_cond_4_reg_677;
  wire or_cond_reg_631;
  wire p_should_write_1_3_reg_704;
  wire push;
  wire rs2f_wreq_ack;
  wire rs2f_wreq_valid;
  wire s_ready_t_i_1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire [0:0]\write_val_2_4_write_s_reg_708_reg[0] ;

  LUT6 #(
    .INIT(64'hFFAA002000000000)) 
    ap_reg_ioackin_mixer_out_V_AWREADY_i_1
       (.I0(ap_reg_ioackin_mixer_out_V_WREADY_reg_0),
        .I1(empty_n_reg),
        .I2(mixer_out_V_AWREADY),
        .I3(\ap_reg_pp0_iter41_p_should_write_1_3_reg_704_reg[0]__0 ),
        .I4(ap_reg_ioackin_mixer_out_V_AWREADY_reg_0),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_mixer_out_V_AWREADY_reg));
  LUT6 #(
    .INIT(64'hFFAA002000000000)) 
    ap_reg_ioackin_mixer_out_V_WREADY_i_1
       (.I0(ap_reg_ioackin_mixer_out_V_WREADY_reg_0),
        .I1(empty_n_reg),
        .I2(mixer_out_V_WREADY),
        .I3(\ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ),
        .I4(ap_reg_ioackin_mixer_out_V_WREADY_reg_1),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_mixer_out_V_WREADY_reg));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[0]_i_1 
       (.I0(ap_reg_pp0_iter41_p_write_to_1_3_reg_699[0]),
        .I1(state),
        .I2(rs2f_wreq_valid),
        .I3(data_p2[0]),
        .I4(load_p1),
        .I5(in[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[1]_i_1 
       (.I0(ap_reg_pp0_iter41_p_write_to_1_3_reg_699[1]),
        .I1(state),
        .I2(rs2f_wreq_valid),
        .I3(data_p2[1]),
        .I4(load_p1),
        .I5(in[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[2]_i_1 
       (.I0(ap_reg_pp0_iter41_p_write_to_1_3_reg_699[2]),
        .I1(state),
        .I2(rs2f_wreq_valid),
        .I3(data_p2[2]),
        .I4(load_p1),
        .I5(in[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \data_p1[2]_i_2 
       (.I0(state),
        .I1(rs2f_wreq_valid),
        .I2(rs2f_wreq_ack),
        .I3(\state[1]_i_2_n_0 ),
        .O(load_p1));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(in[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(in[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(in[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(ap_reg_pp0_iter41_p_write_to_1_3_reg_699[0]),
        .I1(load_p2),
        .I2(data_p2[0]),
        .O(\data_p2[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(ap_reg_pp0_iter41_p_write_to_1_3_reg_699[1]),
        .I1(load_p2),
        .I2(data_p2[1]),
        .O(\data_p2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(ap_reg_pp0_iter41_p_write_to_1_3_reg_699[2]),
        .I1(load_p2),
        .I2(data_p2[2]),
        .O(\data_p2[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \data_p2[2]_i_2 
       (.I0(mixer_out_V_AWREADY),
        .I1(empty_n_reg),
        .I2(ap_reg_ioackin_mixer_out_V_AWREADY_reg_0),
        .I3(ap_enable_reg_pp0_iter42),
        .I4(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1_n_0 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[1]_i_1_n_0 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[2]_i_1_n_0 ),
        .Q(data_p2[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][35]_i_1 
       (.I0(ap_reg_ioackin_mixer_out_V_WREADY_reg_0),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'hFF01FF01FF01FFFF)) 
    empty_n_i_2__1
       (.I0(mixer_out_V_AWREADY),
        .I1(ap_reg_ioackin_mixer_out_V_AWREADY_reg_0),
        .I2(\ap_reg_pp0_iter41_p_should_write_1_3_reg_704_reg[0]__0 ),
        .I3(empty_n_reg),
        .I4(mixer_out_V_WREADY),
        .I5(ap_reg_ioackin_mixer_out_V_WREADY_reg_2),
        .O(ap_reg_ioackin_mixer_out_V_WREADY_reg_0));
  LUT2 #(
    .INIT(4'h1)) 
    \loop[0].remd_tmp[1][33]_i_1 
       (.I0(CO),
        .I1(ap_reg_ioackin_mixer_out_V_WREADY_reg_0),
        .O(\loop[0].remd_tmp_reg[1][33] ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_valid),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_reg_713[31]_i_1 
       (.I0(p_should_write_1_3_reg_704),
        .I1(ap_reg_ioackin_mixer_out_V_WREADY_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hEFFF0FC0)) 
    s_ready_t_i_1
       (.I0(\state[1]_i_2_n_0 ),
        .I1(rs2f_wreq_ack),
        .I2(rs2f_wreq_valid),
        .I3(state),
        .I4(mixer_out_V_AWREADY),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(mixer_out_V_AWREADY),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00F0F8F8)) 
    \state[0]_i_1__0 
       (.I0(mixer_out_V_AWREADY),
        .I1(state),
        .I2(rs2f_wreq_valid),
        .I3(rs2f_wreq_ack),
        .I4(\state[1]_i_2_n_0 ),
        .O(\state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \state[1]_i_1__0 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(rs2f_wreq_ack),
        .I2(rs2f_wreq_valid),
        .O(\state[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    \state[1]_i_2 
       (.I0(state),
        .I1(empty_n_reg),
        .I2(ap_reg_ioackin_mixer_out_V_AWREADY_reg_0),
        .I3(ap_enable_reg_pp0_iter42),
        .I4(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(rs2f_wreq_valid),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \write_val_2_4_write_s_reg_708[31]_i_1 
       (.I0(ap_reg_ioackin_mixer_out_V_WREADY_reg_0),
        .I1(or_cond_1_reg_642),
        .I2(or_cond_2_reg_654),
        .I3(or_cond_reg_631),
        .I4(or_cond_3_reg_666),
        .I5(or_cond_4_reg_677),
        .O(\write_val_2_4_write_s_reg_708_reg[0] ));
endmodule

(* ORIG_REF_NAME = "rc_receiver_mixer_out_V_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    \bus_wide_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.rdata_valid_t_reg ;

  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(\state_reg_n_0_[0] ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(\state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(state),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_throttl
   (Q,
    m_axi_mixer_out_V_AWVALID,
    \could_multi_bursts.loop_cnt_reg[5] ,
    D,
    AWLEN,
    \could_multi_bursts.awlen_buf_reg[1] ,
    AWVALID_Dummy,
    SR,
    E,
    ap_clk);
  output [0:0]Q;
  output m_axi_mixer_out_V_AWVALID;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]D;
  input [2:0]AWLEN;
  input \could_multi_bursts.awlen_buf_reg[1] ;
  input AWVALID_Dummy;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [2:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.awlen_buf_reg[1] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire m_axi_mixer_out_V_AWVALID;
  wire m_axi_mixer_out_V_AWVALID_INST_0_i_1_n_0;
  wire [7:1]p_0_in__1;
  wire [7:1]throttl_cnt_reg;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(m_axi_mixer_out_V_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_mixer_out_V_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[4]),
        .I5(m_axi_mixer_out_V_AWVALID_INST_0_i_1_n_0),
        .O(m_axi_mixer_out_V_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_mixer_out_V_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .O(m_axi_mixer_out_V_AWVALID_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(AWLEN[0]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(AWLEN[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[1] ),
        .I2(Q),
        .I3(throttl_cnt_reg[1]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFE010000FE01FE01)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(throttl_cnt_reg[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[3]),
        .I4(AWLEN[2]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(m_axi_mixer_out_V_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[5]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(m_axi_mixer_out_V_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[4]),
        .I2(m_axi_mixer_out_V_AWVALID_INST_0_i_1_n_0),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[7]));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_write
   (SR,
    m_axi_mixer_out_V_BREADY,
    AWVALID_Dummy,
    m_axi_mixer_out_V_WVALID,
    m_axi_mixer_out_V_WLAST,
    ap_reg_ioackin_mixer_out_V_WREADY_reg,
    ap_reg_ioackin_mixer_out_V_WREADY_reg_0,
    ap_reg_ioackin_mixer_out_V_AWREADY_reg,
    \write_val_2_4_write_s_reg_708_reg[0] ,
    E,
    ap_block_pp0_stage0_11001,
    \loop[0].remd_tmp_reg[1][33] ,
    m_axi_mixer_out_V_AWADDR,
    Q,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[7]_0 ,
    D,
    m_axi_mixer_out_V_WDATA,
    m_axi_mixer_out_V_WSTRB,
    ap_clk,
    I_WDATA,
    ap_reg_pp0_iter42_p_should_write_1_3_reg_704,
    ap_enable_reg_pp0_iter43,
    ap_reg_ioackin_mixer_out_V_WREADY_reg_1,
    ap_enable_reg_pp0_iter48,
    ap_reg_pp0_iter47_p_should_write_1_3_reg_704,
    \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ,
    ap_rst_n,
    ap_reg_ioackin_mixer_out_V_AWREADY_reg_0,
    or_cond_1_reg_642,
    or_cond_2_reg_654,
    or_cond_reg_631,
    or_cond_3_reg_666,
    or_cond_4_reg_677,
    p_should_write_1_3_reg_704,
    ap_reg_pp0_iter41_p_should_write_1_3_reg_704,
    ap_enable_reg_pp0_iter42,
    m_axi_mixer_out_V_WREADY,
    CO,
    \throttl_cnt_reg[4] ,
    m_axi_mixer_out_V_AWREADY,
    \throttl_cnt_reg[0] ,
    m_axi_mixer_out_V_AWVALID,
    m_axi_mixer_out_V_BVALID,
    ap_reg_pp0_iter41_p_write_to_1_3_reg_699);
  output [0:0]SR;
  output m_axi_mixer_out_V_BREADY;
  output AWVALID_Dummy;
  output m_axi_mixer_out_V_WVALID;
  output m_axi_mixer_out_V_WLAST;
  output ap_reg_ioackin_mixer_out_V_WREADY_reg;
  output ap_reg_ioackin_mixer_out_V_WREADY_reg_0;
  output ap_reg_ioackin_mixer_out_V_AWREADY_reg;
  output [0:0]\write_val_2_4_write_s_reg_708_reg[0] ;
  output [0:0]E;
  output ap_block_pp0_stage0_11001;
  output \loop[0].remd_tmp_reg[1][33] ;
  output [29:0]m_axi_mixer_out_V_AWADDR;
  output [3:0]Q;
  output [0:0]\throttl_cnt_reg[7] ;
  output \throttl_cnt_reg[7]_0 ;
  output [0:0]D;
  output [31:0]m_axi_mixer_out_V_WDATA;
  output [3:0]m_axi_mixer_out_V_WSTRB;
  input ap_clk;
  input [2:0]I_WDATA;
  input ap_reg_pp0_iter42_p_should_write_1_3_reg_704;
  input ap_enable_reg_pp0_iter43;
  input ap_reg_ioackin_mixer_out_V_WREADY_reg_1;
  input ap_enable_reg_pp0_iter48;
  input ap_reg_pp0_iter47_p_should_write_1_3_reg_704;
  input \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ;
  input ap_rst_n;
  input ap_reg_ioackin_mixer_out_V_AWREADY_reg_0;
  input or_cond_1_reg_642;
  input or_cond_2_reg_654;
  input or_cond_reg_631;
  input or_cond_3_reg_666;
  input or_cond_4_reg_677;
  input p_should_write_1_3_reg_704;
  input ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  input ap_enable_reg_pp0_iter42;
  input m_axi_mixer_out_V_WREADY;
  input [0:0]CO;
  input \throttl_cnt_reg[4] ;
  input m_axi_mixer_out_V_AWREADY;
  input [0:0]\throttl_cnt_reg[0] ;
  input m_axi_mixer_out_V_AWVALID;
  input m_axi_mixer_out_V_BVALID;
  input [2:0]ap_reg_pp0_iter41_p_write_to_1_3_reg_699;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]I_WDATA;
  wire [3:0]Q;
  wire [0:0]SR;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[31] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter42;
  wire ap_enable_reg_pp0_iter43;
  wire ap_enable_reg_pp0_iter48;
  wire ap_reg_ioackin_mixer_out_V_AWREADY_reg;
  wire ap_reg_ioackin_mixer_out_V_AWREADY_reg_0;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_0;
  wire ap_reg_ioackin_mixer_out_V_WREADY_reg_1;
  wire ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  wire [2:0]ap_reg_pp0_iter41_p_write_to_1_3_reg_699;
  wire ap_reg_pp0_iter42_p_should_write_1_3_reg_704;
  wire \ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ;
  wire ap_reg_pp0_iter47_p_should_write_1_3_reg_704;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_1 ;
  wire \beat_len_buf_reg[2]_i_1_n_2 ;
  wire \beat_len_buf_reg[2]_i_1_n_3 ;
  wire \beat_len_buf_reg[6]_i_1_n_0 ;
  wire \beat_len_buf_reg[6]_i_1_n_1 ;
  wire \beat_len_buf_reg[6]_i_1_n_2 ;
  wire \beat_len_buf_reg[6]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_2 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_3;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_4;
  wire buff_wdata_n_5;
  wire buff_wdata_n_6;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf3_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:1]data1;
  wire data_valid;
  wire [31:1]end_addr;
  wire \end_addr_buf[16]_i_2_n_0 ;
  wire \end_addr_buf[16]_i_3_n_0 ;
  wire \end_addr_buf[16]_i_4_n_0 ;
  wire \end_addr_buf[31]_i_2_n_0 ;
  wire \end_addr_buf[4]_i_2_n_0 ;
  wire \end_addr_buf[4]_i_3_n_0 ;
  wire \end_addr_buf[4]_i_4_n_0 ;
  wire \end_addr_buf[4]_i_5_n_0 ;
  wire \end_addr_buf_reg[12]_i_1_n_0 ;
  wire \end_addr_buf_reg[12]_i_1_n_1 ;
  wire \end_addr_buf_reg[12]_i_1_n_2 ;
  wire \end_addr_buf_reg[12]_i_1_n_3 ;
  wire \end_addr_buf_reg[16]_i_1_n_0 ;
  wire \end_addr_buf_reg[16]_i_1_n_1 ;
  wire \end_addr_buf_reg[16]_i_1_n_2 ;
  wire \end_addr_buf_reg[16]_i_1_n_3 ;
  wire \end_addr_buf_reg[20]_i_1_n_0 ;
  wire \end_addr_buf_reg[20]_i_1_n_1 ;
  wire \end_addr_buf_reg[20]_i_1_n_2 ;
  wire \end_addr_buf_reg[20]_i_1_n_3 ;
  wire \end_addr_buf_reg[24]_i_1_n_0 ;
  wire \end_addr_buf_reg[24]_i_1_n_1 ;
  wire \end_addr_buf_reg[24]_i_1_n_2 ;
  wire \end_addr_buf_reg[24]_i_1_n_3 ;
  wire \end_addr_buf_reg[28]_i_1_n_0 ;
  wire \end_addr_buf_reg[28]_i_1_n_1 ;
  wire \end_addr_buf_reg[28]_i_1_n_2 ;
  wire \end_addr_buf_reg[28]_i_1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1_n_2 ;
  wire \end_addr_buf_reg[31]_i_1_n_3 ;
  wire \end_addr_buf_reg[4]_i_1_n_0 ;
  wire \end_addr_buf_reg[4]_i_1_n_1 ;
  wire \end_addr_buf_reg[4]_i_1_n_2 ;
  wire \end_addr_buf_reg[4]_i_1_n_3 ;
  wire \end_addr_buf_reg[8]_i_1_n_0 ;
  wire \end_addr_buf_reg[8]_i_1_n_1 ;
  wire \end_addr_buf_reg[8]_i_1_n_2 ;
  wire \end_addr_buf_reg[8]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_0;
  wire fifo_resp_n_1;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_n_19;
  wire fifo_resp_n_2;
  wire fifo_resp_n_20;
  wire fifo_resp_n_21;
  wire fifo_resp_n_23;
  wire fifo_resp_n_24;
  wire fifo_resp_n_25;
  wire fifo_resp_n_26;
  wire fifo_resp_n_27;
  wire fifo_resp_n_28;
  wire fifo_resp_n_29;
  wire fifo_resp_n_3;
  wire fifo_resp_n_30;
  wire fifo_resp_n_31;
  wire fifo_resp_n_32;
  wire fifo_resp_n_33;
  wire fifo_resp_n_34;
  wire fifo_resp_n_36;
  wire fifo_resp_n_37;
  wire fifo_resp_n_39;
  wire fifo_resp_n_4;
  wire fifo_resp_n_44;
  wire fifo_resp_n_45;
  wire fifo_resp_n_46;
  wire fifo_resp_n_5;
  wire fifo_resp_n_6;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_n_9;
  wire fifo_resp_to_user_n_2;
  wire fifo_resp_to_user_n_3;
  wire fifo_resp_to_user_n_4;
  wire [32:32]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire \loop[0].remd_tmp_reg[1][33] ;
  wire [29:0]m_axi_mixer_out_V_AWADDR;
  wire m_axi_mixer_out_V_AWREADY;
  wire m_axi_mixer_out_V_AWVALID;
  wire m_axi_mixer_out_V_BREADY;
  wire m_axi_mixer_out_V_BVALID;
  wire [31:0]m_axi_mixer_out_V_WDATA;
  wire m_axi_mixer_out_V_WLAST;
  wire m_axi_mixer_out_V_WREADY;
  wire [3:0]m_axi_mixer_out_V_WSTRB;
  wire m_axi_mixer_out_V_WVALID;
  wire mixer_out_V_WREADY;
  wire mixer_out_V_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire or_cond_1_reg_642;
  wire or_cond_2_reg_654;
  wire or_cond_3_reg_666;
  wire or_cond_4_reg_677;
  wire or_cond_reg_631;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [18:18]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_47_in;
  wire p_should_write_1_3_reg_704;
  wire pop0;
  wire push;
  wire push_0;
  wire push_1;
  wire [2:0]q__0;
  wire rs2f_wreq_ack;
  wire [2:0]rs2f_wreq_data;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire [19:1]sect_cnt0;
  wire \sect_cnt_reg[12]_i_2_n_0 ;
  wire \sect_cnt_reg[12]_i_2_n_1 ;
  wire \sect_cnt_reg[12]_i_2_n_2 ;
  wire \sect_cnt_reg[12]_i_2_n_3 ;
  wire \sect_cnt_reg[16]_i_2_n_0 ;
  wire \sect_cnt_reg[16]_i_2_n_1 ;
  wire \sect_cnt_reg[16]_i_2_n_2 ;
  wire \sect_cnt_reg[16]_i_2_n_3 ;
  wire \sect_cnt_reg[19]_i_3_n_2 ;
  wire \sect_cnt_reg[19]_i_3_n_3 ;
  wire \sect_cnt_reg[4]_i_2_n_0 ;
  wire \sect_cnt_reg[4]_i_2_n_1 ;
  wire \sect_cnt_reg[4]_i_2_n_2 ;
  wire \sect_cnt_reg[4]_i_2_n_3 ;
  wire \sect_cnt_reg[8]_i_2_n_0 ;
  wire \sect_cnt_reg[8]_i_2_n_1 ;
  wire \sect_cnt_reg[8]_i_2_n_2 ;
  wire \sect_cnt_reg[8]_i_2_n_3 ;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[3] ;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire \throttl_cnt_reg[4] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire [1:0]tmp_strb;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_0;
  wire [0:0]\write_val_2_4_write_s_reg_708_reg[0] ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]\NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,fifo_wreq_n_16,1'b1}));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[2]_i_2_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1_n_0 ,\beat_len_buf_reg[2]_i_1_n_1 ,\beat_len_buf_reg[2]_i_1_n_2 ,\beat_len_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_0_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\beat_len_buf[2]_i_2_n_0 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1 
       (.CI(\beat_len_buf_reg[2]_i_1_n_0 ),
        .CO({\beat_len_buf_reg[6]_i_1_n_0 ,\beat_len_buf_reg[6]_i_1_n_1 ,\beat_len_buf_reg[6]_i_1_n_2 ,\beat_len_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[6]_i_1_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1_n_2 ,\beat_len_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_buffer buff_wdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_wdata_n_18),
        .E(\bus_wide_gen.data_buf3_out ),
        .I_WDATA(I_WDATA),
        .Q(usedw_reg),
        .S({buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6}),
        .SR(\bus_wide_gen.data_buf5_out ),
        .WEA(mixer_out_V_WVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter43(ap_enable_reg_pp0_iter43),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg(ap_reg_ioackin_mixer_out_V_WREADY_reg_1),
        .ap_reg_pp0_iter42_p_should_write_1_3_reg_704(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_mixer_out_V_WVALID),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[3] (\bus_wide_gen.fifo_burst_n_4 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (buff_wdata_n_17),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (buff_wdata_n_19),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[0] (buff_wdata_n_39),
        .\bus_wide_gen.strb_buf_reg[1] (buff_wdata_n_20),
        .\bus_wide_gen.strb_buf_reg[1]_0 ({tmp_strb,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38}),
        .data_valid(data_valid),
        .empty_n_reg_0(fifo_resp_to_user_n_2),
        .m_axi_mixer_out_V_WREADY(m_axi_mixer_out_V_WREADY),
        .m_axi_mixer_out_V_WSTRB(m_axi_mixer_out_V_WSTRB[1:0]),
        .mixer_out_V_WREADY(mixer_out_V_WREADY),
        .\q_tmp_reg[13]_0 (SR),
        .\usedw_reg[7]_0 ({buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(m_axi_mixer_out_V_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(m_axi_mixer_out_V_WVALID),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_38),
        .Q(m_axi_mixer_out_V_WDATA[0]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_28),
        .Q(m_axi_mixer_out_V_WDATA[10]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_27),
        .Q(m_axi_mixer_out_V_WDATA[11]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_26),
        .Q(m_axi_mixer_out_V_WDATA[12]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_25),
        .Q(m_axi_mixer_out_V_WDATA[13]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_24),
        .Q(m_axi_mixer_out_V_WDATA[14]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_23),
        .Q(m_axi_mixer_out_V_WDATA[15]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_38),
        .Q(m_axi_mixer_out_V_WDATA[16]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_37),
        .Q(m_axi_mixer_out_V_WDATA[17]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_36),
        .Q(m_axi_mixer_out_V_WDATA[18]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_35),
        .Q(m_axi_mixer_out_V_WDATA[19]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_37),
        .Q(m_axi_mixer_out_V_WDATA[1]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_34),
        .Q(m_axi_mixer_out_V_WDATA[20]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_33),
        .Q(m_axi_mixer_out_V_WDATA[21]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_32),
        .Q(m_axi_mixer_out_V_WDATA[22]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_31),
        .Q(m_axi_mixer_out_V_WDATA[23]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_30),
        .Q(m_axi_mixer_out_V_WDATA[24]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_29),
        .Q(m_axi_mixer_out_V_WDATA[25]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_28),
        .Q(m_axi_mixer_out_V_WDATA[26]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_27),
        .Q(m_axi_mixer_out_V_WDATA[27]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_26),
        .Q(m_axi_mixer_out_V_WDATA[28]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_25),
        .Q(m_axi_mixer_out_V_WDATA[29]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_36),
        .Q(m_axi_mixer_out_V_WDATA[2]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_24),
        .Q(m_axi_mixer_out_V_WDATA[30]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_23),
        .Q(m_axi_mixer_out_V_WDATA[31]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_35),
        .Q(m_axi_mixer_out_V_WDATA[3]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_34),
        .Q(m_axi_mixer_out_V_WDATA[4]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_33),
        .Q(m_axi_mixer_out_V_WDATA[5]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_32),
        .Q(m_axi_mixer_out_V_WDATA[6]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_31),
        .Q(m_axi_mixer_out_V_WDATA[7]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_30),
        .Q(m_axi_mixer_out_V_WDATA[8]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_29),
        .Q(m_axi_mixer_out_V_WDATA[9]),
        .R(\bus_wide_gen.data_buf5_out ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.E(\bus_wide_gen.first_pad ),
        .O(data1[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_17 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_15 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (m_axi_mixer_out_V_WVALID),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.fifo_burst_n_4 ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf2_out ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.data_buf ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_16 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_2 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[2] (\bus_wide_gen.fifo_burst_n_19 ),
        .\bus_wide_gen.strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_18 ),
        .\could_multi_bursts.awaddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_14 ),
        .\could_multi_bursts.awlen_buf_reg[3] (\bus_wide_gen.fifo_burst_n_5 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_6 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .\dout_buf_reg[17] (tmp_strb),
        .dout_valid_reg(buff_wdata_n_17),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_39),
        .m_axi_mixer_out_V_WLAST(m_axi_mixer_out_V_WLAST),
        .m_axi_mixer_out_V_WREADY(m_axi_mixer_out_V_WREADY),
        .m_axi_mixer_out_V_WSTRB(m_axi_mixer_out_V_WSTRB[3:2]),
        .push(push_0),
        .\sect_addr_buf_reg[1] (\sect_addr_buf_reg_n_0_[1] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_19),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_39),
        .Q(m_axi_mixer_out_V_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_20),
        .Q(m_axi_mixer_out_V_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(m_axi_mixer_out_V_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(m_axi_mixer_out_V_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_37),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .O(awaddr_tmp[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .O(awaddr_tmp[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_mixer_out_V_AWADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_mixer_out_V_AWADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_mixer_out_V_AWADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .O(\could_multi_bursts.awaddr_buf[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .O(awaddr_tmp[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .O(awaddr_tmp[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_mixer_out_V_AWADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_mixer_out_V_AWADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\bus_wide_gen.fifo_burst_n_14 ),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_mixer_out_V_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_mixer_out_V_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_mixer_out_V_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_mixer_out_V_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_mixer_out_V_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_mixer_out_V_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_mixer_out_V_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_mixer_out_V_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_mixer_out_V_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_mixer_out_V_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_mixer_out_V_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_mixer_out_V_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_mixer_out_V_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_mixer_out_V_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_mixer_out_V_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_mixer_out_V_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_mixer_out_V_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_mixer_out_V_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_mixer_out_V_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_mixer_out_V_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_mixer_out_V_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_mixer_out_V_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_mixer_out_V_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_mixer_out_V_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_mixer_out_V_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_mixer_out_V_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_mixer_out_V_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_mixer_out_V_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_mixer_out_V_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_mixer_out_V_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_mixer_out_V_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_mixer_out_V_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_mixer_out_V_AWADDR[2:0],1'b0}),
        .O(data1[4:1]),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[5]_i_1_n_0 ),
        .Q(m_axi_mixer_out_V_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_mixer_out_V_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_mixer_out_V_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_mixer_out_V_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_mixer_out_V_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_mixer_out_V_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_mixer_out_V_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(last_sect),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_36),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[16]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[16]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[16]_i_4 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_3 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_4 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_5 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(\end_addr_buf[4]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[12]_i_1 
       (.CI(\end_addr_buf_reg[8]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[12]_i_1_n_0 ,\end_addr_buf_reg[12]_i_1_n_1 ,\end_addr_buf_reg[12]_i_1_n_2 ,\end_addr_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[12:9]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[16]_i_1 
       (.CI(\end_addr_buf_reg[12]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[16]_i_1_n_0 ,\end_addr_buf_reg[16]_i_1_n_1 ,\end_addr_buf_reg[16]_i_1_n_2 ,\end_addr_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[30] }),
        .O(end_addr[16:13]),
        .S({\align_len_reg_n_0_[31] ,\end_addr_buf[16]_i_2_n_0 ,\end_addr_buf[16]_i_3_n_0 ,\end_addr_buf[16]_i_4_n_0 }));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[20]_i_1 
       (.CI(\end_addr_buf_reg[16]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[20]_i_1_n_0 ,\end_addr_buf_reg[20]_i_1_n_1 ,\end_addr_buf_reg[20]_i_1_n_2 ,\end_addr_buf_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[20:17]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[24]_i_1 
       (.CI(\end_addr_buf_reg[20]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[24]_i_1_n_0 ,\end_addr_buf_reg[24]_i_1_n_1 ,\end_addr_buf_reg[24]_i_1_n_2 ,\end_addr_buf_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[24:21]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[28]_i_1 
       (.CI(\end_addr_buf_reg[24]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[28]_i_1_n_0 ,\end_addr_buf_reg[28]_i_1_n_1 ,\end_addr_buf_reg[28]_i_1_n_2 ,\end_addr_buf_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[28:25]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1 
       (.CI(\end_addr_buf_reg[28]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED [3:2],\end_addr_buf_reg[31]_i_1_n_2 ,\end_addr_buf_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[30] ,1'b0}),
        .O({\NLW_end_addr_buf_reg[31]_i_1_O_UNCONNECTED [3],end_addr[31:29]}),
        .S({1'b0,\align_len_reg_n_0_[31] ,\end_addr_buf[31]_i_2_n_0 ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[4]_i_1_n_0 ,\end_addr_buf_reg[4]_i_1_n_1 ,\end_addr_buf_reg[4]_i_1_n_2 ,\end_addr_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] }),
        .O({end_addr[4:2],\NLW_end_addr_buf_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\end_addr_buf[4]_i_2_n_0 ,\end_addr_buf[4]_i_3_n_0 ,\end_addr_buf[4]_i_4_n_0 ,\end_addr_buf[4]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[8]_i_1 
       (.CI(\end_addr_buf_reg[4]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[8]_i_1_n_0 ,\end_addr_buf_reg[8]_i_1_n_1 ,\end_addr_buf_reg[8]_i_1_n_2 ,\end_addr_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[8:5]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_fifo__parameterized1 fifo_resp
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(first_sect),
        .D({fifo_resp_n_2,fifo_resp_n_3,fifo_resp_n_4,fifo_resp_n_5,fifo_resp_n_6,fifo_resp_n_7,fifo_resp_n_8,fifo_resp_n_9,fifo_resp_n_10,fifo_resp_n_11,fifo_resp_n_12,fifo_resp_n_13,fifo_resp_n_14,fifo_resp_n_15,fifo_resp_n_16,fifo_resp_n_17,fifo_resp_n_18,fifo_resp_n_19,fifo_resp_n_20,fifo_resp_n_21}),
        .E(pop0),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\beat_len_buf_reg[9] (beat_len_buf),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_37),
        .\could_multi_bursts.last_sect_buf_reg (p_47_in),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_resp_n_0),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_36),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] ,\end_addr_buf_reg_n_0_[1] }),
        .\end_addr_buf_reg[31] (last_sect),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .full_n_reg_0(m_axi_mixer_out_V_BREADY),
        .invalid_len_event_reg1(invalid_len_event_reg1),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_45),
        .m_axi_mixer_out_V_AWREADY(m_axi_mixer_out_V_AWREADY),
        .m_axi_mixer_out_V_BVALID(m_axi_mixer_out_V_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_wreq(next_wreq),
        .\pout_reg[2]_0 (fifo_resp_n_39),
        .push(push_0),
        .push_0(push),
        .\sect_addr_buf_reg[1] (fifo_resp_n_23),
        .sect_cnt0(sect_cnt0),
        .\sect_end_buf_reg[1] (fifo_resp_n_1),
        .\sect_end_buf_reg[1]_0 (fifo_resp_n_46),
        .\sect_end_buf_reg[1]_1 (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[0] (fifo_resp_n_25),
        .\sect_len_buf_reg[1] (fifo_resp_n_26),
        .\sect_len_buf_reg[2] (fifo_resp_n_27),
        .\sect_len_buf_reg[3] (fifo_resp_n_24),
        .\sect_len_buf_reg[3]_0 (fifo_resp_n_28),
        .\sect_len_buf_reg[4] (fifo_resp_n_29),
        .\sect_len_buf_reg[4]_0 (\bus_wide_gen.fifo_burst_n_6 ),
        .\sect_len_buf_reg[5] (fifo_resp_n_30),
        .\sect_len_buf_reg[6] (fifo_resp_n_31),
        .\sect_len_buf_reg[7] (fifo_resp_n_32),
        .\sect_len_buf_reg[7]_0 (\bus_wide_gen.fifo_burst_n_5 ),
        .\sect_len_buf_reg[8] (fifo_resp_n_33),
        .\sect_len_buf_reg[9] (fifo_resp_n_34),
        .\start_addr_buf_reg[30] ({p_0_in_0,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\start_addr_reg[30] (\start_addr_reg_n_0_[30] ),
        .\throttl_cnt_reg[4] (\throttl_cnt_reg[4] ),
        .wreq_handling_reg(fifo_resp_n_44),
        .wreq_handling_reg_0(wreq_handling_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.WEA(mixer_out_V_WVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter42(ap_enable_reg_pp0_iter42),
        .ap_enable_reg_pp0_iter43(ap_enable_reg_pp0_iter43),
        .ap_enable_reg_pp0_iter48(ap_enable_reg_pp0_iter48),
        .ap_reg_ioackin_mixer_out_V_AWREADY_reg(fifo_resp_to_user_n_4),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg(fifo_resp_to_user_n_2),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg_0(fifo_resp_to_user_n_3),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg_1(ap_reg_ioackin_mixer_out_V_WREADY_reg_1),
        .ap_reg_pp0_iter41_p_should_write_1_3_reg_704(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .ap_reg_pp0_iter42_p_should_write_1_3_reg_704(ap_reg_pp0_iter42_p_should_write_1_3_reg_704),
        .ap_reg_pp0_iter47_p_should_write_1_3_reg_704(ap_reg_pp0_iter47_p_should_write_1_3_reg_704),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .m_axi_mixer_out_V_BREADY(m_axi_mixer_out_V_BREADY),
        .push(push),
        .s_ready_t_reg(ap_reg_ioackin_mixer_out_V_WREADY_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_fifo__parameterized0 fifo_wreq
       (.E(pop0),
        .Q({fifo_wreq_data,q__0}),
        .S({fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}),
        .SR(fifo_wreq_n_2),
        .\align_len_reg[31] (align_len0),
        .\align_len_reg[31]_0 (fifo_wreq_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.last_sect_buf_reg ({fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15}),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_1),
        .\end_addr_buf_reg[31] (last_sect),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .in(rs2f_wreq_data),
        .invalid_len_event_reg(fifo_wreq_n_8),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[0] (fifo_wreq_n_17),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .wreq_handling_reg(wreq_handling_reg_n_0));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h41)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[16] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[13] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(first_sect_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(first_sect_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(p_0_in_0),
        .I3(\sect_cnt_reg_n_0_[3] ),
        .O(first_sect_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h4001)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(\sect_cnt_reg_n_0_[1] ),
        .I2(p_0_in_0),
        .I3(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_45),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_18}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_mixer_out_V_m_axi_reg_slice rs_wreq
       (.CO(CO),
        .E(E),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter42(ap_enable_reg_pp0_iter42),
        .ap_reg_ioackin_mixer_out_V_AWREADY_reg(ap_reg_ioackin_mixer_out_V_AWREADY_reg),
        .ap_reg_ioackin_mixer_out_V_AWREADY_reg_0(ap_reg_ioackin_mixer_out_V_AWREADY_reg_0),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg(ap_reg_ioackin_mixer_out_V_WREADY_reg),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg_0(ap_reg_ioackin_mixer_out_V_WREADY_reg_0),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg_1(ap_reg_ioackin_mixer_out_V_WREADY_reg_1),
        .ap_reg_ioackin_mixer_out_V_WREADY_reg_2(fifo_resp_to_user_n_3),
        .ap_reg_pp0_iter41_p_should_write_1_3_reg_704(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .\ap_reg_pp0_iter41_p_should_write_1_3_reg_704_reg[0]__0 (fifo_resp_to_user_n_4),
        .ap_reg_pp0_iter41_p_write_to_1_3_reg_699(ap_reg_pp0_iter41_p_write_to_1_3_reg_699),
        .\ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] (\ap_reg_pp0_iter42_p_should_write_1_3_reg_704_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .empty_n_reg(fifo_resp_to_user_n_2),
        .in(rs2f_wreq_data),
        .\loop[0].remd_tmp_reg[1][33] (\loop[0].remd_tmp_reg[1][33] ),
        .mixer_out_V_WREADY(mixer_out_V_WREADY),
        .or_cond_1_reg_642(or_cond_1_reg_642),
        .or_cond_2_reg_654(or_cond_2_reg_654),
        .or_cond_3_reg_666(or_cond_3_reg_666),
        .or_cond_4_reg_677(or_cond_4_reg_677),
        .or_cond_reg_631(or_cond_reg_631),
        .p_should_write_1_3_reg_704(p_should_write_1_3_reg_704),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\write_val_2_4_write_s_reg_708_reg[0] (\write_val_2_4_write_s_reg_708_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(first_sect),
        .O(sect_addr[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(first_sect),
        .O(sect_addr[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(first_sect),
        .O(sect_addr[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(first_sect),
        .O(sect_addr[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(first_sect),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(first_sect),
        .O(sect_addr[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(first_sect),
        .O(sect_addr[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(first_sect),
        .O(sect_addr[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(first_sect),
        .O(sect_addr[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(first_sect),
        .O(sect_addr[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(first_sect),
        .O(sect_addr[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(first_sect),
        .O(sect_addr[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(first_sect),
        .O(sect_addr[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(first_sect),
        .O(sect_addr[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(first_sect),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(first_sect),
        .O(sect_addr[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_2 
       (.I0(first_sect),
        .I1(p_0_in_0),
        .O(sect_addr[4]));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(fifo_resp_n_23));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_resp_n_23));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_resp_n_23));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_resp_n_23));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_21),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_11),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_10),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_9),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_2 
       (.CI(\sect_cnt_reg[8]_i_2_n_0 ),
        .CO({\sect_cnt_reg[12]_i_2_n_0 ,\sect_cnt_reg[12]_i_2_n_1 ,\sect_cnt_reg[12]_i_2_n_2 ,\sect_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_8),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_7),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_6),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_5),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_2 
       (.CI(\sect_cnt_reg[12]_i_2_n_0 ),
        .CO({\sect_cnt_reg[16]_i_2_n_0 ,\sect_cnt_reg[16]_i_2_n_1 ,\sect_cnt_reg[16]_i_2_n_2 ,\sect_cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_4),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_3),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_2),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[19]_i_3 
       (.CI(\sect_cnt_reg[16]_i_2_n_0 ),
        .CO({\NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED [3:2],\sect_cnt_reg[19]_i_3_n_2 ,\sect_cnt_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED [3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_20),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_19),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_18),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_17),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[4]_i_2_n_0 ,\sect_cnt_reg[4]_i_2_n_1 ,\sect_cnt_reg[4]_i_2_n_2 ,\sect_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_16),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_15),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_14),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_13),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_2 
       (.CI(\sect_cnt_reg[4]_i_2_n_0 ),
        .CO({\sect_cnt_reg[8]_i_2_n_0 ,\sect_cnt_reg[8]_i_2_n_1 ,\sect_cnt_reg[8]_i_2_n_2 ,\sect_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_17),
        .D(fifo_resp_n_12),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_46),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_25),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_26),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_27),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_28),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_29),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_30),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_31),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_32),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_33),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_24),
        .D(fifo_resp_n_34),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(1'b1),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(\throttl_cnt_reg[7]_0 ),
        .I2(\throttl_cnt_reg[0] ),
        .O(D));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_mixer_out_V_WREADY),
        .I1(m_axi_mixer_out_V_WVALID),
        .I2(\throttl_cnt_reg[4] ),
        .I3(\throttl_cnt_reg[7]_0 ),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_3 
       (.I0(m_axi_mixer_out_V_AWVALID),
        .I1(m_axi_mixer_out_V_AWREADY),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_44),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_sdiv_bkb
   (\tmp_s_reg_733_reg[2] ,
    \tmp_s_reg_733_reg[1] ,
    \tmp_s_reg_733_reg[0] ,
    CO,
    ap_block_pp0_stage0_11001,
    ap_clk,
    ap_reg_pp0_iter41_p_should_write_1_3_reg_704,
    s_ready_t_reg,
    I_WDATA,
    Q,
    \p_Val2_2_reg_718_reg[31] ,
    s_ready_t_reg_0);
  output \tmp_s_reg_733_reg[2] ;
  output \tmp_s_reg_733_reg[1] ;
  output \tmp_s_reg_733_reg[0] ;
  output [0:0]CO;
  input ap_block_pp0_stage0_11001;
  input ap_clk;
  input ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  input s_ready_t_reg;
  input [2:0]I_WDATA;
  input [31:0]Q;
  input [31:0]\p_Val2_2_reg_718_reg[31] ;
  input s_ready_t_reg_0;

  wire [0:0]CO;
  wire [2:0]I_WDATA;
  wire [31:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  wire [31:0]\p_Val2_2_reg_718_reg[31] ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire \tmp_s_reg_733_reg[0] ;
  wire \tmp_s_reg_733_reg[1] ;
  wire \tmp_s_reg_733_reg[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_sdiv_bkb_div rc_receiver_sdiv_bkb_div_U
       (.CO(CO),
        .I_WDATA(I_WDATA),
        .Q(Q),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter41_p_should_write_1_3_reg_704(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .\p_Val2_2_reg_718_reg[31] (\p_Val2_2_reg_718_reg[31] ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .\tmp_s_reg_733_reg[0] (\tmp_s_reg_733_reg[0] ),
        .\tmp_s_reg_733_reg[1] (\tmp_s_reg_733_reg[1] ),
        .\tmp_s_reg_733_reg[2] (\tmp_s_reg_733_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_sdiv_bkb_div
   (\tmp_s_reg_733_reg[2] ,
    \tmp_s_reg_733_reg[1] ,
    \tmp_s_reg_733_reg[0] ,
    CO,
    ap_block_pp0_stage0_11001,
    ap_clk,
    ap_reg_pp0_iter41_p_should_write_1_3_reg_704,
    s_ready_t_reg,
    I_WDATA,
    Q,
    \p_Val2_2_reg_718_reg[31] ,
    s_ready_t_reg_0);
  output \tmp_s_reg_733_reg[2] ;
  output \tmp_s_reg_733_reg[1] ;
  output \tmp_s_reg_733_reg[0] ;
  output [0:0]CO;
  input ap_block_pp0_stage0_11001;
  input ap_clk;
  input ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  input s_ready_t_reg;
  input [2:0]I_WDATA;
  input [31:0]Q;
  input [31:0]\p_Val2_2_reg_718_reg[31] ;
  input s_ready_t_reg_0;

  wire [0:0]CO;
  wire [2:0]I_WDATA;
  wire [31:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_reg_pp0_iter41_p_should_write_1_3_reg_704;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[16] ;
  wire \dividend0_reg_n_0_[17] ;
  wire \dividend0_reg_n_0_[18] ;
  wire \dividend0_reg_n_0_[19] ;
  wire \dividend0_reg_n_0_[20] ;
  wire \dividend0_reg_n_0_[21] ;
  wire \dividend0_reg_n_0_[22] ;
  wire \dividend0_reg_n_0_[23] ;
  wire \dividend0_reg_n_0_[24] ;
  wire \dividend0_reg_n_0_[25] ;
  wire \dividend0_reg_n_0_[26] ;
  wire \dividend0_reg_n_0_[27] ;
  wire \dividend0_reg_n_0_[28] ;
  wire \dividend0_reg_n_0_[29] ;
  wire \dividend0_reg_n_0_[30] ;
  wire \dividend0_reg_n_0_[31] ;
  wire \dividend0_reg_n_0_[32] ;
  wire \dividend0_reg_n_0_[33] ;
  wire \dividend0_reg_n_0_[34] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire \dividend_tmp[0][35]_i_4_n_0 ;
  wire \dividend_tmp[0][35]_i_5_n_0 ;
  wire \dividend_tmp[0][35]_i_6_n_0 ;
  wire \dividend_tmp_reg[0][35]_i_3_n_2 ;
  wire \dividend_tmp_reg[0][35]_i_3_n_3 ;
  wire [35:5]dividend_u;
  wire [35:5]dividend_u0;
  wire \divisor0_reg_n_0_[10] ;
  wire \divisor0_reg_n_0_[11] ;
  wire \divisor0_reg_n_0_[12] ;
  wire \divisor0_reg_n_0_[13] ;
  wire \divisor0_reg_n_0_[14] ;
  wire \divisor0_reg_n_0_[15] ;
  wire \divisor0_reg_n_0_[16] ;
  wire \divisor0_reg_n_0_[17] ;
  wire \divisor0_reg_n_0_[18] ;
  wire \divisor0_reg_n_0_[19] ;
  wire \divisor0_reg_n_0_[20] ;
  wire \divisor0_reg_n_0_[21] ;
  wire \divisor0_reg_n_0_[22] ;
  wire \divisor0_reg_n_0_[23] ;
  wire \divisor0_reg_n_0_[24] ;
  wire \divisor0_reg_n_0_[25] ;
  wire \divisor0_reg_n_0_[26] ;
  wire \divisor0_reg_n_0_[27] ;
  wire \divisor0_reg_n_0_[28] ;
  wire \divisor0_reg_n_0_[29] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[30] ;
  wire \divisor0_reg_n_0_[31] ;
  wire \divisor0_reg_n_0_[32] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire \divisor0_reg_n_0_[8] ;
  wire \divisor0_reg_n_0_[9] ;
  wire \divisor_tmp[0][10]_i_3_n_0 ;
  wire \divisor_tmp[0][10]_i_4_n_0 ;
  wire \divisor_tmp[0][10]_i_5_n_0 ;
  wire \divisor_tmp[0][10]_i_6_n_0 ;
  wire \divisor_tmp[0][14]_i_3_n_0 ;
  wire \divisor_tmp[0][14]_i_4_n_0 ;
  wire \divisor_tmp[0][14]_i_5_n_0 ;
  wire \divisor_tmp[0][14]_i_6_n_0 ;
  wire \divisor_tmp[0][18]_i_3_n_0 ;
  wire \divisor_tmp[0][18]_i_4_n_0 ;
  wire \divisor_tmp[0][18]_i_5_n_0 ;
  wire \divisor_tmp[0][18]_i_6_n_0 ;
  wire \divisor_tmp[0][22]_i_3_n_0 ;
  wire \divisor_tmp[0][22]_i_4_n_0 ;
  wire \divisor_tmp[0][22]_i_5_n_0 ;
  wire \divisor_tmp[0][22]_i_6_n_0 ;
  wire \divisor_tmp[0][26]_i_3_n_0 ;
  wire \divisor_tmp[0][26]_i_4_n_0 ;
  wire \divisor_tmp[0][26]_i_5_n_0 ;
  wire \divisor_tmp[0][26]_i_6_n_0 ;
  wire \divisor_tmp[0][30]_i_3_n_0 ;
  wire \divisor_tmp[0][30]_i_4_n_0 ;
  wire \divisor_tmp[0][30]_i_5_n_0 ;
  wire \divisor_tmp[0][30]_i_6_n_0 ;
  wire \divisor_tmp[0][33]_i_3_n_0 ;
  wire \divisor_tmp[0][33]_i_4_n_0 ;
  wire \divisor_tmp[0][33]_i_5_n_0 ;
  wire \divisor_tmp[0][6]_i_3_n_0 ;
  wire \divisor_tmp[0][6]_i_4_n_0 ;
  wire \divisor_tmp[0][6]_i_5_n_0 ;
  wire \divisor_tmp[0][6]_i_6_n_0 ;
  wire \divisor_tmp[0][6]_i_7_n_0 ;
  wire \divisor_tmp_reg[0][10]_i_2_n_0 ;
  wire \divisor_tmp_reg[0][10]_i_2_n_1 ;
  wire \divisor_tmp_reg[0][10]_i_2_n_2 ;
  wire \divisor_tmp_reg[0][10]_i_2_n_3 ;
  wire \divisor_tmp_reg[0][14]_i_2_n_0 ;
  wire \divisor_tmp_reg[0][14]_i_2_n_1 ;
  wire \divisor_tmp_reg[0][14]_i_2_n_2 ;
  wire \divisor_tmp_reg[0][14]_i_2_n_3 ;
  wire \divisor_tmp_reg[0][18]_i_2_n_0 ;
  wire \divisor_tmp_reg[0][18]_i_2_n_1 ;
  wire \divisor_tmp_reg[0][18]_i_2_n_2 ;
  wire \divisor_tmp_reg[0][18]_i_2_n_3 ;
  wire \divisor_tmp_reg[0][22]_i_2_n_0 ;
  wire \divisor_tmp_reg[0][22]_i_2_n_1 ;
  wire \divisor_tmp_reg[0][22]_i_2_n_2 ;
  wire \divisor_tmp_reg[0][22]_i_2_n_3 ;
  wire \divisor_tmp_reg[0][26]_i_2_n_0 ;
  wire \divisor_tmp_reg[0][26]_i_2_n_1 ;
  wire \divisor_tmp_reg[0][26]_i_2_n_2 ;
  wire \divisor_tmp_reg[0][26]_i_2_n_3 ;
  wire \divisor_tmp_reg[0][30]_i_2_n_0 ;
  wire \divisor_tmp_reg[0][30]_i_2_n_1 ;
  wire \divisor_tmp_reg[0][30]_i_2_n_2 ;
  wire \divisor_tmp_reg[0][30]_i_2_n_3 ;
  wire \divisor_tmp_reg[0][33]_i_2_n_2 ;
  wire \divisor_tmp_reg[0][33]_i_2_n_3 ;
  wire \divisor_tmp_reg[0][6]_i_2_n_0 ;
  wire \divisor_tmp_reg[0][6]_i_2_n_1 ;
  wire \divisor_tmp_reg[0][6]_i_2_n_2 ;
  wire \divisor_tmp_reg[0][6]_i_2_n_3 ;
  wire [33:3]divisor_u;
  wire [33:3]divisor_u0;
  wire \loop[13].dividend_tmp_reg[14][34]_srl15_i_2_n_0 ;
  wire \loop[13].dividend_tmp_reg[14][34]_srl15_i_2_n_1 ;
  wire \loop[13].dividend_tmp_reg[14][34]_srl15_i_2_n_2 ;
  wire \loop[13].dividend_tmp_reg[14][34]_srl15_i_2_n_3 ;
  wire \loop[13].dividend_tmp_reg[14][34]_srl15_i_3_n_0 ;
  wire \loop[13].dividend_tmp_reg[14][34]_srl15_i_4_n_0 ;
  wire \loop[13].dividend_tmp_reg[14][34]_srl15_i_5_n_0 ;
  wire \loop[13].dividend_tmp_reg[14][34]_srl15_i_6_n_0 ;
  wire \loop[17].dividend_tmp_reg[18][34]_srl19_i_2_n_0 ;
  wire \loop[17].dividend_tmp_reg[18][34]_srl19_i_2_n_1 ;
  wire \loop[17].dividend_tmp_reg[18][34]_srl19_i_2_n_2 ;
  wire \loop[17].dividend_tmp_reg[18][34]_srl19_i_2_n_3 ;
  wire \loop[17].dividend_tmp_reg[18][34]_srl19_i_3_n_0 ;
  wire \loop[17].dividend_tmp_reg[18][34]_srl19_i_4_n_0 ;
  wire \loop[17].dividend_tmp_reg[18][34]_srl19_i_5_n_0 ;
  wire \loop[17].dividend_tmp_reg[18][34]_srl19_i_6_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][34]_srl3_i_2_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][34]_srl3_i_2_n_1 ;
  wire \loop[1].dividend_tmp_reg[2][34]_srl3_i_2_n_2 ;
  wire \loop[1].dividend_tmp_reg[2][34]_srl3_i_2_n_3 ;
  wire \loop[1].dividend_tmp_reg[2][34]_srl3_i_3_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][34]_srl3_i_4_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][34]_srl3_i_5_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][34]_srl3_i_6_n_0 ;
  wire \loop[21].dividend_tmp_reg[22][34]_srl23_i_2_n_0 ;
  wire \loop[21].dividend_tmp_reg[22][34]_srl23_i_2_n_1 ;
  wire \loop[21].dividend_tmp_reg[22][34]_srl23_i_2_n_2 ;
  wire \loop[21].dividend_tmp_reg[22][34]_srl23_i_2_n_3 ;
  wire \loop[21].dividend_tmp_reg[22][34]_srl23_i_3_n_0 ;
  wire \loop[21].dividend_tmp_reg[22][34]_srl23_i_4_n_0 ;
  wire \loop[21].dividend_tmp_reg[22][34]_srl23_i_5_n_0 ;
  wire \loop[21].dividend_tmp_reg[22][34]_srl23_i_6_n_0 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_i_2_n_0 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_i_2_n_1 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_i_2_n_2 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_i_2_n_3 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_i_3_n_0 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_i_4_n_0 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_i_5_n_0 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_i_6_n_0 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_i_7_n_0 ;
  wire \loop[5].dividend_tmp_reg[6][34]_srl7_i_2_n_0 ;
  wire \loop[5].dividend_tmp_reg[6][34]_srl7_i_2_n_1 ;
  wire \loop[5].dividend_tmp_reg[6][34]_srl7_i_2_n_2 ;
  wire \loop[5].dividend_tmp_reg[6][34]_srl7_i_2_n_3 ;
  wire \loop[5].dividend_tmp_reg[6][34]_srl7_i_3_n_0 ;
  wire \loop[5].dividend_tmp_reg[6][34]_srl7_i_4_n_0 ;
  wire \loop[5].dividend_tmp_reg[6][34]_srl7_i_5_n_0 ;
  wire \loop[5].dividend_tmp_reg[6][34]_srl7_i_6_n_0 ;
  wire \loop[9].dividend_tmp_reg[10][34]_srl11_i_2_n_0 ;
  wire \loop[9].dividend_tmp_reg[10][34]_srl11_i_2_n_1 ;
  wire \loop[9].dividend_tmp_reg[10][34]_srl11_i_2_n_2 ;
  wire \loop[9].dividend_tmp_reg[10][34]_srl11_i_2_n_3 ;
  wire \loop[9].dividend_tmp_reg[10][34]_srl11_i_3_n_0 ;
  wire \loop[9].dividend_tmp_reg[10][34]_srl11_i_4_n_0 ;
  wire \loop[9].dividend_tmp_reg[10][34]_srl11_i_5_n_0 ;
  wire \loop[9].dividend_tmp_reg[10][34]_srl11_i_6_n_0 ;
  wire p_0_in;
  wire p_1_in;
  wire [31:0]\p_Val2_2_reg_718_reg[31] ;
  wire \quot[1]_i_1_n_0 ;
  wire \quot[2]_i_1_n_0 ;
  wire \quot_reg_n_0_[0] ;
  wire \quot_reg_n_0_[1] ;
  wire \quot_reg_n_0_[2] ;
  wire [2:0]quot_u;
  wire rc_receiver_sdiv_bkb_div_u_0_n_0;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire \tmp_s_reg_733_reg[0] ;
  wire \tmp_s_reg_733_reg[1] ;
  wire \tmp_s_reg_733_reg[2] ;
  wire [3:2]\NLW_dividend_tmp_reg[0][35]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend_tmp_reg[0][35]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_divisor_tmp_reg[0][33]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_divisor_tmp_reg[0][33]_i_2_O_UNCONNECTED ;

  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[6]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[7]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[8]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[9]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[10]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[11]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[12]),
        .Q(\dividend0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[13]),
        .Q(\dividend0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[14]),
        .Q(\dividend0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[15]),
        .Q(\dividend0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[16]),
        .Q(\dividend0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[17]),
        .Q(\dividend0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[18]),
        .Q(\dividend0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[19]),
        .Q(\dividend0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[20]),
        .Q(\dividend0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[21]),
        .Q(\dividend0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[22]),
        .Q(\dividend0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[23]),
        .Q(\dividend0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[24]),
        .Q(\dividend0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[25]),
        .Q(\dividend0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[26]),
        .Q(\dividend0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[27]),
        .Q(\dividend0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[28]),
        .Q(\dividend0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[29]),
        .Q(\dividend0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \dividend0_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[30]),
        .Q(\dividend0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \dividend0_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[31]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[0]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[1]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[2]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[3]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[4]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(Q[5]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend_tmp[0][34]_i_1 
       (.I0(dividend_u0[34]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[34] ),
        .O(dividend_u[34]));
  LUT2 #(
    .INIT(4'h8)) 
    \dividend_tmp[0][35]_i_2 
       (.I0(p_1_in),
        .I1(dividend_u0[35]),
        .O(dividend_u[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][35]_i_4 
       (.I0(p_1_in),
        .O(\dividend_tmp[0][35]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][35]_i_5 
       (.I0(\dividend0_reg_n_0_[34] ),
        .O(\dividend_tmp[0][35]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][35]_i_6 
       (.I0(\dividend0_reg_n_0_[33] ),
        .O(\dividend_tmp[0][35]_i_6_n_0 ));
  CARRY4 \dividend_tmp_reg[0][35]_i_3 
       (.CI(\loop[1].dividend_tmp_reg[2][34]_srl3_i_2_n_0 ),
        .CO({\NLW_dividend_tmp_reg[0][35]_i_3_CO_UNCONNECTED [3:2],\dividend_tmp_reg[0][35]_i_3_n_2 ,\dividend_tmp_reg[0][35]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend_tmp_reg[0][35]_i_3_O_UNCONNECTED [3],dividend_u0[35:33]}),
        .S({1'b0,\dividend_tmp[0][35]_i_4_n_0 ,\dividend_tmp[0][35]_i_5_n_0 ,\dividend_tmp[0][35]_i_6_n_0 }));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [8]),
        .Q(\divisor0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [9]),
        .Q(\divisor0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [10]),
        .Q(\divisor0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [11]),
        .Q(\divisor0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [12]),
        .Q(\divisor0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [13]),
        .Q(\divisor0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [14]),
        .Q(\divisor0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [15]),
        .Q(\divisor0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [16]),
        .Q(\divisor0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [17]),
        .Q(\divisor0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [18]),
        .Q(\divisor0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [19]),
        .Q(\divisor0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [20]),
        .Q(\divisor0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [21]),
        .Q(\divisor0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \divisor0_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [22]),
        .Q(\divisor0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \divisor0_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [23]),
        .Q(\divisor0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \divisor0_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [24]),
        .Q(\divisor0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \divisor0_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [25]),
        .Q(\divisor0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \divisor0_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [26]),
        .Q(\divisor0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \divisor0_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [27]),
        .Q(\divisor0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [0]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [28]),
        .Q(\divisor0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \divisor0_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [29]),
        .Q(\divisor0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \divisor0_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [30]),
        .Q(\divisor0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \divisor0_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [31]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [1]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [2]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [3]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [4]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [5]),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [6]),
        .Q(\divisor0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\p_Val2_2_reg_718_reg[31] [7]),
        .Q(\divisor0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][10]_i_1 
       (.I0(divisor_u0[10]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[10] ),
        .O(divisor_u[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][10]_i_3 
       (.I0(\divisor0_reg_n_0_[10] ),
        .O(\divisor_tmp[0][10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][10]_i_4 
       (.I0(\divisor0_reg_n_0_[9] ),
        .O(\divisor_tmp[0][10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][10]_i_5 
       (.I0(\divisor0_reg_n_0_[8] ),
        .O(\divisor_tmp[0][10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][10]_i_6 
       (.I0(\divisor0_reg_n_0_[7] ),
        .O(\divisor_tmp[0][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][11]_i_1 
       (.I0(divisor_u0[11]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[11] ),
        .O(divisor_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][12]_i_1 
       (.I0(divisor_u0[12]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[12] ),
        .O(divisor_u[12]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][13]_i_1 
       (.I0(divisor_u0[13]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[13] ),
        .O(divisor_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][14]_i_1 
       (.I0(divisor_u0[14]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[14] ),
        .O(divisor_u[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][14]_i_3 
       (.I0(\divisor0_reg_n_0_[14] ),
        .O(\divisor_tmp[0][14]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][14]_i_4 
       (.I0(\divisor0_reg_n_0_[13] ),
        .O(\divisor_tmp[0][14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][14]_i_5 
       (.I0(\divisor0_reg_n_0_[12] ),
        .O(\divisor_tmp[0][14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][14]_i_6 
       (.I0(\divisor0_reg_n_0_[11] ),
        .O(\divisor_tmp[0][14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][15]_i_1 
       (.I0(divisor_u0[15]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[15] ),
        .O(divisor_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][16]_i_1 
       (.I0(divisor_u0[16]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[16] ),
        .O(divisor_u[16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][17]_i_1 
       (.I0(divisor_u0[17]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[17] ),
        .O(divisor_u[17]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][18]_i_1 
       (.I0(divisor_u0[18]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[18] ),
        .O(divisor_u[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][18]_i_3 
       (.I0(\divisor0_reg_n_0_[18] ),
        .O(\divisor_tmp[0][18]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][18]_i_4 
       (.I0(\divisor0_reg_n_0_[17] ),
        .O(\divisor_tmp[0][18]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][18]_i_5 
       (.I0(\divisor0_reg_n_0_[16] ),
        .O(\divisor_tmp[0][18]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][18]_i_6 
       (.I0(\divisor0_reg_n_0_[15] ),
        .O(\divisor_tmp[0][18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][19]_i_1 
       (.I0(divisor_u0[19]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[19] ),
        .O(divisor_u[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][20]_i_1 
       (.I0(divisor_u0[20]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[20] ),
        .O(divisor_u[20]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][21]_i_1 
       (.I0(divisor_u0[21]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[21] ),
        .O(divisor_u[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][22]_i_1 
       (.I0(divisor_u0[22]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[22] ),
        .O(divisor_u[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][22]_i_3 
       (.I0(\divisor0_reg_n_0_[22] ),
        .O(\divisor_tmp[0][22]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][22]_i_4 
       (.I0(\divisor0_reg_n_0_[21] ),
        .O(\divisor_tmp[0][22]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][22]_i_5 
       (.I0(\divisor0_reg_n_0_[20] ),
        .O(\divisor_tmp[0][22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][22]_i_6 
       (.I0(\divisor0_reg_n_0_[19] ),
        .O(\divisor_tmp[0][22]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][23]_i_1 
       (.I0(divisor_u0[23]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[23] ),
        .O(divisor_u[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][24]_i_1 
       (.I0(divisor_u0[24]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[24] ),
        .O(divisor_u[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][25]_i_1 
       (.I0(divisor_u0[25]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[25] ),
        .O(divisor_u[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][26]_i_1 
       (.I0(divisor_u0[26]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[26] ),
        .O(divisor_u[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][26]_i_3 
       (.I0(\divisor0_reg_n_0_[26] ),
        .O(\divisor_tmp[0][26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][26]_i_4 
       (.I0(\divisor0_reg_n_0_[25] ),
        .O(\divisor_tmp[0][26]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][26]_i_5 
       (.I0(\divisor0_reg_n_0_[24] ),
        .O(\divisor_tmp[0][26]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][26]_i_6 
       (.I0(\divisor0_reg_n_0_[23] ),
        .O(\divisor_tmp[0][26]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][27]_i_1 
       (.I0(divisor_u0[27]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[27] ),
        .O(divisor_u[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][28]_i_1 
       (.I0(divisor_u0[28]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[28] ),
        .O(divisor_u[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][29]_i_1 
       (.I0(divisor_u0[29]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[29] ),
        .O(divisor_u[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][30]_i_1 
       (.I0(divisor_u0[30]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[30] ),
        .O(divisor_u[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][30]_i_3 
       (.I0(\divisor0_reg_n_0_[30] ),
        .O(\divisor_tmp[0][30]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][30]_i_4 
       (.I0(\divisor0_reg_n_0_[29] ),
        .O(\divisor_tmp[0][30]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][30]_i_5 
       (.I0(\divisor0_reg_n_0_[28] ),
        .O(\divisor_tmp[0][30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][30]_i_6 
       (.I0(\divisor0_reg_n_0_[27] ),
        .O(\divisor_tmp[0][30]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][31]_i_1 
       (.I0(divisor_u0[31]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[31] ),
        .O(divisor_u[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][32]_i_1 
       (.I0(divisor_u0[32]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[32] ),
        .O(divisor_u[32]));
  LUT2 #(
    .INIT(4'h8)) 
    \divisor_tmp[0][33]_i_1 
       (.I0(p_0_in),
        .I1(divisor_u0[33]),
        .O(divisor_u[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][33]_i_3 
       (.I0(p_0_in),
        .O(\divisor_tmp[0][33]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][33]_i_4 
       (.I0(\divisor0_reg_n_0_[32] ),
        .O(\divisor_tmp[0][33]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][33]_i_5 
       (.I0(\divisor0_reg_n_0_[31] ),
        .O(\divisor_tmp[0][33]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][3]_i_1 
       (.I0(divisor_u0[3]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[3] ),
        .O(divisor_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][4]_i_1 
       (.I0(divisor_u0[4]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[4] ),
        .O(divisor_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][5]_i_1 
       (.I0(divisor_u0[5]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[5] ),
        .O(divisor_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][6]_i_1 
       (.I0(divisor_u0[6]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[6] ),
        .O(divisor_u[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][6]_i_3 
       (.I0(\divisor0_reg_n_0_[2] ),
        .O(\divisor_tmp[0][6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][6]_i_4 
       (.I0(\divisor0_reg_n_0_[6] ),
        .O(\divisor_tmp[0][6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][6]_i_5 
       (.I0(\divisor0_reg_n_0_[5] ),
        .O(\divisor_tmp[0][6]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][6]_i_6 
       (.I0(\divisor0_reg_n_0_[4] ),
        .O(\divisor_tmp[0][6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][6]_i_7 
       (.I0(\divisor0_reg_n_0_[3] ),
        .O(\divisor_tmp[0][6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][7]_i_1 
       (.I0(divisor_u0[7]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[7] ),
        .O(divisor_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][8]_i_1 
       (.I0(divisor_u0[8]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[8] ),
        .O(divisor_u[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][9]_i_1 
       (.I0(divisor_u0[9]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_0_[9] ),
        .O(divisor_u[9]));
  CARRY4 \divisor_tmp_reg[0][10]_i_2 
       (.CI(\divisor_tmp_reg[0][6]_i_2_n_0 ),
        .CO({\divisor_tmp_reg[0][10]_i_2_n_0 ,\divisor_tmp_reg[0][10]_i_2_n_1 ,\divisor_tmp_reg[0][10]_i_2_n_2 ,\divisor_tmp_reg[0][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[10:7]),
        .S({\divisor_tmp[0][10]_i_3_n_0 ,\divisor_tmp[0][10]_i_4_n_0 ,\divisor_tmp[0][10]_i_5_n_0 ,\divisor_tmp[0][10]_i_6_n_0 }));
  CARRY4 \divisor_tmp_reg[0][14]_i_2 
       (.CI(\divisor_tmp_reg[0][10]_i_2_n_0 ),
        .CO({\divisor_tmp_reg[0][14]_i_2_n_0 ,\divisor_tmp_reg[0][14]_i_2_n_1 ,\divisor_tmp_reg[0][14]_i_2_n_2 ,\divisor_tmp_reg[0][14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[14:11]),
        .S({\divisor_tmp[0][14]_i_3_n_0 ,\divisor_tmp[0][14]_i_4_n_0 ,\divisor_tmp[0][14]_i_5_n_0 ,\divisor_tmp[0][14]_i_6_n_0 }));
  CARRY4 \divisor_tmp_reg[0][18]_i_2 
       (.CI(\divisor_tmp_reg[0][14]_i_2_n_0 ),
        .CO({\divisor_tmp_reg[0][18]_i_2_n_0 ,\divisor_tmp_reg[0][18]_i_2_n_1 ,\divisor_tmp_reg[0][18]_i_2_n_2 ,\divisor_tmp_reg[0][18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[18:15]),
        .S({\divisor_tmp[0][18]_i_3_n_0 ,\divisor_tmp[0][18]_i_4_n_0 ,\divisor_tmp[0][18]_i_5_n_0 ,\divisor_tmp[0][18]_i_6_n_0 }));
  CARRY4 \divisor_tmp_reg[0][22]_i_2 
       (.CI(\divisor_tmp_reg[0][18]_i_2_n_0 ),
        .CO({\divisor_tmp_reg[0][22]_i_2_n_0 ,\divisor_tmp_reg[0][22]_i_2_n_1 ,\divisor_tmp_reg[0][22]_i_2_n_2 ,\divisor_tmp_reg[0][22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[22:19]),
        .S({\divisor_tmp[0][22]_i_3_n_0 ,\divisor_tmp[0][22]_i_4_n_0 ,\divisor_tmp[0][22]_i_5_n_0 ,\divisor_tmp[0][22]_i_6_n_0 }));
  CARRY4 \divisor_tmp_reg[0][26]_i_2 
       (.CI(\divisor_tmp_reg[0][22]_i_2_n_0 ),
        .CO({\divisor_tmp_reg[0][26]_i_2_n_0 ,\divisor_tmp_reg[0][26]_i_2_n_1 ,\divisor_tmp_reg[0][26]_i_2_n_2 ,\divisor_tmp_reg[0][26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[26:23]),
        .S({\divisor_tmp[0][26]_i_3_n_0 ,\divisor_tmp[0][26]_i_4_n_0 ,\divisor_tmp[0][26]_i_5_n_0 ,\divisor_tmp[0][26]_i_6_n_0 }));
  CARRY4 \divisor_tmp_reg[0][30]_i_2 
       (.CI(\divisor_tmp_reg[0][26]_i_2_n_0 ),
        .CO({\divisor_tmp_reg[0][30]_i_2_n_0 ,\divisor_tmp_reg[0][30]_i_2_n_1 ,\divisor_tmp_reg[0][30]_i_2_n_2 ,\divisor_tmp_reg[0][30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[30:27]),
        .S({\divisor_tmp[0][30]_i_3_n_0 ,\divisor_tmp[0][30]_i_4_n_0 ,\divisor_tmp[0][30]_i_5_n_0 ,\divisor_tmp[0][30]_i_6_n_0 }));
  CARRY4 \divisor_tmp_reg[0][33]_i_2 
       (.CI(\divisor_tmp_reg[0][30]_i_2_n_0 ),
        .CO({\NLW_divisor_tmp_reg[0][33]_i_2_CO_UNCONNECTED [3:2],\divisor_tmp_reg[0][33]_i_2_n_2 ,\divisor_tmp_reg[0][33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divisor_tmp_reg[0][33]_i_2_O_UNCONNECTED [3],divisor_u0[33:31]}),
        .S({1'b0,\divisor_tmp[0][33]_i_3_n_0 ,\divisor_tmp[0][33]_i_4_n_0 ,\divisor_tmp[0][33]_i_5_n_0 }));
  CARRY4 \divisor_tmp_reg[0][6]_i_2 
       (.CI(1'b0),
        .CO({\divisor_tmp_reg[0][6]_i_2_n_0 ,\divisor_tmp_reg[0][6]_i_2_n_1 ,\divisor_tmp_reg[0][6]_i_2_n_2 ,\divisor_tmp_reg[0][6]_i_2_n_3 }),
        .CYINIT(\divisor_tmp[0][6]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[6:3]),
        .S({\divisor_tmp[0][6]_i_4_n_0 ,\divisor_tmp[0][6]_i_5_n_0 ,\divisor_tmp[0][6]_i_6_n_0 ,\divisor_tmp[0][6]_i_7_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[0].dividend_tmp_reg[1][34]_srl2_i_1 
       (.I0(dividend_u0[33]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[33] ),
        .O(dividend_u[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].dividend_tmp_reg[11][34]_srl12_i_1 
       (.I0(dividend_u0[23]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[23] ),
        .O(dividend_u[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].dividend_tmp_reg[12][34]_srl13_i_1 
       (.I0(dividend_u0[22]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[22] ),
        .O(dividend_u[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].dividend_tmp_reg[13][34]_srl14_i_1 
       (.I0(dividend_u0[21]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[21] ),
        .O(dividend_u[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].dividend_tmp_reg[14][34]_srl15_i_1 
       (.I0(dividend_u0[20]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[20] ),
        .O(dividend_u[20]));
  CARRY4 \loop[13].dividend_tmp_reg[14][34]_srl15_i_2 
       (.CI(\loop[17].dividend_tmp_reg[18][34]_srl19_i_2_n_0 ),
        .CO({\loop[13].dividend_tmp_reg[14][34]_srl15_i_2_n_0 ,\loop[13].dividend_tmp_reg[14][34]_srl15_i_2_n_1 ,\loop[13].dividend_tmp_reg[14][34]_srl15_i_2_n_2 ,\loop[13].dividend_tmp_reg[14][34]_srl15_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[20:17]),
        .S({\loop[13].dividend_tmp_reg[14][34]_srl15_i_3_n_0 ,\loop[13].dividend_tmp_reg[14][34]_srl15_i_4_n_0 ,\loop[13].dividend_tmp_reg[14][34]_srl15_i_5_n_0 ,\loop[13].dividend_tmp_reg[14][34]_srl15_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[13].dividend_tmp_reg[14][34]_srl15_i_3 
       (.I0(\dividend0_reg_n_0_[20] ),
        .O(\loop[13].dividend_tmp_reg[14][34]_srl15_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[13].dividend_tmp_reg[14][34]_srl15_i_4 
       (.I0(\dividend0_reg_n_0_[19] ),
        .O(\loop[13].dividend_tmp_reg[14][34]_srl15_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[13].dividend_tmp_reg[14][34]_srl15_i_5 
       (.I0(\dividend0_reg_n_0_[18] ),
        .O(\loop[13].dividend_tmp_reg[14][34]_srl15_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[13].dividend_tmp_reg[14][34]_srl15_i_6 
       (.I0(\dividend0_reg_n_0_[17] ),
        .O(\loop[13].dividend_tmp_reg[14][34]_srl15_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].dividend_tmp_reg[15][34]_srl16_i_1 
       (.I0(dividend_u0[19]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[19] ),
        .O(dividend_u[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].dividend_tmp_reg[16][34]_srl17_i_1 
       (.I0(dividend_u0[18]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[18] ),
        .O(dividend_u[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].dividend_tmp_reg[17][34]_srl18_i_1 
       (.I0(dividend_u0[17]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[17] ),
        .O(dividend_u[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].dividend_tmp_reg[18][34]_srl19_i_1 
       (.I0(dividend_u0[16]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[16] ),
        .O(dividend_u[16]));
  CARRY4 \loop[17].dividend_tmp_reg[18][34]_srl19_i_2 
       (.CI(\loop[21].dividend_tmp_reg[22][34]_srl23_i_2_n_0 ),
        .CO({\loop[17].dividend_tmp_reg[18][34]_srl19_i_2_n_0 ,\loop[17].dividend_tmp_reg[18][34]_srl19_i_2_n_1 ,\loop[17].dividend_tmp_reg[18][34]_srl19_i_2_n_2 ,\loop[17].dividend_tmp_reg[18][34]_srl19_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[16:13]),
        .S({\loop[17].dividend_tmp_reg[18][34]_srl19_i_3_n_0 ,\loop[17].dividend_tmp_reg[18][34]_srl19_i_4_n_0 ,\loop[17].dividend_tmp_reg[18][34]_srl19_i_5_n_0 ,\loop[17].dividend_tmp_reg[18][34]_srl19_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[17].dividend_tmp_reg[18][34]_srl19_i_3 
       (.I0(\dividend0_reg_n_0_[16] ),
        .O(\loop[17].dividend_tmp_reg[18][34]_srl19_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[17].dividend_tmp_reg[18][34]_srl19_i_4 
       (.I0(\dividend0_reg_n_0_[15] ),
        .O(\loop[17].dividend_tmp_reg[18][34]_srl19_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[17].dividend_tmp_reg[18][34]_srl19_i_5 
       (.I0(\dividend0_reg_n_0_[14] ),
        .O(\loop[17].dividend_tmp_reg[18][34]_srl19_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[17].dividend_tmp_reg[18][34]_srl19_i_6 
       (.I0(\dividend0_reg_n_0_[13] ),
        .O(\loop[17].dividend_tmp_reg[18][34]_srl19_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].dividend_tmp_reg[19][34]_srl20_i_1 
       (.I0(dividend_u0[15]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[15] ),
        .O(dividend_u[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].dividend_tmp_reg[20][34]_srl21_i_1 
       (.I0(dividend_u0[14]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[14] ),
        .O(dividend_u[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].dividend_tmp_reg[2][34]_srl3_i_1 
       (.I0(dividend_u0[32]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[32] ),
        .O(dividend_u[32]));
  CARRY4 \loop[1].dividend_tmp_reg[2][34]_srl3_i_2 
       (.CI(\loop[5].dividend_tmp_reg[6][34]_srl7_i_2_n_0 ),
        .CO({\loop[1].dividend_tmp_reg[2][34]_srl3_i_2_n_0 ,\loop[1].dividend_tmp_reg[2][34]_srl3_i_2_n_1 ,\loop[1].dividend_tmp_reg[2][34]_srl3_i_2_n_2 ,\loop[1].dividend_tmp_reg[2][34]_srl3_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[32:29]),
        .S({\loop[1].dividend_tmp_reg[2][34]_srl3_i_3_n_0 ,\loop[1].dividend_tmp_reg[2][34]_srl3_i_4_n_0 ,\loop[1].dividend_tmp_reg[2][34]_srl3_i_5_n_0 ,\loop[1].dividend_tmp_reg[2][34]_srl3_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].dividend_tmp_reg[2][34]_srl3_i_3 
       (.I0(\dividend0_reg_n_0_[32] ),
        .O(\loop[1].dividend_tmp_reg[2][34]_srl3_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].dividend_tmp_reg[2][34]_srl3_i_4 
       (.I0(\dividend0_reg_n_0_[31] ),
        .O(\loop[1].dividend_tmp_reg[2][34]_srl3_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].dividend_tmp_reg[2][34]_srl3_i_5 
       (.I0(\dividend0_reg_n_0_[30] ),
        .O(\loop[1].dividend_tmp_reg[2][34]_srl3_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].dividend_tmp_reg[2][34]_srl3_i_6 
       (.I0(\dividend0_reg_n_0_[29] ),
        .O(\loop[1].dividend_tmp_reg[2][34]_srl3_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].dividend_tmp_reg[21][34]_srl22_i_1 
       (.I0(dividend_u0[13]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[13] ),
        .O(dividend_u[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].dividend_tmp_reg[22][34]_srl23_i_1 
       (.I0(dividend_u0[12]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[12] ),
        .O(dividend_u[12]));
  CARRY4 \loop[21].dividend_tmp_reg[22][34]_srl23_i_2 
       (.CI(\loop[25].dividend_tmp_reg[26][34]_srl27_i_2_n_0 ),
        .CO({\loop[21].dividend_tmp_reg[22][34]_srl23_i_2_n_0 ,\loop[21].dividend_tmp_reg[22][34]_srl23_i_2_n_1 ,\loop[21].dividend_tmp_reg[22][34]_srl23_i_2_n_2 ,\loop[21].dividend_tmp_reg[22][34]_srl23_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[12:9]),
        .S({\loop[21].dividend_tmp_reg[22][34]_srl23_i_3_n_0 ,\loop[21].dividend_tmp_reg[22][34]_srl23_i_4_n_0 ,\loop[21].dividend_tmp_reg[22][34]_srl23_i_5_n_0 ,\loop[21].dividend_tmp_reg[22][34]_srl23_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[21].dividend_tmp_reg[22][34]_srl23_i_3 
       (.I0(\dividend0_reg_n_0_[12] ),
        .O(\loop[21].dividend_tmp_reg[22][34]_srl23_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[21].dividend_tmp_reg[22][34]_srl23_i_4 
       (.I0(\dividend0_reg_n_0_[11] ),
        .O(\loop[21].dividend_tmp_reg[22][34]_srl23_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[21].dividend_tmp_reg[22][34]_srl23_i_5 
       (.I0(\dividend0_reg_n_0_[10] ),
        .O(\loop[21].dividend_tmp_reg[22][34]_srl23_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[21].dividend_tmp_reg[22][34]_srl23_i_6 
       (.I0(\dividend0_reg_n_0_[9] ),
        .O(\loop[21].dividend_tmp_reg[22][34]_srl23_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].dividend_tmp_reg[23][34]_srl24_i_1 
       (.I0(dividend_u0[11]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[11] ),
        .O(dividend_u[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].dividend_tmp_reg[24][34]_srl25_i_1 
       (.I0(dividend_u0[10]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[10] ),
        .O(dividend_u[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].dividend_tmp_reg[25][34]_srl26_i_1 
       (.I0(dividend_u0[9]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[9] ),
        .O(dividend_u[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].dividend_tmp_reg[26][34]_srl27_i_1 
       (.I0(dividend_u0[8]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[8] ),
        .O(dividend_u[8]));
  CARRY4 \loop[25].dividend_tmp_reg[26][34]_srl27_i_2 
       (.CI(1'b0),
        .CO({\loop[25].dividend_tmp_reg[26][34]_srl27_i_2_n_0 ,\loop[25].dividend_tmp_reg[26][34]_srl27_i_2_n_1 ,\loop[25].dividend_tmp_reg[26][34]_srl27_i_2_n_2 ,\loop[25].dividend_tmp_reg[26][34]_srl27_i_2_n_3 }),
        .CYINIT(\loop[25].dividend_tmp_reg[26][34]_srl27_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[8:5]),
        .S({\loop[25].dividend_tmp_reg[26][34]_srl27_i_4_n_0 ,\loop[25].dividend_tmp_reg[26][34]_srl27_i_5_n_0 ,\loop[25].dividend_tmp_reg[26][34]_srl27_i_6_n_0 ,\loop[25].dividend_tmp_reg[26][34]_srl27_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[25].dividend_tmp_reg[26][34]_srl27_i_3 
       (.I0(\dividend0_reg_n_0_[4] ),
        .O(\loop[25].dividend_tmp_reg[26][34]_srl27_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[25].dividend_tmp_reg[26][34]_srl27_i_4 
       (.I0(\dividend0_reg_n_0_[8] ),
        .O(\loop[25].dividend_tmp_reg[26][34]_srl27_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[25].dividend_tmp_reg[26][34]_srl27_i_5 
       (.I0(\dividend0_reg_n_0_[7] ),
        .O(\loop[25].dividend_tmp_reg[26][34]_srl27_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[25].dividend_tmp_reg[26][34]_srl27_i_6 
       (.I0(\dividend0_reg_n_0_[6] ),
        .O(\loop[25].dividend_tmp_reg[26][34]_srl27_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[25].dividend_tmp_reg[26][34]_srl27_i_7 
       (.I0(\dividend0_reg_n_0_[5] ),
        .O(\loop[25].dividend_tmp_reg[26][34]_srl27_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].dividend_tmp_reg[27][34]_srl28_i_1 
       (.I0(dividend_u0[7]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[7] ),
        .O(dividend_u[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].dividend_tmp_reg[28][34]_srl29_i_1 
       (.I0(dividend_u0[6]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[6] ),
        .O(dividend_u[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].dividend_tmp_reg[29][34]_srl30_i_1 
       (.I0(dividend_u0[5]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[5] ),
        .O(dividend_u[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].dividend_tmp_reg[3][34]_srl4_i_1 
       (.I0(dividend_u0[31]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[31] ),
        .O(dividend_u[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].dividend_tmp_reg[4][34]_srl5_i_1 
       (.I0(dividend_u0[30]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[30] ),
        .O(dividend_u[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].dividend_tmp_reg[5][34]_srl6_i_1 
       (.I0(dividend_u0[29]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[29] ),
        .O(dividend_u[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].dividend_tmp_reg[6][34]_srl7_i_1 
       (.I0(dividend_u0[28]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[28] ),
        .O(dividend_u[28]));
  CARRY4 \loop[5].dividend_tmp_reg[6][34]_srl7_i_2 
       (.CI(\loop[9].dividend_tmp_reg[10][34]_srl11_i_2_n_0 ),
        .CO({\loop[5].dividend_tmp_reg[6][34]_srl7_i_2_n_0 ,\loop[5].dividend_tmp_reg[6][34]_srl7_i_2_n_1 ,\loop[5].dividend_tmp_reg[6][34]_srl7_i_2_n_2 ,\loop[5].dividend_tmp_reg[6][34]_srl7_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[28:25]),
        .S({\loop[5].dividend_tmp_reg[6][34]_srl7_i_3_n_0 ,\loop[5].dividend_tmp_reg[6][34]_srl7_i_4_n_0 ,\loop[5].dividend_tmp_reg[6][34]_srl7_i_5_n_0 ,\loop[5].dividend_tmp_reg[6][34]_srl7_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].dividend_tmp_reg[6][34]_srl7_i_3 
       (.I0(\dividend0_reg_n_0_[28] ),
        .O(\loop[5].dividend_tmp_reg[6][34]_srl7_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].dividend_tmp_reg[6][34]_srl7_i_4 
       (.I0(\dividend0_reg_n_0_[27] ),
        .O(\loop[5].dividend_tmp_reg[6][34]_srl7_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].dividend_tmp_reg[6][34]_srl7_i_5 
       (.I0(\dividend0_reg_n_0_[26] ),
        .O(\loop[5].dividend_tmp_reg[6][34]_srl7_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].dividend_tmp_reg[6][34]_srl7_i_6 
       (.I0(\dividend0_reg_n_0_[25] ),
        .O(\loop[5].dividend_tmp_reg[6][34]_srl7_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].dividend_tmp_reg[7][34]_srl8_i_1 
       (.I0(dividend_u0[27]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[27] ),
        .O(dividend_u[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].dividend_tmp_reg[8][34]_srl9_i_1 
       (.I0(dividend_u0[26]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[26] ),
        .O(dividend_u[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].dividend_tmp_reg[9][34]_srl10_i_1 
       (.I0(dividend_u0[25]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[25] ),
        .O(dividend_u[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].dividend_tmp_reg[10][34]_srl11_i_1 
       (.I0(dividend_u0[24]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[24] ),
        .O(dividend_u[24]));
  CARRY4 \loop[9].dividend_tmp_reg[10][34]_srl11_i_2 
       (.CI(\loop[13].dividend_tmp_reg[14][34]_srl15_i_2_n_0 ),
        .CO({\loop[9].dividend_tmp_reg[10][34]_srl11_i_2_n_0 ,\loop[9].dividend_tmp_reg[10][34]_srl11_i_2_n_1 ,\loop[9].dividend_tmp_reg[10][34]_srl11_i_2_n_2 ,\loop[9].dividend_tmp_reg[10][34]_srl11_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[24:21]),
        .S({\loop[9].dividend_tmp_reg[10][34]_srl11_i_3_n_0 ,\loop[9].dividend_tmp_reg[10][34]_srl11_i_4_n_0 ,\loop[9].dividend_tmp_reg[10][34]_srl11_i_5_n_0 ,\loop[9].dividend_tmp_reg[10][34]_srl11_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].dividend_tmp_reg[10][34]_srl11_i_3 
       (.I0(\dividend0_reg_n_0_[24] ),
        .O(\loop[9].dividend_tmp_reg[10][34]_srl11_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].dividend_tmp_reg[10][34]_srl11_i_4 
       (.I0(\dividend0_reg_n_0_[23] ),
        .O(\loop[9].dividend_tmp_reg[10][34]_srl11_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].dividend_tmp_reg[10][34]_srl11_i_5 
       (.I0(\dividend0_reg_n_0_[22] ),
        .O(\loop[9].dividend_tmp_reg[10][34]_srl11_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].dividend_tmp_reg[10][34]_srl11_i_6 
       (.I0(\dividend0_reg_n_0_[21] ),
        .O(\loop[9].dividend_tmp_reg[10][34]_srl11_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \quot[1]_i_1 
       (.I0(quot_u[0]),
        .I1(rc_receiver_sdiv_bkb_div_u_0_n_0),
        .I2(quot_u[1]),
        .O(\quot[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \quot[2]_i_1 
       (.I0(quot_u[0]),
        .I1(quot_u[1]),
        .I2(rc_receiver_sdiv_bkb_div_u_0_n_0),
        .I3(quot_u[2]),
        .O(\quot[2]_i_1_n_0 ));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(quot_u[0]),
        .Q(\quot_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\quot[1]_i_1_n_0 ),
        .Q(\quot_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\quot[2]_i_1_n_0 ),
        .Q(\quot_reg_n_0_[2] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_sdiv_bkb_div_u rc_receiver_sdiv_bkb_div_u_0
       (.CO(CO),
        .Q({p_1_in,\dividend0_reg_n_0_[4] }),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .dividend_u(dividend_u),
        .divisor(divisor_u),
        .\divisor0_reg[33] ({p_0_in,\divisor0_reg_n_0_[2] }),
        .\quot_reg[2] (rc_receiver_sdiv_bkb_div_u_0_n_0),
        .quot_u(quot_u),
        .s_ready_t_reg(s_ready_t_reg_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_s_reg_733[0]_i_1 
       (.I0(\quot_reg_n_0_[0] ),
        .I1(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .I2(s_ready_t_reg),
        .I3(I_WDATA[0]),
        .O(\tmp_s_reg_733_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_s_reg_733[1]_i_1 
       (.I0(\quot_reg_n_0_[1] ),
        .I1(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .I2(s_ready_t_reg),
        .I3(I_WDATA[1]),
        .O(\tmp_s_reg_733_reg[1] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_s_reg_733[2]_i_1 
       (.I0(\quot_reg_n_0_[2] ),
        .I1(ap_reg_pp0_iter41_p_should_write_1_3_reg_704),
        .I2(s_ready_t_reg),
        .I3(I_WDATA[2]),
        .O(\tmp_s_reg_733_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rc_receiver_sdiv_bkb_div_u
   (\quot_reg[2] ,
    quot_u,
    CO,
    ap_block_pp0_stage0_11001,
    ap_clk,
    dividend_u,
    Q,
    \divisor0_reg[33] ,
    divisor,
    s_ready_t_reg);
  output \quot_reg[2] ;
  output [2:0]quot_u;
  output [0:0]CO;
  input ap_block_pp0_stage0_11001;
  input ap_clk;
  input [30:0]dividend_u;
  input [1:0]Q;
  input [1:0]\divisor0_reg[33] ;
  input [30:0]divisor;
  input s_ready_t_reg;

  wire [0:0]CO;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire [36:36]\cal_tmp[10]_81 ;
  wire [34:0]\cal_tmp[10]__0 ;
  wire [36:36]\cal_tmp[11]_82 ;
  wire [34:0]\cal_tmp[11]__0 ;
  wire [36:36]\cal_tmp[12]_83 ;
  wire [34:0]\cal_tmp[12]__0 ;
  wire [36:36]\cal_tmp[13]_84 ;
  wire [34:0]\cal_tmp[13]__0 ;
  wire [36:36]\cal_tmp[14]_85 ;
  wire [34:0]\cal_tmp[14]__0 ;
  wire [36:36]\cal_tmp[15]_86 ;
  wire [34:0]\cal_tmp[15]__0 ;
  wire [36:36]\cal_tmp[16]_87 ;
  wire [34:0]\cal_tmp[16]__0 ;
  wire [36:36]\cal_tmp[17]_88 ;
  wire [34:0]\cal_tmp[17]__0 ;
  wire [36:36]\cal_tmp[18]_89 ;
  wire [34:0]\cal_tmp[18]__0 ;
  wire [36:36]\cal_tmp[19]_90 ;
  wire [34:0]\cal_tmp[19]__0 ;
  wire [34:0]\cal_tmp[1]_72 ;
  wire [36:36]\cal_tmp[1]__0 ;
  wire [36:36]\cal_tmp[20]_91 ;
  wire [34:0]\cal_tmp[20]__0 ;
  wire [36:36]\cal_tmp[21]_92 ;
  wire [34:0]\cal_tmp[21]__0 ;
  wire [36:36]\cal_tmp[22]_93 ;
  wire [34:0]\cal_tmp[22]__0 ;
  wire [36:36]\cal_tmp[23]_94 ;
  wire [34:0]\cal_tmp[23]__0 ;
  wire [36:36]\cal_tmp[24]_95 ;
  wire [34:0]\cal_tmp[24]__0 ;
  wire [36:36]\cal_tmp[25]_96 ;
  wire [34:0]\cal_tmp[25]__0 ;
  wire [36:36]\cal_tmp[26]_97 ;
  wire [34:0]\cal_tmp[26]__0 ;
  wire [36:36]\cal_tmp[27]_98 ;
  wire [34:0]\cal_tmp[27]__0 ;
  wire [36:36]\cal_tmp[28]_99 ;
  wire [34:0]\cal_tmp[28]__0 ;
  wire [36:36]\cal_tmp[29]_100 ;
  wire [34:0]\cal_tmp[29]__0 ;
  wire [36:36]\cal_tmp[2]_73 ;
  wire [34:0]\cal_tmp[2]__0 ;
  wire [36:36]\cal_tmp[30]_101 ;
  wire [34:0]\cal_tmp[30]__0 ;
  wire [36:36]\cal_tmp[31]_102 ;
  wire [34:0]\cal_tmp[31]__0 ;
  wire [36:36]\cal_tmp[32]_103 ;
  wire [34:1]\cal_tmp[32]__0 ;
  wire [34:2]\cal_tmp[33]_70 ;
  wire [34:2]\cal_tmp[34]_71 ;
  wire [36:36]\cal_tmp[3]_74 ;
  wire [34:0]\cal_tmp[3]__0 ;
  wire [36:36]\cal_tmp[4]_75 ;
  wire [34:0]\cal_tmp[4]__0 ;
  wire [36:36]\cal_tmp[5]_76 ;
  wire [34:0]\cal_tmp[5]__0 ;
  wire [36:36]\cal_tmp[6]_77 ;
  wire [34:0]\cal_tmp[6]__0 ;
  wire [36:36]\cal_tmp[7]_78 ;
  wire [34:0]\cal_tmp[7]__0 ;
  wire [36:36]\cal_tmp[8]_79 ;
  wire [34:0]\cal_tmp[8]__0 ;
  wire [36:36]\cal_tmp[9]_80 ;
  wire [34:0]\cal_tmp[9]__0 ;
  wire \dividend_tmp_reg_n_0_[0][34] ;
  wire [30:0]dividend_u;
  wire [30:0]divisor;
  wire [1:0]\divisor0_reg[33] ;
  wire [33:2]\divisor_tmp_reg[0]_0 ;
  wire \loop[0].dividend_tmp_reg[1][34]_srl2_n_0 ;
  wire \loop[0].dividend_tmp_reg_n_0_[1][35] ;
  wire [33:2]\loop[0].divisor_tmp_reg[1]_1 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_7 ;
  wire \loop[0].remd_tmp_reg[1][16]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][16]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][16]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][16]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][16]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][16]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][16]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][16]_i_1_n_7 ;
  wire \loop[0].remd_tmp_reg[1][20]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][20]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][20]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][20]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][20]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][20]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][20]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][20]_i_1_n_7 ;
  wire \loop[0].remd_tmp_reg[1][24]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][24]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][24]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][24]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][24]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][24]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][24]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][24]_i_1_n_7 ;
  wire \loop[0].remd_tmp_reg[1][28]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][28]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][28]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][28]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][28]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][28]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][28]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][28]_i_1_n_7 ;
  wire \loop[0].remd_tmp_reg[1][32]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][32]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][32]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][32]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][32]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][32]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][32]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][32]_i_1_n_7 ;
  wire \loop[0].remd_tmp_reg[1][33]_i_2_n_7 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_7 ;
  wire [33:0]\loop[0].remd_tmp_reg[1]_2 ;
  wire \loop[10].dividend_tmp_reg[11][34]_srl12_n_0 ;
  wire \loop[10].dividend_tmp_reg[11][35]__0_n_0 ;
  wire [33:2]\loop[10].divisor_tmp_reg[11]_21 ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][10]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][11]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][11]_i_3_n_0 ;
  wire \loop[10].remd_tmp[11][11]_i_4_n_0 ;
  wire \loop[10].remd_tmp[11][11]_i_5_n_0 ;
  wire \loop[10].remd_tmp[11][11]_i_6_n_0 ;
  wire \loop[10].remd_tmp[11][12]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][13]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][14]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][15]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][15]_i_3_n_0 ;
  wire \loop[10].remd_tmp[11][15]_i_4_n_0 ;
  wire \loop[10].remd_tmp[11][15]_i_5_n_0 ;
  wire \loop[10].remd_tmp[11][15]_i_6_n_0 ;
  wire \loop[10].remd_tmp[11][16]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][17]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][18]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][19]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][19]_i_3_n_0 ;
  wire \loop[10].remd_tmp[11][19]_i_4_n_0 ;
  wire \loop[10].remd_tmp[11][19]_i_5_n_0 ;
  wire \loop[10].remd_tmp[11][19]_i_6_n_0 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][20]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][21]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][22]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][23]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][23]_i_3_n_0 ;
  wire \loop[10].remd_tmp[11][23]_i_4_n_0 ;
  wire \loop[10].remd_tmp[11][23]_i_5_n_0 ;
  wire \loop[10].remd_tmp[11][23]_i_6_n_0 ;
  wire \loop[10].remd_tmp[11][24]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][25]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][26]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][27]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][27]_i_3_n_0 ;
  wire \loop[10].remd_tmp[11][27]_i_4_n_0 ;
  wire \loop[10].remd_tmp[11][27]_i_5_n_0 ;
  wire \loop[10].remd_tmp[11][27]_i_6_n_0 ;
  wire \loop[10].remd_tmp[11][28]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][29]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][30]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][31]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][31]_i_3_n_0 ;
  wire \loop[10].remd_tmp[11][31]_i_4_n_0 ;
  wire \loop[10].remd_tmp[11][31]_i_5_n_0 ;
  wire \loop[10].remd_tmp[11][31]_i_6_n_0 ;
  wire \loop[10].remd_tmp[11][32]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][33]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][34]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][34]_i_4_n_0 ;
  wire \loop[10].remd_tmp[11][34]_i_5_n_0 ;
  wire \loop[10].remd_tmp[11][34]_i_6_n_0 ;
  wire \loop[10].remd_tmp[11][34]_i_7_n_0 ;
  wire \loop[10].remd_tmp[11][3]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][3]_i_3_n_0 ;
  wire \loop[10].remd_tmp[11][3]_i_4_n_0 ;
  wire \loop[10].remd_tmp[11][3]_i_5_n_0 ;
  wire \loop[10].remd_tmp[11][3]_i_6_n_0 ;
  wire \loop[10].remd_tmp[11][4]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][5]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][6]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][7]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][7]_i_3_n_0 ;
  wire \loop[10].remd_tmp[11][7]_i_4_n_0 ;
  wire \loop[10].remd_tmp[11][7]_i_5_n_0 ;
  wire \loop[10].remd_tmp[11][7]_i_6_n_0 ;
  wire \loop[10].remd_tmp[11][8]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][9]_i_1_n_0 ;
  wire \loop[10].remd_tmp_reg[11][11]_i_2_n_0 ;
  wire \loop[10].remd_tmp_reg[11][11]_i_2_n_1 ;
  wire \loop[10].remd_tmp_reg[11][11]_i_2_n_2 ;
  wire \loop[10].remd_tmp_reg[11][11]_i_2_n_3 ;
  wire \loop[10].remd_tmp_reg[11][15]_i_2_n_0 ;
  wire \loop[10].remd_tmp_reg[11][15]_i_2_n_1 ;
  wire \loop[10].remd_tmp_reg[11][15]_i_2_n_2 ;
  wire \loop[10].remd_tmp_reg[11][15]_i_2_n_3 ;
  wire \loop[10].remd_tmp_reg[11][19]_i_2_n_0 ;
  wire \loop[10].remd_tmp_reg[11][19]_i_2_n_1 ;
  wire \loop[10].remd_tmp_reg[11][19]_i_2_n_2 ;
  wire \loop[10].remd_tmp_reg[11][19]_i_2_n_3 ;
  wire \loop[10].remd_tmp_reg[11][23]_i_2_n_0 ;
  wire \loop[10].remd_tmp_reg[11][23]_i_2_n_1 ;
  wire \loop[10].remd_tmp_reg[11][23]_i_2_n_2 ;
  wire \loop[10].remd_tmp_reg[11][23]_i_2_n_3 ;
  wire \loop[10].remd_tmp_reg[11][27]_i_2_n_0 ;
  wire \loop[10].remd_tmp_reg[11][27]_i_2_n_1 ;
  wire \loop[10].remd_tmp_reg[11][27]_i_2_n_2 ;
  wire \loop[10].remd_tmp_reg[11][27]_i_2_n_3 ;
  wire \loop[10].remd_tmp_reg[11][31]_i_2_n_0 ;
  wire \loop[10].remd_tmp_reg[11][31]_i_2_n_1 ;
  wire \loop[10].remd_tmp_reg[11][31]_i_2_n_2 ;
  wire \loop[10].remd_tmp_reg[11][31]_i_2_n_3 ;
  wire \loop[10].remd_tmp_reg[11][34]_i_3_n_0 ;
  wire \loop[10].remd_tmp_reg[11][34]_i_3_n_1 ;
  wire \loop[10].remd_tmp_reg[11][34]_i_3_n_2 ;
  wire \loop[10].remd_tmp_reg[11][34]_i_3_n_3 ;
  wire \loop[10].remd_tmp_reg[11][3]_i_2_n_0 ;
  wire \loop[10].remd_tmp_reg[11][3]_i_2_n_1 ;
  wire \loop[10].remd_tmp_reg[11][3]_i_2_n_2 ;
  wire \loop[10].remd_tmp_reg[11][3]_i_2_n_3 ;
  wire \loop[10].remd_tmp_reg[11][7]_i_2_n_0 ;
  wire \loop[10].remd_tmp_reg[11][7]_i_2_n_1 ;
  wire \loop[10].remd_tmp_reg[11][7]_i_2_n_2 ;
  wire \loop[10].remd_tmp_reg[11][7]_i_2_n_3 ;
  wire [34:0]\loop[10].remd_tmp_reg[11]_22 ;
  wire \loop[11].dividend_tmp_reg[12][34]_srl13_n_0 ;
  wire \loop[11].dividend_tmp_reg[12][35]__0_n_0 ;
  wire [33:2]\loop[11].divisor_tmp_reg[12]_23 ;
  wire \loop[11].remd_tmp[12][0]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][10]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][11]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][11]_i_3_n_0 ;
  wire \loop[11].remd_tmp[12][11]_i_4_n_0 ;
  wire \loop[11].remd_tmp[12][11]_i_5_n_0 ;
  wire \loop[11].remd_tmp[12][11]_i_6_n_0 ;
  wire \loop[11].remd_tmp[12][12]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][13]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][14]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][15]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][15]_i_3_n_0 ;
  wire \loop[11].remd_tmp[12][15]_i_4_n_0 ;
  wire \loop[11].remd_tmp[12][15]_i_5_n_0 ;
  wire \loop[11].remd_tmp[12][15]_i_6_n_0 ;
  wire \loop[11].remd_tmp[12][16]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][17]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][18]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][19]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][19]_i_3_n_0 ;
  wire \loop[11].remd_tmp[12][19]_i_4_n_0 ;
  wire \loop[11].remd_tmp[12][19]_i_5_n_0 ;
  wire \loop[11].remd_tmp[12][19]_i_6_n_0 ;
  wire \loop[11].remd_tmp[12][1]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][20]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][21]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][22]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][23]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][23]_i_3_n_0 ;
  wire \loop[11].remd_tmp[12][23]_i_4_n_0 ;
  wire \loop[11].remd_tmp[12][23]_i_5_n_0 ;
  wire \loop[11].remd_tmp[12][23]_i_6_n_0 ;
  wire \loop[11].remd_tmp[12][24]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][25]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][26]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][27]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][27]_i_3_n_0 ;
  wire \loop[11].remd_tmp[12][27]_i_4_n_0 ;
  wire \loop[11].remd_tmp[12][27]_i_5_n_0 ;
  wire \loop[11].remd_tmp[12][27]_i_6_n_0 ;
  wire \loop[11].remd_tmp[12][28]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][29]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][2]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][30]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][31]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][31]_i_3_n_0 ;
  wire \loop[11].remd_tmp[12][31]_i_4_n_0 ;
  wire \loop[11].remd_tmp[12][31]_i_5_n_0 ;
  wire \loop[11].remd_tmp[12][31]_i_6_n_0 ;
  wire \loop[11].remd_tmp[12][32]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][33]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][34]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][34]_i_4_n_0 ;
  wire \loop[11].remd_tmp[12][34]_i_5_n_0 ;
  wire \loop[11].remd_tmp[12][34]_i_6_n_0 ;
  wire \loop[11].remd_tmp[12][34]_i_7_n_0 ;
  wire \loop[11].remd_tmp[12][3]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][3]_i_3_n_0 ;
  wire \loop[11].remd_tmp[12][3]_i_4_n_0 ;
  wire \loop[11].remd_tmp[12][3]_i_5_n_0 ;
  wire \loop[11].remd_tmp[12][3]_i_6_n_0 ;
  wire \loop[11].remd_tmp[12][4]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][5]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][6]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][7]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][7]_i_3_n_0 ;
  wire \loop[11].remd_tmp[12][7]_i_4_n_0 ;
  wire \loop[11].remd_tmp[12][7]_i_5_n_0 ;
  wire \loop[11].remd_tmp[12][7]_i_6_n_0 ;
  wire \loop[11].remd_tmp[12][8]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][9]_i_1_n_0 ;
  wire \loop[11].remd_tmp_reg[12][11]_i_2_n_0 ;
  wire \loop[11].remd_tmp_reg[12][11]_i_2_n_1 ;
  wire \loop[11].remd_tmp_reg[12][11]_i_2_n_2 ;
  wire \loop[11].remd_tmp_reg[12][11]_i_2_n_3 ;
  wire \loop[11].remd_tmp_reg[12][15]_i_2_n_0 ;
  wire \loop[11].remd_tmp_reg[12][15]_i_2_n_1 ;
  wire \loop[11].remd_tmp_reg[12][15]_i_2_n_2 ;
  wire \loop[11].remd_tmp_reg[12][15]_i_2_n_3 ;
  wire \loop[11].remd_tmp_reg[12][19]_i_2_n_0 ;
  wire \loop[11].remd_tmp_reg[12][19]_i_2_n_1 ;
  wire \loop[11].remd_tmp_reg[12][19]_i_2_n_2 ;
  wire \loop[11].remd_tmp_reg[12][19]_i_2_n_3 ;
  wire \loop[11].remd_tmp_reg[12][23]_i_2_n_0 ;
  wire \loop[11].remd_tmp_reg[12][23]_i_2_n_1 ;
  wire \loop[11].remd_tmp_reg[12][23]_i_2_n_2 ;
  wire \loop[11].remd_tmp_reg[12][23]_i_2_n_3 ;
  wire \loop[11].remd_tmp_reg[12][27]_i_2_n_0 ;
  wire \loop[11].remd_tmp_reg[12][27]_i_2_n_1 ;
  wire \loop[11].remd_tmp_reg[12][27]_i_2_n_2 ;
  wire \loop[11].remd_tmp_reg[12][27]_i_2_n_3 ;
  wire \loop[11].remd_tmp_reg[12][31]_i_2_n_0 ;
  wire \loop[11].remd_tmp_reg[12][31]_i_2_n_1 ;
  wire \loop[11].remd_tmp_reg[12][31]_i_2_n_2 ;
  wire \loop[11].remd_tmp_reg[12][31]_i_2_n_3 ;
  wire \loop[11].remd_tmp_reg[12][34]_i_3_n_0 ;
  wire \loop[11].remd_tmp_reg[12][34]_i_3_n_1 ;
  wire \loop[11].remd_tmp_reg[12][34]_i_3_n_2 ;
  wire \loop[11].remd_tmp_reg[12][34]_i_3_n_3 ;
  wire \loop[11].remd_tmp_reg[12][3]_i_2_n_0 ;
  wire \loop[11].remd_tmp_reg[12][3]_i_2_n_1 ;
  wire \loop[11].remd_tmp_reg[12][3]_i_2_n_2 ;
  wire \loop[11].remd_tmp_reg[12][3]_i_2_n_3 ;
  wire \loop[11].remd_tmp_reg[12][7]_i_2_n_0 ;
  wire \loop[11].remd_tmp_reg[12][7]_i_2_n_1 ;
  wire \loop[11].remd_tmp_reg[12][7]_i_2_n_2 ;
  wire \loop[11].remd_tmp_reg[12][7]_i_2_n_3 ;
  wire [34:0]\loop[11].remd_tmp_reg[12]_24 ;
  wire \loop[12].dividend_tmp_reg[13][34]_srl14_n_0 ;
  wire \loop[12].dividend_tmp_reg[13][35]__0_n_0 ;
  wire [33:2]\loop[12].divisor_tmp_reg[13]_25 ;
  wire \loop[12].remd_tmp[13][0]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][10]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][11]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][11]_i_3_n_0 ;
  wire \loop[12].remd_tmp[13][11]_i_4_n_0 ;
  wire \loop[12].remd_tmp[13][11]_i_5_n_0 ;
  wire \loop[12].remd_tmp[13][11]_i_6_n_0 ;
  wire \loop[12].remd_tmp[13][12]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][13]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][14]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][15]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][15]_i_3_n_0 ;
  wire \loop[12].remd_tmp[13][15]_i_4_n_0 ;
  wire \loop[12].remd_tmp[13][15]_i_5_n_0 ;
  wire \loop[12].remd_tmp[13][15]_i_6_n_0 ;
  wire \loop[12].remd_tmp[13][16]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][17]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][18]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][19]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][19]_i_3_n_0 ;
  wire \loop[12].remd_tmp[13][19]_i_4_n_0 ;
  wire \loop[12].remd_tmp[13][19]_i_5_n_0 ;
  wire \loop[12].remd_tmp[13][19]_i_6_n_0 ;
  wire \loop[12].remd_tmp[13][1]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][20]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][21]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][22]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][23]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][23]_i_3_n_0 ;
  wire \loop[12].remd_tmp[13][23]_i_4_n_0 ;
  wire \loop[12].remd_tmp[13][23]_i_5_n_0 ;
  wire \loop[12].remd_tmp[13][23]_i_6_n_0 ;
  wire \loop[12].remd_tmp[13][24]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][25]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][26]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][27]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][27]_i_3_n_0 ;
  wire \loop[12].remd_tmp[13][27]_i_4_n_0 ;
  wire \loop[12].remd_tmp[13][27]_i_5_n_0 ;
  wire \loop[12].remd_tmp[13][27]_i_6_n_0 ;
  wire \loop[12].remd_tmp[13][28]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][29]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][2]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][30]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][31]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][31]_i_3_n_0 ;
  wire \loop[12].remd_tmp[13][31]_i_4_n_0 ;
  wire \loop[12].remd_tmp[13][31]_i_5_n_0 ;
  wire \loop[12].remd_tmp[13][31]_i_6_n_0 ;
  wire \loop[12].remd_tmp[13][32]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][33]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][34]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][34]_i_4_n_0 ;
  wire \loop[12].remd_tmp[13][34]_i_5_n_0 ;
  wire \loop[12].remd_tmp[13][34]_i_6_n_0 ;
  wire \loop[12].remd_tmp[13][34]_i_7_n_0 ;
  wire \loop[12].remd_tmp[13][3]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][3]_i_3_n_0 ;
  wire \loop[12].remd_tmp[13][3]_i_4_n_0 ;
  wire \loop[12].remd_tmp[13][3]_i_5_n_0 ;
  wire \loop[12].remd_tmp[13][3]_i_6_n_0 ;
  wire \loop[12].remd_tmp[13][4]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][5]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][6]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][7]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][7]_i_3_n_0 ;
  wire \loop[12].remd_tmp[13][7]_i_4_n_0 ;
  wire \loop[12].remd_tmp[13][7]_i_5_n_0 ;
  wire \loop[12].remd_tmp[13][7]_i_6_n_0 ;
  wire \loop[12].remd_tmp[13][8]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][9]_i_1_n_0 ;
  wire \loop[12].remd_tmp_reg[13][11]_i_2_n_0 ;
  wire \loop[12].remd_tmp_reg[13][11]_i_2_n_1 ;
  wire \loop[12].remd_tmp_reg[13][11]_i_2_n_2 ;
  wire \loop[12].remd_tmp_reg[13][11]_i_2_n_3 ;
  wire \loop[12].remd_tmp_reg[13][15]_i_2_n_0 ;
  wire \loop[12].remd_tmp_reg[13][15]_i_2_n_1 ;
  wire \loop[12].remd_tmp_reg[13][15]_i_2_n_2 ;
  wire \loop[12].remd_tmp_reg[13][15]_i_2_n_3 ;
  wire \loop[12].remd_tmp_reg[13][19]_i_2_n_0 ;
  wire \loop[12].remd_tmp_reg[13][19]_i_2_n_1 ;
  wire \loop[12].remd_tmp_reg[13][19]_i_2_n_2 ;
  wire \loop[12].remd_tmp_reg[13][19]_i_2_n_3 ;
  wire \loop[12].remd_tmp_reg[13][23]_i_2_n_0 ;
  wire \loop[12].remd_tmp_reg[13][23]_i_2_n_1 ;
  wire \loop[12].remd_tmp_reg[13][23]_i_2_n_2 ;
  wire \loop[12].remd_tmp_reg[13][23]_i_2_n_3 ;
  wire \loop[12].remd_tmp_reg[13][27]_i_2_n_0 ;
  wire \loop[12].remd_tmp_reg[13][27]_i_2_n_1 ;
  wire \loop[12].remd_tmp_reg[13][27]_i_2_n_2 ;
  wire \loop[12].remd_tmp_reg[13][27]_i_2_n_3 ;
  wire \loop[12].remd_tmp_reg[13][31]_i_2_n_0 ;
  wire \loop[12].remd_tmp_reg[13][31]_i_2_n_1 ;
  wire \loop[12].remd_tmp_reg[13][31]_i_2_n_2 ;
  wire \loop[12].remd_tmp_reg[13][31]_i_2_n_3 ;
  wire \loop[12].remd_tmp_reg[13][34]_i_3_n_0 ;
  wire \loop[12].remd_tmp_reg[13][34]_i_3_n_1 ;
  wire \loop[12].remd_tmp_reg[13][34]_i_3_n_2 ;
  wire \loop[12].remd_tmp_reg[13][34]_i_3_n_3 ;
  wire \loop[12].remd_tmp_reg[13][3]_i_2_n_0 ;
  wire \loop[12].remd_tmp_reg[13][3]_i_2_n_1 ;
  wire \loop[12].remd_tmp_reg[13][3]_i_2_n_2 ;
  wire \loop[12].remd_tmp_reg[13][3]_i_2_n_3 ;
  wire \loop[12].remd_tmp_reg[13][7]_i_2_n_0 ;
  wire \loop[12].remd_tmp_reg[13][7]_i_2_n_1 ;
  wire \loop[12].remd_tmp_reg[13][7]_i_2_n_2 ;
  wire \loop[12].remd_tmp_reg[13][7]_i_2_n_3 ;
  wire [34:0]\loop[12].remd_tmp_reg[13]_26 ;
  wire \loop[13].dividend_tmp_reg[14][34]_srl15_n_0 ;
  wire \loop[13].dividend_tmp_reg[14][35]__0_n_0 ;
  wire [33:2]\loop[13].divisor_tmp_reg[14]_27 ;
  wire \loop[13].remd_tmp[14][0]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][10]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][11]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][11]_i_3_n_0 ;
  wire \loop[13].remd_tmp[14][11]_i_4_n_0 ;
  wire \loop[13].remd_tmp[14][11]_i_5_n_0 ;
  wire \loop[13].remd_tmp[14][11]_i_6_n_0 ;
  wire \loop[13].remd_tmp[14][12]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][13]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][14]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][15]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][15]_i_3_n_0 ;
  wire \loop[13].remd_tmp[14][15]_i_4_n_0 ;
  wire \loop[13].remd_tmp[14][15]_i_5_n_0 ;
  wire \loop[13].remd_tmp[14][15]_i_6_n_0 ;
  wire \loop[13].remd_tmp[14][16]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][17]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][18]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][19]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][19]_i_3_n_0 ;
  wire \loop[13].remd_tmp[14][19]_i_4_n_0 ;
  wire \loop[13].remd_tmp[14][19]_i_5_n_0 ;
  wire \loop[13].remd_tmp[14][19]_i_6_n_0 ;
  wire \loop[13].remd_tmp[14][1]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][20]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][21]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][22]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][23]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][23]_i_3_n_0 ;
  wire \loop[13].remd_tmp[14][23]_i_4_n_0 ;
  wire \loop[13].remd_tmp[14][23]_i_5_n_0 ;
  wire \loop[13].remd_tmp[14][23]_i_6_n_0 ;
  wire \loop[13].remd_tmp[14][24]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][25]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][26]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][27]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][27]_i_3_n_0 ;
  wire \loop[13].remd_tmp[14][27]_i_4_n_0 ;
  wire \loop[13].remd_tmp[14][27]_i_5_n_0 ;
  wire \loop[13].remd_tmp[14][27]_i_6_n_0 ;
  wire \loop[13].remd_tmp[14][28]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][29]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][2]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][30]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][31]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][31]_i_3_n_0 ;
  wire \loop[13].remd_tmp[14][31]_i_4_n_0 ;
  wire \loop[13].remd_tmp[14][31]_i_5_n_0 ;
  wire \loop[13].remd_tmp[14][31]_i_6_n_0 ;
  wire \loop[13].remd_tmp[14][32]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][33]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][34]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][34]_i_4_n_0 ;
  wire \loop[13].remd_tmp[14][34]_i_5_n_0 ;
  wire \loop[13].remd_tmp[14][34]_i_6_n_0 ;
  wire \loop[13].remd_tmp[14][34]_i_7_n_0 ;
  wire \loop[13].remd_tmp[14][3]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][3]_i_3_n_0 ;
  wire \loop[13].remd_tmp[14][3]_i_4_n_0 ;
  wire \loop[13].remd_tmp[14][3]_i_5_n_0 ;
  wire \loop[13].remd_tmp[14][3]_i_6_n_0 ;
  wire \loop[13].remd_tmp[14][4]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][5]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][6]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][7]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][7]_i_3_n_0 ;
  wire \loop[13].remd_tmp[14][7]_i_4_n_0 ;
  wire \loop[13].remd_tmp[14][7]_i_5_n_0 ;
  wire \loop[13].remd_tmp[14][7]_i_6_n_0 ;
  wire \loop[13].remd_tmp[14][8]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][9]_i_1_n_0 ;
  wire \loop[13].remd_tmp_reg[14][11]_i_2_n_0 ;
  wire \loop[13].remd_tmp_reg[14][11]_i_2_n_1 ;
  wire \loop[13].remd_tmp_reg[14][11]_i_2_n_2 ;
  wire \loop[13].remd_tmp_reg[14][11]_i_2_n_3 ;
  wire \loop[13].remd_tmp_reg[14][15]_i_2_n_0 ;
  wire \loop[13].remd_tmp_reg[14][15]_i_2_n_1 ;
  wire \loop[13].remd_tmp_reg[14][15]_i_2_n_2 ;
  wire \loop[13].remd_tmp_reg[14][15]_i_2_n_3 ;
  wire \loop[13].remd_tmp_reg[14][19]_i_2_n_0 ;
  wire \loop[13].remd_tmp_reg[14][19]_i_2_n_1 ;
  wire \loop[13].remd_tmp_reg[14][19]_i_2_n_2 ;
  wire \loop[13].remd_tmp_reg[14][19]_i_2_n_3 ;
  wire \loop[13].remd_tmp_reg[14][23]_i_2_n_0 ;
  wire \loop[13].remd_tmp_reg[14][23]_i_2_n_1 ;
  wire \loop[13].remd_tmp_reg[14][23]_i_2_n_2 ;
  wire \loop[13].remd_tmp_reg[14][23]_i_2_n_3 ;
  wire \loop[13].remd_tmp_reg[14][27]_i_2_n_0 ;
  wire \loop[13].remd_tmp_reg[14][27]_i_2_n_1 ;
  wire \loop[13].remd_tmp_reg[14][27]_i_2_n_2 ;
  wire \loop[13].remd_tmp_reg[14][27]_i_2_n_3 ;
  wire \loop[13].remd_tmp_reg[14][31]_i_2_n_0 ;
  wire \loop[13].remd_tmp_reg[14][31]_i_2_n_1 ;
  wire \loop[13].remd_tmp_reg[14][31]_i_2_n_2 ;
  wire \loop[13].remd_tmp_reg[14][31]_i_2_n_3 ;
  wire \loop[13].remd_tmp_reg[14][34]_i_3_n_0 ;
  wire \loop[13].remd_tmp_reg[14][34]_i_3_n_1 ;
  wire \loop[13].remd_tmp_reg[14][34]_i_3_n_2 ;
  wire \loop[13].remd_tmp_reg[14][34]_i_3_n_3 ;
  wire \loop[13].remd_tmp_reg[14][3]_i_2_n_0 ;
  wire \loop[13].remd_tmp_reg[14][3]_i_2_n_1 ;
  wire \loop[13].remd_tmp_reg[14][3]_i_2_n_2 ;
  wire \loop[13].remd_tmp_reg[14][3]_i_2_n_3 ;
  wire \loop[13].remd_tmp_reg[14][7]_i_2_n_0 ;
  wire \loop[13].remd_tmp_reg[14][7]_i_2_n_1 ;
  wire \loop[13].remd_tmp_reg[14][7]_i_2_n_2 ;
  wire \loop[13].remd_tmp_reg[14][7]_i_2_n_3 ;
  wire [34:0]\loop[13].remd_tmp_reg[14]_28 ;
  wire \loop[14].dividend_tmp_reg[15][34]_srl16_n_0 ;
  wire \loop[14].dividend_tmp_reg[15][35]__0_n_0 ;
  wire [33:2]\loop[14].divisor_tmp_reg[15]_29 ;
  wire \loop[14].remd_tmp[15][0]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][10]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][11]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][11]_i_3_n_0 ;
  wire \loop[14].remd_tmp[15][11]_i_4_n_0 ;
  wire \loop[14].remd_tmp[15][11]_i_5_n_0 ;
  wire \loop[14].remd_tmp[15][11]_i_6_n_0 ;
  wire \loop[14].remd_tmp[15][12]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][13]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][14]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][15]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][15]_i_3_n_0 ;
  wire \loop[14].remd_tmp[15][15]_i_4_n_0 ;
  wire \loop[14].remd_tmp[15][15]_i_5_n_0 ;
  wire \loop[14].remd_tmp[15][15]_i_6_n_0 ;
  wire \loop[14].remd_tmp[15][16]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][17]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][18]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][19]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][19]_i_3_n_0 ;
  wire \loop[14].remd_tmp[15][19]_i_4_n_0 ;
  wire \loop[14].remd_tmp[15][19]_i_5_n_0 ;
  wire \loop[14].remd_tmp[15][19]_i_6_n_0 ;
  wire \loop[14].remd_tmp[15][1]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][20]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][21]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][22]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][23]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][23]_i_3_n_0 ;
  wire \loop[14].remd_tmp[15][23]_i_4_n_0 ;
  wire \loop[14].remd_tmp[15][23]_i_5_n_0 ;
  wire \loop[14].remd_tmp[15][23]_i_6_n_0 ;
  wire \loop[14].remd_tmp[15][24]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][25]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][26]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][27]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][27]_i_3_n_0 ;
  wire \loop[14].remd_tmp[15][27]_i_4_n_0 ;
  wire \loop[14].remd_tmp[15][27]_i_5_n_0 ;
  wire \loop[14].remd_tmp[15][27]_i_6_n_0 ;
  wire \loop[14].remd_tmp[15][28]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][29]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][2]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][30]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][31]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][31]_i_3_n_0 ;
  wire \loop[14].remd_tmp[15][31]_i_4_n_0 ;
  wire \loop[14].remd_tmp[15][31]_i_5_n_0 ;
  wire \loop[14].remd_tmp[15][31]_i_6_n_0 ;
  wire \loop[14].remd_tmp[15][32]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][33]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][34]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][34]_i_4_n_0 ;
  wire \loop[14].remd_tmp[15][34]_i_5_n_0 ;
  wire \loop[14].remd_tmp[15][34]_i_6_n_0 ;
  wire \loop[14].remd_tmp[15][34]_i_7_n_0 ;
  wire \loop[14].remd_tmp[15][3]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][3]_i_3_n_0 ;
  wire \loop[14].remd_tmp[15][3]_i_4_n_0 ;
  wire \loop[14].remd_tmp[15][3]_i_5_n_0 ;
  wire \loop[14].remd_tmp[15][3]_i_6_n_0 ;
  wire \loop[14].remd_tmp[15][4]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][5]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][6]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][7]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][7]_i_3_n_0 ;
  wire \loop[14].remd_tmp[15][7]_i_4_n_0 ;
  wire \loop[14].remd_tmp[15][7]_i_5_n_0 ;
  wire \loop[14].remd_tmp[15][7]_i_6_n_0 ;
  wire \loop[14].remd_tmp[15][8]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][9]_i_1_n_0 ;
  wire \loop[14].remd_tmp_reg[15][11]_i_2_n_0 ;
  wire \loop[14].remd_tmp_reg[15][11]_i_2_n_1 ;
  wire \loop[14].remd_tmp_reg[15][11]_i_2_n_2 ;
  wire \loop[14].remd_tmp_reg[15][11]_i_2_n_3 ;
  wire \loop[14].remd_tmp_reg[15][15]_i_2_n_0 ;
  wire \loop[14].remd_tmp_reg[15][15]_i_2_n_1 ;
  wire \loop[14].remd_tmp_reg[15][15]_i_2_n_2 ;
  wire \loop[14].remd_tmp_reg[15][15]_i_2_n_3 ;
  wire \loop[14].remd_tmp_reg[15][19]_i_2_n_0 ;
  wire \loop[14].remd_tmp_reg[15][19]_i_2_n_1 ;
  wire \loop[14].remd_tmp_reg[15][19]_i_2_n_2 ;
  wire \loop[14].remd_tmp_reg[15][19]_i_2_n_3 ;
  wire \loop[14].remd_tmp_reg[15][23]_i_2_n_0 ;
  wire \loop[14].remd_tmp_reg[15][23]_i_2_n_1 ;
  wire \loop[14].remd_tmp_reg[15][23]_i_2_n_2 ;
  wire \loop[14].remd_tmp_reg[15][23]_i_2_n_3 ;
  wire \loop[14].remd_tmp_reg[15][27]_i_2_n_0 ;
  wire \loop[14].remd_tmp_reg[15][27]_i_2_n_1 ;
  wire \loop[14].remd_tmp_reg[15][27]_i_2_n_2 ;
  wire \loop[14].remd_tmp_reg[15][27]_i_2_n_3 ;
  wire \loop[14].remd_tmp_reg[15][31]_i_2_n_0 ;
  wire \loop[14].remd_tmp_reg[15][31]_i_2_n_1 ;
  wire \loop[14].remd_tmp_reg[15][31]_i_2_n_2 ;
  wire \loop[14].remd_tmp_reg[15][31]_i_2_n_3 ;
  wire \loop[14].remd_tmp_reg[15][34]_i_3_n_0 ;
  wire \loop[14].remd_tmp_reg[15][34]_i_3_n_1 ;
  wire \loop[14].remd_tmp_reg[15][34]_i_3_n_2 ;
  wire \loop[14].remd_tmp_reg[15][34]_i_3_n_3 ;
  wire \loop[14].remd_tmp_reg[15][3]_i_2_n_0 ;
  wire \loop[14].remd_tmp_reg[15][3]_i_2_n_1 ;
  wire \loop[14].remd_tmp_reg[15][3]_i_2_n_2 ;
  wire \loop[14].remd_tmp_reg[15][3]_i_2_n_3 ;
  wire \loop[14].remd_tmp_reg[15][7]_i_2_n_0 ;
  wire \loop[14].remd_tmp_reg[15][7]_i_2_n_1 ;
  wire \loop[14].remd_tmp_reg[15][7]_i_2_n_2 ;
  wire \loop[14].remd_tmp_reg[15][7]_i_2_n_3 ;
  wire [34:0]\loop[14].remd_tmp_reg[15]_30 ;
  wire \loop[15].dividend_tmp_reg[16][34]_srl17_n_0 ;
  wire \loop[15].dividend_tmp_reg[16][35]__0_n_0 ;
  wire [33:2]\loop[15].divisor_tmp_reg[16]_31 ;
  wire \loop[15].remd_tmp[16][0]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][10]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][11]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][11]_i_3_n_0 ;
  wire \loop[15].remd_tmp[16][11]_i_4_n_0 ;
  wire \loop[15].remd_tmp[16][11]_i_5_n_0 ;
  wire \loop[15].remd_tmp[16][11]_i_6_n_0 ;
  wire \loop[15].remd_tmp[16][12]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][13]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][14]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][15]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][15]_i_3_n_0 ;
  wire \loop[15].remd_tmp[16][15]_i_4_n_0 ;
  wire \loop[15].remd_tmp[16][15]_i_5_n_0 ;
  wire \loop[15].remd_tmp[16][15]_i_6_n_0 ;
  wire \loop[15].remd_tmp[16][16]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][17]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][18]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][19]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][19]_i_3_n_0 ;
  wire \loop[15].remd_tmp[16][19]_i_4_n_0 ;
  wire \loop[15].remd_tmp[16][19]_i_5_n_0 ;
  wire \loop[15].remd_tmp[16][19]_i_6_n_0 ;
  wire \loop[15].remd_tmp[16][1]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][20]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][21]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][22]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][23]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][23]_i_3_n_0 ;
  wire \loop[15].remd_tmp[16][23]_i_4_n_0 ;
  wire \loop[15].remd_tmp[16][23]_i_5_n_0 ;
  wire \loop[15].remd_tmp[16][23]_i_6_n_0 ;
  wire \loop[15].remd_tmp[16][24]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][25]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][26]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][27]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][27]_i_3_n_0 ;
  wire \loop[15].remd_tmp[16][27]_i_4_n_0 ;
  wire \loop[15].remd_tmp[16][27]_i_5_n_0 ;
  wire \loop[15].remd_tmp[16][27]_i_6_n_0 ;
  wire \loop[15].remd_tmp[16][28]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][29]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][2]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][30]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][31]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][31]_i_3_n_0 ;
  wire \loop[15].remd_tmp[16][31]_i_4_n_0 ;
  wire \loop[15].remd_tmp[16][31]_i_5_n_0 ;
  wire \loop[15].remd_tmp[16][31]_i_6_n_0 ;
  wire \loop[15].remd_tmp[16][32]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][33]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][34]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][34]_i_4_n_0 ;
  wire \loop[15].remd_tmp[16][34]_i_5_n_0 ;
  wire \loop[15].remd_tmp[16][34]_i_6_n_0 ;
  wire \loop[15].remd_tmp[16][34]_i_7_n_0 ;
  wire \loop[15].remd_tmp[16][3]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][3]_i_3_n_0 ;
  wire \loop[15].remd_tmp[16][3]_i_4_n_0 ;
  wire \loop[15].remd_tmp[16][3]_i_5_n_0 ;
  wire \loop[15].remd_tmp[16][3]_i_6_n_0 ;
  wire \loop[15].remd_tmp[16][4]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][5]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][6]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][7]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][7]_i_3_n_0 ;
  wire \loop[15].remd_tmp[16][7]_i_4_n_0 ;
  wire \loop[15].remd_tmp[16][7]_i_5_n_0 ;
  wire \loop[15].remd_tmp[16][7]_i_6_n_0 ;
  wire \loop[15].remd_tmp[16][8]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][9]_i_1_n_0 ;
  wire \loop[15].remd_tmp_reg[16][11]_i_2_n_0 ;
  wire \loop[15].remd_tmp_reg[16][11]_i_2_n_1 ;
  wire \loop[15].remd_tmp_reg[16][11]_i_2_n_2 ;
  wire \loop[15].remd_tmp_reg[16][11]_i_2_n_3 ;
  wire \loop[15].remd_tmp_reg[16][15]_i_2_n_0 ;
  wire \loop[15].remd_tmp_reg[16][15]_i_2_n_1 ;
  wire \loop[15].remd_tmp_reg[16][15]_i_2_n_2 ;
  wire \loop[15].remd_tmp_reg[16][15]_i_2_n_3 ;
  wire \loop[15].remd_tmp_reg[16][19]_i_2_n_0 ;
  wire \loop[15].remd_tmp_reg[16][19]_i_2_n_1 ;
  wire \loop[15].remd_tmp_reg[16][19]_i_2_n_2 ;
  wire \loop[15].remd_tmp_reg[16][19]_i_2_n_3 ;
  wire \loop[15].remd_tmp_reg[16][23]_i_2_n_0 ;
  wire \loop[15].remd_tmp_reg[16][23]_i_2_n_1 ;
  wire \loop[15].remd_tmp_reg[16][23]_i_2_n_2 ;
  wire \loop[15].remd_tmp_reg[16][23]_i_2_n_3 ;
  wire \loop[15].remd_tmp_reg[16][27]_i_2_n_0 ;
  wire \loop[15].remd_tmp_reg[16][27]_i_2_n_1 ;
  wire \loop[15].remd_tmp_reg[16][27]_i_2_n_2 ;
  wire \loop[15].remd_tmp_reg[16][27]_i_2_n_3 ;
  wire \loop[15].remd_tmp_reg[16][31]_i_2_n_0 ;
  wire \loop[15].remd_tmp_reg[16][31]_i_2_n_1 ;
  wire \loop[15].remd_tmp_reg[16][31]_i_2_n_2 ;
  wire \loop[15].remd_tmp_reg[16][31]_i_2_n_3 ;
  wire \loop[15].remd_tmp_reg[16][34]_i_3_n_0 ;
  wire \loop[15].remd_tmp_reg[16][34]_i_3_n_1 ;
  wire \loop[15].remd_tmp_reg[16][34]_i_3_n_2 ;
  wire \loop[15].remd_tmp_reg[16][34]_i_3_n_3 ;
  wire \loop[15].remd_tmp_reg[16][3]_i_2_n_0 ;
  wire \loop[15].remd_tmp_reg[16][3]_i_2_n_1 ;
  wire \loop[15].remd_tmp_reg[16][3]_i_2_n_2 ;
  wire \loop[15].remd_tmp_reg[16][3]_i_2_n_3 ;
  wire \loop[15].remd_tmp_reg[16][7]_i_2_n_0 ;
  wire \loop[15].remd_tmp_reg[16][7]_i_2_n_1 ;
  wire \loop[15].remd_tmp_reg[16][7]_i_2_n_2 ;
  wire \loop[15].remd_tmp_reg[16][7]_i_2_n_3 ;
  wire [34:0]\loop[15].remd_tmp_reg[16]_32 ;
  wire \loop[16].dividend_tmp_reg[17][34]_srl18_n_0 ;
  wire \loop[16].dividend_tmp_reg[17][35]__0_n_0 ;
  wire [33:2]\loop[16].divisor_tmp_reg[17]_33 ;
  wire \loop[16].remd_tmp[17][0]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][10]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][11]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][11]_i_3_n_0 ;
  wire \loop[16].remd_tmp[17][11]_i_4_n_0 ;
  wire \loop[16].remd_tmp[17][11]_i_5_n_0 ;
  wire \loop[16].remd_tmp[17][11]_i_6_n_0 ;
  wire \loop[16].remd_tmp[17][12]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][13]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][14]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][15]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][15]_i_3_n_0 ;
  wire \loop[16].remd_tmp[17][15]_i_4_n_0 ;
  wire \loop[16].remd_tmp[17][15]_i_5_n_0 ;
  wire \loop[16].remd_tmp[17][15]_i_6_n_0 ;
  wire \loop[16].remd_tmp[17][16]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][17]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][18]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][19]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][19]_i_3_n_0 ;
  wire \loop[16].remd_tmp[17][19]_i_4_n_0 ;
  wire \loop[16].remd_tmp[17][19]_i_5_n_0 ;
  wire \loop[16].remd_tmp[17][19]_i_6_n_0 ;
  wire \loop[16].remd_tmp[17][1]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][20]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][21]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][22]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][23]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][23]_i_3_n_0 ;
  wire \loop[16].remd_tmp[17][23]_i_4_n_0 ;
  wire \loop[16].remd_tmp[17][23]_i_5_n_0 ;
  wire \loop[16].remd_tmp[17][23]_i_6_n_0 ;
  wire \loop[16].remd_tmp[17][24]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][25]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][26]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][27]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][27]_i_3_n_0 ;
  wire \loop[16].remd_tmp[17][27]_i_4_n_0 ;
  wire \loop[16].remd_tmp[17][27]_i_5_n_0 ;
  wire \loop[16].remd_tmp[17][27]_i_6_n_0 ;
  wire \loop[16].remd_tmp[17][28]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][29]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][2]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][30]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][31]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][31]_i_3_n_0 ;
  wire \loop[16].remd_tmp[17][31]_i_4_n_0 ;
  wire \loop[16].remd_tmp[17][31]_i_5_n_0 ;
  wire \loop[16].remd_tmp[17][31]_i_6_n_0 ;
  wire \loop[16].remd_tmp[17][32]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][33]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][34]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][34]_i_4_n_0 ;
  wire \loop[16].remd_tmp[17][34]_i_5_n_0 ;
  wire \loop[16].remd_tmp[17][34]_i_6_n_0 ;
  wire \loop[16].remd_tmp[17][34]_i_7_n_0 ;
  wire \loop[16].remd_tmp[17][3]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][3]_i_3_n_0 ;
  wire \loop[16].remd_tmp[17][3]_i_4_n_0 ;
  wire \loop[16].remd_tmp[17][3]_i_5_n_0 ;
  wire \loop[16].remd_tmp[17][3]_i_6_n_0 ;
  wire \loop[16].remd_tmp[17][4]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][5]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][6]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][7]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][7]_i_3_n_0 ;
  wire \loop[16].remd_tmp[17][7]_i_4_n_0 ;
  wire \loop[16].remd_tmp[17][7]_i_5_n_0 ;
  wire \loop[16].remd_tmp[17][7]_i_6_n_0 ;
  wire \loop[16].remd_tmp[17][8]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][9]_i_1_n_0 ;
  wire \loop[16].remd_tmp_reg[17][11]_i_2_n_0 ;
  wire \loop[16].remd_tmp_reg[17][11]_i_2_n_1 ;
  wire \loop[16].remd_tmp_reg[17][11]_i_2_n_2 ;
  wire \loop[16].remd_tmp_reg[17][11]_i_2_n_3 ;
  wire \loop[16].remd_tmp_reg[17][15]_i_2_n_0 ;
  wire \loop[16].remd_tmp_reg[17][15]_i_2_n_1 ;
  wire \loop[16].remd_tmp_reg[17][15]_i_2_n_2 ;
  wire \loop[16].remd_tmp_reg[17][15]_i_2_n_3 ;
  wire \loop[16].remd_tmp_reg[17][19]_i_2_n_0 ;
  wire \loop[16].remd_tmp_reg[17][19]_i_2_n_1 ;
  wire \loop[16].remd_tmp_reg[17][19]_i_2_n_2 ;
  wire \loop[16].remd_tmp_reg[17][19]_i_2_n_3 ;
  wire \loop[16].remd_tmp_reg[17][23]_i_2_n_0 ;
  wire \loop[16].remd_tmp_reg[17][23]_i_2_n_1 ;
  wire \loop[16].remd_tmp_reg[17][23]_i_2_n_2 ;
  wire \loop[16].remd_tmp_reg[17][23]_i_2_n_3 ;
  wire \loop[16].remd_tmp_reg[17][27]_i_2_n_0 ;
  wire \loop[16].remd_tmp_reg[17][27]_i_2_n_1 ;
  wire \loop[16].remd_tmp_reg[17][27]_i_2_n_2 ;
  wire \loop[16].remd_tmp_reg[17][27]_i_2_n_3 ;
  wire \loop[16].remd_tmp_reg[17][31]_i_2_n_0 ;
  wire \loop[16].remd_tmp_reg[17][31]_i_2_n_1 ;
  wire \loop[16].remd_tmp_reg[17][31]_i_2_n_2 ;
  wire \loop[16].remd_tmp_reg[17][31]_i_2_n_3 ;
  wire \loop[16].remd_tmp_reg[17][34]_i_3_n_0 ;
  wire \loop[16].remd_tmp_reg[17][34]_i_3_n_1 ;
  wire \loop[16].remd_tmp_reg[17][34]_i_3_n_2 ;
  wire \loop[16].remd_tmp_reg[17][34]_i_3_n_3 ;
  wire \loop[16].remd_tmp_reg[17][3]_i_2_n_0 ;
  wire \loop[16].remd_tmp_reg[17][3]_i_2_n_1 ;
  wire \loop[16].remd_tmp_reg[17][3]_i_2_n_2 ;
  wire \loop[16].remd_tmp_reg[17][3]_i_2_n_3 ;
  wire \loop[16].remd_tmp_reg[17][7]_i_2_n_0 ;
  wire \loop[16].remd_tmp_reg[17][7]_i_2_n_1 ;
  wire \loop[16].remd_tmp_reg[17][7]_i_2_n_2 ;
  wire \loop[16].remd_tmp_reg[17][7]_i_2_n_3 ;
  wire [34:0]\loop[16].remd_tmp_reg[17]_34 ;
  wire \loop[17].dividend_tmp_reg[18][34]_srl19_n_0 ;
  wire \loop[17].dividend_tmp_reg[18][35]__0_n_0 ;
  wire [33:2]\loop[17].divisor_tmp_reg[18]_35 ;
  wire \loop[17].remd_tmp[18][0]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][10]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][11]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][11]_i_3_n_0 ;
  wire \loop[17].remd_tmp[18][11]_i_4_n_0 ;
  wire \loop[17].remd_tmp[18][11]_i_5_n_0 ;
  wire \loop[17].remd_tmp[18][11]_i_6_n_0 ;
  wire \loop[17].remd_tmp[18][12]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][13]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][14]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][15]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][15]_i_3_n_0 ;
  wire \loop[17].remd_tmp[18][15]_i_4_n_0 ;
  wire \loop[17].remd_tmp[18][15]_i_5_n_0 ;
  wire \loop[17].remd_tmp[18][15]_i_6_n_0 ;
  wire \loop[17].remd_tmp[18][16]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][17]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][18]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][19]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][19]_i_3_n_0 ;
  wire \loop[17].remd_tmp[18][19]_i_4_n_0 ;
  wire \loop[17].remd_tmp[18][19]_i_5_n_0 ;
  wire \loop[17].remd_tmp[18][19]_i_6_n_0 ;
  wire \loop[17].remd_tmp[18][1]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][20]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][21]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][22]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][23]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][23]_i_3_n_0 ;
  wire \loop[17].remd_tmp[18][23]_i_4_n_0 ;
  wire \loop[17].remd_tmp[18][23]_i_5_n_0 ;
  wire \loop[17].remd_tmp[18][23]_i_6_n_0 ;
  wire \loop[17].remd_tmp[18][24]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][25]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][26]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][27]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][27]_i_3_n_0 ;
  wire \loop[17].remd_tmp[18][27]_i_4_n_0 ;
  wire \loop[17].remd_tmp[18][27]_i_5_n_0 ;
  wire \loop[17].remd_tmp[18][27]_i_6_n_0 ;
  wire \loop[17].remd_tmp[18][28]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][29]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][2]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][30]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][31]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][31]_i_3_n_0 ;
  wire \loop[17].remd_tmp[18][31]_i_4_n_0 ;
  wire \loop[17].remd_tmp[18][31]_i_5_n_0 ;
  wire \loop[17].remd_tmp[18][31]_i_6_n_0 ;
  wire \loop[17].remd_tmp[18][32]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][33]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][34]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][34]_i_4_n_0 ;
  wire \loop[17].remd_tmp[18][34]_i_5_n_0 ;
  wire \loop[17].remd_tmp[18][34]_i_6_n_0 ;
  wire \loop[17].remd_tmp[18][34]_i_7_n_0 ;
  wire \loop[17].remd_tmp[18][3]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][3]_i_3_n_0 ;
  wire \loop[17].remd_tmp[18][3]_i_4_n_0 ;
  wire \loop[17].remd_tmp[18][3]_i_5_n_0 ;
  wire \loop[17].remd_tmp[18][3]_i_6_n_0 ;
  wire \loop[17].remd_tmp[18][4]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][5]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][6]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][7]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][7]_i_3_n_0 ;
  wire \loop[17].remd_tmp[18][7]_i_4_n_0 ;
  wire \loop[17].remd_tmp[18][7]_i_5_n_0 ;
  wire \loop[17].remd_tmp[18][7]_i_6_n_0 ;
  wire \loop[17].remd_tmp[18][8]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][9]_i_1_n_0 ;
  wire \loop[17].remd_tmp_reg[18][11]_i_2_n_0 ;
  wire \loop[17].remd_tmp_reg[18][11]_i_2_n_1 ;
  wire \loop[17].remd_tmp_reg[18][11]_i_2_n_2 ;
  wire \loop[17].remd_tmp_reg[18][11]_i_2_n_3 ;
  wire \loop[17].remd_tmp_reg[18][15]_i_2_n_0 ;
  wire \loop[17].remd_tmp_reg[18][15]_i_2_n_1 ;
  wire \loop[17].remd_tmp_reg[18][15]_i_2_n_2 ;
  wire \loop[17].remd_tmp_reg[18][15]_i_2_n_3 ;
  wire \loop[17].remd_tmp_reg[18][19]_i_2_n_0 ;
  wire \loop[17].remd_tmp_reg[18][19]_i_2_n_1 ;
  wire \loop[17].remd_tmp_reg[18][19]_i_2_n_2 ;
  wire \loop[17].remd_tmp_reg[18][19]_i_2_n_3 ;
  wire \loop[17].remd_tmp_reg[18][23]_i_2_n_0 ;
  wire \loop[17].remd_tmp_reg[18][23]_i_2_n_1 ;
  wire \loop[17].remd_tmp_reg[18][23]_i_2_n_2 ;
  wire \loop[17].remd_tmp_reg[18][23]_i_2_n_3 ;
  wire \loop[17].remd_tmp_reg[18][27]_i_2_n_0 ;
  wire \loop[17].remd_tmp_reg[18][27]_i_2_n_1 ;
  wire \loop[17].remd_tmp_reg[18][27]_i_2_n_2 ;
  wire \loop[17].remd_tmp_reg[18][27]_i_2_n_3 ;
  wire \loop[17].remd_tmp_reg[18][31]_i_2_n_0 ;
  wire \loop[17].remd_tmp_reg[18][31]_i_2_n_1 ;
  wire \loop[17].remd_tmp_reg[18][31]_i_2_n_2 ;
  wire \loop[17].remd_tmp_reg[18][31]_i_2_n_3 ;
  wire \loop[17].remd_tmp_reg[18][34]_i_3_n_0 ;
  wire \loop[17].remd_tmp_reg[18][34]_i_3_n_1 ;
  wire \loop[17].remd_tmp_reg[18][34]_i_3_n_2 ;
  wire \loop[17].remd_tmp_reg[18][34]_i_3_n_3 ;
  wire \loop[17].remd_tmp_reg[18][3]_i_2_n_0 ;
  wire \loop[17].remd_tmp_reg[18][3]_i_2_n_1 ;
  wire \loop[17].remd_tmp_reg[18][3]_i_2_n_2 ;
  wire \loop[17].remd_tmp_reg[18][3]_i_2_n_3 ;
  wire \loop[17].remd_tmp_reg[18][7]_i_2_n_0 ;
  wire \loop[17].remd_tmp_reg[18][7]_i_2_n_1 ;
  wire \loop[17].remd_tmp_reg[18][7]_i_2_n_2 ;
  wire \loop[17].remd_tmp_reg[18][7]_i_2_n_3 ;
  wire [34:0]\loop[17].remd_tmp_reg[18]_36 ;
  wire \loop[18].dividend_tmp_reg[19][34]_srl20_n_0 ;
  wire \loop[18].dividend_tmp_reg[19][35]__0_n_0 ;
  wire [33:2]\loop[18].divisor_tmp_reg[19]_37 ;
  wire \loop[18].remd_tmp[19][0]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][10]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][11]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][11]_i_3_n_0 ;
  wire \loop[18].remd_tmp[19][11]_i_4_n_0 ;
  wire \loop[18].remd_tmp[19][11]_i_5_n_0 ;
  wire \loop[18].remd_tmp[19][11]_i_6_n_0 ;
  wire \loop[18].remd_tmp[19][12]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][13]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][14]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][15]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][15]_i_3_n_0 ;
  wire \loop[18].remd_tmp[19][15]_i_4_n_0 ;
  wire \loop[18].remd_tmp[19][15]_i_5_n_0 ;
  wire \loop[18].remd_tmp[19][15]_i_6_n_0 ;
  wire \loop[18].remd_tmp[19][16]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][17]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][18]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][19]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][19]_i_3_n_0 ;
  wire \loop[18].remd_tmp[19][19]_i_4_n_0 ;
  wire \loop[18].remd_tmp[19][19]_i_5_n_0 ;
  wire \loop[18].remd_tmp[19][19]_i_6_n_0 ;
  wire \loop[18].remd_tmp[19][1]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][20]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][21]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][22]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][23]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][23]_i_3_n_0 ;
  wire \loop[18].remd_tmp[19][23]_i_4_n_0 ;
  wire \loop[18].remd_tmp[19][23]_i_5_n_0 ;
  wire \loop[18].remd_tmp[19][23]_i_6_n_0 ;
  wire \loop[18].remd_tmp[19][24]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][25]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][26]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][27]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][27]_i_3_n_0 ;
  wire \loop[18].remd_tmp[19][27]_i_4_n_0 ;
  wire \loop[18].remd_tmp[19][27]_i_5_n_0 ;
  wire \loop[18].remd_tmp[19][27]_i_6_n_0 ;
  wire \loop[18].remd_tmp[19][28]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][29]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][2]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][30]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][31]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][31]_i_3_n_0 ;
  wire \loop[18].remd_tmp[19][31]_i_4_n_0 ;
  wire \loop[18].remd_tmp[19][31]_i_5_n_0 ;
  wire \loop[18].remd_tmp[19][31]_i_6_n_0 ;
  wire \loop[18].remd_tmp[19][32]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][33]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][34]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][34]_i_4_n_0 ;
  wire \loop[18].remd_tmp[19][34]_i_5_n_0 ;
  wire \loop[18].remd_tmp[19][34]_i_6_n_0 ;
  wire \loop[18].remd_tmp[19][34]_i_7_n_0 ;
  wire \loop[18].remd_tmp[19][3]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][3]_i_3_n_0 ;
  wire \loop[18].remd_tmp[19][3]_i_4_n_0 ;
  wire \loop[18].remd_tmp[19][3]_i_5_n_0 ;
  wire \loop[18].remd_tmp[19][3]_i_6_n_0 ;
  wire \loop[18].remd_tmp[19][4]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][5]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][6]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][7]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][7]_i_3_n_0 ;
  wire \loop[18].remd_tmp[19][7]_i_4_n_0 ;
  wire \loop[18].remd_tmp[19][7]_i_5_n_0 ;
  wire \loop[18].remd_tmp[19][7]_i_6_n_0 ;
  wire \loop[18].remd_tmp[19][8]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][9]_i_1_n_0 ;
  wire \loop[18].remd_tmp_reg[19][11]_i_2_n_0 ;
  wire \loop[18].remd_tmp_reg[19][11]_i_2_n_1 ;
  wire \loop[18].remd_tmp_reg[19][11]_i_2_n_2 ;
  wire \loop[18].remd_tmp_reg[19][11]_i_2_n_3 ;
  wire \loop[18].remd_tmp_reg[19][15]_i_2_n_0 ;
  wire \loop[18].remd_tmp_reg[19][15]_i_2_n_1 ;
  wire \loop[18].remd_tmp_reg[19][15]_i_2_n_2 ;
  wire \loop[18].remd_tmp_reg[19][15]_i_2_n_3 ;
  wire \loop[18].remd_tmp_reg[19][19]_i_2_n_0 ;
  wire \loop[18].remd_tmp_reg[19][19]_i_2_n_1 ;
  wire \loop[18].remd_tmp_reg[19][19]_i_2_n_2 ;
  wire \loop[18].remd_tmp_reg[19][19]_i_2_n_3 ;
  wire \loop[18].remd_tmp_reg[19][23]_i_2_n_0 ;
  wire \loop[18].remd_tmp_reg[19][23]_i_2_n_1 ;
  wire \loop[18].remd_tmp_reg[19][23]_i_2_n_2 ;
  wire \loop[18].remd_tmp_reg[19][23]_i_2_n_3 ;
  wire \loop[18].remd_tmp_reg[19][27]_i_2_n_0 ;
  wire \loop[18].remd_tmp_reg[19][27]_i_2_n_1 ;
  wire \loop[18].remd_tmp_reg[19][27]_i_2_n_2 ;
  wire \loop[18].remd_tmp_reg[19][27]_i_2_n_3 ;
  wire \loop[18].remd_tmp_reg[19][31]_i_2_n_0 ;
  wire \loop[18].remd_tmp_reg[19][31]_i_2_n_1 ;
  wire \loop[18].remd_tmp_reg[19][31]_i_2_n_2 ;
  wire \loop[18].remd_tmp_reg[19][31]_i_2_n_3 ;
  wire \loop[18].remd_tmp_reg[19][34]_i_3_n_0 ;
  wire \loop[18].remd_tmp_reg[19][34]_i_3_n_1 ;
  wire \loop[18].remd_tmp_reg[19][34]_i_3_n_2 ;
  wire \loop[18].remd_tmp_reg[19][34]_i_3_n_3 ;
  wire \loop[18].remd_tmp_reg[19][3]_i_2_n_0 ;
  wire \loop[18].remd_tmp_reg[19][3]_i_2_n_1 ;
  wire \loop[18].remd_tmp_reg[19][3]_i_2_n_2 ;
  wire \loop[18].remd_tmp_reg[19][3]_i_2_n_3 ;
  wire \loop[18].remd_tmp_reg[19][7]_i_2_n_0 ;
  wire \loop[18].remd_tmp_reg[19][7]_i_2_n_1 ;
  wire \loop[18].remd_tmp_reg[19][7]_i_2_n_2 ;
  wire \loop[18].remd_tmp_reg[19][7]_i_2_n_3 ;
  wire [34:0]\loop[18].remd_tmp_reg[19]_38 ;
  wire \loop[19].dividend_tmp_reg[20][34]_srl21_n_0 ;
  wire \loop[19].dividend_tmp_reg[20][35]__0_n_0 ;
  wire [33:2]\loop[19].divisor_tmp_reg[20]_39 ;
  wire \loop[19].remd_tmp[20][0]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][10]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][11]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][11]_i_3_n_0 ;
  wire \loop[19].remd_tmp[20][11]_i_4_n_0 ;
  wire \loop[19].remd_tmp[20][11]_i_5_n_0 ;
  wire \loop[19].remd_tmp[20][11]_i_6_n_0 ;
  wire \loop[19].remd_tmp[20][12]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][13]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][14]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][15]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][15]_i_3_n_0 ;
  wire \loop[19].remd_tmp[20][15]_i_4_n_0 ;
  wire \loop[19].remd_tmp[20][15]_i_5_n_0 ;
  wire \loop[19].remd_tmp[20][15]_i_6_n_0 ;
  wire \loop[19].remd_tmp[20][16]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][17]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][18]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][19]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][19]_i_3_n_0 ;
  wire \loop[19].remd_tmp[20][19]_i_4_n_0 ;
  wire \loop[19].remd_tmp[20][19]_i_5_n_0 ;
  wire \loop[19].remd_tmp[20][19]_i_6_n_0 ;
  wire \loop[19].remd_tmp[20][1]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][20]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][21]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][22]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][23]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][23]_i_3_n_0 ;
  wire \loop[19].remd_tmp[20][23]_i_4_n_0 ;
  wire \loop[19].remd_tmp[20][23]_i_5_n_0 ;
  wire \loop[19].remd_tmp[20][23]_i_6_n_0 ;
  wire \loop[19].remd_tmp[20][24]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][25]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][26]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][27]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][27]_i_3_n_0 ;
  wire \loop[19].remd_tmp[20][27]_i_4_n_0 ;
  wire \loop[19].remd_tmp[20][27]_i_5_n_0 ;
  wire \loop[19].remd_tmp[20][27]_i_6_n_0 ;
  wire \loop[19].remd_tmp[20][28]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][29]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][2]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][30]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][31]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][31]_i_3_n_0 ;
  wire \loop[19].remd_tmp[20][31]_i_4_n_0 ;
  wire \loop[19].remd_tmp[20][31]_i_5_n_0 ;
  wire \loop[19].remd_tmp[20][31]_i_6_n_0 ;
  wire \loop[19].remd_tmp[20][32]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][33]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][34]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][34]_i_4_n_0 ;
  wire \loop[19].remd_tmp[20][34]_i_5_n_0 ;
  wire \loop[19].remd_tmp[20][34]_i_6_n_0 ;
  wire \loop[19].remd_tmp[20][34]_i_7_n_0 ;
  wire \loop[19].remd_tmp[20][3]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][3]_i_3_n_0 ;
  wire \loop[19].remd_tmp[20][3]_i_4_n_0 ;
  wire \loop[19].remd_tmp[20][3]_i_5_n_0 ;
  wire \loop[19].remd_tmp[20][3]_i_6_n_0 ;
  wire \loop[19].remd_tmp[20][4]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][5]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][6]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][7]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][7]_i_3_n_0 ;
  wire \loop[19].remd_tmp[20][7]_i_4_n_0 ;
  wire \loop[19].remd_tmp[20][7]_i_5_n_0 ;
  wire \loop[19].remd_tmp[20][7]_i_6_n_0 ;
  wire \loop[19].remd_tmp[20][8]_i_1_n_0 ;
  wire \loop[19].remd_tmp[20][9]_i_1_n_0 ;
  wire \loop[19].remd_tmp_reg[20][11]_i_2_n_0 ;
  wire \loop[19].remd_tmp_reg[20][11]_i_2_n_1 ;
  wire \loop[19].remd_tmp_reg[20][11]_i_2_n_2 ;
  wire \loop[19].remd_tmp_reg[20][11]_i_2_n_3 ;
  wire \loop[19].remd_tmp_reg[20][15]_i_2_n_0 ;
  wire \loop[19].remd_tmp_reg[20][15]_i_2_n_1 ;
  wire \loop[19].remd_tmp_reg[20][15]_i_2_n_2 ;
  wire \loop[19].remd_tmp_reg[20][15]_i_2_n_3 ;
  wire \loop[19].remd_tmp_reg[20][19]_i_2_n_0 ;
  wire \loop[19].remd_tmp_reg[20][19]_i_2_n_1 ;
  wire \loop[19].remd_tmp_reg[20][19]_i_2_n_2 ;
  wire \loop[19].remd_tmp_reg[20][19]_i_2_n_3 ;
  wire \loop[19].remd_tmp_reg[20][23]_i_2_n_0 ;
  wire \loop[19].remd_tmp_reg[20][23]_i_2_n_1 ;
  wire \loop[19].remd_tmp_reg[20][23]_i_2_n_2 ;
  wire \loop[19].remd_tmp_reg[20][23]_i_2_n_3 ;
  wire \loop[19].remd_tmp_reg[20][27]_i_2_n_0 ;
  wire \loop[19].remd_tmp_reg[20][27]_i_2_n_1 ;
  wire \loop[19].remd_tmp_reg[20][27]_i_2_n_2 ;
  wire \loop[19].remd_tmp_reg[20][27]_i_2_n_3 ;
  wire \loop[19].remd_tmp_reg[20][31]_i_2_n_0 ;
  wire \loop[19].remd_tmp_reg[20][31]_i_2_n_1 ;
  wire \loop[19].remd_tmp_reg[20][31]_i_2_n_2 ;
  wire \loop[19].remd_tmp_reg[20][31]_i_2_n_3 ;
  wire \loop[19].remd_tmp_reg[20][34]_i_3_n_0 ;
  wire \loop[19].remd_tmp_reg[20][34]_i_3_n_1 ;
  wire \loop[19].remd_tmp_reg[20][34]_i_3_n_2 ;
  wire \loop[19].remd_tmp_reg[20][34]_i_3_n_3 ;
  wire \loop[19].remd_tmp_reg[20][3]_i_2_n_0 ;
  wire \loop[19].remd_tmp_reg[20][3]_i_2_n_1 ;
  wire \loop[19].remd_tmp_reg[20][3]_i_2_n_2 ;
  wire \loop[19].remd_tmp_reg[20][3]_i_2_n_3 ;
  wire \loop[19].remd_tmp_reg[20][7]_i_2_n_0 ;
  wire \loop[19].remd_tmp_reg[20][7]_i_2_n_1 ;
  wire \loop[19].remd_tmp_reg[20][7]_i_2_n_2 ;
  wire \loop[19].remd_tmp_reg[20][7]_i_2_n_3 ;
  wire [34:0]\loop[19].remd_tmp_reg[20]_40 ;
  wire \loop[1].dividend_tmp_reg[2][34]_srl3_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][35]__0_n_0 ;
  wire [33:2]\loop[1].divisor_tmp_reg[2]_3 ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][10]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][11]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][11]_i_3_n_0 ;
  wire \loop[1].remd_tmp[2][11]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][11]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][11]_i_6_n_0 ;
  wire \loop[1].remd_tmp[2][12]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][13]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][14]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][15]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][15]_i_3_n_0 ;
  wire \loop[1].remd_tmp[2][15]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][15]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][15]_i_6_n_0 ;
  wire \loop[1].remd_tmp[2][16]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][17]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][18]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][19]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][19]_i_3_n_0 ;
  wire \loop[1].remd_tmp[2][19]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][19]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][19]_i_6_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][20]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][21]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][22]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][23]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][23]_i_3_n_0 ;
  wire \loop[1].remd_tmp[2][23]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][23]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][23]_i_6_n_0 ;
  wire \loop[1].remd_tmp[2][24]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][25]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][26]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][27]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][27]_i_3_n_0 ;
  wire \loop[1].remd_tmp[2][27]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][27]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][27]_i_6_n_0 ;
  wire \loop[1].remd_tmp[2][28]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][29]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][2]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][30]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][31]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][31]_i_3_n_0 ;
  wire \loop[1].remd_tmp[2][31]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][31]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][31]_i_6_n_0 ;
  wire \loop[1].remd_tmp[2][32]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][33]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][34]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][34]_i_3_n_0 ;
  wire \loop[1].remd_tmp[2][34]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][34]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][3]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][3]_i_3_n_0 ;
  wire \loop[1].remd_tmp[2][3]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][3]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][3]_i_6_n_0 ;
  wire \loop[1].remd_tmp[2][4]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][5]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][6]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][7]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][7]_i_3_n_0 ;
  wire \loop[1].remd_tmp[2][7]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][7]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][7]_i_6_n_0 ;
  wire \loop[1].remd_tmp[2][8]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][9]_i_1_n_0 ;
  wire \loop[1].remd_tmp_reg[2][11]_i_2_n_0 ;
  wire \loop[1].remd_tmp_reg[2][11]_i_2_n_1 ;
  wire \loop[1].remd_tmp_reg[2][11]_i_2_n_2 ;
  wire \loop[1].remd_tmp_reg[2][11]_i_2_n_3 ;
  wire \loop[1].remd_tmp_reg[2][15]_i_2_n_0 ;
  wire \loop[1].remd_tmp_reg[2][15]_i_2_n_1 ;
  wire \loop[1].remd_tmp_reg[2][15]_i_2_n_2 ;
  wire \loop[1].remd_tmp_reg[2][15]_i_2_n_3 ;
  wire \loop[1].remd_tmp_reg[2][19]_i_2_n_0 ;
  wire \loop[1].remd_tmp_reg[2][19]_i_2_n_1 ;
  wire \loop[1].remd_tmp_reg[2][19]_i_2_n_2 ;
  wire \loop[1].remd_tmp_reg[2][19]_i_2_n_3 ;
  wire \loop[1].remd_tmp_reg[2][23]_i_2_n_0 ;
  wire \loop[1].remd_tmp_reg[2][23]_i_2_n_1 ;
  wire \loop[1].remd_tmp_reg[2][23]_i_2_n_2 ;
  wire \loop[1].remd_tmp_reg[2][23]_i_2_n_3 ;
  wire \loop[1].remd_tmp_reg[2][27]_i_2_n_0 ;
  wire \loop[1].remd_tmp_reg[2][27]_i_2_n_1 ;
  wire \loop[1].remd_tmp_reg[2][27]_i_2_n_2 ;
  wire \loop[1].remd_tmp_reg[2][27]_i_2_n_3 ;
  wire \loop[1].remd_tmp_reg[2][31]_i_2_n_0 ;
  wire \loop[1].remd_tmp_reg[2][31]_i_2_n_1 ;
  wire \loop[1].remd_tmp_reg[2][31]_i_2_n_2 ;
  wire \loop[1].remd_tmp_reg[2][31]_i_2_n_3 ;
  wire \loop[1].remd_tmp_reg[2][34]_i_2_n_1 ;
  wire \loop[1].remd_tmp_reg[2][34]_i_2_n_2 ;
  wire \loop[1].remd_tmp_reg[2][34]_i_2_n_3 ;
  wire \loop[1].remd_tmp_reg[2][3]_i_2_n_0 ;
  wire \loop[1].remd_tmp_reg[2][3]_i_2_n_1 ;
  wire \loop[1].remd_tmp_reg[2][3]_i_2_n_2 ;
  wire \loop[1].remd_tmp_reg[2][3]_i_2_n_3 ;
  wire \loop[1].remd_tmp_reg[2][7]_i_2_n_0 ;
  wire \loop[1].remd_tmp_reg[2][7]_i_2_n_1 ;
  wire \loop[1].remd_tmp_reg[2][7]_i_2_n_2 ;
  wire \loop[1].remd_tmp_reg[2][7]_i_2_n_3 ;
  wire [34:0]\loop[1].remd_tmp_reg[2]_4 ;
  wire \loop[20].dividend_tmp_reg[21][34]_srl22_n_0 ;
  wire \loop[20].dividend_tmp_reg[21][35]__0_n_0 ;
  wire [33:2]\loop[20].divisor_tmp_reg[21]_41 ;
  wire \loop[20].remd_tmp[21][0]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][10]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][11]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][11]_i_3_n_0 ;
  wire \loop[20].remd_tmp[21][11]_i_4_n_0 ;
  wire \loop[20].remd_tmp[21][11]_i_5_n_0 ;
  wire \loop[20].remd_tmp[21][11]_i_6_n_0 ;
  wire \loop[20].remd_tmp[21][12]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][13]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][14]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][15]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][15]_i_3_n_0 ;
  wire \loop[20].remd_tmp[21][15]_i_4_n_0 ;
  wire \loop[20].remd_tmp[21][15]_i_5_n_0 ;
  wire \loop[20].remd_tmp[21][15]_i_6_n_0 ;
  wire \loop[20].remd_tmp[21][16]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][17]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][18]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][19]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][19]_i_3_n_0 ;
  wire \loop[20].remd_tmp[21][19]_i_4_n_0 ;
  wire \loop[20].remd_tmp[21][19]_i_5_n_0 ;
  wire \loop[20].remd_tmp[21][19]_i_6_n_0 ;
  wire \loop[20].remd_tmp[21][1]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][20]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][21]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][22]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][23]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][23]_i_3_n_0 ;
  wire \loop[20].remd_tmp[21][23]_i_4_n_0 ;
  wire \loop[20].remd_tmp[21][23]_i_5_n_0 ;
  wire \loop[20].remd_tmp[21][23]_i_6_n_0 ;
  wire \loop[20].remd_tmp[21][24]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][25]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][26]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][27]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][27]_i_3_n_0 ;
  wire \loop[20].remd_tmp[21][27]_i_4_n_0 ;
  wire \loop[20].remd_tmp[21][27]_i_5_n_0 ;
  wire \loop[20].remd_tmp[21][27]_i_6_n_0 ;
  wire \loop[20].remd_tmp[21][28]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][29]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][2]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][30]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][31]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][31]_i_3_n_0 ;
  wire \loop[20].remd_tmp[21][31]_i_4_n_0 ;
  wire \loop[20].remd_tmp[21][31]_i_5_n_0 ;
  wire \loop[20].remd_tmp[21][31]_i_6_n_0 ;
  wire \loop[20].remd_tmp[21][32]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][33]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][34]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][34]_i_4_n_0 ;
  wire \loop[20].remd_tmp[21][34]_i_5_n_0 ;
  wire \loop[20].remd_tmp[21][34]_i_6_n_0 ;
  wire \loop[20].remd_tmp[21][34]_i_7_n_0 ;
  wire \loop[20].remd_tmp[21][3]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][3]_i_3_n_0 ;
  wire \loop[20].remd_tmp[21][3]_i_4_n_0 ;
  wire \loop[20].remd_tmp[21][3]_i_5_n_0 ;
  wire \loop[20].remd_tmp[21][3]_i_6_n_0 ;
  wire \loop[20].remd_tmp[21][4]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][5]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][6]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][7]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][7]_i_3_n_0 ;
  wire \loop[20].remd_tmp[21][7]_i_4_n_0 ;
  wire \loop[20].remd_tmp[21][7]_i_5_n_0 ;
  wire \loop[20].remd_tmp[21][7]_i_6_n_0 ;
  wire \loop[20].remd_tmp[21][8]_i_1_n_0 ;
  wire \loop[20].remd_tmp[21][9]_i_1_n_0 ;
  wire \loop[20].remd_tmp_reg[21][11]_i_2_n_0 ;
  wire \loop[20].remd_tmp_reg[21][11]_i_2_n_1 ;
  wire \loop[20].remd_tmp_reg[21][11]_i_2_n_2 ;
  wire \loop[20].remd_tmp_reg[21][11]_i_2_n_3 ;
  wire \loop[20].remd_tmp_reg[21][15]_i_2_n_0 ;
  wire \loop[20].remd_tmp_reg[21][15]_i_2_n_1 ;
  wire \loop[20].remd_tmp_reg[21][15]_i_2_n_2 ;
  wire \loop[20].remd_tmp_reg[21][15]_i_2_n_3 ;
  wire \loop[20].remd_tmp_reg[21][19]_i_2_n_0 ;
  wire \loop[20].remd_tmp_reg[21][19]_i_2_n_1 ;
  wire \loop[20].remd_tmp_reg[21][19]_i_2_n_2 ;
  wire \loop[20].remd_tmp_reg[21][19]_i_2_n_3 ;
  wire \loop[20].remd_tmp_reg[21][23]_i_2_n_0 ;
  wire \loop[20].remd_tmp_reg[21][23]_i_2_n_1 ;
  wire \loop[20].remd_tmp_reg[21][23]_i_2_n_2 ;
  wire \loop[20].remd_tmp_reg[21][23]_i_2_n_3 ;
  wire \loop[20].remd_tmp_reg[21][27]_i_2_n_0 ;
  wire \loop[20].remd_tmp_reg[21][27]_i_2_n_1 ;
  wire \loop[20].remd_tmp_reg[21][27]_i_2_n_2 ;
  wire \loop[20].remd_tmp_reg[21][27]_i_2_n_3 ;
  wire \loop[20].remd_tmp_reg[21][31]_i_2_n_0 ;
  wire \loop[20].remd_tmp_reg[21][31]_i_2_n_1 ;
  wire \loop[20].remd_tmp_reg[21][31]_i_2_n_2 ;
  wire \loop[20].remd_tmp_reg[21][31]_i_2_n_3 ;
  wire \loop[20].remd_tmp_reg[21][34]_i_3_n_0 ;
  wire \loop[20].remd_tmp_reg[21][34]_i_3_n_1 ;
  wire \loop[20].remd_tmp_reg[21][34]_i_3_n_2 ;
  wire \loop[20].remd_tmp_reg[21][34]_i_3_n_3 ;
  wire \loop[20].remd_tmp_reg[21][3]_i_2_n_0 ;
  wire \loop[20].remd_tmp_reg[21][3]_i_2_n_1 ;
  wire \loop[20].remd_tmp_reg[21][3]_i_2_n_2 ;
  wire \loop[20].remd_tmp_reg[21][3]_i_2_n_3 ;
  wire \loop[20].remd_tmp_reg[21][7]_i_2_n_0 ;
  wire \loop[20].remd_tmp_reg[21][7]_i_2_n_1 ;
  wire \loop[20].remd_tmp_reg[21][7]_i_2_n_2 ;
  wire \loop[20].remd_tmp_reg[21][7]_i_2_n_3 ;
  wire [34:0]\loop[20].remd_tmp_reg[21]_42 ;
  wire \loop[21].dividend_tmp_reg[22][34]_srl23_n_0 ;
  wire \loop[21].dividend_tmp_reg[22][35]__0_n_0 ;
  wire [33:2]\loop[21].divisor_tmp_reg[22]_43 ;
  wire \loop[21].remd_tmp[22][0]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][10]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][11]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][11]_i_3_n_0 ;
  wire \loop[21].remd_tmp[22][11]_i_4_n_0 ;
  wire \loop[21].remd_tmp[22][11]_i_5_n_0 ;
  wire \loop[21].remd_tmp[22][11]_i_6_n_0 ;
  wire \loop[21].remd_tmp[22][12]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][13]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][14]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][15]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][15]_i_3_n_0 ;
  wire \loop[21].remd_tmp[22][15]_i_4_n_0 ;
  wire \loop[21].remd_tmp[22][15]_i_5_n_0 ;
  wire \loop[21].remd_tmp[22][15]_i_6_n_0 ;
  wire \loop[21].remd_tmp[22][16]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][17]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][18]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][19]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][19]_i_3_n_0 ;
  wire \loop[21].remd_tmp[22][19]_i_4_n_0 ;
  wire \loop[21].remd_tmp[22][19]_i_5_n_0 ;
  wire \loop[21].remd_tmp[22][19]_i_6_n_0 ;
  wire \loop[21].remd_tmp[22][1]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][20]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][21]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][22]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][23]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][23]_i_3_n_0 ;
  wire \loop[21].remd_tmp[22][23]_i_4_n_0 ;
  wire \loop[21].remd_tmp[22][23]_i_5_n_0 ;
  wire \loop[21].remd_tmp[22][23]_i_6_n_0 ;
  wire \loop[21].remd_tmp[22][24]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][25]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][26]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][27]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][27]_i_3_n_0 ;
  wire \loop[21].remd_tmp[22][27]_i_4_n_0 ;
  wire \loop[21].remd_tmp[22][27]_i_5_n_0 ;
  wire \loop[21].remd_tmp[22][27]_i_6_n_0 ;
  wire \loop[21].remd_tmp[22][28]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][29]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][2]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][30]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][31]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][31]_i_3_n_0 ;
  wire \loop[21].remd_tmp[22][31]_i_4_n_0 ;
  wire \loop[21].remd_tmp[22][31]_i_5_n_0 ;
  wire \loop[21].remd_tmp[22][31]_i_6_n_0 ;
  wire \loop[21].remd_tmp[22][32]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][33]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][34]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][34]_i_4_n_0 ;
  wire \loop[21].remd_tmp[22][34]_i_5_n_0 ;
  wire \loop[21].remd_tmp[22][34]_i_6_n_0 ;
  wire \loop[21].remd_tmp[22][34]_i_7_n_0 ;
  wire \loop[21].remd_tmp[22][3]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][3]_i_3_n_0 ;
  wire \loop[21].remd_tmp[22][3]_i_4_n_0 ;
  wire \loop[21].remd_tmp[22][3]_i_5_n_0 ;
  wire \loop[21].remd_tmp[22][3]_i_6_n_0 ;
  wire \loop[21].remd_tmp[22][4]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][5]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][6]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][7]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][7]_i_3_n_0 ;
  wire \loop[21].remd_tmp[22][7]_i_4_n_0 ;
  wire \loop[21].remd_tmp[22][7]_i_5_n_0 ;
  wire \loop[21].remd_tmp[22][7]_i_6_n_0 ;
  wire \loop[21].remd_tmp[22][8]_i_1_n_0 ;
  wire \loop[21].remd_tmp[22][9]_i_1_n_0 ;
  wire \loop[21].remd_tmp_reg[22][11]_i_2_n_0 ;
  wire \loop[21].remd_tmp_reg[22][11]_i_2_n_1 ;
  wire \loop[21].remd_tmp_reg[22][11]_i_2_n_2 ;
  wire \loop[21].remd_tmp_reg[22][11]_i_2_n_3 ;
  wire \loop[21].remd_tmp_reg[22][15]_i_2_n_0 ;
  wire \loop[21].remd_tmp_reg[22][15]_i_2_n_1 ;
  wire \loop[21].remd_tmp_reg[22][15]_i_2_n_2 ;
  wire \loop[21].remd_tmp_reg[22][15]_i_2_n_3 ;
  wire \loop[21].remd_tmp_reg[22][19]_i_2_n_0 ;
  wire \loop[21].remd_tmp_reg[22][19]_i_2_n_1 ;
  wire \loop[21].remd_tmp_reg[22][19]_i_2_n_2 ;
  wire \loop[21].remd_tmp_reg[22][19]_i_2_n_3 ;
  wire \loop[21].remd_tmp_reg[22][23]_i_2_n_0 ;
  wire \loop[21].remd_tmp_reg[22][23]_i_2_n_1 ;
  wire \loop[21].remd_tmp_reg[22][23]_i_2_n_2 ;
  wire \loop[21].remd_tmp_reg[22][23]_i_2_n_3 ;
  wire \loop[21].remd_tmp_reg[22][27]_i_2_n_0 ;
  wire \loop[21].remd_tmp_reg[22][27]_i_2_n_1 ;
  wire \loop[21].remd_tmp_reg[22][27]_i_2_n_2 ;
  wire \loop[21].remd_tmp_reg[22][27]_i_2_n_3 ;
  wire \loop[21].remd_tmp_reg[22][31]_i_2_n_0 ;
  wire \loop[21].remd_tmp_reg[22][31]_i_2_n_1 ;
  wire \loop[21].remd_tmp_reg[22][31]_i_2_n_2 ;
  wire \loop[21].remd_tmp_reg[22][31]_i_2_n_3 ;
  wire \loop[21].remd_tmp_reg[22][34]_i_3_n_0 ;
  wire \loop[21].remd_tmp_reg[22][34]_i_3_n_1 ;
  wire \loop[21].remd_tmp_reg[22][34]_i_3_n_2 ;
  wire \loop[21].remd_tmp_reg[22][34]_i_3_n_3 ;
  wire \loop[21].remd_tmp_reg[22][3]_i_2_n_0 ;
  wire \loop[21].remd_tmp_reg[22][3]_i_2_n_1 ;
  wire \loop[21].remd_tmp_reg[22][3]_i_2_n_2 ;
  wire \loop[21].remd_tmp_reg[22][3]_i_2_n_3 ;
  wire \loop[21].remd_tmp_reg[22][7]_i_2_n_0 ;
  wire \loop[21].remd_tmp_reg[22][7]_i_2_n_1 ;
  wire \loop[21].remd_tmp_reg[22][7]_i_2_n_2 ;
  wire \loop[21].remd_tmp_reg[22][7]_i_2_n_3 ;
  wire [34:0]\loop[21].remd_tmp_reg[22]_44 ;
  wire \loop[22].dividend_tmp_reg[23][34]_srl24_n_0 ;
  wire \loop[22].dividend_tmp_reg[23][35]__0_n_0 ;
  wire [33:2]\loop[22].divisor_tmp_reg[23]_45 ;
  wire \loop[22].remd_tmp[23][0]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][10]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][11]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][11]_i_3_n_0 ;
  wire \loop[22].remd_tmp[23][11]_i_4_n_0 ;
  wire \loop[22].remd_tmp[23][11]_i_5_n_0 ;
  wire \loop[22].remd_tmp[23][11]_i_6_n_0 ;
  wire \loop[22].remd_tmp[23][12]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][13]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][14]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][15]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][15]_i_3_n_0 ;
  wire \loop[22].remd_tmp[23][15]_i_4_n_0 ;
  wire \loop[22].remd_tmp[23][15]_i_5_n_0 ;
  wire \loop[22].remd_tmp[23][15]_i_6_n_0 ;
  wire \loop[22].remd_tmp[23][16]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][17]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][18]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][19]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][19]_i_3_n_0 ;
  wire \loop[22].remd_tmp[23][19]_i_4_n_0 ;
  wire \loop[22].remd_tmp[23][19]_i_5_n_0 ;
  wire \loop[22].remd_tmp[23][19]_i_6_n_0 ;
  wire \loop[22].remd_tmp[23][1]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][20]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][21]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][22]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][23]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][23]_i_3_n_0 ;
  wire \loop[22].remd_tmp[23][23]_i_4_n_0 ;
  wire \loop[22].remd_tmp[23][23]_i_5_n_0 ;
  wire \loop[22].remd_tmp[23][23]_i_6_n_0 ;
  wire \loop[22].remd_tmp[23][24]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][25]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][26]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][27]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][27]_i_3_n_0 ;
  wire \loop[22].remd_tmp[23][27]_i_4_n_0 ;
  wire \loop[22].remd_tmp[23][27]_i_5_n_0 ;
  wire \loop[22].remd_tmp[23][27]_i_6_n_0 ;
  wire \loop[22].remd_tmp[23][28]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][29]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][2]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][30]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][31]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][31]_i_3_n_0 ;
  wire \loop[22].remd_tmp[23][31]_i_4_n_0 ;
  wire \loop[22].remd_tmp[23][31]_i_5_n_0 ;
  wire \loop[22].remd_tmp[23][31]_i_6_n_0 ;
  wire \loop[22].remd_tmp[23][32]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][33]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][34]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][34]_i_4_n_0 ;
  wire \loop[22].remd_tmp[23][34]_i_5_n_0 ;
  wire \loop[22].remd_tmp[23][34]_i_6_n_0 ;
  wire \loop[22].remd_tmp[23][34]_i_7_n_0 ;
  wire \loop[22].remd_tmp[23][3]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][3]_i_3_n_0 ;
  wire \loop[22].remd_tmp[23][3]_i_4_n_0 ;
  wire \loop[22].remd_tmp[23][3]_i_5_n_0 ;
  wire \loop[22].remd_tmp[23][3]_i_6_n_0 ;
  wire \loop[22].remd_tmp[23][4]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][5]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][6]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][7]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][7]_i_3_n_0 ;
  wire \loop[22].remd_tmp[23][7]_i_4_n_0 ;
  wire \loop[22].remd_tmp[23][7]_i_5_n_0 ;
  wire \loop[22].remd_tmp[23][7]_i_6_n_0 ;
  wire \loop[22].remd_tmp[23][8]_i_1_n_0 ;
  wire \loop[22].remd_tmp[23][9]_i_1_n_0 ;
  wire \loop[22].remd_tmp_reg[23][11]_i_2_n_0 ;
  wire \loop[22].remd_tmp_reg[23][11]_i_2_n_1 ;
  wire \loop[22].remd_tmp_reg[23][11]_i_2_n_2 ;
  wire \loop[22].remd_tmp_reg[23][11]_i_2_n_3 ;
  wire \loop[22].remd_tmp_reg[23][15]_i_2_n_0 ;
  wire \loop[22].remd_tmp_reg[23][15]_i_2_n_1 ;
  wire \loop[22].remd_tmp_reg[23][15]_i_2_n_2 ;
  wire \loop[22].remd_tmp_reg[23][15]_i_2_n_3 ;
  wire \loop[22].remd_tmp_reg[23][19]_i_2_n_0 ;
  wire \loop[22].remd_tmp_reg[23][19]_i_2_n_1 ;
  wire \loop[22].remd_tmp_reg[23][19]_i_2_n_2 ;
  wire \loop[22].remd_tmp_reg[23][19]_i_2_n_3 ;
  wire \loop[22].remd_tmp_reg[23][23]_i_2_n_0 ;
  wire \loop[22].remd_tmp_reg[23][23]_i_2_n_1 ;
  wire \loop[22].remd_tmp_reg[23][23]_i_2_n_2 ;
  wire \loop[22].remd_tmp_reg[23][23]_i_2_n_3 ;
  wire \loop[22].remd_tmp_reg[23][27]_i_2_n_0 ;
  wire \loop[22].remd_tmp_reg[23][27]_i_2_n_1 ;
  wire \loop[22].remd_tmp_reg[23][27]_i_2_n_2 ;
  wire \loop[22].remd_tmp_reg[23][27]_i_2_n_3 ;
  wire \loop[22].remd_tmp_reg[23][31]_i_2_n_0 ;
  wire \loop[22].remd_tmp_reg[23][31]_i_2_n_1 ;
  wire \loop[22].remd_tmp_reg[23][31]_i_2_n_2 ;
  wire \loop[22].remd_tmp_reg[23][31]_i_2_n_3 ;
  wire \loop[22].remd_tmp_reg[23][34]_i_3_n_0 ;
  wire \loop[22].remd_tmp_reg[23][34]_i_3_n_1 ;
  wire \loop[22].remd_tmp_reg[23][34]_i_3_n_2 ;
  wire \loop[22].remd_tmp_reg[23][34]_i_3_n_3 ;
  wire \loop[22].remd_tmp_reg[23][3]_i_2_n_0 ;
  wire \loop[22].remd_tmp_reg[23][3]_i_2_n_1 ;
  wire \loop[22].remd_tmp_reg[23][3]_i_2_n_2 ;
  wire \loop[22].remd_tmp_reg[23][3]_i_2_n_3 ;
  wire \loop[22].remd_tmp_reg[23][7]_i_2_n_0 ;
  wire \loop[22].remd_tmp_reg[23][7]_i_2_n_1 ;
  wire \loop[22].remd_tmp_reg[23][7]_i_2_n_2 ;
  wire \loop[22].remd_tmp_reg[23][7]_i_2_n_3 ;
  wire [34:0]\loop[22].remd_tmp_reg[23]_46 ;
  wire \loop[23].dividend_tmp_reg[24][34]_srl25_n_0 ;
  wire \loop[23].dividend_tmp_reg[24][35]__0_n_0 ;
  wire [33:2]\loop[23].divisor_tmp_reg[24]_47 ;
  wire \loop[23].remd_tmp[24][0]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][10]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][11]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][11]_i_3_n_0 ;
  wire \loop[23].remd_tmp[24][11]_i_4_n_0 ;
  wire \loop[23].remd_tmp[24][11]_i_5_n_0 ;
  wire \loop[23].remd_tmp[24][11]_i_6_n_0 ;
  wire \loop[23].remd_tmp[24][12]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][13]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][14]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][15]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][15]_i_3_n_0 ;
  wire \loop[23].remd_tmp[24][15]_i_4_n_0 ;
  wire \loop[23].remd_tmp[24][15]_i_5_n_0 ;
  wire \loop[23].remd_tmp[24][15]_i_6_n_0 ;
  wire \loop[23].remd_tmp[24][16]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][17]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][18]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][19]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][19]_i_3_n_0 ;
  wire \loop[23].remd_tmp[24][19]_i_4_n_0 ;
  wire \loop[23].remd_tmp[24][19]_i_5_n_0 ;
  wire \loop[23].remd_tmp[24][19]_i_6_n_0 ;
  wire \loop[23].remd_tmp[24][1]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][20]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][21]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][22]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][23]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][23]_i_3_n_0 ;
  wire \loop[23].remd_tmp[24][23]_i_4_n_0 ;
  wire \loop[23].remd_tmp[24][23]_i_5_n_0 ;
  wire \loop[23].remd_tmp[24][23]_i_6_n_0 ;
  wire \loop[23].remd_tmp[24][24]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][25]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][26]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][27]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][27]_i_3_n_0 ;
  wire \loop[23].remd_tmp[24][27]_i_4_n_0 ;
  wire \loop[23].remd_tmp[24][27]_i_5_n_0 ;
  wire \loop[23].remd_tmp[24][27]_i_6_n_0 ;
  wire \loop[23].remd_tmp[24][28]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][29]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][2]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][30]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][31]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][31]_i_3_n_0 ;
  wire \loop[23].remd_tmp[24][31]_i_4_n_0 ;
  wire \loop[23].remd_tmp[24][31]_i_5_n_0 ;
  wire \loop[23].remd_tmp[24][31]_i_6_n_0 ;
  wire \loop[23].remd_tmp[24][32]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][33]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][34]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][34]_i_4_n_0 ;
  wire \loop[23].remd_tmp[24][34]_i_5_n_0 ;
  wire \loop[23].remd_tmp[24][34]_i_6_n_0 ;
  wire \loop[23].remd_tmp[24][34]_i_7_n_0 ;
  wire \loop[23].remd_tmp[24][3]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][3]_i_3_n_0 ;
  wire \loop[23].remd_tmp[24][3]_i_4_n_0 ;
  wire \loop[23].remd_tmp[24][3]_i_5_n_0 ;
  wire \loop[23].remd_tmp[24][3]_i_6_n_0 ;
  wire \loop[23].remd_tmp[24][4]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][5]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][6]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][7]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][7]_i_3_n_0 ;
  wire \loop[23].remd_tmp[24][7]_i_4_n_0 ;
  wire \loop[23].remd_tmp[24][7]_i_5_n_0 ;
  wire \loop[23].remd_tmp[24][7]_i_6_n_0 ;
  wire \loop[23].remd_tmp[24][8]_i_1_n_0 ;
  wire \loop[23].remd_tmp[24][9]_i_1_n_0 ;
  wire \loop[23].remd_tmp_reg[24][11]_i_2_n_0 ;
  wire \loop[23].remd_tmp_reg[24][11]_i_2_n_1 ;
  wire \loop[23].remd_tmp_reg[24][11]_i_2_n_2 ;
  wire \loop[23].remd_tmp_reg[24][11]_i_2_n_3 ;
  wire \loop[23].remd_tmp_reg[24][15]_i_2_n_0 ;
  wire \loop[23].remd_tmp_reg[24][15]_i_2_n_1 ;
  wire \loop[23].remd_tmp_reg[24][15]_i_2_n_2 ;
  wire \loop[23].remd_tmp_reg[24][15]_i_2_n_3 ;
  wire \loop[23].remd_tmp_reg[24][19]_i_2_n_0 ;
  wire \loop[23].remd_tmp_reg[24][19]_i_2_n_1 ;
  wire \loop[23].remd_tmp_reg[24][19]_i_2_n_2 ;
  wire \loop[23].remd_tmp_reg[24][19]_i_2_n_3 ;
  wire \loop[23].remd_tmp_reg[24][23]_i_2_n_0 ;
  wire \loop[23].remd_tmp_reg[24][23]_i_2_n_1 ;
  wire \loop[23].remd_tmp_reg[24][23]_i_2_n_2 ;
  wire \loop[23].remd_tmp_reg[24][23]_i_2_n_3 ;
  wire \loop[23].remd_tmp_reg[24][27]_i_2_n_0 ;
  wire \loop[23].remd_tmp_reg[24][27]_i_2_n_1 ;
  wire \loop[23].remd_tmp_reg[24][27]_i_2_n_2 ;
  wire \loop[23].remd_tmp_reg[24][27]_i_2_n_3 ;
  wire \loop[23].remd_tmp_reg[24][31]_i_2_n_0 ;
  wire \loop[23].remd_tmp_reg[24][31]_i_2_n_1 ;
  wire \loop[23].remd_tmp_reg[24][31]_i_2_n_2 ;
  wire \loop[23].remd_tmp_reg[24][31]_i_2_n_3 ;
  wire \loop[23].remd_tmp_reg[24][34]_i_3_n_0 ;
  wire \loop[23].remd_tmp_reg[24][34]_i_3_n_1 ;
  wire \loop[23].remd_tmp_reg[24][34]_i_3_n_2 ;
  wire \loop[23].remd_tmp_reg[24][34]_i_3_n_3 ;
  wire \loop[23].remd_tmp_reg[24][3]_i_2_n_0 ;
  wire \loop[23].remd_tmp_reg[24][3]_i_2_n_1 ;
  wire \loop[23].remd_tmp_reg[24][3]_i_2_n_2 ;
  wire \loop[23].remd_tmp_reg[24][3]_i_2_n_3 ;
  wire \loop[23].remd_tmp_reg[24][7]_i_2_n_0 ;
  wire \loop[23].remd_tmp_reg[24][7]_i_2_n_1 ;
  wire \loop[23].remd_tmp_reg[24][7]_i_2_n_2 ;
  wire \loop[23].remd_tmp_reg[24][7]_i_2_n_3 ;
  wire [34:0]\loop[23].remd_tmp_reg[24]_48 ;
  wire \loop[24].dividend_tmp_reg[25][34]_srl26_n_0 ;
  wire \loop[24].dividend_tmp_reg[25][35]__0_n_0 ;
  wire [33:2]\loop[24].divisor_tmp_reg[25]_49 ;
  wire \loop[24].remd_tmp[25][0]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][10]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][11]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][11]_i_3_n_0 ;
  wire \loop[24].remd_tmp[25][11]_i_4_n_0 ;
  wire \loop[24].remd_tmp[25][11]_i_5_n_0 ;
  wire \loop[24].remd_tmp[25][11]_i_6_n_0 ;
  wire \loop[24].remd_tmp[25][12]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][13]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][14]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][15]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][15]_i_3_n_0 ;
  wire \loop[24].remd_tmp[25][15]_i_4_n_0 ;
  wire \loop[24].remd_tmp[25][15]_i_5_n_0 ;
  wire \loop[24].remd_tmp[25][15]_i_6_n_0 ;
  wire \loop[24].remd_tmp[25][16]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][17]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][18]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][19]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][19]_i_3_n_0 ;
  wire \loop[24].remd_tmp[25][19]_i_4_n_0 ;
  wire \loop[24].remd_tmp[25][19]_i_5_n_0 ;
  wire \loop[24].remd_tmp[25][19]_i_6_n_0 ;
  wire \loop[24].remd_tmp[25][1]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][20]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][21]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][22]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][23]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][23]_i_3_n_0 ;
  wire \loop[24].remd_tmp[25][23]_i_4_n_0 ;
  wire \loop[24].remd_tmp[25][23]_i_5_n_0 ;
  wire \loop[24].remd_tmp[25][23]_i_6_n_0 ;
  wire \loop[24].remd_tmp[25][24]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][25]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][26]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][27]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][27]_i_3_n_0 ;
  wire \loop[24].remd_tmp[25][27]_i_4_n_0 ;
  wire \loop[24].remd_tmp[25][27]_i_5_n_0 ;
  wire \loop[24].remd_tmp[25][27]_i_6_n_0 ;
  wire \loop[24].remd_tmp[25][28]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][29]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][2]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][30]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][31]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][31]_i_3_n_0 ;
  wire \loop[24].remd_tmp[25][31]_i_4_n_0 ;
  wire \loop[24].remd_tmp[25][31]_i_5_n_0 ;
  wire \loop[24].remd_tmp[25][31]_i_6_n_0 ;
  wire \loop[24].remd_tmp[25][32]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][33]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][34]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][34]_i_4_n_0 ;
  wire \loop[24].remd_tmp[25][34]_i_5_n_0 ;
  wire \loop[24].remd_tmp[25][34]_i_6_n_0 ;
  wire \loop[24].remd_tmp[25][34]_i_7_n_0 ;
  wire \loop[24].remd_tmp[25][3]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][3]_i_3_n_0 ;
  wire \loop[24].remd_tmp[25][3]_i_4_n_0 ;
  wire \loop[24].remd_tmp[25][3]_i_5_n_0 ;
  wire \loop[24].remd_tmp[25][3]_i_6_n_0 ;
  wire \loop[24].remd_tmp[25][4]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][5]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][6]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][7]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][7]_i_3_n_0 ;
  wire \loop[24].remd_tmp[25][7]_i_4_n_0 ;
  wire \loop[24].remd_tmp[25][7]_i_5_n_0 ;
  wire \loop[24].remd_tmp[25][7]_i_6_n_0 ;
  wire \loop[24].remd_tmp[25][8]_i_1_n_0 ;
  wire \loop[24].remd_tmp[25][9]_i_1_n_0 ;
  wire \loop[24].remd_tmp_reg[25][11]_i_2_n_0 ;
  wire \loop[24].remd_tmp_reg[25][11]_i_2_n_1 ;
  wire \loop[24].remd_tmp_reg[25][11]_i_2_n_2 ;
  wire \loop[24].remd_tmp_reg[25][11]_i_2_n_3 ;
  wire \loop[24].remd_tmp_reg[25][15]_i_2_n_0 ;
  wire \loop[24].remd_tmp_reg[25][15]_i_2_n_1 ;
  wire \loop[24].remd_tmp_reg[25][15]_i_2_n_2 ;
  wire \loop[24].remd_tmp_reg[25][15]_i_2_n_3 ;
  wire \loop[24].remd_tmp_reg[25][19]_i_2_n_0 ;
  wire \loop[24].remd_tmp_reg[25][19]_i_2_n_1 ;
  wire \loop[24].remd_tmp_reg[25][19]_i_2_n_2 ;
  wire \loop[24].remd_tmp_reg[25][19]_i_2_n_3 ;
  wire \loop[24].remd_tmp_reg[25][23]_i_2_n_0 ;
  wire \loop[24].remd_tmp_reg[25][23]_i_2_n_1 ;
  wire \loop[24].remd_tmp_reg[25][23]_i_2_n_2 ;
  wire \loop[24].remd_tmp_reg[25][23]_i_2_n_3 ;
  wire \loop[24].remd_tmp_reg[25][27]_i_2_n_0 ;
  wire \loop[24].remd_tmp_reg[25][27]_i_2_n_1 ;
  wire \loop[24].remd_tmp_reg[25][27]_i_2_n_2 ;
  wire \loop[24].remd_tmp_reg[25][27]_i_2_n_3 ;
  wire \loop[24].remd_tmp_reg[25][31]_i_2_n_0 ;
  wire \loop[24].remd_tmp_reg[25][31]_i_2_n_1 ;
  wire \loop[24].remd_tmp_reg[25][31]_i_2_n_2 ;
  wire \loop[24].remd_tmp_reg[25][31]_i_2_n_3 ;
  wire \loop[24].remd_tmp_reg[25][34]_i_3_n_0 ;
  wire \loop[24].remd_tmp_reg[25][34]_i_3_n_1 ;
  wire \loop[24].remd_tmp_reg[25][34]_i_3_n_2 ;
  wire \loop[24].remd_tmp_reg[25][34]_i_3_n_3 ;
  wire \loop[24].remd_tmp_reg[25][3]_i_2_n_0 ;
  wire \loop[24].remd_tmp_reg[25][3]_i_2_n_1 ;
  wire \loop[24].remd_tmp_reg[25][3]_i_2_n_2 ;
  wire \loop[24].remd_tmp_reg[25][3]_i_2_n_3 ;
  wire \loop[24].remd_tmp_reg[25][7]_i_2_n_0 ;
  wire \loop[24].remd_tmp_reg[25][7]_i_2_n_1 ;
  wire \loop[24].remd_tmp_reg[25][7]_i_2_n_2 ;
  wire \loop[24].remd_tmp_reg[25][7]_i_2_n_3 ;
  wire [34:0]\loop[24].remd_tmp_reg[25]_50 ;
  wire \loop[25].dividend_tmp_reg[26][34]_srl27_n_0 ;
  wire \loop[25].dividend_tmp_reg[26][35]__0_n_0 ;
  wire [33:2]\loop[25].divisor_tmp_reg[26]_51 ;
  wire \loop[25].remd_tmp[26][0]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][10]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][11]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][11]_i_3_n_0 ;
  wire \loop[25].remd_tmp[26][11]_i_4_n_0 ;
  wire \loop[25].remd_tmp[26][11]_i_5_n_0 ;
  wire \loop[25].remd_tmp[26][11]_i_6_n_0 ;
  wire \loop[25].remd_tmp[26][12]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][13]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][14]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][15]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][15]_i_3_n_0 ;
  wire \loop[25].remd_tmp[26][15]_i_4_n_0 ;
  wire \loop[25].remd_tmp[26][15]_i_5_n_0 ;
  wire \loop[25].remd_tmp[26][15]_i_6_n_0 ;
  wire \loop[25].remd_tmp[26][16]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][17]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][18]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][19]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][19]_i_3_n_0 ;
  wire \loop[25].remd_tmp[26][19]_i_4_n_0 ;
  wire \loop[25].remd_tmp[26][19]_i_5_n_0 ;
  wire \loop[25].remd_tmp[26][19]_i_6_n_0 ;
  wire \loop[25].remd_tmp[26][1]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][20]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][21]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][22]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][23]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][23]_i_3_n_0 ;
  wire \loop[25].remd_tmp[26][23]_i_4_n_0 ;
  wire \loop[25].remd_tmp[26][23]_i_5_n_0 ;
  wire \loop[25].remd_tmp[26][23]_i_6_n_0 ;
  wire \loop[25].remd_tmp[26][24]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][25]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][26]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][27]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][27]_i_3_n_0 ;
  wire \loop[25].remd_tmp[26][27]_i_4_n_0 ;
  wire \loop[25].remd_tmp[26][27]_i_5_n_0 ;
  wire \loop[25].remd_tmp[26][27]_i_6_n_0 ;
  wire \loop[25].remd_tmp[26][28]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][29]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][2]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][30]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][31]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][31]_i_3_n_0 ;
  wire \loop[25].remd_tmp[26][31]_i_4_n_0 ;
  wire \loop[25].remd_tmp[26][31]_i_5_n_0 ;
  wire \loop[25].remd_tmp[26][31]_i_6_n_0 ;
  wire \loop[25].remd_tmp[26][32]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][33]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][34]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][34]_i_4_n_0 ;
  wire \loop[25].remd_tmp[26][34]_i_5_n_0 ;
  wire \loop[25].remd_tmp[26][34]_i_6_n_0 ;
  wire \loop[25].remd_tmp[26][34]_i_7_n_0 ;
  wire \loop[25].remd_tmp[26][3]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][3]_i_3_n_0 ;
  wire \loop[25].remd_tmp[26][3]_i_4_n_0 ;
  wire \loop[25].remd_tmp[26][3]_i_5_n_0 ;
  wire \loop[25].remd_tmp[26][3]_i_6_n_0 ;
  wire \loop[25].remd_tmp[26][4]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][5]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][6]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][7]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][7]_i_3_n_0 ;
  wire \loop[25].remd_tmp[26][7]_i_4_n_0 ;
  wire \loop[25].remd_tmp[26][7]_i_5_n_0 ;
  wire \loop[25].remd_tmp[26][7]_i_6_n_0 ;
  wire \loop[25].remd_tmp[26][8]_i_1_n_0 ;
  wire \loop[25].remd_tmp[26][9]_i_1_n_0 ;
  wire \loop[25].remd_tmp_reg[26][11]_i_2_n_0 ;
  wire \loop[25].remd_tmp_reg[26][11]_i_2_n_1 ;
  wire \loop[25].remd_tmp_reg[26][11]_i_2_n_2 ;
  wire \loop[25].remd_tmp_reg[26][11]_i_2_n_3 ;
  wire \loop[25].remd_tmp_reg[26][15]_i_2_n_0 ;
  wire \loop[25].remd_tmp_reg[26][15]_i_2_n_1 ;
  wire \loop[25].remd_tmp_reg[26][15]_i_2_n_2 ;
  wire \loop[25].remd_tmp_reg[26][15]_i_2_n_3 ;
  wire \loop[25].remd_tmp_reg[26][19]_i_2_n_0 ;
  wire \loop[25].remd_tmp_reg[26][19]_i_2_n_1 ;
  wire \loop[25].remd_tmp_reg[26][19]_i_2_n_2 ;
  wire \loop[25].remd_tmp_reg[26][19]_i_2_n_3 ;
  wire \loop[25].remd_tmp_reg[26][23]_i_2_n_0 ;
  wire \loop[25].remd_tmp_reg[26][23]_i_2_n_1 ;
  wire \loop[25].remd_tmp_reg[26][23]_i_2_n_2 ;
  wire \loop[25].remd_tmp_reg[26][23]_i_2_n_3 ;
  wire \loop[25].remd_tmp_reg[26][27]_i_2_n_0 ;
  wire \loop[25].remd_tmp_reg[26][27]_i_2_n_1 ;
  wire \loop[25].remd_tmp_reg[26][27]_i_2_n_2 ;
  wire \loop[25].remd_tmp_reg[26][27]_i_2_n_3 ;
  wire \loop[25].remd_tmp_reg[26][31]_i_2_n_0 ;
  wire \loop[25].remd_tmp_reg[26][31]_i_2_n_1 ;
  wire \loop[25].remd_tmp_reg[26][31]_i_2_n_2 ;
  wire \loop[25].remd_tmp_reg[26][31]_i_2_n_3 ;
  wire \loop[25].remd_tmp_reg[26][34]_i_3_n_0 ;
  wire \loop[25].remd_tmp_reg[26][34]_i_3_n_1 ;
  wire \loop[25].remd_tmp_reg[26][34]_i_3_n_2 ;
  wire \loop[25].remd_tmp_reg[26][34]_i_3_n_3 ;
  wire \loop[25].remd_tmp_reg[26][3]_i_2_n_0 ;
  wire \loop[25].remd_tmp_reg[26][3]_i_2_n_1 ;
  wire \loop[25].remd_tmp_reg[26][3]_i_2_n_2 ;
  wire \loop[25].remd_tmp_reg[26][3]_i_2_n_3 ;
  wire \loop[25].remd_tmp_reg[26][7]_i_2_n_0 ;
  wire \loop[25].remd_tmp_reg[26][7]_i_2_n_1 ;
  wire \loop[25].remd_tmp_reg[26][7]_i_2_n_2 ;
  wire \loop[25].remd_tmp_reg[26][7]_i_2_n_3 ;
  wire [34:0]\loop[25].remd_tmp_reg[26]_52 ;
  wire \loop[26].dividend_tmp_reg[27][34]_srl28_n_0 ;
  wire \loop[26].dividend_tmp_reg[27][35]__0_n_0 ;
  wire [33:2]\loop[26].divisor_tmp_reg[27]_53 ;
  wire \loop[26].remd_tmp[27][0]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][10]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][11]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][11]_i_3_n_0 ;
  wire \loop[26].remd_tmp[27][11]_i_4_n_0 ;
  wire \loop[26].remd_tmp[27][11]_i_5_n_0 ;
  wire \loop[26].remd_tmp[27][11]_i_6_n_0 ;
  wire \loop[26].remd_tmp[27][12]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][13]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][14]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][15]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][15]_i_3_n_0 ;
  wire \loop[26].remd_tmp[27][15]_i_4_n_0 ;
  wire \loop[26].remd_tmp[27][15]_i_5_n_0 ;
  wire \loop[26].remd_tmp[27][15]_i_6_n_0 ;
  wire \loop[26].remd_tmp[27][16]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][17]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][18]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][19]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][19]_i_3_n_0 ;
  wire \loop[26].remd_tmp[27][19]_i_4_n_0 ;
  wire \loop[26].remd_tmp[27][19]_i_5_n_0 ;
  wire \loop[26].remd_tmp[27][19]_i_6_n_0 ;
  wire \loop[26].remd_tmp[27][1]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][20]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][21]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][22]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][23]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][23]_i_3_n_0 ;
  wire \loop[26].remd_tmp[27][23]_i_4_n_0 ;
  wire \loop[26].remd_tmp[27][23]_i_5_n_0 ;
  wire \loop[26].remd_tmp[27][23]_i_6_n_0 ;
  wire \loop[26].remd_tmp[27][24]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][25]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][26]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][27]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][27]_i_3_n_0 ;
  wire \loop[26].remd_tmp[27][27]_i_4_n_0 ;
  wire \loop[26].remd_tmp[27][27]_i_5_n_0 ;
  wire \loop[26].remd_tmp[27][27]_i_6_n_0 ;
  wire \loop[26].remd_tmp[27][28]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][29]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][2]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][30]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][31]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][31]_i_3_n_0 ;
  wire \loop[26].remd_tmp[27][31]_i_4_n_0 ;
  wire \loop[26].remd_tmp[27][31]_i_5_n_0 ;
  wire \loop[26].remd_tmp[27][31]_i_6_n_0 ;
  wire \loop[26].remd_tmp[27][32]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][33]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][34]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][34]_i_4_n_0 ;
  wire \loop[26].remd_tmp[27][34]_i_5_n_0 ;
  wire \loop[26].remd_tmp[27][34]_i_6_n_0 ;
  wire \loop[26].remd_tmp[27][34]_i_7_n_0 ;
  wire \loop[26].remd_tmp[27][3]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][3]_i_3_n_0 ;
  wire \loop[26].remd_tmp[27][3]_i_4_n_0 ;
  wire \loop[26].remd_tmp[27][3]_i_5_n_0 ;
  wire \loop[26].remd_tmp[27][3]_i_6_n_0 ;
  wire \loop[26].remd_tmp[27][4]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][5]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][6]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][7]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][7]_i_3_n_0 ;
  wire \loop[26].remd_tmp[27][7]_i_4_n_0 ;
  wire \loop[26].remd_tmp[27][7]_i_5_n_0 ;
  wire \loop[26].remd_tmp[27][7]_i_6_n_0 ;
  wire \loop[26].remd_tmp[27][8]_i_1_n_0 ;
  wire \loop[26].remd_tmp[27][9]_i_1_n_0 ;
  wire \loop[26].remd_tmp_reg[27][11]_i_2_n_0 ;
  wire \loop[26].remd_tmp_reg[27][11]_i_2_n_1 ;
  wire \loop[26].remd_tmp_reg[27][11]_i_2_n_2 ;
  wire \loop[26].remd_tmp_reg[27][11]_i_2_n_3 ;
  wire \loop[26].remd_tmp_reg[27][15]_i_2_n_0 ;
  wire \loop[26].remd_tmp_reg[27][15]_i_2_n_1 ;
  wire \loop[26].remd_tmp_reg[27][15]_i_2_n_2 ;
  wire \loop[26].remd_tmp_reg[27][15]_i_2_n_3 ;
  wire \loop[26].remd_tmp_reg[27][19]_i_2_n_0 ;
  wire \loop[26].remd_tmp_reg[27][19]_i_2_n_1 ;
  wire \loop[26].remd_tmp_reg[27][19]_i_2_n_2 ;
  wire \loop[26].remd_tmp_reg[27][19]_i_2_n_3 ;
  wire \loop[26].remd_tmp_reg[27][23]_i_2_n_0 ;
  wire \loop[26].remd_tmp_reg[27][23]_i_2_n_1 ;
  wire \loop[26].remd_tmp_reg[27][23]_i_2_n_2 ;
  wire \loop[26].remd_tmp_reg[27][23]_i_2_n_3 ;
  wire \loop[26].remd_tmp_reg[27][27]_i_2_n_0 ;
  wire \loop[26].remd_tmp_reg[27][27]_i_2_n_1 ;
  wire \loop[26].remd_tmp_reg[27][27]_i_2_n_2 ;
  wire \loop[26].remd_tmp_reg[27][27]_i_2_n_3 ;
  wire \loop[26].remd_tmp_reg[27][31]_i_2_n_0 ;
  wire \loop[26].remd_tmp_reg[27][31]_i_2_n_1 ;
  wire \loop[26].remd_tmp_reg[27][31]_i_2_n_2 ;
  wire \loop[26].remd_tmp_reg[27][31]_i_2_n_3 ;
  wire \loop[26].remd_tmp_reg[27][34]_i_3_n_0 ;
  wire \loop[26].remd_tmp_reg[27][34]_i_3_n_1 ;
  wire \loop[26].remd_tmp_reg[27][34]_i_3_n_2 ;
  wire \loop[26].remd_tmp_reg[27][34]_i_3_n_3 ;
  wire \loop[26].remd_tmp_reg[27][3]_i_2_n_0 ;
  wire \loop[26].remd_tmp_reg[27][3]_i_2_n_1 ;
  wire \loop[26].remd_tmp_reg[27][3]_i_2_n_2 ;
  wire \loop[26].remd_tmp_reg[27][3]_i_2_n_3 ;
  wire \loop[26].remd_tmp_reg[27][7]_i_2_n_0 ;
  wire \loop[26].remd_tmp_reg[27][7]_i_2_n_1 ;
  wire \loop[26].remd_tmp_reg[27][7]_i_2_n_2 ;
  wire \loop[26].remd_tmp_reg[27][7]_i_2_n_3 ;
  wire [34:0]\loop[26].remd_tmp_reg[27]_54 ;
  wire \loop[27].dividend_tmp_reg[28][34]_srl29_n_0 ;
  wire \loop[27].dividend_tmp_reg[28][35]__0_n_0 ;
  wire [33:2]\loop[27].divisor_tmp_reg[28]_55 ;
  wire \loop[27].remd_tmp[28][0]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][10]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][11]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][11]_i_3_n_0 ;
  wire \loop[27].remd_tmp[28][11]_i_4_n_0 ;
  wire \loop[27].remd_tmp[28][11]_i_5_n_0 ;
  wire \loop[27].remd_tmp[28][11]_i_6_n_0 ;
  wire \loop[27].remd_tmp[28][12]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][13]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][14]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][15]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][15]_i_3_n_0 ;
  wire \loop[27].remd_tmp[28][15]_i_4_n_0 ;
  wire \loop[27].remd_tmp[28][15]_i_5_n_0 ;
  wire \loop[27].remd_tmp[28][15]_i_6_n_0 ;
  wire \loop[27].remd_tmp[28][16]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][17]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][18]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][19]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][19]_i_3_n_0 ;
  wire \loop[27].remd_tmp[28][19]_i_4_n_0 ;
  wire \loop[27].remd_tmp[28][19]_i_5_n_0 ;
  wire \loop[27].remd_tmp[28][19]_i_6_n_0 ;
  wire \loop[27].remd_tmp[28][1]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][20]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][21]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][22]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][23]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][23]_i_3_n_0 ;
  wire \loop[27].remd_tmp[28][23]_i_4_n_0 ;
  wire \loop[27].remd_tmp[28][23]_i_5_n_0 ;
  wire \loop[27].remd_tmp[28][23]_i_6_n_0 ;
  wire \loop[27].remd_tmp[28][24]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][25]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][26]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][27]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][27]_i_3_n_0 ;
  wire \loop[27].remd_tmp[28][27]_i_4_n_0 ;
  wire \loop[27].remd_tmp[28][27]_i_5_n_0 ;
  wire \loop[27].remd_tmp[28][27]_i_6_n_0 ;
  wire \loop[27].remd_tmp[28][28]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][29]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][2]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][30]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][31]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][31]_i_3_n_0 ;
  wire \loop[27].remd_tmp[28][31]_i_4_n_0 ;
  wire \loop[27].remd_tmp[28][31]_i_5_n_0 ;
  wire \loop[27].remd_tmp[28][31]_i_6_n_0 ;
  wire \loop[27].remd_tmp[28][32]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][33]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][34]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][34]_i_4_n_0 ;
  wire \loop[27].remd_tmp[28][34]_i_5_n_0 ;
  wire \loop[27].remd_tmp[28][34]_i_6_n_0 ;
  wire \loop[27].remd_tmp[28][34]_i_7_n_0 ;
  wire \loop[27].remd_tmp[28][3]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][3]_i_3_n_0 ;
  wire \loop[27].remd_tmp[28][3]_i_4_n_0 ;
  wire \loop[27].remd_tmp[28][3]_i_5_n_0 ;
  wire \loop[27].remd_tmp[28][3]_i_6_n_0 ;
  wire \loop[27].remd_tmp[28][4]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][5]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][6]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][7]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][7]_i_3_n_0 ;
  wire \loop[27].remd_tmp[28][7]_i_4_n_0 ;
  wire \loop[27].remd_tmp[28][7]_i_5_n_0 ;
  wire \loop[27].remd_tmp[28][7]_i_6_n_0 ;
  wire \loop[27].remd_tmp[28][8]_i_1_n_0 ;
  wire \loop[27].remd_tmp[28][9]_i_1_n_0 ;
  wire \loop[27].remd_tmp_reg[28][11]_i_2_n_0 ;
  wire \loop[27].remd_tmp_reg[28][11]_i_2_n_1 ;
  wire \loop[27].remd_tmp_reg[28][11]_i_2_n_2 ;
  wire \loop[27].remd_tmp_reg[28][11]_i_2_n_3 ;
  wire \loop[27].remd_tmp_reg[28][15]_i_2_n_0 ;
  wire \loop[27].remd_tmp_reg[28][15]_i_2_n_1 ;
  wire \loop[27].remd_tmp_reg[28][15]_i_2_n_2 ;
  wire \loop[27].remd_tmp_reg[28][15]_i_2_n_3 ;
  wire \loop[27].remd_tmp_reg[28][19]_i_2_n_0 ;
  wire \loop[27].remd_tmp_reg[28][19]_i_2_n_1 ;
  wire \loop[27].remd_tmp_reg[28][19]_i_2_n_2 ;
  wire \loop[27].remd_tmp_reg[28][19]_i_2_n_3 ;
  wire \loop[27].remd_tmp_reg[28][23]_i_2_n_0 ;
  wire \loop[27].remd_tmp_reg[28][23]_i_2_n_1 ;
  wire \loop[27].remd_tmp_reg[28][23]_i_2_n_2 ;
  wire \loop[27].remd_tmp_reg[28][23]_i_2_n_3 ;
  wire \loop[27].remd_tmp_reg[28][27]_i_2_n_0 ;
  wire \loop[27].remd_tmp_reg[28][27]_i_2_n_1 ;
  wire \loop[27].remd_tmp_reg[28][27]_i_2_n_2 ;
  wire \loop[27].remd_tmp_reg[28][27]_i_2_n_3 ;
  wire \loop[27].remd_tmp_reg[28][31]_i_2_n_0 ;
  wire \loop[27].remd_tmp_reg[28][31]_i_2_n_1 ;
  wire \loop[27].remd_tmp_reg[28][31]_i_2_n_2 ;
  wire \loop[27].remd_tmp_reg[28][31]_i_2_n_3 ;
  wire \loop[27].remd_tmp_reg[28][34]_i_3_n_0 ;
  wire \loop[27].remd_tmp_reg[28][34]_i_3_n_1 ;
  wire \loop[27].remd_tmp_reg[28][34]_i_3_n_2 ;
  wire \loop[27].remd_tmp_reg[28][34]_i_3_n_3 ;
  wire \loop[27].remd_tmp_reg[28][3]_i_2_n_0 ;
  wire \loop[27].remd_tmp_reg[28][3]_i_2_n_1 ;
  wire \loop[27].remd_tmp_reg[28][3]_i_2_n_2 ;
  wire \loop[27].remd_tmp_reg[28][3]_i_2_n_3 ;
  wire \loop[27].remd_tmp_reg[28][7]_i_2_n_0 ;
  wire \loop[27].remd_tmp_reg[28][7]_i_2_n_1 ;
  wire \loop[27].remd_tmp_reg[28][7]_i_2_n_2 ;
  wire \loop[27].remd_tmp_reg[28][7]_i_2_n_3 ;
  wire [34:0]\loop[27].remd_tmp_reg[28]_56 ;
  wire \loop[28].dividend_tmp_reg[29][34]_srl30_n_0 ;
  wire \loop[28].dividend_tmp_reg[29][35]__0_n_0 ;
  wire [33:2]\loop[28].divisor_tmp_reg[29]_57 ;
  wire \loop[28].remd_tmp[29][0]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][10]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][11]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][11]_i_3_n_0 ;
  wire \loop[28].remd_tmp[29][11]_i_4_n_0 ;
  wire \loop[28].remd_tmp[29][11]_i_5_n_0 ;
  wire \loop[28].remd_tmp[29][11]_i_6_n_0 ;
  wire \loop[28].remd_tmp[29][12]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][13]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][14]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][15]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][15]_i_3_n_0 ;
  wire \loop[28].remd_tmp[29][15]_i_4_n_0 ;
  wire \loop[28].remd_tmp[29][15]_i_5_n_0 ;
  wire \loop[28].remd_tmp[29][15]_i_6_n_0 ;
  wire \loop[28].remd_tmp[29][16]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][17]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][18]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][19]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][19]_i_3_n_0 ;
  wire \loop[28].remd_tmp[29][19]_i_4_n_0 ;
  wire \loop[28].remd_tmp[29][19]_i_5_n_0 ;
  wire \loop[28].remd_tmp[29][19]_i_6_n_0 ;
  wire \loop[28].remd_tmp[29][1]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][20]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][21]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][22]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][23]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][23]_i_3_n_0 ;
  wire \loop[28].remd_tmp[29][23]_i_4_n_0 ;
  wire \loop[28].remd_tmp[29][23]_i_5_n_0 ;
  wire \loop[28].remd_tmp[29][23]_i_6_n_0 ;
  wire \loop[28].remd_tmp[29][24]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][25]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][26]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][27]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][27]_i_3_n_0 ;
  wire \loop[28].remd_tmp[29][27]_i_4_n_0 ;
  wire \loop[28].remd_tmp[29][27]_i_5_n_0 ;
  wire \loop[28].remd_tmp[29][27]_i_6_n_0 ;
  wire \loop[28].remd_tmp[29][28]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][29]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][2]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][30]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][31]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][31]_i_3_n_0 ;
  wire \loop[28].remd_tmp[29][31]_i_4_n_0 ;
  wire \loop[28].remd_tmp[29][31]_i_5_n_0 ;
  wire \loop[28].remd_tmp[29][31]_i_6_n_0 ;
  wire \loop[28].remd_tmp[29][32]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][33]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][34]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][34]_i_4_n_0 ;
  wire \loop[28].remd_tmp[29][34]_i_5_n_0 ;
  wire \loop[28].remd_tmp[29][34]_i_6_n_0 ;
  wire \loop[28].remd_tmp[29][34]_i_7_n_0 ;
  wire \loop[28].remd_tmp[29][3]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][3]_i_3_n_0 ;
  wire \loop[28].remd_tmp[29][3]_i_4_n_0 ;
  wire \loop[28].remd_tmp[29][3]_i_5_n_0 ;
  wire \loop[28].remd_tmp[29][3]_i_6_n_0 ;
  wire \loop[28].remd_tmp[29][4]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][5]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][6]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][7]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][7]_i_3_n_0 ;
  wire \loop[28].remd_tmp[29][7]_i_4_n_0 ;
  wire \loop[28].remd_tmp[29][7]_i_5_n_0 ;
  wire \loop[28].remd_tmp[29][7]_i_6_n_0 ;
  wire \loop[28].remd_tmp[29][8]_i_1_n_0 ;
  wire \loop[28].remd_tmp[29][9]_i_1_n_0 ;
  wire \loop[28].remd_tmp_reg[29][11]_i_2_n_0 ;
  wire \loop[28].remd_tmp_reg[29][11]_i_2_n_1 ;
  wire \loop[28].remd_tmp_reg[29][11]_i_2_n_2 ;
  wire \loop[28].remd_tmp_reg[29][11]_i_2_n_3 ;
  wire \loop[28].remd_tmp_reg[29][15]_i_2_n_0 ;
  wire \loop[28].remd_tmp_reg[29][15]_i_2_n_1 ;
  wire \loop[28].remd_tmp_reg[29][15]_i_2_n_2 ;
  wire \loop[28].remd_tmp_reg[29][15]_i_2_n_3 ;
  wire \loop[28].remd_tmp_reg[29][19]_i_2_n_0 ;
  wire \loop[28].remd_tmp_reg[29][19]_i_2_n_1 ;
  wire \loop[28].remd_tmp_reg[29][19]_i_2_n_2 ;
  wire \loop[28].remd_tmp_reg[29][19]_i_2_n_3 ;
  wire \loop[28].remd_tmp_reg[29][23]_i_2_n_0 ;
  wire \loop[28].remd_tmp_reg[29][23]_i_2_n_1 ;
  wire \loop[28].remd_tmp_reg[29][23]_i_2_n_2 ;
  wire \loop[28].remd_tmp_reg[29][23]_i_2_n_3 ;
  wire \loop[28].remd_tmp_reg[29][27]_i_2_n_0 ;
  wire \loop[28].remd_tmp_reg[29][27]_i_2_n_1 ;
  wire \loop[28].remd_tmp_reg[29][27]_i_2_n_2 ;
  wire \loop[28].remd_tmp_reg[29][27]_i_2_n_3 ;
  wire \loop[28].remd_tmp_reg[29][31]_i_2_n_0 ;
  wire \loop[28].remd_tmp_reg[29][31]_i_2_n_1 ;
  wire \loop[28].remd_tmp_reg[29][31]_i_2_n_2 ;
  wire \loop[28].remd_tmp_reg[29][31]_i_2_n_3 ;
  wire \loop[28].remd_tmp_reg[29][34]_i_3_n_0 ;
  wire \loop[28].remd_tmp_reg[29][34]_i_3_n_1 ;
  wire \loop[28].remd_tmp_reg[29][34]_i_3_n_2 ;
  wire \loop[28].remd_tmp_reg[29][34]_i_3_n_3 ;
  wire \loop[28].remd_tmp_reg[29][3]_i_2_n_0 ;
  wire \loop[28].remd_tmp_reg[29][3]_i_2_n_1 ;
  wire \loop[28].remd_tmp_reg[29][3]_i_2_n_2 ;
  wire \loop[28].remd_tmp_reg[29][3]_i_2_n_3 ;
  wire \loop[28].remd_tmp_reg[29][7]_i_2_n_0 ;
  wire \loop[28].remd_tmp_reg[29][7]_i_2_n_1 ;
  wire \loop[28].remd_tmp_reg[29][7]_i_2_n_2 ;
  wire \loop[28].remd_tmp_reg[29][7]_i_2_n_3 ;
  wire [34:0]\loop[28].remd_tmp_reg[29]_58 ;
  wire \loop[29].dividend_tmp_reg[30][34]_srl31_n_0 ;
  wire \loop[29].dividend_tmp_reg[30][35]__0_n_0 ;
  wire [33:2]\loop[29].divisor_tmp_reg[30]_59 ;
  wire \loop[29].remd_tmp[30][0]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][10]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][11]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][11]_i_3_n_0 ;
  wire \loop[29].remd_tmp[30][11]_i_4_n_0 ;
  wire \loop[29].remd_tmp[30][11]_i_5_n_0 ;
  wire \loop[29].remd_tmp[30][11]_i_6_n_0 ;
  wire \loop[29].remd_tmp[30][12]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][13]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][14]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][15]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][15]_i_3_n_0 ;
  wire \loop[29].remd_tmp[30][15]_i_4_n_0 ;
  wire \loop[29].remd_tmp[30][15]_i_5_n_0 ;
  wire \loop[29].remd_tmp[30][15]_i_6_n_0 ;
  wire \loop[29].remd_tmp[30][16]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][17]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][18]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][19]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][19]_i_3_n_0 ;
  wire \loop[29].remd_tmp[30][19]_i_4_n_0 ;
  wire \loop[29].remd_tmp[30][19]_i_5_n_0 ;
  wire \loop[29].remd_tmp[30][19]_i_6_n_0 ;
  wire \loop[29].remd_tmp[30][1]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][20]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][21]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][22]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][23]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][23]_i_3_n_0 ;
  wire \loop[29].remd_tmp[30][23]_i_4_n_0 ;
  wire \loop[29].remd_tmp[30][23]_i_5_n_0 ;
  wire \loop[29].remd_tmp[30][23]_i_6_n_0 ;
  wire \loop[29].remd_tmp[30][24]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][25]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][26]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][27]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][27]_i_3_n_0 ;
  wire \loop[29].remd_tmp[30][27]_i_4_n_0 ;
  wire \loop[29].remd_tmp[30][27]_i_5_n_0 ;
  wire \loop[29].remd_tmp[30][27]_i_6_n_0 ;
  wire \loop[29].remd_tmp[30][28]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][29]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][2]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][30]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][31]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][31]_i_3_n_0 ;
  wire \loop[29].remd_tmp[30][31]_i_4_n_0 ;
  wire \loop[29].remd_tmp[30][31]_i_5_n_0 ;
  wire \loop[29].remd_tmp[30][31]_i_6_n_0 ;
  wire \loop[29].remd_tmp[30][32]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][33]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][34]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][34]_i_4_n_0 ;
  wire \loop[29].remd_tmp[30][34]_i_5_n_0 ;
  wire \loop[29].remd_tmp[30][34]_i_6_n_0 ;
  wire \loop[29].remd_tmp[30][34]_i_7_n_0 ;
  wire \loop[29].remd_tmp[30][3]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][3]_i_3_n_0 ;
  wire \loop[29].remd_tmp[30][3]_i_4_n_0 ;
  wire \loop[29].remd_tmp[30][3]_i_5_n_0 ;
  wire \loop[29].remd_tmp[30][3]_i_6_n_0 ;
  wire \loop[29].remd_tmp[30][4]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][5]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][6]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][7]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][7]_i_3_n_0 ;
  wire \loop[29].remd_tmp[30][7]_i_4_n_0 ;
  wire \loop[29].remd_tmp[30][7]_i_5_n_0 ;
  wire \loop[29].remd_tmp[30][7]_i_6_n_0 ;
  wire \loop[29].remd_tmp[30][8]_i_1_n_0 ;
  wire \loop[29].remd_tmp[30][9]_i_1_n_0 ;
  wire \loop[29].remd_tmp_reg[30][11]_i_2_n_0 ;
  wire \loop[29].remd_tmp_reg[30][11]_i_2_n_1 ;
  wire \loop[29].remd_tmp_reg[30][11]_i_2_n_2 ;
  wire \loop[29].remd_tmp_reg[30][11]_i_2_n_3 ;
  wire \loop[29].remd_tmp_reg[30][15]_i_2_n_0 ;
  wire \loop[29].remd_tmp_reg[30][15]_i_2_n_1 ;
  wire \loop[29].remd_tmp_reg[30][15]_i_2_n_2 ;
  wire \loop[29].remd_tmp_reg[30][15]_i_2_n_3 ;
  wire \loop[29].remd_tmp_reg[30][19]_i_2_n_0 ;
  wire \loop[29].remd_tmp_reg[30][19]_i_2_n_1 ;
  wire \loop[29].remd_tmp_reg[30][19]_i_2_n_2 ;
  wire \loop[29].remd_tmp_reg[30][19]_i_2_n_3 ;
  wire \loop[29].remd_tmp_reg[30][23]_i_2_n_0 ;
  wire \loop[29].remd_tmp_reg[30][23]_i_2_n_1 ;
  wire \loop[29].remd_tmp_reg[30][23]_i_2_n_2 ;
  wire \loop[29].remd_tmp_reg[30][23]_i_2_n_3 ;
  wire \loop[29].remd_tmp_reg[30][27]_i_2_n_0 ;
  wire \loop[29].remd_tmp_reg[30][27]_i_2_n_1 ;
  wire \loop[29].remd_tmp_reg[30][27]_i_2_n_2 ;
  wire \loop[29].remd_tmp_reg[30][27]_i_2_n_3 ;
  wire \loop[29].remd_tmp_reg[30][31]_i_2_n_0 ;
  wire \loop[29].remd_tmp_reg[30][31]_i_2_n_1 ;
  wire \loop[29].remd_tmp_reg[30][31]_i_2_n_2 ;
  wire \loop[29].remd_tmp_reg[30][31]_i_2_n_3 ;
  wire \loop[29].remd_tmp_reg[30][34]_i_3_n_0 ;
  wire \loop[29].remd_tmp_reg[30][34]_i_3_n_1 ;
  wire \loop[29].remd_tmp_reg[30][34]_i_3_n_2 ;
  wire \loop[29].remd_tmp_reg[30][34]_i_3_n_3 ;
  wire \loop[29].remd_tmp_reg[30][3]_i_2_n_0 ;
  wire \loop[29].remd_tmp_reg[30][3]_i_2_n_1 ;
  wire \loop[29].remd_tmp_reg[30][3]_i_2_n_2 ;
  wire \loop[29].remd_tmp_reg[30][3]_i_2_n_3 ;
  wire \loop[29].remd_tmp_reg[30][7]_i_2_n_0 ;
  wire \loop[29].remd_tmp_reg[30][7]_i_2_n_1 ;
  wire \loop[29].remd_tmp_reg[30][7]_i_2_n_2 ;
  wire \loop[29].remd_tmp_reg[30][7]_i_2_n_3 ;
  wire [34:0]\loop[29].remd_tmp_reg[30]_60 ;
  wire \loop[2].dividend_tmp_reg[3][34]_srl4_n_0 ;
  wire \loop[2].dividend_tmp_reg[3][35]__0_n_0 ;
  wire [33:2]\loop[2].divisor_tmp_reg[3]_5 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][10]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][11]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][11]_i_3_n_0 ;
  wire \loop[2].remd_tmp[3][11]_i_4_n_0 ;
  wire \loop[2].remd_tmp[3][11]_i_5_n_0 ;
  wire \loop[2].remd_tmp[3][11]_i_6_n_0 ;
  wire \loop[2].remd_tmp[3][12]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][13]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][14]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][15]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][15]_i_3_n_0 ;
  wire \loop[2].remd_tmp[3][15]_i_4_n_0 ;
  wire \loop[2].remd_tmp[3][15]_i_5_n_0 ;
  wire \loop[2].remd_tmp[3][15]_i_6_n_0 ;
  wire \loop[2].remd_tmp[3][16]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][17]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][18]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][19]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][19]_i_3_n_0 ;
  wire \loop[2].remd_tmp[3][19]_i_4_n_0 ;
  wire \loop[2].remd_tmp[3][19]_i_5_n_0 ;
  wire \loop[2].remd_tmp[3][19]_i_6_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][20]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][21]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][22]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][23]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][23]_i_3_n_0 ;
  wire \loop[2].remd_tmp[3][23]_i_4_n_0 ;
  wire \loop[2].remd_tmp[3][23]_i_5_n_0 ;
  wire \loop[2].remd_tmp[3][23]_i_6_n_0 ;
  wire \loop[2].remd_tmp[3][24]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][25]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][26]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][27]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][27]_i_3_n_0 ;
  wire \loop[2].remd_tmp[3][27]_i_4_n_0 ;
  wire \loop[2].remd_tmp[3][27]_i_5_n_0 ;
  wire \loop[2].remd_tmp[3][27]_i_6_n_0 ;
  wire \loop[2].remd_tmp[3][28]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][29]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][30]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][31]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][31]_i_3_n_0 ;
  wire \loop[2].remd_tmp[3][31]_i_4_n_0 ;
  wire \loop[2].remd_tmp[3][31]_i_5_n_0 ;
  wire \loop[2].remd_tmp[3][31]_i_6_n_0 ;
  wire \loop[2].remd_tmp[3][32]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][33]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][34]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][34]_i_4_n_0 ;
  wire \loop[2].remd_tmp[3][34]_i_5_n_0 ;
  wire \loop[2].remd_tmp[3][34]_i_6_n_0 ;
  wire \loop[2].remd_tmp[3][34]_i_7_n_0 ;
  wire \loop[2].remd_tmp[3][3]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][3]_i_3_n_0 ;
  wire \loop[2].remd_tmp[3][3]_i_4_n_0 ;
  wire \loop[2].remd_tmp[3][3]_i_5_n_0 ;
  wire \loop[2].remd_tmp[3][3]_i_6_n_0 ;
  wire \loop[2].remd_tmp[3][4]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][5]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][6]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][7]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][7]_i_3_n_0 ;
  wire \loop[2].remd_tmp[3][7]_i_4_n_0 ;
  wire \loop[2].remd_tmp[3][7]_i_5_n_0 ;
  wire \loop[2].remd_tmp[3][7]_i_6_n_0 ;
  wire \loop[2].remd_tmp[3][8]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][9]_i_1_n_0 ;
  wire \loop[2].remd_tmp_reg[3][11]_i_2_n_0 ;
  wire \loop[2].remd_tmp_reg[3][11]_i_2_n_1 ;
  wire \loop[2].remd_tmp_reg[3][11]_i_2_n_2 ;
  wire \loop[2].remd_tmp_reg[3][11]_i_2_n_3 ;
  wire \loop[2].remd_tmp_reg[3][15]_i_2_n_0 ;
  wire \loop[2].remd_tmp_reg[3][15]_i_2_n_1 ;
  wire \loop[2].remd_tmp_reg[3][15]_i_2_n_2 ;
  wire \loop[2].remd_tmp_reg[3][15]_i_2_n_3 ;
  wire \loop[2].remd_tmp_reg[3][19]_i_2_n_0 ;
  wire \loop[2].remd_tmp_reg[3][19]_i_2_n_1 ;
  wire \loop[2].remd_tmp_reg[3][19]_i_2_n_2 ;
  wire \loop[2].remd_tmp_reg[3][19]_i_2_n_3 ;
  wire \loop[2].remd_tmp_reg[3][23]_i_2_n_0 ;
  wire \loop[2].remd_tmp_reg[3][23]_i_2_n_1 ;
  wire \loop[2].remd_tmp_reg[3][23]_i_2_n_2 ;
  wire \loop[2].remd_tmp_reg[3][23]_i_2_n_3 ;
  wire \loop[2].remd_tmp_reg[3][27]_i_2_n_0 ;
  wire \loop[2].remd_tmp_reg[3][27]_i_2_n_1 ;
  wire \loop[2].remd_tmp_reg[3][27]_i_2_n_2 ;
  wire \loop[2].remd_tmp_reg[3][27]_i_2_n_3 ;
  wire \loop[2].remd_tmp_reg[3][31]_i_2_n_0 ;
  wire \loop[2].remd_tmp_reg[3][31]_i_2_n_1 ;
  wire \loop[2].remd_tmp_reg[3][31]_i_2_n_2 ;
  wire \loop[2].remd_tmp_reg[3][31]_i_2_n_3 ;
  wire \loop[2].remd_tmp_reg[3][34]_i_3_n_0 ;
  wire \loop[2].remd_tmp_reg[3][34]_i_3_n_1 ;
  wire \loop[2].remd_tmp_reg[3][34]_i_3_n_2 ;
  wire \loop[2].remd_tmp_reg[3][34]_i_3_n_3 ;
  wire \loop[2].remd_tmp_reg[3][3]_i_2_n_0 ;
  wire \loop[2].remd_tmp_reg[3][3]_i_2_n_1 ;
  wire \loop[2].remd_tmp_reg[3][3]_i_2_n_2 ;
  wire \loop[2].remd_tmp_reg[3][3]_i_2_n_3 ;
  wire \loop[2].remd_tmp_reg[3][7]_i_2_n_0 ;
  wire \loop[2].remd_tmp_reg[3][7]_i_2_n_1 ;
  wire \loop[2].remd_tmp_reg[3][7]_i_2_n_2 ;
  wire \loop[2].remd_tmp_reg[3][7]_i_2_n_3 ;
  wire [34:0]\loop[2].remd_tmp_reg[3]_6 ;
  wire \loop[30].dividend_tmp_reg[31][35]__0_n_0 ;
  wire [33:2]\loop[30].divisor_tmp_reg[31]_61 ;
  wire \loop[30].remd_tmp[31][0]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][10]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][11]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][11]_i_3_n_0 ;
  wire \loop[30].remd_tmp[31][11]_i_4_n_0 ;
  wire \loop[30].remd_tmp[31][11]_i_5_n_0 ;
  wire \loop[30].remd_tmp[31][11]_i_6_n_0 ;
  wire \loop[30].remd_tmp[31][12]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][13]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][14]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][15]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][15]_i_3_n_0 ;
  wire \loop[30].remd_tmp[31][15]_i_4_n_0 ;
  wire \loop[30].remd_tmp[31][15]_i_5_n_0 ;
  wire \loop[30].remd_tmp[31][15]_i_6_n_0 ;
  wire \loop[30].remd_tmp[31][16]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][17]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][18]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][19]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][19]_i_3_n_0 ;
  wire \loop[30].remd_tmp[31][19]_i_4_n_0 ;
  wire \loop[30].remd_tmp[31][19]_i_5_n_0 ;
  wire \loop[30].remd_tmp[31][19]_i_6_n_0 ;
  wire \loop[30].remd_tmp[31][1]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][20]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][21]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][22]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][23]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][23]_i_3_n_0 ;
  wire \loop[30].remd_tmp[31][23]_i_4_n_0 ;
  wire \loop[30].remd_tmp[31][23]_i_5_n_0 ;
  wire \loop[30].remd_tmp[31][23]_i_6_n_0 ;
  wire \loop[30].remd_tmp[31][24]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][25]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][26]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][27]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][27]_i_3_n_0 ;
  wire \loop[30].remd_tmp[31][27]_i_4_n_0 ;
  wire \loop[30].remd_tmp[31][27]_i_5_n_0 ;
  wire \loop[30].remd_tmp[31][27]_i_6_n_0 ;
  wire \loop[30].remd_tmp[31][28]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][29]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][2]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][30]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][31]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][31]_i_3_n_0 ;
  wire \loop[30].remd_tmp[31][31]_i_4_n_0 ;
  wire \loop[30].remd_tmp[31][31]_i_5_n_0 ;
  wire \loop[30].remd_tmp[31][31]_i_6_n_0 ;
  wire \loop[30].remd_tmp[31][32]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][33]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][34]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][34]_i_4_n_0 ;
  wire \loop[30].remd_tmp[31][34]_i_5_n_0 ;
  wire \loop[30].remd_tmp[31][34]_i_6_n_0 ;
  wire \loop[30].remd_tmp[31][34]_i_7_n_0 ;
  wire \loop[30].remd_tmp[31][3]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][3]_i_3_n_0 ;
  wire \loop[30].remd_tmp[31][3]_i_4_n_0 ;
  wire \loop[30].remd_tmp[31][3]_i_5_n_0 ;
  wire \loop[30].remd_tmp[31][3]_i_6_n_0 ;
  wire \loop[30].remd_tmp[31][4]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][5]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][6]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][7]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][7]_i_3_n_0 ;
  wire \loop[30].remd_tmp[31][7]_i_4_n_0 ;
  wire \loop[30].remd_tmp[31][7]_i_5_n_0 ;
  wire \loop[30].remd_tmp[31][7]_i_6_n_0 ;
  wire \loop[30].remd_tmp[31][8]_i_1_n_0 ;
  wire \loop[30].remd_tmp[31][9]_i_1_n_0 ;
  wire \loop[30].remd_tmp_reg[31][11]_i_2_n_0 ;
  wire \loop[30].remd_tmp_reg[31][11]_i_2_n_1 ;
  wire \loop[30].remd_tmp_reg[31][11]_i_2_n_2 ;
  wire \loop[30].remd_tmp_reg[31][11]_i_2_n_3 ;
  wire \loop[30].remd_tmp_reg[31][15]_i_2_n_0 ;
  wire \loop[30].remd_tmp_reg[31][15]_i_2_n_1 ;
  wire \loop[30].remd_tmp_reg[31][15]_i_2_n_2 ;
  wire \loop[30].remd_tmp_reg[31][15]_i_2_n_3 ;
  wire \loop[30].remd_tmp_reg[31][19]_i_2_n_0 ;
  wire \loop[30].remd_tmp_reg[31][19]_i_2_n_1 ;
  wire \loop[30].remd_tmp_reg[31][19]_i_2_n_2 ;
  wire \loop[30].remd_tmp_reg[31][19]_i_2_n_3 ;
  wire \loop[30].remd_tmp_reg[31][23]_i_2_n_0 ;
  wire \loop[30].remd_tmp_reg[31][23]_i_2_n_1 ;
  wire \loop[30].remd_tmp_reg[31][23]_i_2_n_2 ;
  wire \loop[30].remd_tmp_reg[31][23]_i_2_n_3 ;
  wire \loop[30].remd_tmp_reg[31][27]_i_2_n_0 ;
  wire \loop[30].remd_tmp_reg[31][27]_i_2_n_1 ;
  wire \loop[30].remd_tmp_reg[31][27]_i_2_n_2 ;
  wire \loop[30].remd_tmp_reg[31][27]_i_2_n_3 ;
  wire \loop[30].remd_tmp_reg[31][31]_i_2_n_0 ;
  wire \loop[30].remd_tmp_reg[31][31]_i_2_n_1 ;
  wire \loop[30].remd_tmp_reg[31][31]_i_2_n_2 ;
  wire \loop[30].remd_tmp_reg[31][31]_i_2_n_3 ;
  wire \loop[30].remd_tmp_reg[31][34]_i_3_n_0 ;
  wire \loop[30].remd_tmp_reg[31][34]_i_3_n_1 ;
  wire \loop[30].remd_tmp_reg[31][34]_i_3_n_2 ;
  wire \loop[30].remd_tmp_reg[31][34]_i_3_n_3 ;
  wire \loop[30].remd_tmp_reg[31][3]_i_2_n_0 ;
  wire \loop[30].remd_tmp_reg[31][3]_i_2_n_1 ;
  wire \loop[30].remd_tmp_reg[31][3]_i_2_n_2 ;
  wire \loop[30].remd_tmp_reg[31][3]_i_2_n_3 ;
  wire \loop[30].remd_tmp_reg[31][7]_i_2_n_0 ;
  wire \loop[30].remd_tmp_reg[31][7]_i_2_n_1 ;
  wire \loop[30].remd_tmp_reg[31][7]_i_2_n_2 ;
  wire \loop[30].remd_tmp_reg[31][7]_i_2_n_3 ;
  wire [34:0]\loop[30].remd_tmp_reg[31]_62 ;
  wire \loop[30].sign_tmp_reg[31][1]_srl32_n_1 ;
  wire [33:2]\loop[31].divisor_tmp_reg[32]_63 ;
  wire \loop[31].remd_tmp[32][0]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][10]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][11]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][11]_i_3_n_0 ;
  wire \loop[31].remd_tmp[32][11]_i_4_n_0 ;
  wire \loop[31].remd_tmp[32][11]_i_5_n_0 ;
  wire \loop[31].remd_tmp[32][11]_i_6_n_0 ;
  wire \loop[31].remd_tmp[32][12]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][13]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][14]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][15]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][15]_i_3_n_0 ;
  wire \loop[31].remd_tmp[32][15]_i_4_n_0 ;
  wire \loop[31].remd_tmp[32][15]_i_5_n_0 ;
  wire \loop[31].remd_tmp[32][15]_i_6_n_0 ;
  wire \loop[31].remd_tmp[32][16]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][17]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][18]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][19]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][19]_i_3_n_0 ;
  wire \loop[31].remd_tmp[32][19]_i_4_n_0 ;
  wire \loop[31].remd_tmp[32][19]_i_5_n_0 ;
  wire \loop[31].remd_tmp[32][19]_i_6_n_0 ;
  wire \loop[31].remd_tmp[32][1]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][20]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][21]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][22]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][23]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][23]_i_3_n_0 ;
  wire \loop[31].remd_tmp[32][23]_i_4_n_0 ;
  wire \loop[31].remd_tmp[32][23]_i_5_n_0 ;
  wire \loop[31].remd_tmp[32][23]_i_6_n_0 ;
  wire \loop[31].remd_tmp[32][24]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][25]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][26]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][27]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][27]_i_3_n_0 ;
  wire \loop[31].remd_tmp[32][27]_i_4_n_0 ;
  wire \loop[31].remd_tmp[32][27]_i_5_n_0 ;
  wire \loop[31].remd_tmp[32][27]_i_6_n_0 ;
  wire \loop[31].remd_tmp[32][28]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][29]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][2]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][30]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][31]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][31]_i_3_n_0 ;
  wire \loop[31].remd_tmp[32][31]_i_4_n_0 ;
  wire \loop[31].remd_tmp[32][31]_i_5_n_0 ;
  wire \loop[31].remd_tmp[32][31]_i_6_n_0 ;
  wire \loop[31].remd_tmp[32][32]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][33]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][34]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][34]_i_4_n_0 ;
  wire \loop[31].remd_tmp[32][34]_i_5_n_0 ;
  wire \loop[31].remd_tmp[32][34]_i_6_n_0 ;
  wire \loop[31].remd_tmp[32][34]_i_7_n_0 ;
  wire \loop[31].remd_tmp[32][3]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][3]_i_3_n_0 ;
  wire \loop[31].remd_tmp[32][3]_i_4_n_0 ;
  wire \loop[31].remd_tmp[32][3]_i_5_n_0 ;
  wire \loop[31].remd_tmp[32][3]_i_6_n_0 ;
  wire \loop[31].remd_tmp[32][4]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][5]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][6]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][7]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][7]_i_3_n_0 ;
  wire \loop[31].remd_tmp[32][7]_i_4_n_0 ;
  wire \loop[31].remd_tmp[32][7]_i_5_n_0 ;
  wire \loop[31].remd_tmp[32][7]_i_6_n_0 ;
  wire \loop[31].remd_tmp[32][8]_i_1_n_0 ;
  wire \loop[31].remd_tmp[32][9]_i_1_n_0 ;
  wire \loop[31].remd_tmp_reg[32][11]_i_2_n_0 ;
  wire \loop[31].remd_tmp_reg[32][11]_i_2_n_1 ;
  wire \loop[31].remd_tmp_reg[32][11]_i_2_n_2 ;
  wire \loop[31].remd_tmp_reg[32][11]_i_2_n_3 ;
  wire \loop[31].remd_tmp_reg[32][15]_i_2_n_0 ;
  wire \loop[31].remd_tmp_reg[32][15]_i_2_n_1 ;
  wire \loop[31].remd_tmp_reg[32][15]_i_2_n_2 ;
  wire \loop[31].remd_tmp_reg[32][15]_i_2_n_3 ;
  wire \loop[31].remd_tmp_reg[32][19]_i_2_n_0 ;
  wire \loop[31].remd_tmp_reg[32][19]_i_2_n_1 ;
  wire \loop[31].remd_tmp_reg[32][19]_i_2_n_2 ;
  wire \loop[31].remd_tmp_reg[32][19]_i_2_n_3 ;
  wire \loop[31].remd_tmp_reg[32][23]_i_2_n_0 ;
  wire \loop[31].remd_tmp_reg[32][23]_i_2_n_1 ;
  wire \loop[31].remd_tmp_reg[32][23]_i_2_n_2 ;
  wire \loop[31].remd_tmp_reg[32][23]_i_2_n_3 ;
  wire \loop[31].remd_tmp_reg[32][27]_i_2_n_0 ;
  wire \loop[31].remd_tmp_reg[32][27]_i_2_n_1 ;
  wire \loop[31].remd_tmp_reg[32][27]_i_2_n_2 ;
  wire \loop[31].remd_tmp_reg[32][27]_i_2_n_3 ;
  wire \loop[31].remd_tmp_reg[32][31]_i_2_n_0 ;
  wire \loop[31].remd_tmp_reg[32][31]_i_2_n_1 ;
  wire \loop[31].remd_tmp_reg[32][31]_i_2_n_2 ;
  wire \loop[31].remd_tmp_reg[32][31]_i_2_n_3 ;
  wire \loop[31].remd_tmp_reg[32][34]_i_3_n_0 ;
  wire \loop[31].remd_tmp_reg[32][34]_i_3_n_1 ;
  wire \loop[31].remd_tmp_reg[32][34]_i_3_n_2 ;
  wire \loop[31].remd_tmp_reg[32][34]_i_3_n_3 ;
  wire \loop[31].remd_tmp_reg[32][3]_i_2_n_0 ;
  wire \loop[31].remd_tmp_reg[32][3]_i_2_n_1 ;
  wire \loop[31].remd_tmp_reg[32][3]_i_2_n_2 ;
  wire \loop[31].remd_tmp_reg[32][3]_i_2_n_3 ;
  wire \loop[31].remd_tmp_reg[32][7]_i_2_n_0 ;
  wire \loop[31].remd_tmp_reg[32][7]_i_2_n_1 ;
  wire \loop[31].remd_tmp_reg[32][7]_i_2_n_2 ;
  wire \loop[31].remd_tmp_reg[32][7]_i_2_n_3 ;
  wire [34:0]\loop[31].remd_tmp_reg[32]_64 ;
  wire [33:2]\loop[32].divisor_tmp_reg[33]_65 ;
  wire \loop[32].remd_tmp[33][10]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][11]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][11]_i_3_n_0 ;
  wire \loop[32].remd_tmp[33][11]_i_4_n_0 ;
  wire \loop[32].remd_tmp[33][11]_i_5_n_0 ;
  wire \loop[32].remd_tmp[33][11]_i_6_n_0 ;
  wire \loop[32].remd_tmp[33][12]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][13]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][14]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][15]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][15]_i_3_n_0 ;
  wire \loop[32].remd_tmp[33][15]_i_4_n_0 ;
  wire \loop[32].remd_tmp[33][15]_i_5_n_0 ;
  wire \loop[32].remd_tmp[33][15]_i_6_n_0 ;
  wire \loop[32].remd_tmp[33][16]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][17]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][18]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][19]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][19]_i_3_n_0 ;
  wire \loop[32].remd_tmp[33][19]_i_4_n_0 ;
  wire \loop[32].remd_tmp[33][19]_i_5_n_0 ;
  wire \loop[32].remd_tmp[33][19]_i_6_n_0 ;
  wire \loop[32].remd_tmp[33][1]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][20]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][21]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][22]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][23]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][23]_i_3_n_0 ;
  wire \loop[32].remd_tmp[33][23]_i_4_n_0 ;
  wire \loop[32].remd_tmp[33][23]_i_5_n_0 ;
  wire \loop[32].remd_tmp[33][23]_i_6_n_0 ;
  wire \loop[32].remd_tmp[33][24]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][25]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][26]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][27]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][27]_i_3_n_0 ;
  wire \loop[32].remd_tmp[33][27]_i_4_n_0 ;
  wire \loop[32].remd_tmp[33][27]_i_5_n_0 ;
  wire \loop[32].remd_tmp[33][27]_i_6_n_0 ;
  wire \loop[32].remd_tmp[33][28]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][29]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][2]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][30]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][31]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][31]_i_3_n_0 ;
  wire \loop[32].remd_tmp[33][31]_i_4_n_0 ;
  wire \loop[32].remd_tmp[33][31]_i_5_n_0 ;
  wire \loop[32].remd_tmp[33][31]_i_6_n_0 ;
  wire \loop[32].remd_tmp[33][32]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][33]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][34]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][34]_i_4_n_0 ;
  wire \loop[32].remd_tmp[33][34]_i_5_n_0 ;
  wire \loop[32].remd_tmp[33][34]_i_6_n_0 ;
  wire \loop[32].remd_tmp[33][34]_i_7_n_0 ;
  wire \loop[32].remd_tmp[33][3]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][3]_i_3_n_0 ;
  wire \loop[32].remd_tmp[33][3]_i_4_n_0 ;
  wire \loop[32].remd_tmp[33][3]_i_5_n_0 ;
  wire \loop[32].remd_tmp[33][4]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][5]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][6]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][7]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][7]_i_3_n_0 ;
  wire \loop[32].remd_tmp[33][7]_i_4_n_0 ;
  wire \loop[32].remd_tmp[33][7]_i_5_n_0 ;
  wire \loop[32].remd_tmp[33][7]_i_6_n_0 ;
  wire \loop[32].remd_tmp[33][8]_i_1_n_0 ;
  wire \loop[32].remd_tmp[33][9]_i_1_n_0 ;
  wire \loop[32].remd_tmp_reg[33][11]_i_2_n_0 ;
  wire \loop[32].remd_tmp_reg[33][11]_i_2_n_1 ;
  wire \loop[32].remd_tmp_reg[33][11]_i_2_n_2 ;
  wire \loop[32].remd_tmp_reg[33][11]_i_2_n_3 ;
  wire \loop[32].remd_tmp_reg[33][15]_i_2_n_0 ;
  wire \loop[32].remd_tmp_reg[33][15]_i_2_n_1 ;
  wire \loop[32].remd_tmp_reg[33][15]_i_2_n_2 ;
  wire \loop[32].remd_tmp_reg[33][15]_i_2_n_3 ;
  wire \loop[32].remd_tmp_reg[33][19]_i_2_n_0 ;
  wire \loop[32].remd_tmp_reg[33][19]_i_2_n_1 ;
  wire \loop[32].remd_tmp_reg[33][19]_i_2_n_2 ;
  wire \loop[32].remd_tmp_reg[33][19]_i_2_n_3 ;
  wire \loop[32].remd_tmp_reg[33][23]_i_2_n_0 ;
  wire \loop[32].remd_tmp_reg[33][23]_i_2_n_1 ;
  wire \loop[32].remd_tmp_reg[33][23]_i_2_n_2 ;
  wire \loop[32].remd_tmp_reg[33][23]_i_2_n_3 ;
  wire \loop[32].remd_tmp_reg[33][27]_i_2_n_0 ;
  wire \loop[32].remd_tmp_reg[33][27]_i_2_n_1 ;
  wire \loop[32].remd_tmp_reg[33][27]_i_2_n_2 ;
  wire \loop[32].remd_tmp_reg[33][27]_i_2_n_3 ;
  wire \loop[32].remd_tmp_reg[33][31]_i_2_n_0 ;
  wire \loop[32].remd_tmp_reg[33][31]_i_2_n_1 ;
  wire \loop[32].remd_tmp_reg[33][31]_i_2_n_2 ;
  wire \loop[32].remd_tmp_reg[33][31]_i_2_n_3 ;
  wire \loop[32].remd_tmp_reg[33][34]_i_3_n_0 ;
  wire \loop[32].remd_tmp_reg[33][34]_i_3_n_1 ;
  wire \loop[32].remd_tmp_reg[33][34]_i_3_n_2 ;
  wire \loop[32].remd_tmp_reg[33][34]_i_3_n_3 ;
  wire \loop[32].remd_tmp_reg[33][3]_i_2_n_0 ;
  wire \loop[32].remd_tmp_reg[33][3]_i_2_n_1 ;
  wire \loop[32].remd_tmp_reg[33][3]_i_2_n_2 ;
  wire \loop[32].remd_tmp_reg[33][3]_i_2_n_3 ;
  wire \loop[32].remd_tmp_reg[33][7]_i_2_n_0 ;
  wire \loop[32].remd_tmp_reg[33][7]_i_2_n_1 ;
  wire \loop[32].remd_tmp_reg[33][7]_i_2_n_2 ;
  wire \loop[32].remd_tmp_reg[33][7]_i_2_n_3 ;
  wire [34:1]\loop[32].remd_tmp_reg[33]_66 ;
  wire [33:2]\loop[33].divisor_tmp_reg[34]_67 ;
  wire \loop[33].remd_tmp[34][10]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][11]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][12]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][12]_i_3_n_0 ;
  wire \loop[33].remd_tmp[34][12]_i_4_n_0 ;
  wire \loop[33].remd_tmp[34][12]_i_5_n_0 ;
  wire \loop[33].remd_tmp[34][12]_i_6_n_0 ;
  wire \loop[33].remd_tmp[34][13]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][14]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][15]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][16]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][16]_i_3_n_0 ;
  wire \loop[33].remd_tmp[34][16]_i_4_n_0 ;
  wire \loop[33].remd_tmp[34][16]_i_5_n_0 ;
  wire \loop[33].remd_tmp[34][16]_i_6_n_0 ;
  wire \loop[33].remd_tmp[34][17]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][18]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][19]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][20]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][20]_i_3_n_0 ;
  wire \loop[33].remd_tmp[34][20]_i_4_n_0 ;
  wire \loop[33].remd_tmp[34][20]_i_5_n_0 ;
  wire \loop[33].remd_tmp[34][20]_i_6_n_0 ;
  wire \loop[33].remd_tmp[34][21]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][22]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][23]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][24]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][24]_i_3_n_0 ;
  wire \loop[33].remd_tmp[34][24]_i_4_n_0 ;
  wire \loop[33].remd_tmp[34][24]_i_5_n_0 ;
  wire \loop[33].remd_tmp[34][24]_i_6_n_0 ;
  wire \loop[33].remd_tmp[34][25]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][26]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][27]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][28]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][28]_i_3_n_0 ;
  wire \loop[33].remd_tmp[34][28]_i_4_n_0 ;
  wire \loop[33].remd_tmp[34][28]_i_5_n_0 ;
  wire \loop[33].remd_tmp[34][28]_i_6_n_0 ;
  wire \loop[33].remd_tmp[34][29]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][2]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][30]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][31]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][32]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][32]_i_3_n_0 ;
  wire \loop[33].remd_tmp[34][32]_i_4_n_0 ;
  wire \loop[33].remd_tmp[34][32]_i_5_n_0 ;
  wire \loop[33].remd_tmp[34][32]_i_6_n_0 ;
  wire \loop[33].remd_tmp[34][33]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][34]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][3]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][4]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][4]_i_3_n_0 ;
  wire \loop[33].remd_tmp[34][4]_i_4_n_0 ;
  wire \loop[33].remd_tmp[34][4]_i_5_n_0 ;
  wire \loop[33].remd_tmp[34][5]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][6]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][7]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][8]_i_1_n_0 ;
  wire \loop[33].remd_tmp[34][8]_i_3_n_0 ;
  wire \loop[33].remd_tmp[34][8]_i_4_n_0 ;
  wire \loop[33].remd_tmp[34][8]_i_5_n_0 ;
  wire \loop[33].remd_tmp[34][8]_i_6_n_0 ;
  wire \loop[33].remd_tmp[34][9]_i_1_n_0 ;
  wire \loop[33].remd_tmp_reg[34][12]_i_2_n_0 ;
  wire \loop[33].remd_tmp_reg[34][12]_i_2_n_1 ;
  wire \loop[33].remd_tmp_reg[34][12]_i_2_n_2 ;
  wire \loop[33].remd_tmp_reg[34][12]_i_2_n_3 ;
  wire \loop[33].remd_tmp_reg[34][16]_i_2_n_0 ;
  wire \loop[33].remd_tmp_reg[34][16]_i_2_n_1 ;
  wire \loop[33].remd_tmp_reg[34][16]_i_2_n_2 ;
  wire \loop[33].remd_tmp_reg[34][16]_i_2_n_3 ;
  wire \loop[33].remd_tmp_reg[34][20]_i_2_n_0 ;
  wire \loop[33].remd_tmp_reg[34][20]_i_2_n_1 ;
  wire \loop[33].remd_tmp_reg[34][20]_i_2_n_2 ;
  wire \loop[33].remd_tmp_reg[34][20]_i_2_n_3 ;
  wire \loop[33].remd_tmp_reg[34][24]_i_2_n_0 ;
  wire \loop[33].remd_tmp_reg[34][24]_i_2_n_1 ;
  wire \loop[33].remd_tmp_reg[34][24]_i_2_n_2 ;
  wire \loop[33].remd_tmp_reg[34][24]_i_2_n_3 ;
  wire \loop[33].remd_tmp_reg[34][28]_i_2_n_0 ;
  wire \loop[33].remd_tmp_reg[34][28]_i_2_n_1 ;
  wire \loop[33].remd_tmp_reg[34][28]_i_2_n_2 ;
  wire \loop[33].remd_tmp_reg[34][28]_i_2_n_3 ;
  wire \loop[33].remd_tmp_reg[34][32]_i_2_n_0 ;
  wire \loop[33].remd_tmp_reg[34][32]_i_2_n_1 ;
  wire \loop[33].remd_tmp_reg[34][32]_i_2_n_2 ;
  wire \loop[33].remd_tmp_reg[34][32]_i_2_n_3 ;
  wire \loop[33].remd_tmp_reg[34][4]_i_2_n_0 ;
  wire \loop[33].remd_tmp_reg[34][4]_i_2_n_1 ;
  wire \loop[33].remd_tmp_reg[34][4]_i_2_n_2 ;
  wire \loop[33].remd_tmp_reg[34][4]_i_2_n_3 ;
  wire \loop[33].remd_tmp_reg[34][8]_i_2_n_0 ;
  wire \loop[33].remd_tmp_reg[34][8]_i_2_n_1 ;
  wire \loop[33].remd_tmp_reg[34][8]_i_2_n_2 ;
  wire \loop[33].remd_tmp_reg[34][8]_i_2_n_3 ;
  wire [34:2]\loop[33].remd_tmp_reg[34]_68 ;
  wire \loop[34].dividend_tmp[35][0]_i_3_n_0 ;
  wire \loop[34].dividend_tmp[35][0]_i_4_n_0 ;
  wire \loop[34].dividend_tmp[35][0]_i_5_n_0 ;
  wire \loop[34].dividend_tmp[35][0]_i_6_n_0 ;
  wire \loop[34].dividend_tmp[35][0]_i_7_n_0 ;
  wire \loop[34].dividend_tmp[35][0]_i_8_n_0 ;
  wire \loop[34].dividend_tmp[35][0]_i_9_n_0 ;
  wire \loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ;
  wire \loop[34].dividend_tmp_reg[35][0]_i_1_n_2 ;
  wire \loop[34].dividend_tmp_reg[35][0]_i_1_n_3 ;
  wire \loop[34].dividend_tmp_reg[35][0]_i_2_n_0 ;
  wire \loop[34].dividend_tmp_reg[35][0]_i_2_n_1 ;
  wire \loop[34].dividend_tmp_reg[35][0]_i_2_n_2 ;
  wire \loop[34].dividend_tmp_reg[35][0]_i_2_n_3 ;
  wire \loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ;
  wire \loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_2 ;
  wire \loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_3 ;
  wire \loop[34].dividend_tmp_reg[35][1]_srl2_i_2_n_0 ;
  wire \loop[34].dividend_tmp_reg[35][1]_srl2_i_3_n_0 ;
  wire \loop[34].dividend_tmp_reg[35][1]_srl2_i_4_n_0 ;
  wire \loop[34].dividend_tmp_reg[35][1]_srl2_n_0 ;
  wire \loop[34].dividend_tmp_reg_n_0_[35][0] ;
  wire [33:2]\loop[34].divisor_tmp_reg[35]_69 ;
  wire \loop[34].remd_tmp[35][10]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][11]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][12]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][12]_i_3_n_0 ;
  wire \loop[34].remd_tmp[35][12]_i_4_n_0 ;
  wire \loop[34].remd_tmp[35][12]_i_5_n_0 ;
  wire \loop[34].remd_tmp[35][12]_i_6_n_0 ;
  wire \loop[34].remd_tmp[35][13]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][14]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][15]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][16]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][16]_i_3_n_0 ;
  wire \loop[34].remd_tmp[35][16]_i_4_n_0 ;
  wire \loop[34].remd_tmp[35][16]_i_5_n_0 ;
  wire \loop[34].remd_tmp[35][16]_i_6_n_0 ;
  wire \loop[34].remd_tmp[35][17]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][18]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][19]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][20]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][20]_i_3_n_0 ;
  wire \loop[34].remd_tmp[35][20]_i_4_n_0 ;
  wire \loop[34].remd_tmp[35][20]_i_5_n_0 ;
  wire \loop[34].remd_tmp[35][20]_i_6_n_0 ;
  wire \loop[34].remd_tmp[35][21]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][22]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][23]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][24]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][24]_i_3_n_0 ;
  wire \loop[34].remd_tmp[35][24]_i_4_n_0 ;
  wire \loop[34].remd_tmp[35][24]_i_5_n_0 ;
  wire \loop[34].remd_tmp[35][24]_i_6_n_0 ;
  wire \loop[34].remd_tmp[35][25]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][26]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][27]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][28]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][28]_i_3_n_0 ;
  wire \loop[34].remd_tmp[35][28]_i_4_n_0 ;
  wire \loop[34].remd_tmp[35][28]_i_5_n_0 ;
  wire \loop[34].remd_tmp[35][28]_i_6_n_0 ;
  wire \loop[34].remd_tmp[35][29]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][2]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][30]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][31]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][32]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][33]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][34]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][3]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][4]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][4]_i_3_n_0 ;
  wire \loop[34].remd_tmp[35][4]_i_4_n_0 ;
  wire \loop[34].remd_tmp[35][4]_i_5_n_0 ;
  wire \loop[34].remd_tmp[35][5]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][6]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][7]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][8]_i_1_n_0 ;
  wire \loop[34].remd_tmp[35][8]_i_3_n_0 ;
  wire \loop[34].remd_tmp[35][8]_i_4_n_0 ;
  wire \loop[34].remd_tmp[35][8]_i_5_n_0 ;
  wire \loop[34].remd_tmp[35][8]_i_6_n_0 ;
  wire \loop[34].remd_tmp[35][9]_i_1_n_0 ;
  wire \loop[34].remd_tmp_reg[35][12]_i_2_n_0 ;
  wire \loop[34].remd_tmp_reg[35][12]_i_2_n_1 ;
  wire \loop[34].remd_tmp_reg[35][12]_i_2_n_2 ;
  wire \loop[34].remd_tmp_reg[35][12]_i_2_n_3 ;
  wire \loop[34].remd_tmp_reg[35][16]_i_2_n_0 ;
  wire \loop[34].remd_tmp_reg[35][16]_i_2_n_1 ;
  wire \loop[34].remd_tmp_reg[35][16]_i_2_n_2 ;
  wire \loop[34].remd_tmp_reg[35][16]_i_2_n_3 ;
  wire \loop[34].remd_tmp_reg[35][20]_i_2_n_0 ;
  wire \loop[34].remd_tmp_reg[35][20]_i_2_n_1 ;
  wire \loop[34].remd_tmp_reg[35][20]_i_2_n_2 ;
  wire \loop[34].remd_tmp_reg[35][20]_i_2_n_3 ;
  wire \loop[34].remd_tmp_reg[35][24]_i_2_n_0 ;
  wire \loop[34].remd_tmp_reg[35][24]_i_2_n_1 ;
  wire \loop[34].remd_tmp_reg[35][24]_i_2_n_2 ;
  wire \loop[34].remd_tmp_reg[35][24]_i_2_n_3 ;
  wire \loop[34].remd_tmp_reg[35][28]_i_2_n_0 ;
  wire \loop[34].remd_tmp_reg[35][28]_i_2_n_1 ;
  wire \loop[34].remd_tmp_reg[35][28]_i_2_n_2 ;
  wire \loop[34].remd_tmp_reg[35][28]_i_2_n_3 ;
  wire \loop[34].remd_tmp_reg[35][4]_i_2_n_0 ;
  wire \loop[34].remd_tmp_reg[35][4]_i_2_n_1 ;
  wire \loop[34].remd_tmp_reg[35][4]_i_2_n_2 ;
  wire \loop[34].remd_tmp_reg[35][4]_i_2_n_3 ;
  wire \loop[34].remd_tmp_reg[35][8]_i_2_n_0 ;
  wire \loop[34].remd_tmp_reg[35][8]_i_2_n_1 ;
  wire \loop[34].remd_tmp_reg[35][8]_i_2_n_2 ;
  wire \loop[34].remd_tmp_reg[35][8]_i_2_n_3 ;
  wire \loop[34].remd_tmp_reg_n_0_[35][10] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][11] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][12] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][13] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][14] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][15] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][16] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][17] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][18] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][19] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][20] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][21] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][22] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][23] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][24] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][25] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][26] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][27] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][28] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][29] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][2] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][30] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][31] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][32] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][33] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][34] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][3] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][4] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][5] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][6] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][7] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][8] ;
  wire \loop[34].remd_tmp_reg_n_0_[35][9] ;
  wire \loop[34].sign_tmp_reg[35][1]_srl4_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_11_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_12_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_13_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_14_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_16_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_17_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_18_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_19_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_21_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_22_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_23_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_24_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_26_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_27_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_28_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_29_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_31_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_32_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_33_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_34_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_36_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_37_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_38_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_39_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_3_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_40_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_41_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_42_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_43_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_4_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_6_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_7_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_8_n_0 ;
  wire \loop[35].dividend_tmp[36][0]_i_9_n_0 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_10_n_0 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_10_n_1 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_10_n_2 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_10_n_3 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_15_n_0 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_15_n_1 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_15_n_2 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_15_n_3 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_1_n_2 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_1_n_3 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_20_n_0 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_20_n_1 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_20_n_2 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_20_n_3 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_25_n_0 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_25_n_1 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_25_n_2 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_25_n_3 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_2_n_0 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_2_n_1 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_2_n_2 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_2_n_3 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_30_n_0 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_30_n_1 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_30_n_2 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_30_n_3 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_35_n_0 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_35_n_1 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_35_n_2 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_35_n_3 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_5_n_0 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_5_n_1 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_5_n_2 ;
  wire \loop[35].dividend_tmp_reg[36][0]_i_5_n_3 ;
  wire \loop[3].dividend_tmp_reg[4][34]_srl5_n_0 ;
  wire \loop[3].dividend_tmp_reg[4][35]__0_n_0 ;
  wire [33:2]\loop[3].divisor_tmp_reg[4]_7 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][10]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][11]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][11]_i_3_n_0 ;
  wire \loop[3].remd_tmp[4][11]_i_4_n_0 ;
  wire \loop[3].remd_tmp[4][11]_i_5_n_0 ;
  wire \loop[3].remd_tmp[4][11]_i_6_n_0 ;
  wire \loop[3].remd_tmp[4][12]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][13]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][14]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][15]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][15]_i_3_n_0 ;
  wire \loop[3].remd_tmp[4][15]_i_4_n_0 ;
  wire \loop[3].remd_tmp[4][15]_i_5_n_0 ;
  wire \loop[3].remd_tmp[4][15]_i_6_n_0 ;
  wire \loop[3].remd_tmp[4][16]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][17]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][18]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][19]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][19]_i_3_n_0 ;
  wire \loop[3].remd_tmp[4][19]_i_4_n_0 ;
  wire \loop[3].remd_tmp[4][19]_i_5_n_0 ;
  wire \loop[3].remd_tmp[4][19]_i_6_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][20]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][21]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][22]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][23]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][23]_i_3_n_0 ;
  wire \loop[3].remd_tmp[4][23]_i_4_n_0 ;
  wire \loop[3].remd_tmp[4][23]_i_5_n_0 ;
  wire \loop[3].remd_tmp[4][23]_i_6_n_0 ;
  wire \loop[3].remd_tmp[4][24]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][25]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][26]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][27]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][27]_i_3_n_0 ;
  wire \loop[3].remd_tmp[4][27]_i_4_n_0 ;
  wire \loop[3].remd_tmp[4][27]_i_5_n_0 ;
  wire \loop[3].remd_tmp[4][27]_i_6_n_0 ;
  wire \loop[3].remd_tmp[4][28]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][29]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][30]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][31]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][31]_i_3_n_0 ;
  wire \loop[3].remd_tmp[4][31]_i_4_n_0 ;
  wire \loop[3].remd_tmp[4][31]_i_5_n_0 ;
  wire \loop[3].remd_tmp[4][31]_i_6_n_0 ;
  wire \loop[3].remd_tmp[4][32]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][33]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][34]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][34]_i_4_n_0 ;
  wire \loop[3].remd_tmp[4][34]_i_5_n_0 ;
  wire \loop[3].remd_tmp[4][34]_i_6_n_0 ;
  wire \loop[3].remd_tmp[4][34]_i_7_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_3_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_4_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_5_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_6_n_0 ;
  wire \loop[3].remd_tmp[4][4]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][5]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][6]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][7]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][7]_i_3_n_0 ;
  wire \loop[3].remd_tmp[4][7]_i_4_n_0 ;
  wire \loop[3].remd_tmp[4][7]_i_5_n_0 ;
  wire \loop[3].remd_tmp[4][7]_i_6_n_0 ;
  wire \loop[3].remd_tmp[4][8]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][9]_i_1_n_0 ;
  wire \loop[3].remd_tmp_reg[4][11]_i_2_n_0 ;
  wire \loop[3].remd_tmp_reg[4][11]_i_2_n_1 ;
  wire \loop[3].remd_tmp_reg[4][11]_i_2_n_2 ;
  wire \loop[3].remd_tmp_reg[4][11]_i_2_n_3 ;
  wire \loop[3].remd_tmp_reg[4][15]_i_2_n_0 ;
  wire \loop[3].remd_tmp_reg[4][15]_i_2_n_1 ;
  wire \loop[3].remd_tmp_reg[4][15]_i_2_n_2 ;
  wire \loop[3].remd_tmp_reg[4][15]_i_2_n_3 ;
  wire \loop[3].remd_tmp_reg[4][19]_i_2_n_0 ;
  wire \loop[3].remd_tmp_reg[4][19]_i_2_n_1 ;
  wire \loop[3].remd_tmp_reg[4][19]_i_2_n_2 ;
  wire \loop[3].remd_tmp_reg[4][19]_i_2_n_3 ;
  wire \loop[3].remd_tmp_reg[4][23]_i_2_n_0 ;
  wire \loop[3].remd_tmp_reg[4][23]_i_2_n_1 ;
  wire \loop[3].remd_tmp_reg[4][23]_i_2_n_2 ;
  wire \loop[3].remd_tmp_reg[4][23]_i_2_n_3 ;
  wire \loop[3].remd_tmp_reg[4][27]_i_2_n_0 ;
  wire \loop[3].remd_tmp_reg[4][27]_i_2_n_1 ;
  wire \loop[3].remd_tmp_reg[4][27]_i_2_n_2 ;
  wire \loop[3].remd_tmp_reg[4][27]_i_2_n_3 ;
  wire \loop[3].remd_tmp_reg[4][31]_i_2_n_0 ;
  wire \loop[3].remd_tmp_reg[4][31]_i_2_n_1 ;
  wire \loop[3].remd_tmp_reg[4][31]_i_2_n_2 ;
  wire \loop[3].remd_tmp_reg[4][31]_i_2_n_3 ;
  wire \loop[3].remd_tmp_reg[4][34]_i_3_n_0 ;
  wire \loop[3].remd_tmp_reg[4][34]_i_3_n_1 ;
  wire \loop[3].remd_tmp_reg[4][34]_i_3_n_2 ;
  wire \loop[3].remd_tmp_reg[4][34]_i_3_n_3 ;
  wire \loop[3].remd_tmp_reg[4][3]_i_2_n_0 ;
  wire \loop[3].remd_tmp_reg[4][3]_i_2_n_1 ;
  wire \loop[3].remd_tmp_reg[4][3]_i_2_n_2 ;
  wire \loop[3].remd_tmp_reg[4][3]_i_2_n_3 ;
  wire \loop[3].remd_tmp_reg[4][7]_i_2_n_0 ;
  wire \loop[3].remd_tmp_reg[4][7]_i_2_n_1 ;
  wire \loop[3].remd_tmp_reg[4][7]_i_2_n_2 ;
  wire \loop[3].remd_tmp_reg[4][7]_i_2_n_3 ;
  wire [34:0]\loop[3].remd_tmp_reg[4]_8 ;
  wire \loop[4].dividend_tmp_reg[5][34]_srl6_n_0 ;
  wire \loop[4].dividend_tmp_reg[5][35]__0_n_0 ;
  wire [33:2]\loop[4].divisor_tmp_reg[5]_9 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][10]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][11]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][11]_i_3_n_0 ;
  wire \loop[4].remd_tmp[5][11]_i_4_n_0 ;
  wire \loop[4].remd_tmp[5][11]_i_5_n_0 ;
  wire \loop[4].remd_tmp[5][11]_i_6_n_0 ;
  wire \loop[4].remd_tmp[5][12]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][13]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][14]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][15]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][15]_i_3_n_0 ;
  wire \loop[4].remd_tmp[5][15]_i_4_n_0 ;
  wire \loop[4].remd_tmp[5][15]_i_5_n_0 ;
  wire \loop[4].remd_tmp[5][15]_i_6_n_0 ;
  wire \loop[4].remd_tmp[5][16]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][17]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][18]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][19]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][19]_i_3_n_0 ;
  wire \loop[4].remd_tmp[5][19]_i_4_n_0 ;
  wire \loop[4].remd_tmp[5][19]_i_5_n_0 ;
  wire \loop[4].remd_tmp[5][19]_i_6_n_0 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][20]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][21]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][22]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][23]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][23]_i_3_n_0 ;
  wire \loop[4].remd_tmp[5][23]_i_4_n_0 ;
  wire \loop[4].remd_tmp[5][23]_i_5_n_0 ;
  wire \loop[4].remd_tmp[5][23]_i_6_n_0 ;
  wire \loop[4].remd_tmp[5][24]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][25]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][26]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][27]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][27]_i_3_n_0 ;
  wire \loop[4].remd_tmp[5][27]_i_4_n_0 ;
  wire \loop[4].remd_tmp[5][27]_i_5_n_0 ;
  wire \loop[4].remd_tmp[5][27]_i_6_n_0 ;
  wire \loop[4].remd_tmp[5][28]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][29]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][30]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][31]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][31]_i_3_n_0 ;
  wire \loop[4].remd_tmp[5][31]_i_4_n_0 ;
  wire \loop[4].remd_tmp[5][31]_i_5_n_0 ;
  wire \loop[4].remd_tmp[5][31]_i_6_n_0 ;
  wire \loop[4].remd_tmp[5][32]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][33]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][34]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][34]_i_4_n_0 ;
  wire \loop[4].remd_tmp[5][34]_i_5_n_0 ;
  wire \loop[4].remd_tmp[5][34]_i_6_n_0 ;
  wire \loop[4].remd_tmp[5][34]_i_7_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_3_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_4_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_5_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_6_n_0 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][5]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][6]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][7]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][7]_i_3_n_0 ;
  wire \loop[4].remd_tmp[5][7]_i_4_n_0 ;
  wire \loop[4].remd_tmp[5][7]_i_5_n_0 ;
  wire \loop[4].remd_tmp[5][7]_i_6_n_0 ;
  wire \loop[4].remd_tmp[5][8]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][9]_i_1_n_0 ;
  wire \loop[4].remd_tmp_reg[5][11]_i_2_n_0 ;
  wire \loop[4].remd_tmp_reg[5][11]_i_2_n_1 ;
  wire \loop[4].remd_tmp_reg[5][11]_i_2_n_2 ;
  wire \loop[4].remd_tmp_reg[5][11]_i_2_n_3 ;
  wire \loop[4].remd_tmp_reg[5][15]_i_2_n_0 ;
  wire \loop[4].remd_tmp_reg[5][15]_i_2_n_1 ;
  wire \loop[4].remd_tmp_reg[5][15]_i_2_n_2 ;
  wire \loop[4].remd_tmp_reg[5][15]_i_2_n_3 ;
  wire \loop[4].remd_tmp_reg[5][19]_i_2_n_0 ;
  wire \loop[4].remd_tmp_reg[5][19]_i_2_n_1 ;
  wire \loop[4].remd_tmp_reg[5][19]_i_2_n_2 ;
  wire \loop[4].remd_tmp_reg[5][19]_i_2_n_3 ;
  wire \loop[4].remd_tmp_reg[5][23]_i_2_n_0 ;
  wire \loop[4].remd_tmp_reg[5][23]_i_2_n_1 ;
  wire \loop[4].remd_tmp_reg[5][23]_i_2_n_2 ;
  wire \loop[4].remd_tmp_reg[5][23]_i_2_n_3 ;
  wire \loop[4].remd_tmp_reg[5][27]_i_2_n_0 ;
  wire \loop[4].remd_tmp_reg[5][27]_i_2_n_1 ;
  wire \loop[4].remd_tmp_reg[5][27]_i_2_n_2 ;
  wire \loop[4].remd_tmp_reg[5][27]_i_2_n_3 ;
  wire \loop[4].remd_tmp_reg[5][31]_i_2_n_0 ;
  wire \loop[4].remd_tmp_reg[5][31]_i_2_n_1 ;
  wire \loop[4].remd_tmp_reg[5][31]_i_2_n_2 ;
  wire \loop[4].remd_tmp_reg[5][31]_i_2_n_3 ;
  wire \loop[4].remd_tmp_reg[5][34]_i_3_n_0 ;
  wire \loop[4].remd_tmp_reg[5][34]_i_3_n_1 ;
  wire \loop[4].remd_tmp_reg[5][34]_i_3_n_2 ;
  wire \loop[4].remd_tmp_reg[5][34]_i_3_n_3 ;
  wire \loop[4].remd_tmp_reg[5][3]_i_2_n_0 ;
  wire \loop[4].remd_tmp_reg[5][3]_i_2_n_1 ;
  wire \loop[4].remd_tmp_reg[5][3]_i_2_n_2 ;
  wire \loop[4].remd_tmp_reg[5][3]_i_2_n_3 ;
  wire \loop[4].remd_tmp_reg[5][7]_i_2_n_0 ;
  wire \loop[4].remd_tmp_reg[5][7]_i_2_n_1 ;
  wire \loop[4].remd_tmp_reg[5][7]_i_2_n_2 ;
  wire \loop[4].remd_tmp_reg[5][7]_i_2_n_3 ;
  wire [34:0]\loop[4].remd_tmp_reg[5]_10 ;
  wire \loop[5].dividend_tmp_reg[6][34]_srl7_n_0 ;
  wire \loop[5].dividend_tmp_reg[6][35]__0_n_0 ;
  wire [33:2]\loop[5].divisor_tmp_reg[6]_11 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][10]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][11]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][11]_i_3_n_0 ;
  wire \loop[5].remd_tmp[6][11]_i_4_n_0 ;
  wire \loop[5].remd_tmp[6][11]_i_5_n_0 ;
  wire \loop[5].remd_tmp[6][11]_i_6_n_0 ;
  wire \loop[5].remd_tmp[6][12]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][13]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][14]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][15]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][15]_i_3_n_0 ;
  wire \loop[5].remd_tmp[6][15]_i_4_n_0 ;
  wire \loop[5].remd_tmp[6][15]_i_5_n_0 ;
  wire \loop[5].remd_tmp[6][15]_i_6_n_0 ;
  wire \loop[5].remd_tmp[6][16]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][17]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][18]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][19]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][19]_i_3_n_0 ;
  wire \loop[5].remd_tmp[6][19]_i_4_n_0 ;
  wire \loop[5].remd_tmp[6][19]_i_5_n_0 ;
  wire \loop[5].remd_tmp[6][19]_i_6_n_0 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][20]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][21]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][22]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][23]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][23]_i_3_n_0 ;
  wire \loop[5].remd_tmp[6][23]_i_4_n_0 ;
  wire \loop[5].remd_tmp[6][23]_i_5_n_0 ;
  wire \loop[5].remd_tmp[6][23]_i_6_n_0 ;
  wire \loop[5].remd_tmp[6][24]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][25]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][26]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][27]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][27]_i_3_n_0 ;
  wire \loop[5].remd_tmp[6][27]_i_4_n_0 ;
  wire \loop[5].remd_tmp[6][27]_i_5_n_0 ;
  wire \loop[5].remd_tmp[6][27]_i_6_n_0 ;
  wire \loop[5].remd_tmp[6][28]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][29]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][30]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][31]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][31]_i_3_n_0 ;
  wire \loop[5].remd_tmp[6][31]_i_4_n_0 ;
  wire \loop[5].remd_tmp[6][31]_i_5_n_0 ;
  wire \loop[5].remd_tmp[6][31]_i_6_n_0 ;
  wire \loop[5].remd_tmp[6][32]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][33]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][34]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][34]_i_4_n_0 ;
  wire \loop[5].remd_tmp[6][34]_i_5_n_0 ;
  wire \loop[5].remd_tmp[6][34]_i_6_n_0 ;
  wire \loop[5].remd_tmp[6][34]_i_7_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_3_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_4_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_5_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_6_n_0 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][6]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][7]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][7]_i_3_n_0 ;
  wire \loop[5].remd_tmp[6][7]_i_4_n_0 ;
  wire \loop[5].remd_tmp[6][7]_i_5_n_0 ;
  wire \loop[5].remd_tmp[6][7]_i_6_n_0 ;
  wire \loop[5].remd_tmp[6][8]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][9]_i_1_n_0 ;
  wire \loop[5].remd_tmp_reg[6][11]_i_2_n_0 ;
  wire \loop[5].remd_tmp_reg[6][11]_i_2_n_1 ;
  wire \loop[5].remd_tmp_reg[6][11]_i_2_n_2 ;
  wire \loop[5].remd_tmp_reg[6][11]_i_2_n_3 ;
  wire \loop[5].remd_tmp_reg[6][15]_i_2_n_0 ;
  wire \loop[5].remd_tmp_reg[6][15]_i_2_n_1 ;
  wire \loop[5].remd_tmp_reg[6][15]_i_2_n_2 ;
  wire \loop[5].remd_tmp_reg[6][15]_i_2_n_3 ;
  wire \loop[5].remd_tmp_reg[6][19]_i_2_n_0 ;
  wire \loop[5].remd_tmp_reg[6][19]_i_2_n_1 ;
  wire \loop[5].remd_tmp_reg[6][19]_i_2_n_2 ;
  wire \loop[5].remd_tmp_reg[6][19]_i_2_n_3 ;
  wire \loop[5].remd_tmp_reg[6][23]_i_2_n_0 ;
  wire \loop[5].remd_tmp_reg[6][23]_i_2_n_1 ;
  wire \loop[5].remd_tmp_reg[6][23]_i_2_n_2 ;
  wire \loop[5].remd_tmp_reg[6][23]_i_2_n_3 ;
  wire \loop[5].remd_tmp_reg[6][27]_i_2_n_0 ;
  wire \loop[5].remd_tmp_reg[6][27]_i_2_n_1 ;
  wire \loop[5].remd_tmp_reg[6][27]_i_2_n_2 ;
  wire \loop[5].remd_tmp_reg[6][27]_i_2_n_3 ;
  wire \loop[5].remd_tmp_reg[6][31]_i_2_n_0 ;
  wire \loop[5].remd_tmp_reg[6][31]_i_2_n_1 ;
  wire \loop[5].remd_tmp_reg[6][31]_i_2_n_2 ;
  wire \loop[5].remd_tmp_reg[6][31]_i_2_n_3 ;
  wire \loop[5].remd_tmp_reg[6][34]_i_3_n_0 ;
  wire \loop[5].remd_tmp_reg[6][34]_i_3_n_1 ;
  wire \loop[5].remd_tmp_reg[6][34]_i_3_n_2 ;
  wire \loop[5].remd_tmp_reg[6][34]_i_3_n_3 ;
  wire \loop[5].remd_tmp_reg[6][3]_i_2_n_0 ;
  wire \loop[5].remd_tmp_reg[6][3]_i_2_n_1 ;
  wire \loop[5].remd_tmp_reg[6][3]_i_2_n_2 ;
  wire \loop[5].remd_tmp_reg[6][3]_i_2_n_3 ;
  wire \loop[5].remd_tmp_reg[6][7]_i_2_n_0 ;
  wire \loop[5].remd_tmp_reg[6][7]_i_2_n_1 ;
  wire \loop[5].remd_tmp_reg[6][7]_i_2_n_2 ;
  wire \loop[5].remd_tmp_reg[6][7]_i_2_n_3 ;
  wire [34:0]\loop[5].remd_tmp_reg[6]_12 ;
  wire \loop[6].dividend_tmp_reg[7][34]_srl8_n_0 ;
  wire \loop[6].dividend_tmp_reg[7][35]__0_n_0 ;
  wire [33:2]\loop[6].divisor_tmp_reg[7]_13 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][10]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][11]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][11]_i_3_n_0 ;
  wire \loop[6].remd_tmp[7][11]_i_4_n_0 ;
  wire \loop[6].remd_tmp[7][11]_i_5_n_0 ;
  wire \loop[6].remd_tmp[7][11]_i_6_n_0 ;
  wire \loop[6].remd_tmp[7][12]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][13]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][14]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][15]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][15]_i_3_n_0 ;
  wire \loop[6].remd_tmp[7][15]_i_4_n_0 ;
  wire \loop[6].remd_tmp[7][15]_i_5_n_0 ;
  wire \loop[6].remd_tmp[7][15]_i_6_n_0 ;
  wire \loop[6].remd_tmp[7][16]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][17]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][18]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][19]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][19]_i_3_n_0 ;
  wire \loop[6].remd_tmp[7][19]_i_4_n_0 ;
  wire \loop[6].remd_tmp[7][19]_i_5_n_0 ;
  wire \loop[6].remd_tmp[7][19]_i_6_n_0 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][20]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][21]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][22]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][23]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][23]_i_3_n_0 ;
  wire \loop[6].remd_tmp[7][23]_i_4_n_0 ;
  wire \loop[6].remd_tmp[7][23]_i_5_n_0 ;
  wire \loop[6].remd_tmp[7][23]_i_6_n_0 ;
  wire \loop[6].remd_tmp[7][24]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][25]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][26]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][27]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][27]_i_3_n_0 ;
  wire \loop[6].remd_tmp[7][27]_i_4_n_0 ;
  wire \loop[6].remd_tmp[7][27]_i_5_n_0 ;
  wire \loop[6].remd_tmp[7][27]_i_6_n_0 ;
  wire \loop[6].remd_tmp[7][28]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][29]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][30]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][31]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][31]_i_3_n_0 ;
  wire \loop[6].remd_tmp[7][31]_i_4_n_0 ;
  wire \loop[6].remd_tmp[7][31]_i_5_n_0 ;
  wire \loop[6].remd_tmp[7][31]_i_6_n_0 ;
  wire \loop[6].remd_tmp[7][32]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][33]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][34]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][34]_i_4_n_0 ;
  wire \loop[6].remd_tmp[7][34]_i_5_n_0 ;
  wire \loop[6].remd_tmp[7][34]_i_6_n_0 ;
  wire \loop[6].remd_tmp[7][34]_i_7_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_3_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_4_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_5_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_6_n_0 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][7]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][7]_i_3_n_0 ;
  wire \loop[6].remd_tmp[7][7]_i_4_n_0 ;
  wire \loop[6].remd_tmp[7][7]_i_5_n_0 ;
  wire \loop[6].remd_tmp[7][7]_i_6_n_0 ;
  wire \loop[6].remd_tmp[7][8]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][9]_i_1_n_0 ;
  wire \loop[6].remd_tmp_reg[7][11]_i_2_n_0 ;
  wire \loop[6].remd_tmp_reg[7][11]_i_2_n_1 ;
  wire \loop[6].remd_tmp_reg[7][11]_i_2_n_2 ;
  wire \loop[6].remd_tmp_reg[7][11]_i_2_n_3 ;
  wire \loop[6].remd_tmp_reg[7][15]_i_2_n_0 ;
  wire \loop[6].remd_tmp_reg[7][15]_i_2_n_1 ;
  wire \loop[6].remd_tmp_reg[7][15]_i_2_n_2 ;
  wire \loop[6].remd_tmp_reg[7][15]_i_2_n_3 ;
  wire \loop[6].remd_tmp_reg[7][19]_i_2_n_0 ;
  wire \loop[6].remd_tmp_reg[7][19]_i_2_n_1 ;
  wire \loop[6].remd_tmp_reg[7][19]_i_2_n_2 ;
  wire \loop[6].remd_tmp_reg[7][19]_i_2_n_3 ;
  wire \loop[6].remd_tmp_reg[7][23]_i_2_n_0 ;
  wire \loop[6].remd_tmp_reg[7][23]_i_2_n_1 ;
  wire \loop[6].remd_tmp_reg[7][23]_i_2_n_2 ;
  wire \loop[6].remd_tmp_reg[7][23]_i_2_n_3 ;
  wire \loop[6].remd_tmp_reg[7][27]_i_2_n_0 ;
  wire \loop[6].remd_tmp_reg[7][27]_i_2_n_1 ;
  wire \loop[6].remd_tmp_reg[7][27]_i_2_n_2 ;
  wire \loop[6].remd_tmp_reg[7][27]_i_2_n_3 ;
  wire \loop[6].remd_tmp_reg[7][31]_i_2_n_0 ;
  wire \loop[6].remd_tmp_reg[7][31]_i_2_n_1 ;
  wire \loop[6].remd_tmp_reg[7][31]_i_2_n_2 ;
  wire \loop[6].remd_tmp_reg[7][31]_i_2_n_3 ;
  wire \loop[6].remd_tmp_reg[7][34]_i_3_n_0 ;
  wire \loop[6].remd_tmp_reg[7][34]_i_3_n_1 ;
  wire \loop[6].remd_tmp_reg[7][34]_i_3_n_2 ;
  wire \loop[6].remd_tmp_reg[7][34]_i_3_n_3 ;
  wire \loop[6].remd_tmp_reg[7][3]_i_2_n_0 ;
  wire \loop[6].remd_tmp_reg[7][3]_i_2_n_1 ;
  wire \loop[6].remd_tmp_reg[7][3]_i_2_n_2 ;
  wire \loop[6].remd_tmp_reg[7][3]_i_2_n_3 ;
  wire \loop[6].remd_tmp_reg[7][7]_i_2_n_0 ;
  wire \loop[6].remd_tmp_reg[7][7]_i_2_n_1 ;
  wire \loop[6].remd_tmp_reg[7][7]_i_2_n_2 ;
  wire \loop[6].remd_tmp_reg[7][7]_i_2_n_3 ;
  wire [34:0]\loop[6].remd_tmp_reg[7]_14 ;
  wire \loop[7].dividend_tmp_reg[8][34]_srl9_n_0 ;
  wire \loop[7].dividend_tmp_reg[8][35]__0_n_0 ;
  wire [33:2]\loop[7].divisor_tmp_reg[8]_15 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][10]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][11]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][11]_i_3_n_0 ;
  wire \loop[7].remd_tmp[8][11]_i_4_n_0 ;
  wire \loop[7].remd_tmp[8][11]_i_5_n_0 ;
  wire \loop[7].remd_tmp[8][11]_i_6_n_0 ;
  wire \loop[7].remd_tmp[8][12]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][13]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][14]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][15]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][15]_i_3_n_0 ;
  wire \loop[7].remd_tmp[8][15]_i_4_n_0 ;
  wire \loop[7].remd_tmp[8][15]_i_5_n_0 ;
  wire \loop[7].remd_tmp[8][15]_i_6_n_0 ;
  wire \loop[7].remd_tmp[8][16]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][17]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][18]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][19]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][19]_i_3_n_0 ;
  wire \loop[7].remd_tmp[8][19]_i_4_n_0 ;
  wire \loop[7].remd_tmp[8][19]_i_5_n_0 ;
  wire \loop[7].remd_tmp[8][19]_i_6_n_0 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][20]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][21]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][22]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][23]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][23]_i_3_n_0 ;
  wire \loop[7].remd_tmp[8][23]_i_4_n_0 ;
  wire \loop[7].remd_tmp[8][23]_i_5_n_0 ;
  wire \loop[7].remd_tmp[8][23]_i_6_n_0 ;
  wire \loop[7].remd_tmp[8][24]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][25]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][26]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][27]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][27]_i_3_n_0 ;
  wire \loop[7].remd_tmp[8][27]_i_4_n_0 ;
  wire \loop[7].remd_tmp[8][27]_i_5_n_0 ;
  wire \loop[7].remd_tmp[8][27]_i_6_n_0 ;
  wire \loop[7].remd_tmp[8][28]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][29]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][30]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][31]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][31]_i_3_n_0 ;
  wire \loop[7].remd_tmp[8][31]_i_4_n_0 ;
  wire \loop[7].remd_tmp[8][31]_i_5_n_0 ;
  wire \loop[7].remd_tmp[8][31]_i_6_n_0 ;
  wire \loop[7].remd_tmp[8][32]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][33]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][34]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][34]_i_4_n_0 ;
  wire \loop[7].remd_tmp[8][34]_i_5_n_0 ;
  wire \loop[7].remd_tmp[8][34]_i_6_n_0 ;
  wire \loop[7].remd_tmp[8][34]_i_7_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_3_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_4_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_5_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_6_n_0 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_3_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_4_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_5_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_6_n_0 ;
  wire \loop[7].remd_tmp[8][8]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][9]_i_1_n_0 ;
  wire \loop[7].remd_tmp_reg[8][11]_i_2_n_0 ;
  wire \loop[7].remd_tmp_reg[8][11]_i_2_n_1 ;
  wire \loop[7].remd_tmp_reg[8][11]_i_2_n_2 ;
  wire \loop[7].remd_tmp_reg[8][11]_i_2_n_3 ;
  wire \loop[7].remd_tmp_reg[8][15]_i_2_n_0 ;
  wire \loop[7].remd_tmp_reg[8][15]_i_2_n_1 ;
  wire \loop[7].remd_tmp_reg[8][15]_i_2_n_2 ;
  wire \loop[7].remd_tmp_reg[8][15]_i_2_n_3 ;
  wire \loop[7].remd_tmp_reg[8][19]_i_2_n_0 ;
  wire \loop[7].remd_tmp_reg[8][19]_i_2_n_1 ;
  wire \loop[7].remd_tmp_reg[8][19]_i_2_n_2 ;
  wire \loop[7].remd_tmp_reg[8][19]_i_2_n_3 ;
  wire \loop[7].remd_tmp_reg[8][23]_i_2_n_0 ;
  wire \loop[7].remd_tmp_reg[8][23]_i_2_n_1 ;
  wire \loop[7].remd_tmp_reg[8][23]_i_2_n_2 ;
  wire \loop[7].remd_tmp_reg[8][23]_i_2_n_3 ;
  wire \loop[7].remd_tmp_reg[8][27]_i_2_n_0 ;
  wire \loop[7].remd_tmp_reg[8][27]_i_2_n_1 ;
  wire \loop[7].remd_tmp_reg[8][27]_i_2_n_2 ;
  wire \loop[7].remd_tmp_reg[8][27]_i_2_n_3 ;
  wire \loop[7].remd_tmp_reg[8][31]_i_2_n_0 ;
  wire \loop[7].remd_tmp_reg[8][31]_i_2_n_1 ;
  wire \loop[7].remd_tmp_reg[8][31]_i_2_n_2 ;
  wire \loop[7].remd_tmp_reg[8][31]_i_2_n_3 ;
  wire \loop[7].remd_tmp_reg[8][34]_i_3_n_0 ;
  wire \loop[7].remd_tmp_reg[8][34]_i_3_n_1 ;
  wire \loop[7].remd_tmp_reg[8][34]_i_3_n_2 ;
  wire \loop[7].remd_tmp_reg[8][34]_i_3_n_3 ;
  wire \loop[7].remd_tmp_reg[8][3]_i_2_n_0 ;
  wire \loop[7].remd_tmp_reg[8][3]_i_2_n_1 ;
  wire \loop[7].remd_tmp_reg[8][3]_i_2_n_2 ;
  wire \loop[7].remd_tmp_reg[8][3]_i_2_n_3 ;
  wire \loop[7].remd_tmp_reg[8][7]_i_2_n_0 ;
  wire \loop[7].remd_tmp_reg[8][7]_i_2_n_1 ;
  wire \loop[7].remd_tmp_reg[8][7]_i_2_n_2 ;
  wire \loop[7].remd_tmp_reg[8][7]_i_2_n_3 ;
  wire [34:0]\loop[7].remd_tmp_reg[8]_16 ;
  wire \loop[8].dividend_tmp_reg[9][34]_srl10_n_0 ;
  wire \loop[8].dividend_tmp_reg[9][35]__0_n_0 ;
  wire [33:2]\loop[8].divisor_tmp_reg[9]_17 ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][10]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][11]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][11]_i_3_n_0 ;
  wire \loop[8].remd_tmp[9][11]_i_4_n_0 ;
  wire \loop[8].remd_tmp[9][11]_i_5_n_0 ;
  wire \loop[8].remd_tmp[9][11]_i_6_n_0 ;
  wire \loop[8].remd_tmp[9][12]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][13]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][14]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][15]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][15]_i_3_n_0 ;
  wire \loop[8].remd_tmp[9][15]_i_4_n_0 ;
  wire \loop[8].remd_tmp[9][15]_i_5_n_0 ;
  wire \loop[8].remd_tmp[9][15]_i_6_n_0 ;
  wire \loop[8].remd_tmp[9][16]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][17]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][18]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][19]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][19]_i_3_n_0 ;
  wire \loop[8].remd_tmp[9][19]_i_4_n_0 ;
  wire \loop[8].remd_tmp[9][19]_i_5_n_0 ;
  wire \loop[8].remd_tmp[9][19]_i_6_n_0 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][20]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][21]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][22]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][23]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][23]_i_3_n_0 ;
  wire \loop[8].remd_tmp[9][23]_i_4_n_0 ;
  wire \loop[8].remd_tmp[9][23]_i_5_n_0 ;
  wire \loop[8].remd_tmp[9][23]_i_6_n_0 ;
  wire \loop[8].remd_tmp[9][24]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][25]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][26]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][27]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][27]_i_3_n_0 ;
  wire \loop[8].remd_tmp[9][27]_i_4_n_0 ;
  wire \loop[8].remd_tmp[9][27]_i_5_n_0 ;
  wire \loop[8].remd_tmp[9][27]_i_6_n_0 ;
  wire \loop[8].remd_tmp[9][28]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][29]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][30]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][31]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][31]_i_3_n_0 ;
  wire \loop[8].remd_tmp[9][31]_i_4_n_0 ;
  wire \loop[8].remd_tmp[9][31]_i_5_n_0 ;
  wire \loop[8].remd_tmp[9][31]_i_6_n_0 ;
  wire \loop[8].remd_tmp[9][32]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][33]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][34]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][34]_i_4_n_0 ;
  wire \loop[8].remd_tmp[9][34]_i_5_n_0 ;
  wire \loop[8].remd_tmp[9][34]_i_6_n_0 ;
  wire \loop[8].remd_tmp[9][34]_i_7_n_0 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][3]_i_3_n_0 ;
  wire \loop[8].remd_tmp[9][3]_i_4_n_0 ;
  wire \loop[8].remd_tmp[9][3]_i_5_n_0 ;
  wire \loop[8].remd_tmp[9][3]_i_6_n_0 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][7]_i_3_n_0 ;
  wire \loop[8].remd_tmp[9][7]_i_4_n_0 ;
  wire \loop[8].remd_tmp[9][7]_i_5_n_0 ;
  wire \loop[8].remd_tmp[9][7]_i_6_n_0 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][9]_i_1_n_0 ;
  wire \loop[8].remd_tmp_reg[9][11]_i_2_n_0 ;
  wire \loop[8].remd_tmp_reg[9][11]_i_2_n_1 ;
  wire \loop[8].remd_tmp_reg[9][11]_i_2_n_2 ;
  wire \loop[8].remd_tmp_reg[9][11]_i_2_n_3 ;
  wire \loop[8].remd_tmp_reg[9][15]_i_2_n_0 ;
  wire \loop[8].remd_tmp_reg[9][15]_i_2_n_1 ;
  wire \loop[8].remd_tmp_reg[9][15]_i_2_n_2 ;
  wire \loop[8].remd_tmp_reg[9][15]_i_2_n_3 ;
  wire \loop[8].remd_tmp_reg[9][19]_i_2_n_0 ;
  wire \loop[8].remd_tmp_reg[9][19]_i_2_n_1 ;
  wire \loop[8].remd_tmp_reg[9][19]_i_2_n_2 ;
  wire \loop[8].remd_tmp_reg[9][19]_i_2_n_3 ;
  wire \loop[8].remd_tmp_reg[9][23]_i_2_n_0 ;
  wire \loop[8].remd_tmp_reg[9][23]_i_2_n_1 ;
  wire \loop[8].remd_tmp_reg[9][23]_i_2_n_2 ;
  wire \loop[8].remd_tmp_reg[9][23]_i_2_n_3 ;
  wire \loop[8].remd_tmp_reg[9][27]_i_2_n_0 ;
  wire \loop[8].remd_tmp_reg[9][27]_i_2_n_1 ;
  wire \loop[8].remd_tmp_reg[9][27]_i_2_n_2 ;
  wire \loop[8].remd_tmp_reg[9][27]_i_2_n_3 ;
  wire \loop[8].remd_tmp_reg[9][31]_i_2_n_0 ;
  wire \loop[8].remd_tmp_reg[9][31]_i_2_n_1 ;
  wire \loop[8].remd_tmp_reg[9][31]_i_2_n_2 ;
  wire \loop[8].remd_tmp_reg[9][31]_i_2_n_3 ;
  wire \loop[8].remd_tmp_reg[9][34]_i_3_n_0 ;
  wire \loop[8].remd_tmp_reg[9][34]_i_3_n_1 ;
  wire \loop[8].remd_tmp_reg[9][34]_i_3_n_2 ;
  wire \loop[8].remd_tmp_reg[9][34]_i_3_n_3 ;
  wire \loop[8].remd_tmp_reg[9][3]_i_2_n_0 ;
  wire \loop[8].remd_tmp_reg[9][3]_i_2_n_1 ;
  wire \loop[8].remd_tmp_reg[9][3]_i_2_n_2 ;
  wire \loop[8].remd_tmp_reg[9][3]_i_2_n_3 ;
  wire \loop[8].remd_tmp_reg[9][7]_i_2_n_0 ;
  wire \loop[8].remd_tmp_reg[9][7]_i_2_n_1 ;
  wire \loop[8].remd_tmp_reg[9][7]_i_2_n_2 ;
  wire \loop[8].remd_tmp_reg[9][7]_i_2_n_3 ;
  wire [34:0]\loop[8].remd_tmp_reg[9]_18 ;
  wire \loop[9].dividend_tmp_reg[10][34]_srl11_n_0 ;
  wire \loop[9].dividend_tmp_reg[10][35]__0_n_0 ;
  wire [33:2]\loop[9].divisor_tmp_reg[10]_19 ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][10]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][11]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][11]_i_3_n_0 ;
  wire \loop[9].remd_tmp[10][11]_i_4_n_0 ;
  wire \loop[9].remd_tmp[10][11]_i_5_n_0 ;
  wire \loop[9].remd_tmp[10][11]_i_6_n_0 ;
  wire \loop[9].remd_tmp[10][12]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][13]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][14]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][15]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][15]_i_3_n_0 ;
  wire \loop[9].remd_tmp[10][15]_i_4_n_0 ;
  wire \loop[9].remd_tmp[10][15]_i_5_n_0 ;
  wire \loop[9].remd_tmp[10][15]_i_6_n_0 ;
  wire \loop[9].remd_tmp[10][16]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][17]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][18]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][19]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][19]_i_3_n_0 ;
  wire \loop[9].remd_tmp[10][19]_i_4_n_0 ;
  wire \loop[9].remd_tmp[10][19]_i_5_n_0 ;
  wire \loop[9].remd_tmp[10][19]_i_6_n_0 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][20]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][21]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][22]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][23]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][23]_i_3_n_0 ;
  wire \loop[9].remd_tmp[10][23]_i_4_n_0 ;
  wire \loop[9].remd_tmp[10][23]_i_5_n_0 ;
  wire \loop[9].remd_tmp[10][23]_i_6_n_0 ;
  wire \loop[9].remd_tmp[10][24]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][25]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][26]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][27]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][27]_i_3_n_0 ;
  wire \loop[9].remd_tmp[10][27]_i_4_n_0 ;
  wire \loop[9].remd_tmp[10][27]_i_5_n_0 ;
  wire \loop[9].remd_tmp[10][27]_i_6_n_0 ;
  wire \loop[9].remd_tmp[10][28]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][29]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][30]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][31]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][31]_i_3_n_0 ;
  wire \loop[9].remd_tmp[10][31]_i_4_n_0 ;
  wire \loop[9].remd_tmp[10][31]_i_5_n_0 ;
  wire \loop[9].remd_tmp[10][31]_i_6_n_0 ;
  wire \loop[9].remd_tmp[10][32]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][33]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][34]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][34]_i_4_n_0 ;
  wire \loop[9].remd_tmp[10][34]_i_5_n_0 ;
  wire \loop[9].remd_tmp[10][34]_i_6_n_0 ;
  wire \loop[9].remd_tmp[10][34]_i_7_n_0 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][3]_i_3_n_0 ;
  wire \loop[9].remd_tmp[10][3]_i_4_n_0 ;
  wire \loop[9].remd_tmp[10][3]_i_5_n_0 ;
  wire \loop[9].remd_tmp[10][3]_i_6_n_0 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][7]_i_3_n_0 ;
  wire \loop[9].remd_tmp[10][7]_i_4_n_0 ;
  wire \loop[9].remd_tmp[10][7]_i_5_n_0 ;
  wire \loop[9].remd_tmp[10][7]_i_6_n_0 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_0 ;
  wire \loop[9].remd_tmp_reg[10][11]_i_2_n_0 ;
  wire \loop[9].remd_tmp_reg[10][11]_i_2_n_1 ;
  wire \loop[9].remd_tmp_reg[10][11]_i_2_n_2 ;
  wire \loop[9].remd_tmp_reg[10][11]_i_2_n_3 ;
  wire \loop[9].remd_tmp_reg[10][15]_i_2_n_0 ;
  wire \loop[9].remd_tmp_reg[10][15]_i_2_n_1 ;
  wire \loop[9].remd_tmp_reg[10][15]_i_2_n_2 ;
  wire \loop[9].remd_tmp_reg[10][15]_i_2_n_3 ;
  wire \loop[9].remd_tmp_reg[10][19]_i_2_n_0 ;
  wire \loop[9].remd_tmp_reg[10][19]_i_2_n_1 ;
  wire \loop[9].remd_tmp_reg[10][19]_i_2_n_2 ;
  wire \loop[9].remd_tmp_reg[10][19]_i_2_n_3 ;
  wire \loop[9].remd_tmp_reg[10][23]_i_2_n_0 ;
  wire \loop[9].remd_tmp_reg[10][23]_i_2_n_1 ;
  wire \loop[9].remd_tmp_reg[10][23]_i_2_n_2 ;
  wire \loop[9].remd_tmp_reg[10][23]_i_2_n_3 ;
  wire \loop[9].remd_tmp_reg[10][27]_i_2_n_0 ;
  wire \loop[9].remd_tmp_reg[10][27]_i_2_n_1 ;
  wire \loop[9].remd_tmp_reg[10][27]_i_2_n_2 ;
  wire \loop[9].remd_tmp_reg[10][27]_i_2_n_3 ;
  wire \loop[9].remd_tmp_reg[10][31]_i_2_n_0 ;
  wire \loop[9].remd_tmp_reg[10][31]_i_2_n_1 ;
  wire \loop[9].remd_tmp_reg[10][31]_i_2_n_2 ;
  wire \loop[9].remd_tmp_reg[10][31]_i_2_n_3 ;
  wire \loop[9].remd_tmp_reg[10][34]_i_3_n_0 ;
  wire \loop[9].remd_tmp_reg[10][34]_i_3_n_1 ;
  wire \loop[9].remd_tmp_reg[10][34]_i_3_n_2 ;
  wire \loop[9].remd_tmp_reg[10][34]_i_3_n_3 ;
  wire \loop[9].remd_tmp_reg[10][3]_i_2_n_0 ;
  wire \loop[9].remd_tmp_reg[10][3]_i_2_n_1 ;
  wire \loop[9].remd_tmp_reg[10][3]_i_2_n_2 ;
  wire \loop[9].remd_tmp_reg[10][3]_i_2_n_3 ;
  wire \loop[9].remd_tmp_reg[10][7]_i_2_n_0 ;
  wire \loop[9].remd_tmp_reg[10][7]_i_2_n_1 ;
  wire \loop[9].remd_tmp_reg[10][7]_i_2_n_2 ;
  wire \loop[9].remd_tmp_reg[10][7]_i_2_n_3 ;
  wire [34:0]\loop[9].remd_tmp_reg[10]_20 ;
  wire [33:2]p_0_in;
  wire [0:0]p_1_in;
  wire \quot_reg[2] ;
  wire [2:0]quot_u;
  wire s_ready_t_reg;
  wire [1:1]sign_i;
  wire [3:0]\NLW_loop[0].remd_tmp_reg[1][33]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[0].remd_tmp_reg[1][33]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_loop[0].remd_tmp_reg[1][4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[10].remd_tmp_reg[11][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[10].remd_tmp_reg[11][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[10].remd_tmp_reg[11][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[11].remd_tmp_reg[12][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[11].remd_tmp_reg[12][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[11].remd_tmp_reg[12][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[12].remd_tmp_reg[13][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[12].remd_tmp_reg[13][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[12].remd_tmp_reg[13][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[13].remd_tmp_reg[14][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[13].remd_tmp_reg[14][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[13].remd_tmp_reg[14][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[14].remd_tmp_reg[15][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[14].remd_tmp_reg[15][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[14].remd_tmp_reg[15][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[15].dividend_tmp_reg[16][34]_srl17_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[15].remd_tmp_reg[16][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[15].remd_tmp_reg[16][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[15].remd_tmp_reg[16][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[16].dividend_tmp_reg[17][34]_srl18_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[16].remd_tmp_reg[17][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[16].remd_tmp_reg[17][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[16].remd_tmp_reg[17][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[17].dividend_tmp_reg[18][34]_srl19_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[17].remd_tmp_reg[18][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[17].remd_tmp_reg[18][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[17].remd_tmp_reg[18][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[18].dividend_tmp_reg[19][34]_srl20_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[18].remd_tmp_reg[19][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[18].remd_tmp_reg[19][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[18].remd_tmp_reg[19][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][34]_srl21_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[19].remd_tmp_reg[20][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[19].remd_tmp_reg[20][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[19].remd_tmp_reg[20][34]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[1].remd_tmp_reg[2][34]_i_2_CO_UNCONNECTED ;
  wire \NLW_loop[20].dividend_tmp_reg[21][34]_srl22_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[20].remd_tmp_reg[21][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[20].remd_tmp_reg[21][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[20].remd_tmp_reg[21][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[21].dividend_tmp_reg[22][34]_srl23_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[21].remd_tmp_reg[22][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[21].remd_tmp_reg[22][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[21].remd_tmp_reg[22][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[22].dividend_tmp_reg[23][34]_srl24_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[22].remd_tmp_reg[23][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[22].remd_tmp_reg[23][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[22].remd_tmp_reg[23][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[23].dividend_tmp_reg[24][34]_srl25_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[23].remd_tmp_reg[24][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[23].remd_tmp_reg[24][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[23].remd_tmp_reg[24][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[24].dividend_tmp_reg[25][34]_srl26_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[24].remd_tmp_reg[25][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[24].remd_tmp_reg[25][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[24].remd_tmp_reg[25][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[25].dividend_tmp_reg[26][34]_srl27_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[25].remd_tmp_reg[26][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[25].remd_tmp_reg[26][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[25].remd_tmp_reg[26][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[26].dividend_tmp_reg[27][34]_srl28_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[26].remd_tmp_reg[27][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[26].remd_tmp_reg[27][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[26].remd_tmp_reg[27][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[27].dividend_tmp_reg[28][34]_srl29_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[27].remd_tmp_reg[28][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[27].remd_tmp_reg[28][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[27].remd_tmp_reg[28][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[28].dividend_tmp_reg[29][34]_srl30_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[28].remd_tmp_reg[29][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[28].remd_tmp_reg[29][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[28].remd_tmp_reg[29][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[29].dividend_tmp_reg[30][34]_srl31_Q31_UNCONNECTED ;
  wire [3:0]\NLW_loop[29].remd_tmp_reg[30][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[29].remd_tmp_reg[30][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[29].remd_tmp_reg[30][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[2].remd_tmp_reg[3][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[2].remd_tmp_reg[3][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[2].remd_tmp_reg[3][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[30].remd_tmp_reg[31][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[30].remd_tmp_reg[31][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[30].remd_tmp_reg[31][34]_i_3_O_UNCONNECTED ;
  wire \NLW_loop[30].sign_tmp_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire [3:0]\NLW_loop[31].remd_tmp_reg[32][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[31].remd_tmp_reg[32][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[31].remd_tmp_reg[32][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[32].remd_tmp_reg[33][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[32].remd_tmp_reg[33][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[32].remd_tmp_reg[33][34]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_loop[32].remd_tmp_reg[33][3]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_loop[33].remd_tmp_reg[34][4]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[34].dividend_tmp_reg[35][0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_loop[34].dividend_tmp_reg[35][0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[34].dividend_tmp_reg[35][1]_srl2_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_loop[34].dividend_tmp_reg[35][1]_srl2_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_loop[34].remd_tmp_reg[35][4]_i_2_O_UNCONNECTED ;
  wire \NLW_loop[34].sign_tmp_reg[35][1]_srl4_Q31_UNCONNECTED ;
  wire [3:2]\NLW_loop[35].dividend_tmp_reg[36][0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[35].dividend_tmp_reg[36][0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[35].dividend_tmp_reg[36][0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[35].dividend_tmp_reg[36][0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[35].dividend_tmp_reg[36][0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[35].dividend_tmp_reg[36][0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[35].dividend_tmp_reg[36][0]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[35].dividend_tmp_reg[36][0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[35].dividend_tmp_reg[36][0]_i_35_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[35].dividend_tmp_reg[36][0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[3].remd_tmp_reg[4][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[3].remd_tmp_reg[4][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[3].remd_tmp_reg[4][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[4].remd_tmp_reg[5][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[4].remd_tmp_reg[5][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[4].remd_tmp_reg[5][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[5].remd_tmp_reg[6][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[5].remd_tmp_reg[6][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[5].remd_tmp_reg[6][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[6].remd_tmp_reg[7][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[6].remd_tmp_reg[7][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[6].remd_tmp_reg[7][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[7].remd_tmp_reg[8][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[7].remd_tmp_reg[8][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[7].remd_tmp_reg[8][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[8].remd_tmp_reg[9][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[8].remd_tmp_reg[9][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[8].remd_tmp_reg[9][34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop[9].remd_tmp_reg[10][34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_loop[9].remd_tmp_reg[10][34]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_loop[9].remd_tmp_reg[10][34]_i_3_O_UNCONNECTED ;

  FDRE \dividend_tmp_reg[0][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(dividend_u[29]),
        .Q(\dividend_tmp_reg_n_0_[0][34] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[0][35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(dividend_u[30]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[7]),
        .Q(\divisor_tmp_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[8]),
        .Q(\divisor_tmp_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[9]),
        .Q(\divisor_tmp_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[10]),
        .Q(\divisor_tmp_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[11]),
        .Q(\divisor_tmp_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[12]),
        .Q(\divisor_tmp_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[13]),
        .Q(\divisor_tmp_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[14]),
        .Q(\divisor_tmp_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[15]),
        .Q(\divisor_tmp_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[16]),
        .Q(\divisor_tmp_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[17]),
        .Q(\divisor_tmp_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[18]),
        .Q(\divisor_tmp_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[19]),
        .Q(\divisor_tmp_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[20]),
        .Q(\divisor_tmp_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[21]),
        .Q(\divisor_tmp_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[22]),
        .Q(\divisor_tmp_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[23]),
        .Q(\divisor_tmp_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[24]),
        .Q(\divisor_tmp_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[25]),
        .Q(\divisor_tmp_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[26]),
        .Q(\divisor_tmp_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor0_reg[33] [0]),
        .Q(\divisor_tmp_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[27]),
        .Q(\divisor_tmp_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[28]),
        .Q(\divisor_tmp_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[29]),
        .Q(\divisor_tmp_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[30]),
        .Q(\divisor_tmp_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[0]),
        .Q(\divisor_tmp_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[1]),
        .Q(\divisor_tmp_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[2]),
        .Q(\divisor_tmp_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[3]),
        .Q(\divisor_tmp_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[4]),
        .Q(\divisor_tmp_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[5]),
        .Q(\divisor_tmp_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(divisor[6]),
        .Q(\divisor_tmp_reg[0]_0 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[0].dividend_tmp_reg[1][34]_srl2 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[28]),
        .Q(\loop[0].dividend_tmp_reg[1][34]_srl2_n_0 ));
  FDRE \loop[0].dividend_tmp_reg[1][35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\dividend_tmp_reg_n_0_[0][34] ),
        .Q(\loop[0].dividend_tmp_reg_n_0_[1][35] ),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [10]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [11]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [12]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [13]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [14]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [15]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [16]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [17]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [18]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [19]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [20]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [21]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [22]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [23]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [24]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [25]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [26]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [27]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [28]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [29]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [2]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [30]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [31]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [32]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [33]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [3]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [4]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [5]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [6]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [7]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [8]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\divisor_tmp_reg[0]_0 [9]),
        .Q(\loop[0].divisor_tmp_reg[1]_1 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][12]_i_2 
       (.I0(\divisor_tmp_reg[0]_0 [12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][12]_i_3 
       (.I0(\divisor_tmp_reg[0]_0 [11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][12]_i_4 
       (.I0(\divisor_tmp_reg[0]_0 [10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][12]_i_5 
       (.I0(\divisor_tmp_reg[0]_0 [9]),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][16]_i_2 
       (.I0(\divisor_tmp_reg[0]_0 [16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][16]_i_3 
       (.I0(\divisor_tmp_reg[0]_0 [15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][16]_i_4 
       (.I0(\divisor_tmp_reg[0]_0 [14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][16]_i_5 
       (.I0(\divisor_tmp_reg[0]_0 [13]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][20]_i_2 
       (.I0(\divisor_tmp_reg[0]_0 [20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][20]_i_3 
       (.I0(\divisor_tmp_reg[0]_0 [19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][20]_i_4 
       (.I0(\divisor_tmp_reg[0]_0 [18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][20]_i_5 
       (.I0(\divisor_tmp_reg[0]_0 [17]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][24]_i_2 
       (.I0(\divisor_tmp_reg[0]_0 [24]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][24]_i_3 
       (.I0(\divisor_tmp_reg[0]_0 [23]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][24]_i_4 
       (.I0(\divisor_tmp_reg[0]_0 [22]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][24]_i_5 
       (.I0(\divisor_tmp_reg[0]_0 [21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][28]_i_2 
       (.I0(\divisor_tmp_reg[0]_0 [28]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][28]_i_3 
       (.I0(\divisor_tmp_reg[0]_0 [27]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][28]_i_4 
       (.I0(\divisor_tmp_reg[0]_0 [26]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][28]_i_5 
       (.I0(\divisor_tmp_reg[0]_0 [25]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][32]_i_2 
       (.I0(\divisor_tmp_reg[0]_0 [32]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][32]_i_3 
       (.I0(\divisor_tmp_reg[0]_0 [31]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][32]_i_4 
       (.I0(\divisor_tmp_reg[0]_0 [30]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][32]_i_5 
       (.I0(\divisor_tmp_reg[0]_0 [29]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][33]_i_3 
       (.I0(\divisor_tmp_reg[0]_0 [33]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][4]_i_2 
       (.I0(\divisor_tmp_reg[0]_0 [4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][4]_i_3 
       (.I0(\divisor_tmp_reg[0]_0 [3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][4]_i_4 
       (.I0(\divisor_tmp_reg[0]_0 [2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][8]_i_2 
       (.I0(\divisor_tmp_reg[0]_0 [8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][8]_i_3 
       (.I0(\divisor_tmp_reg[0]_0 [7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][8]_i_4 
       (.I0(\divisor_tmp_reg[0]_0 [6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][8]_i_5 
       (.I0(\divisor_tmp_reg[0]_0 [5]),
        .O(p_0_in[5]));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(p_1_in),
        .Q(\loop[0].remd_tmp_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][12]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [10]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][12]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [11]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][12]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [12]),
        .R(s_ready_t_reg));
  CARRY4 \loop[0].remd_tmp_reg[1][12]_i_1 
       (.CI(\loop[0].remd_tmp_reg[1][8]_i_1_n_0 ),
        .CO({\loop[0].remd_tmp_reg[1][12]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][12]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_7 }),
        .S(p_0_in[12:9]));
  FDRE \loop[0].remd_tmp_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][16]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [13]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][16]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [14]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][16]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [15]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][16]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [16]),
        .R(s_ready_t_reg));
  CARRY4 \loop[0].remd_tmp_reg[1][16]_i_1 
       (.CI(\loop[0].remd_tmp_reg[1][12]_i_1_n_0 ),
        .CO({\loop[0].remd_tmp_reg[1][16]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][16]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][16]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][16]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][16]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][16]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][16]_i_1_n_7 }),
        .S(p_0_in[16:13]));
  FDRE \loop[0].remd_tmp_reg[1][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][20]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [17]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][20]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [18]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][20]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [19]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][20]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [20]),
        .R(s_ready_t_reg));
  CARRY4 \loop[0].remd_tmp_reg[1][20]_i_1 
       (.CI(\loop[0].remd_tmp_reg[1][16]_i_1_n_0 ),
        .CO({\loop[0].remd_tmp_reg[1][20]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][20]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][20]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][20]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][20]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][20]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][20]_i_1_n_7 }),
        .S(p_0_in[20:17]));
  FDRE \loop[0].remd_tmp_reg[1][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][24]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [21]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][24]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [22]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][24]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [23]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][24]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [24]),
        .R(s_ready_t_reg));
  CARRY4 \loop[0].remd_tmp_reg[1][24]_i_1 
       (.CI(\loop[0].remd_tmp_reg[1][20]_i_1_n_0 ),
        .CO({\loop[0].remd_tmp_reg[1][24]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][24]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][24]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][24]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][24]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][24]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][24]_i_1_n_7 }),
        .S(p_0_in[24:21]));
  FDRE \loop[0].remd_tmp_reg[1][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][28]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [25]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][28]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [26]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][28]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [27]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][28]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [28]),
        .R(s_ready_t_reg));
  CARRY4 \loop[0].remd_tmp_reg[1][28]_i_1 
       (.CI(\loop[0].remd_tmp_reg[1][24]_i_1_n_0 ),
        .CO({\loop[0].remd_tmp_reg[1][28]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][28]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][28]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][28]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][28]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][28]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][28]_i_1_n_7 }),
        .S(p_0_in[28:25]));
  FDRE \loop[0].remd_tmp_reg[1][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][32]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [29]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][4]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [2]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][32]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [30]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][32]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [31]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][32]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [32]),
        .R(s_ready_t_reg));
  CARRY4 \loop[0].remd_tmp_reg[1][32]_i_1 
       (.CI(\loop[0].remd_tmp_reg[1][28]_i_1_n_0 ),
        .CO({\loop[0].remd_tmp_reg[1][32]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][32]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][32]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][32]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][32]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][32]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][32]_i_1_n_7 }),
        .S(p_0_in[32:29]));
  FDRE \loop[0].remd_tmp_reg[1][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][33]_i_2_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [33]),
        .R(s_ready_t_reg));
  CARRY4 \loop[0].remd_tmp_reg[1][33]_i_2 
       (.CI(\loop[0].remd_tmp_reg[1][32]_i_1_n_0 ),
        .CO({\NLW_loop[0].remd_tmp_reg[1][33]_i_2_CO_UNCONNECTED [3:2],CO,\NLW_loop[0].remd_tmp_reg[1][33]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[0].remd_tmp_reg[1][33]_i_2_O_UNCONNECTED [3:1],\loop[0].remd_tmp_reg[1][33]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b1,p_0_in[33]}));
  FDRE \loop[0].remd_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][4]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [3]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][4]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [4]),
        .R(s_ready_t_reg));
  CARRY4 \loop[0].remd_tmp_reg[1][4]_i_1 
       (.CI(1'b0),
        .CO({\loop[0].remd_tmp_reg[1][4]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][4]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_6 ,\NLW_loop[0].remd_tmp_reg[1][4]_i_1_O_UNCONNECTED [0]}),
        .S({p_0_in[4:2],1'b1}));
  FDRE \loop[0].remd_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][8]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [5]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][8]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [6]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][8]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [7]),
        .R(s_ready_t_reg));
  FDRE \loop[0].remd_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][8]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [8]),
        .R(s_ready_t_reg));
  CARRY4 \loop[0].remd_tmp_reg[1][8]_i_1 
       (.CI(\loop[0].remd_tmp_reg[1][4]_i_1_n_0 ),
        .CO({\loop[0].remd_tmp_reg[1][8]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][8]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_7 }),
        .S(p_0_in[8:5]));
  FDRE \loop[0].remd_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].remd_tmp_reg[1][12]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_2 [9]),
        .R(s_ready_t_reg));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[10].dividend_tmp_reg[11] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[10].dividend_tmp_reg[11][34]_srl12 " *) 
  SRL16E \loop[10].dividend_tmp_reg[11][34]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[18]),
        .Q(\loop[10].dividend_tmp_reg[11][34]_srl12_n_0 ));
  FDRE \loop[10].dividend_tmp_reg[11][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].dividend_tmp_reg[10][34]_srl11_n_0 ),
        .Q(\loop[10].dividend_tmp_reg[11][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [10]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [10]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [11]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [11]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [12]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [12]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [13]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [13]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [14]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [14]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [15]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [15]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [16]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [16]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [17]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [17]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [18]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [18]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [19]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [19]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [20]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [20]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [21]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [21]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [22]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [22]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [23]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [23]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [24]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [24]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [25]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [25]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [26]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [26]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [27]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [27]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [28]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [28]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [29]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [29]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [2]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [2]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [30]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [30]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [31]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [31]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [32]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [32]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [33]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [33]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [3]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [3]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [4]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [4]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [5]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [5]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [6]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [6]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [7]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [7]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [8]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [8]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].divisor_tmp_reg[10]_19 [9]),
        .Q(\loop[10].divisor_tmp_reg[11]_21 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[9].dividend_tmp_reg[10][35]__0_n_0 ),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [0]),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [9]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [10]),
        .O(\loop[10].remd_tmp[11][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][11]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [10]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [11]),
        .O(\loop[10].remd_tmp[11][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][11]_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [10]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [11]),
        .O(\loop[10].remd_tmp[11][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][11]_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [9]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [10]),
        .O(\loop[10].remd_tmp[11][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][11]_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [8]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [9]),
        .O(\loop[10].remd_tmp[11][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][11]_i_6 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [7]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [8]),
        .O(\loop[10].remd_tmp[11][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][12]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [11]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [12]),
        .O(\loop[10].remd_tmp[11][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][13]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [12]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [13]),
        .O(\loop[10].remd_tmp[11][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][14]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [13]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [14]),
        .O(\loop[10].remd_tmp[11][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][15]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [14]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [15]),
        .O(\loop[10].remd_tmp[11][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][15]_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [14]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [15]),
        .O(\loop[10].remd_tmp[11][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][15]_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [13]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [14]),
        .O(\loop[10].remd_tmp[11][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][15]_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [12]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [13]),
        .O(\loop[10].remd_tmp[11][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][15]_i_6 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [11]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [12]),
        .O(\loop[10].remd_tmp[11][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][16]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [15]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [16]),
        .O(\loop[10].remd_tmp[11][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][17]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [16]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [17]),
        .O(\loop[10].remd_tmp[11][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][18]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [17]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [18]),
        .O(\loop[10].remd_tmp[11][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][19]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [18]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [19]),
        .O(\loop[10].remd_tmp[11][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][19]_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [18]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [19]),
        .O(\loop[10].remd_tmp[11][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][19]_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [17]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [18]),
        .O(\loop[10].remd_tmp[11][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][19]_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [16]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [17]),
        .O(\loop[10].remd_tmp[11][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][19]_i_6 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [15]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [16]),
        .O(\loop[10].remd_tmp[11][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [0]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [1]),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][20]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [19]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [20]),
        .O(\loop[10].remd_tmp[11][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][21]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [20]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [21]),
        .O(\loop[10].remd_tmp[11][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][22]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [21]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [22]),
        .O(\loop[10].remd_tmp[11][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][23]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [22]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [23]),
        .O(\loop[10].remd_tmp[11][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][23]_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [22]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [23]),
        .O(\loop[10].remd_tmp[11][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][23]_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [21]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [22]),
        .O(\loop[10].remd_tmp[11][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][23]_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [20]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [21]),
        .O(\loop[10].remd_tmp[11][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][23]_i_6 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [19]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [20]),
        .O(\loop[10].remd_tmp[11][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][24]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [23]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [24]),
        .O(\loop[10].remd_tmp[11][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][25]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [24]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [25]),
        .O(\loop[10].remd_tmp[11][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][26]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [25]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [26]),
        .O(\loop[10].remd_tmp[11][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][27]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [26]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [27]),
        .O(\loop[10].remd_tmp[11][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][27]_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [26]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [27]),
        .O(\loop[10].remd_tmp[11][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][27]_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [25]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [26]),
        .O(\loop[10].remd_tmp[11][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][27]_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [24]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [25]),
        .O(\loop[10].remd_tmp[11][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][27]_i_6 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [23]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [24]),
        .O(\loop[10].remd_tmp[11][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][28]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [27]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [28]),
        .O(\loop[10].remd_tmp[11][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][29]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [28]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [29]),
        .O(\loop[10].remd_tmp[11][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [1]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [2]),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][30]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [29]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [30]),
        .O(\loop[10].remd_tmp[11][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][31]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [30]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [31]),
        .O(\loop[10].remd_tmp[11][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][31]_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [30]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [31]),
        .O(\loop[10].remd_tmp[11][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][31]_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [29]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [30]),
        .O(\loop[10].remd_tmp[11][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][31]_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [28]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [29]),
        .O(\loop[10].remd_tmp[11][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][31]_i_6 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [27]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [28]),
        .O(\loop[10].remd_tmp[11][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][32]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [31]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [32]),
        .O(\loop[10].remd_tmp[11][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][33]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [32]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [33]),
        .O(\loop[10].remd_tmp[11][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][34]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [33]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [34]),
        .O(\loop[10].remd_tmp[11][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[10].remd_tmp[11][34]_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [34]),
        .O(\loop[10].remd_tmp[11][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[10].remd_tmp[11][34]_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [33]),
        .O(\loop[10].remd_tmp[11][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][34]_i_6 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [32]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [33]),
        .O(\loop[10].remd_tmp[11][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][34]_i_7 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [31]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [32]),
        .O(\loop[10].remd_tmp[11][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [2]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [3]),
        .O(\loop[10].remd_tmp[11][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][3]_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [2]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [3]),
        .O(\loop[10].remd_tmp[11][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][3]_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [1]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [2]),
        .O(\loop[10].remd_tmp[11][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[10].remd_tmp[11][3]_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [0]),
        .O(\loop[10].remd_tmp[11][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[10].remd_tmp[11][3]_i_6 
       (.I0(\loop[9].dividend_tmp_reg[10][35]__0_n_0 ),
        .O(\loop[10].remd_tmp[11][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [3]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [4]),
        .O(\loop[10].remd_tmp[11][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [4]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [5]),
        .O(\loop[10].remd_tmp[11][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [5]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [6]),
        .O(\loop[10].remd_tmp[11][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [6]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [7]),
        .O(\loop[10].remd_tmp[11][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][7]_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [6]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [7]),
        .O(\loop[10].remd_tmp[11][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][7]_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [5]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [6]),
        .O(\loop[10].remd_tmp[11][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][7]_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [4]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [5]),
        .O(\loop[10].remd_tmp[11][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[10].remd_tmp[11][7]_i_6 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [3]),
        .I1(\loop[9].divisor_tmp_reg[10]_19 [4]),
        .O(\loop[10].remd_tmp[11][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [7]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [8]),
        .O(\loop[10].remd_tmp[11][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_20 [8]),
        .I1(\cal_tmp[10]_81 ),
        .I2(\cal_tmp[10]__0 [9]),
        .O(\loop[10].remd_tmp[11][9]_i_1_n_0 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][10]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [10]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][11]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [11]),
        .R(1'b0));
  CARRY4 \loop[10].remd_tmp_reg[11][11]_i_2 
       (.CI(\loop[10].remd_tmp_reg[11][7]_i_2_n_0 ),
        .CO({\loop[10].remd_tmp_reg[11][11]_i_2_n_0 ,\loop[10].remd_tmp_reg[11][11]_i_2_n_1 ,\loop[10].remd_tmp_reg[11][11]_i_2_n_2 ,\loop[10].remd_tmp_reg[11][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_20 [10:7]),
        .O(\cal_tmp[10]__0 [11:8]),
        .S({\loop[10].remd_tmp[11][11]_i_3_n_0 ,\loop[10].remd_tmp[11][11]_i_4_n_0 ,\loop[10].remd_tmp[11][11]_i_5_n_0 ,\loop[10].remd_tmp[11][11]_i_6_n_0 }));
  FDRE \loop[10].remd_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][12]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [12]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][13]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [13]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][14]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [14]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][15]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [15]),
        .R(1'b0));
  CARRY4 \loop[10].remd_tmp_reg[11][15]_i_2 
       (.CI(\loop[10].remd_tmp_reg[11][11]_i_2_n_0 ),
        .CO({\loop[10].remd_tmp_reg[11][15]_i_2_n_0 ,\loop[10].remd_tmp_reg[11][15]_i_2_n_1 ,\loop[10].remd_tmp_reg[11][15]_i_2_n_2 ,\loop[10].remd_tmp_reg[11][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_20 [14:11]),
        .O(\cal_tmp[10]__0 [15:12]),
        .S({\loop[10].remd_tmp[11][15]_i_3_n_0 ,\loop[10].remd_tmp[11][15]_i_4_n_0 ,\loop[10].remd_tmp[11][15]_i_5_n_0 ,\loop[10].remd_tmp[11][15]_i_6_n_0 }));
  FDRE \loop[10].remd_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][16]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [16]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][17]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [17]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][18]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [18]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][19]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [19]),
        .R(1'b0));
  CARRY4 \loop[10].remd_tmp_reg[11][19]_i_2 
       (.CI(\loop[10].remd_tmp_reg[11][15]_i_2_n_0 ),
        .CO({\loop[10].remd_tmp_reg[11][19]_i_2_n_0 ,\loop[10].remd_tmp_reg[11][19]_i_2_n_1 ,\loop[10].remd_tmp_reg[11][19]_i_2_n_2 ,\loop[10].remd_tmp_reg[11][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_20 [18:15]),
        .O(\cal_tmp[10]__0 [19:16]),
        .S({\loop[10].remd_tmp[11][19]_i_3_n_0 ,\loop[10].remd_tmp[11][19]_i_4_n_0 ,\loop[10].remd_tmp[11][19]_i_5_n_0 ,\loop[10].remd_tmp[11][19]_i_6_n_0 }));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][20]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [20]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][21]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [21]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][22]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [22]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][23]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [23]),
        .R(1'b0));
  CARRY4 \loop[10].remd_tmp_reg[11][23]_i_2 
       (.CI(\loop[10].remd_tmp_reg[11][19]_i_2_n_0 ),
        .CO({\loop[10].remd_tmp_reg[11][23]_i_2_n_0 ,\loop[10].remd_tmp_reg[11][23]_i_2_n_1 ,\loop[10].remd_tmp_reg[11][23]_i_2_n_2 ,\loop[10].remd_tmp_reg[11][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_20 [22:19]),
        .O(\cal_tmp[10]__0 [23:20]),
        .S({\loop[10].remd_tmp[11][23]_i_3_n_0 ,\loop[10].remd_tmp[11][23]_i_4_n_0 ,\loop[10].remd_tmp[11][23]_i_5_n_0 ,\loop[10].remd_tmp[11][23]_i_6_n_0 }));
  FDRE \loop[10].remd_tmp_reg[11][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][24]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [24]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][25]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [25]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][26]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [26]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][27]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [27]),
        .R(1'b0));
  CARRY4 \loop[10].remd_tmp_reg[11][27]_i_2 
       (.CI(\loop[10].remd_tmp_reg[11][23]_i_2_n_0 ),
        .CO({\loop[10].remd_tmp_reg[11][27]_i_2_n_0 ,\loop[10].remd_tmp_reg[11][27]_i_2_n_1 ,\loop[10].remd_tmp_reg[11][27]_i_2_n_2 ,\loop[10].remd_tmp_reg[11][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_20 [26:23]),
        .O(\cal_tmp[10]__0 [27:24]),
        .S({\loop[10].remd_tmp[11][27]_i_3_n_0 ,\loop[10].remd_tmp[11][27]_i_4_n_0 ,\loop[10].remd_tmp[11][27]_i_5_n_0 ,\loop[10].remd_tmp[11][27]_i_6_n_0 }));
  FDRE \loop[10].remd_tmp_reg[11][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][28]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [28]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][29]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [29]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [2]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][30]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [30]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][31]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [31]),
        .R(1'b0));
  CARRY4 \loop[10].remd_tmp_reg[11][31]_i_2 
       (.CI(\loop[10].remd_tmp_reg[11][27]_i_2_n_0 ),
        .CO({\loop[10].remd_tmp_reg[11][31]_i_2_n_0 ,\loop[10].remd_tmp_reg[11][31]_i_2_n_1 ,\loop[10].remd_tmp_reg[11][31]_i_2_n_2 ,\loop[10].remd_tmp_reg[11][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_20 [30:27]),
        .O(\cal_tmp[10]__0 [31:28]),
        .S({\loop[10].remd_tmp[11][31]_i_3_n_0 ,\loop[10].remd_tmp[11][31]_i_4_n_0 ,\loop[10].remd_tmp[11][31]_i_5_n_0 ,\loop[10].remd_tmp[11][31]_i_6_n_0 }));
  FDRE \loop[10].remd_tmp_reg[11][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][32]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [32]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][33]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [33]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][34]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [34]),
        .R(1'b0));
  CARRY4 \loop[10].remd_tmp_reg[11][34]_i_2 
       (.CI(\loop[10].remd_tmp_reg[11][34]_i_3_n_0 ),
        .CO(\NLW_loop[10].remd_tmp_reg[11][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[10].remd_tmp_reg[11][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[10]_81 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[10].remd_tmp_reg[11][34]_i_3 
       (.CI(\loop[10].remd_tmp_reg[11][31]_i_2_n_0 ),
        .CO({\loop[10].remd_tmp_reg[11][34]_i_3_n_0 ,\loop[10].remd_tmp_reg[11][34]_i_3_n_1 ,\loop[10].remd_tmp_reg[11][34]_i_3_n_2 ,\loop[10].remd_tmp_reg[11][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_20 [34:31]),
        .O({\NLW_loop[10].remd_tmp_reg[11][34]_i_3_O_UNCONNECTED [3],\cal_tmp[10]__0 [34:32]}),
        .S({\loop[10].remd_tmp[11][34]_i_4_n_0 ,\loop[10].remd_tmp[11][34]_i_5_n_0 ,\loop[10].remd_tmp[11][34]_i_6_n_0 ,\loop[10].remd_tmp[11][34]_i_7_n_0 }));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][3]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [3]),
        .R(1'b0));
  CARRY4 \loop[10].remd_tmp_reg[11][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[10].remd_tmp_reg[11][3]_i_2_n_0 ,\loop[10].remd_tmp_reg[11][3]_i_2_n_1 ,\loop[10].remd_tmp_reg[11][3]_i_2_n_2 ,\loop[10].remd_tmp_reg[11][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg[10]_20 [2:0],\loop[9].dividend_tmp_reg[10][35]__0_n_0 }),
        .O(\cal_tmp[10]__0 [3:0]),
        .S({\loop[10].remd_tmp[11][3]_i_3_n_0 ,\loop[10].remd_tmp[11][3]_i_4_n_0 ,\loop[10].remd_tmp[11][3]_i_5_n_0 ,\loop[10].remd_tmp[11][3]_i_6_n_0 }));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][4]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [4]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][5]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [5]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][6]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [6]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][7]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [7]),
        .R(1'b0));
  CARRY4 \loop[10].remd_tmp_reg[11][7]_i_2 
       (.CI(\loop[10].remd_tmp_reg[11][3]_i_2_n_0 ),
        .CO({\loop[10].remd_tmp_reg[11][7]_i_2_n_0 ,\loop[10].remd_tmp_reg[11][7]_i_2_n_1 ,\loop[10].remd_tmp_reg[11][7]_i_2_n_2 ,\loop[10].remd_tmp_reg[11][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_20 [6:3]),
        .O(\cal_tmp[10]__0 [7:4]),
        .S({\loop[10].remd_tmp[11][7]_i_3_n_0 ,\loop[10].remd_tmp[11][7]_i_4_n_0 ,\loop[10].remd_tmp[11][7]_i_5_n_0 ,\loop[10].remd_tmp[11][7]_i_6_n_0 }));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][8]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [8]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].remd_tmp[11][9]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_22 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[11].dividend_tmp_reg[12] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[11].dividend_tmp_reg[12][34]_srl13 " *) 
  SRL16E \loop[11].dividend_tmp_reg[12][34]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[17]),
        .Q(\loop[11].dividend_tmp_reg[12][34]_srl13_n_0 ));
  FDRE \loop[11].dividend_tmp_reg[12][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].dividend_tmp_reg[11][34]_srl12_n_0 ),
        .Q(\loop[11].dividend_tmp_reg[12][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [10]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [10]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [11]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [11]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [12]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [12]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [13]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [13]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [14]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [14]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [15]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [15]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [16]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [16]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [17]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [17]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [18]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [18]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [19]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [19]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [20]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [20]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [21]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [21]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [22]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [22]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [23]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [23]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [24]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [24]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [25]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [25]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [26]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [26]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [27]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [27]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [28]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [28]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [29]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [29]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [2]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [2]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [30]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [30]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [31]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [31]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [32]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [32]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [33]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [33]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [3]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [3]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [4]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [4]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [5]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [5]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [6]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [6]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [7]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [7]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [8]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [8]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[10].divisor_tmp_reg[11]_21 [9]),
        .Q(\loop[11].divisor_tmp_reg[12]_23 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][0]_i_1 
       (.I0(\loop[10].dividend_tmp_reg[11][35]__0_n_0 ),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [0]),
        .O(\loop[11].remd_tmp[12][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [9]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [10]),
        .O(\loop[11].remd_tmp[12][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [10]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [11]),
        .O(\loop[11].remd_tmp[12][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][11]_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [10]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [11]),
        .O(\loop[11].remd_tmp[12][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][11]_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [9]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [10]),
        .O(\loop[11].remd_tmp[12][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][11]_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [8]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [9]),
        .O(\loop[11].remd_tmp[12][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][11]_i_6 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [7]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [8]),
        .O(\loop[11].remd_tmp[12][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][12]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [11]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [12]),
        .O(\loop[11].remd_tmp[12][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][13]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [12]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [13]),
        .O(\loop[11].remd_tmp[12][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][14]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [13]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [14]),
        .O(\loop[11].remd_tmp[12][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][15]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [14]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [15]),
        .O(\loop[11].remd_tmp[12][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][15]_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [14]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [15]),
        .O(\loop[11].remd_tmp[12][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][15]_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [13]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [14]),
        .O(\loop[11].remd_tmp[12][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][15]_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [12]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [13]),
        .O(\loop[11].remd_tmp[12][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][15]_i_6 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [11]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [12]),
        .O(\loop[11].remd_tmp[12][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][16]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [15]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [16]),
        .O(\loop[11].remd_tmp[12][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][17]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [16]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [17]),
        .O(\loop[11].remd_tmp[12][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][18]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [17]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [18]),
        .O(\loop[11].remd_tmp[12][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][19]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [18]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [19]),
        .O(\loop[11].remd_tmp[12][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][19]_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [18]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [19]),
        .O(\loop[11].remd_tmp[12][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][19]_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [17]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [18]),
        .O(\loop[11].remd_tmp[12][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][19]_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [16]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [17]),
        .O(\loop[11].remd_tmp[12][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][19]_i_6 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [15]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [16]),
        .O(\loop[11].remd_tmp[12][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [0]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [1]),
        .O(\loop[11].remd_tmp[12][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][20]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [19]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [20]),
        .O(\loop[11].remd_tmp[12][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][21]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [20]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [21]),
        .O(\loop[11].remd_tmp[12][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][22]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [21]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [22]),
        .O(\loop[11].remd_tmp[12][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][23]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [22]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [23]),
        .O(\loop[11].remd_tmp[12][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][23]_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [22]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [23]),
        .O(\loop[11].remd_tmp[12][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][23]_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [21]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [22]),
        .O(\loop[11].remd_tmp[12][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][23]_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [20]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [21]),
        .O(\loop[11].remd_tmp[12][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][23]_i_6 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [19]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [20]),
        .O(\loop[11].remd_tmp[12][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][24]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [23]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [24]),
        .O(\loop[11].remd_tmp[12][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][25]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [24]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [25]),
        .O(\loop[11].remd_tmp[12][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][26]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [25]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [26]),
        .O(\loop[11].remd_tmp[12][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][27]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [26]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [27]),
        .O(\loop[11].remd_tmp[12][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][27]_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [26]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [27]),
        .O(\loop[11].remd_tmp[12][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][27]_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [25]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [26]),
        .O(\loop[11].remd_tmp[12][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][27]_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [24]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [25]),
        .O(\loop[11].remd_tmp[12][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][27]_i_6 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [23]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [24]),
        .O(\loop[11].remd_tmp[12][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][28]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [27]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [28]),
        .O(\loop[11].remd_tmp[12][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][29]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [28]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [29]),
        .O(\loop[11].remd_tmp[12][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [1]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [2]),
        .O(\loop[11].remd_tmp[12][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][30]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [29]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [30]),
        .O(\loop[11].remd_tmp[12][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][31]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [30]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [31]),
        .O(\loop[11].remd_tmp[12][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][31]_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [30]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [31]),
        .O(\loop[11].remd_tmp[12][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][31]_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [29]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [30]),
        .O(\loop[11].remd_tmp[12][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][31]_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [28]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [29]),
        .O(\loop[11].remd_tmp[12][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][31]_i_6 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [27]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [28]),
        .O(\loop[11].remd_tmp[12][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][32]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [31]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [32]),
        .O(\loop[11].remd_tmp[12][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][33]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [32]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [33]),
        .O(\loop[11].remd_tmp[12][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][34]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [33]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [34]),
        .O(\loop[11].remd_tmp[12][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[11].remd_tmp[12][34]_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [34]),
        .O(\loop[11].remd_tmp[12][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[11].remd_tmp[12][34]_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [33]),
        .O(\loop[11].remd_tmp[12][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][34]_i_6 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [32]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [33]),
        .O(\loop[11].remd_tmp[12][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][34]_i_7 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [31]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [32]),
        .O(\loop[11].remd_tmp[12][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [2]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [3]),
        .O(\loop[11].remd_tmp[12][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][3]_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [2]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [3]),
        .O(\loop[11].remd_tmp[12][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][3]_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [1]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [2]),
        .O(\loop[11].remd_tmp[12][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[11].remd_tmp[12][3]_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [0]),
        .O(\loop[11].remd_tmp[12][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[11].remd_tmp[12][3]_i_6 
       (.I0(\loop[10].dividend_tmp_reg[11][35]__0_n_0 ),
        .O(\loop[11].remd_tmp[12][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [3]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [4]),
        .O(\loop[11].remd_tmp[12][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [4]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [5]),
        .O(\loop[11].remd_tmp[12][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [5]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [6]),
        .O(\loop[11].remd_tmp[12][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [6]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [7]),
        .O(\loop[11].remd_tmp[12][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][7]_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [6]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [7]),
        .O(\loop[11].remd_tmp[12][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][7]_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [5]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [6]),
        .O(\loop[11].remd_tmp[12][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][7]_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [4]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [5]),
        .O(\loop[11].remd_tmp[12][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[11].remd_tmp[12][7]_i_6 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [3]),
        .I1(\loop[10].divisor_tmp_reg[11]_21 [4]),
        .O(\loop[11].remd_tmp[12][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [7]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [8]),
        .O(\loop[11].remd_tmp[12][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_22 [8]),
        .I1(\cal_tmp[11]_82 ),
        .I2(\cal_tmp[11]__0 [9]),
        .O(\loop[11].remd_tmp[12][9]_i_1_n_0 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][0]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [0]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][10]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [10]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][11]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [11]),
        .R(1'b0));
  CARRY4 \loop[11].remd_tmp_reg[12][11]_i_2 
       (.CI(\loop[11].remd_tmp_reg[12][7]_i_2_n_0 ),
        .CO({\loop[11].remd_tmp_reg[12][11]_i_2_n_0 ,\loop[11].remd_tmp_reg[12][11]_i_2_n_1 ,\loop[11].remd_tmp_reg[12][11]_i_2_n_2 ,\loop[11].remd_tmp_reg[12][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_22 [10:7]),
        .O(\cal_tmp[11]__0 [11:8]),
        .S({\loop[11].remd_tmp[12][11]_i_3_n_0 ,\loop[11].remd_tmp[12][11]_i_4_n_0 ,\loop[11].remd_tmp[12][11]_i_5_n_0 ,\loop[11].remd_tmp[12][11]_i_6_n_0 }));
  FDRE \loop[11].remd_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][12]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [12]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][13]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [13]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][14]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [14]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][15]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [15]),
        .R(1'b0));
  CARRY4 \loop[11].remd_tmp_reg[12][15]_i_2 
       (.CI(\loop[11].remd_tmp_reg[12][11]_i_2_n_0 ),
        .CO({\loop[11].remd_tmp_reg[12][15]_i_2_n_0 ,\loop[11].remd_tmp_reg[12][15]_i_2_n_1 ,\loop[11].remd_tmp_reg[12][15]_i_2_n_2 ,\loop[11].remd_tmp_reg[12][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_22 [14:11]),
        .O(\cal_tmp[11]__0 [15:12]),
        .S({\loop[11].remd_tmp[12][15]_i_3_n_0 ,\loop[11].remd_tmp[12][15]_i_4_n_0 ,\loop[11].remd_tmp[12][15]_i_5_n_0 ,\loop[11].remd_tmp[12][15]_i_6_n_0 }));
  FDRE \loop[11].remd_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][16]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [16]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][17]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [17]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][18]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [18]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][19]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [19]),
        .R(1'b0));
  CARRY4 \loop[11].remd_tmp_reg[12][19]_i_2 
       (.CI(\loop[11].remd_tmp_reg[12][15]_i_2_n_0 ),
        .CO({\loop[11].remd_tmp_reg[12][19]_i_2_n_0 ,\loop[11].remd_tmp_reg[12][19]_i_2_n_1 ,\loop[11].remd_tmp_reg[12][19]_i_2_n_2 ,\loop[11].remd_tmp_reg[12][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_22 [18:15]),
        .O(\cal_tmp[11]__0 [19:16]),
        .S({\loop[11].remd_tmp[12][19]_i_3_n_0 ,\loop[11].remd_tmp[12][19]_i_4_n_0 ,\loop[11].remd_tmp[12][19]_i_5_n_0 ,\loop[11].remd_tmp[12][19]_i_6_n_0 }));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][1]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [1]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][20]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [20]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][21]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [21]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][22]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [22]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][23]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [23]),
        .R(1'b0));
  CARRY4 \loop[11].remd_tmp_reg[12][23]_i_2 
       (.CI(\loop[11].remd_tmp_reg[12][19]_i_2_n_0 ),
        .CO({\loop[11].remd_tmp_reg[12][23]_i_2_n_0 ,\loop[11].remd_tmp_reg[12][23]_i_2_n_1 ,\loop[11].remd_tmp_reg[12][23]_i_2_n_2 ,\loop[11].remd_tmp_reg[12][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_22 [22:19]),
        .O(\cal_tmp[11]__0 [23:20]),
        .S({\loop[11].remd_tmp[12][23]_i_3_n_0 ,\loop[11].remd_tmp[12][23]_i_4_n_0 ,\loop[11].remd_tmp[12][23]_i_5_n_0 ,\loop[11].remd_tmp[12][23]_i_6_n_0 }));
  FDRE \loop[11].remd_tmp_reg[12][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][24]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [24]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][25]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [25]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][26]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [26]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][27]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [27]),
        .R(1'b0));
  CARRY4 \loop[11].remd_tmp_reg[12][27]_i_2 
       (.CI(\loop[11].remd_tmp_reg[12][23]_i_2_n_0 ),
        .CO({\loop[11].remd_tmp_reg[12][27]_i_2_n_0 ,\loop[11].remd_tmp_reg[12][27]_i_2_n_1 ,\loop[11].remd_tmp_reg[12][27]_i_2_n_2 ,\loop[11].remd_tmp_reg[12][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_22 [26:23]),
        .O(\cal_tmp[11]__0 [27:24]),
        .S({\loop[11].remd_tmp[12][27]_i_3_n_0 ,\loop[11].remd_tmp[12][27]_i_4_n_0 ,\loop[11].remd_tmp[12][27]_i_5_n_0 ,\loop[11].remd_tmp[12][27]_i_6_n_0 }));
  FDRE \loop[11].remd_tmp_reg[12][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][28]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [28]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][29]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [29]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][2]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [2]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][30]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [30]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][31]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [31]),
        .R(1'b0));
  CARRY4 \loop[11].remd_tmp_reg[12][31]_i_2 
       (.CI(\loop[11].remd_tmp_reg[12][27]_i_2_n_0 ),
        .CO({\loop[11].remd_tmp_reg[12][31]_i_2_n_0 ,\loop[11].remd_tmp_reg[12][31]_i_2_n_1 ,\loop[11].remd_tmp_reg[12][31]_i_2_n_2 ,\loop[11].remd_tmp_reg[12][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_22 [30:27]),
        .O(\cal_tmp[11]__0 [31:28]),
        .S({\loop[11].remd_tmp[12][31]_i_3_n_0 ,\loop[11].remd_tmp[12][31]_i_4_n_0 ,\loop[11].remd_tmp[12][31]_i_5_n_0 ,\loop[11].remd_tmp[12][31]_i_6_n_0 }));
  FDRE \loop[11].remd_tmp_reg[12][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][32]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [32]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][33]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [33]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][34]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [34]),
        .R(1'b0));
  CARRY4 \loop[11].remd_tmp_reg[12][34]_i_2 
       (.CI(\loop[11].remd_tmp_reg[12][34]_i_3_n_0 ),
        .CO(\NLW_loop[11].remd_tmp_reg[12][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[11].remd_tmp_reg[12][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[11]_82 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[11].remd_tmp_reg[12][34]_i_3 
       (.CI(\loop[11].remd_tmp_reg[12][31]_i_2_n_0 ),
        .CO({\loop[11].remd_tmp_reg[12][34]_i_3_n_0 ,\loop[11].remd_tmp_reg[12][34]_i_3_n_1 ,\loop[11].remd_tmp_reg[12][34]_i_3_n_2 ,\loop[11].remd_tmp_reg[12][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_22 [34:31]),
        .O({\NLW_loop[11].remd_tmp_reg[12][34]_i_3_O_UNCONNECTED [3],\cal_tmp[11]__0 [34:32]}),
        .S({\loop[11].remd_tmp[12][34]_i_4_n_0 ,\loop[11].remd_tmp[12][34]_i_5_n_0 ,\loop[11].remd_tmp[12][34]_i_6_n_0 ,\loop[11].remd_tmp[12][34]_i_7_n_0 }));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][3]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [3]),
        .R(1'b0));
  CARRY4 \loop[11].remd_tmp_reg[12][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[11].remd_tmp_reg[12][3]_i_2_n_0 ,\loop[11].remd_tmp_reg[12][3]_i_2_n_1 ,\loop[11].remd_tmp_reg[12][3]_i_2_n_2 ,\loop[11].remd_tmp_reg[12][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[10].remd_tmp_reg[11]_22 [2:0],\loop[10].dividend_tmp_reg[11][35]__0_n_0 }),
        .O(\cal_tmp[11]__0 [3:0]),
        .S({\loop[11].remd_tmp[12][3]_i_3_n_0 ,\loop[11].remd_tmp[12][3]_i_4_n_0 ,\loop[11].remd_tmp[12][3]_i_5_n_0 ,\loop[11].remd_tmp[12][3]_i_6_n_0 }));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][4]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [4]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][5]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [5]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][6]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [6]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][7]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [7]),
        .R(1'b0));
  CARRY4 \loop[11].remd_tmp_reg[12][7]_i_2 
       (.CI(\loop[11].remd_tmp_reg[12][3]_i_2_n_0 ),
        .CO({\loop[11].remd_tmp_reg[12][7]_i_2_n_0 ,\loop[11].remd_tmp_reg[12][7]_i_2_n_1 ,\loop[11].remd_tmp_reg[12][7]_i_2_n_2 ,\loop[11].remd_tmp_reg[12][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_22 [6:3]),
        .O(\cal_tmp[11]__0 [7:4]),
        .S({\loop[11].remd_tmp[12][7]_i_3_n_0 ,\loop[11].remd_tmp[12][7]_i_4_n_0 ,\loop[11].remd_tmp[12][7]_i_5_n_0 ,\loop[11].remd_tmp[12][7]_i_6_n_0 }));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][8]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [8]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].remd_tmp[12][9]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_24 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[12].dividend_tmp_reg[13] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[12].dividend_tmp_reg[13][34]_srl14 " *) 
  SRL16E \loop[12].dividend_tmp_reg[13][34]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[16]),
        .Q(\loop[12].dividend_tmp_reg[13][34]_srl14_n_0 ));
  FDRE \loop[12].dividend_tmp_reg[13][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].dividend_tmp_reg[12][34]_srl13_n_0 ),
        .Q(\loop[12].dividend_tmp_reg[13][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [10]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [10]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [11]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [11]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [12]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [12]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [13]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [13]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [14]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [14]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [15]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [15]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [16]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [16]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [17]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [17]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [18]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [18]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [19]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [19]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [20]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [20]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [21]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [21]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [22]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [22]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [23]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [23]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [24]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [24]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [25]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [25]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [26]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [26]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [27]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [27]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [28]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [28]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [29]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [29]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [2]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [2]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [30]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [30]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [31]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [31]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [32]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [32]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [33]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [33]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [3]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [3]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [4]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [4]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [5]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [5]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [6]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [6]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [7]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [7]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [8]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [8]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[11].divisor_tmp_reg[12]_23 [9]),
        .Q(\loop[12].divisor_tmp_reg[13]_25 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][0]_i_1 
       (.I0(\loop[11].dividend_tmp_reg[12][35]__0_n_0 ),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [0]),
        .O(\loop[12].remd_tmp[13][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [9]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [10]),
        .O(\loop[12].remd_tmp[13][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [10]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [11]),
        .O(\loop[12].remd_tmp[13][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][11]_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [10]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [11]),
        .O(\loop[12].remd_tmp[13][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][11]_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [9]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [10]),
        .O(\loop[12].remd_tmp[13][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][11]_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [8]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [9]),
        .O(\loop[12].remd_tmp[13][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][11]_i_6 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [7]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [8]),
        .O(\loop[12].remd_tmp[13][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [11]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [12]),
        .O(\loop[12].remd_tmp[13][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][13]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [12]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [13]),
        .O(\loop[12].remd_tmp[13][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][14]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [13]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [14]),
        .O(\loop[12].remd_tmp[13][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][15]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [14]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [15]),
        .O(\loop[12].remd_tmp[13][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][15]_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [14]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [15]),
        .O(\loop[12].remd_tmp[13][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][15]_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [13]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [14]),
        .O(\loop[12].remd_tmp[13][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][15]_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [12]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [13]),
        .O(\loop[12].remd_tmp[13][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][15]_i_6 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [11]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [12]),
        .O(\loop[12].remd_tmp[13][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][16]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [15]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [16]),
        .O(\loop[12].remd_tmp[13][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][17]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [16]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [17]),
        .O(\loop[12].remd_tmp[13][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][18]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [17]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [18]),
        .O(\loop[12].remd_tmp[13][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][19]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [18]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [19]),
        .O(\loop[12].remd_tmp[13][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][19]_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [18]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [19]),
        .O(\loop[12].remd_tmp[13][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][19]_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [17]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [18]),
        .O(\loop[12].remd_tmp[13][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][19]_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [16]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [17]),
        .O(\loop[12].remd_tmp[13][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][19]_i_6 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [15]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [16]),
        .O(\loop[12].remd_tmp[13][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [0]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [1]),
        .O(\loop[12].remd_tmp[13][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][20]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [19]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [20]),
        .O(\loop[12].remd_tmp[13][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][21]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [20]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [21]),
        .O(\loop[12].remd_tmp[13][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][22]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [21]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [22]),
        .O(\loop[12].remd_tmp[13][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][23]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [22]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [23]),
        .O(\loop[12].remd_tmp[13][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][23]_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [22]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [23]),
        .O(\loop[12].remd_tmp[13][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][23]_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [21]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [22]),
        .O(\loop[12].remd_tmp[13][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][23]_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [20]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [21]),
        .O(\loop[12].remd_tmp[13][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][23]_i_6 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [19]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [20]),
        .O(\loop[12].remd_tmp[13][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][24]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [23]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [24]),
        .O(\loop[12].remd_tmp[13][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][25]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [24]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [25]),
        .O(\loop[12].remd_tmp[13][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][26]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [25]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [26]),
        .O(\loop[12].remd_tmp[13][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][27]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [26]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [27]),
        .O(\loop[12].remd_tmp[13][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][27]_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [26]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [27]),
        .O(\loop[12].remd_tmp[13][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][27]_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [25]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [26]),
        .O(\loop[12].remd_tmp[13][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][27]_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [24]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [25]),
        .O(\loop[12].remd_tmp[13][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][27]_i_6 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [23]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [24]),
        .O(\loop[12].remd_tmp[13][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][28]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [27]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [28]),
        .O(\loop[12].remd_tmp[13][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][29]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [28]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [29]),
        .O(\loop[12].remd_tmp[13][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [1]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [2]),
        .O(\loop[12].remd_tmp[13][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][30]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [29]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [30]),
        .O(\loop[12].remd_tmp[13][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][31]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [30]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [31]),
        .O(\loop[12].remd_tmp[13][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][31]_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [30]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [31]),
        .O(\loop[12].remd_tmp[13][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][31]_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [29]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [30]),
        .O(\loop[12].remd_tmp[13][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][31]_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [28]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [29]),
        .O(\loop[12].remd_tmp[13][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][31]_i_6 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [27]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [28]),
        .O(\loop[12].remd_tmp[13][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][32]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [31]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [32]),
        .O(\loop[12].remd_tmp[13][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][33]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [32]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [33]),
        .O(\loop[12].remd_tmp[13][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][34]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [33]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [34]),
        .O(\loop[12].remd_tmp[13][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[12].remd_tmp[13][34]_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [34]),
        .O(\loop[12].remd_tmp[13][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[12].remd_tmp[13][34]_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [33]),
        .O(\loop[12].remd_tmp[13][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][34]_i_6 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [32]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [33]),
        .O(\loop[12].remd_tmp[13][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][34]_i_7 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [31]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [32]),
        .O(\loop[12].remd_tmp[13][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [2]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [3]),
        .O(\loop[12].remd_tmp[13][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][3]_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [2]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [3]),
        .O(\loop[12].remd_tmp[13][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][3]_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [1]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [2]),
        .O(\loop[12].remd_tmp[13][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[12].remd_tmp[13][3]_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [0]),
        .O(\loop[12].remd_tmp[13][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[12].remd_tmp[13][3]_i_6 
       (.I0(\loop[11].dividend_tmp_reg[12][35]__0_n_0 ),
        .O(\loop[12].remd_tmp[13][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [3]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [4]),
        .O(\loop[12].remd_tmp[13][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [4]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [5]),
        .O(\loop[12].remd_tmp[13][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [5]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [6]),
        .O(\loop[12].remd_tmp[13][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [6]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [7]),
        .O(\loop[12].remd_tmp[13][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][7]_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [6]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [7]),
        .O(\loop[12].remd_tmp[13][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][7]_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [5]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [6]),
        .O(\loop[12].remd_tmp[13][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][7]_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [4]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [5]),
        .O(\loop[12].remd_tmp[13][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[12].remd_tmp[13][7]_i_6 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [3]),
        .I1(\loop[11].divisor_tmp_reg[12]_23 [4]),
        .O(\loop[12].remd_tmp[13][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [7]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [8]),
        .O(\loop[12].remd_tmp[13][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_24 [8]),
        .I1(\cal_tmp[12]_83 ),
        .I2(\cal_tmp[12]__0 [9]),
        .O(\loop[12].remd_tmp[13][9]_i_1_n_0 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][0]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [0]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][10]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [10]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][11]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [11]),
        .R(1'b0));
  CARRY4 \loop[12].remd_tmp_reg[13][11]_i_2 
       (.CI(\loop[12].remd_tmp_reg[13][7]_i_2_n_0 ),
        .CO({\loop[12].remd_tmp_reg[13][11]_i_2_n_0 ,\loop[12].remd_tmp_reg[13][11]_i_2_n_1 ,\loop[12].remd_tmp_reg[13][11]_i_2_n_2 ,\loop[12].remd_tmp_reg[13][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_24 [10:7]),
        .O(\cal_tmp[12]__0 [11:8]),
        .S({\loop[12].remd_tmp[13][11]_i_3_n_0 ,\loop[12].remd_tmp[13][11]_i_4_n_0 ,\loop[12].remd_tmp[13][11]_i_5_n_0 ,\loop[12].remd_tmp[13][11]_i_6_n_0 }));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][12]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [12]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][13]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [13]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][14]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [14]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][15]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [15]),
        .R(1'b0));
  CARRY4 \loop[12].remd_tmp_reg[13][15]_i_2 
       (.CI(\loop[12].remd_tmp_reg[13][11]_i_2_n_0 ),
        .CO({\loop[12].remd_tmp_reg[13][15]_i_2_n_0 ,\loop[12].remd_tmp_reg[13][15]_i_2_n_1 ,\loop[12].remd_tmp_reg[13][15]_i_2_n_2 ,\loop[12].remd_tmp_reg[13][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_24 [14:11]),
        .O(\cal_tmp[12]__0 [15:12]),
        .S({\loop[12].remd_tmp[13][15]_i_3_n_0 ,\loop[12].remd_tmp[13][15]_i_4_n_0 ,\loop[12].remd_tmp[13][15]_i_5_n_0 ,\loop[12].remd_tmp[13][15]_i_6_n_0 }));
  FDRE \loop[12].remd_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][16]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [16]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][17]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [17]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][18]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [18]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][19]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [19]),
        .R(1'b0));
  CARRY4 \loop[12].remd_tmp_reg[13][19]_i_2 
       (.CI(\loop[12].remd_tmp_reg[13][15]_i_2_n_0 ),
        .CO({\loop[12].remd_tmp_reg[13][19]_i_2_n_0 ,\loop[12].remd_tmp_reg[13][19]_i_2_n_1 ,\loop[12].remd_tmp_reg[13][19]_i_2_n_2 ,\loop[12].remd_tmp_reg[13][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_24 [18:15]),
        .O(\cal_tmp[12]__0 [19:16]),
        .S({\loop[12].remd_tmp[13][19]_i_3_n_0 ,\loop[12].remd_tmp[13][19]_i_4_n_0 ,\loop[12].remd_tmp[13][19]_i_5_n_0 ,\loop[12].remd_tmp[13][19]_i_6_n_0 }));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][1]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [1]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][20]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [20]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][21]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [21]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][22]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [22]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][23]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [23]),
        .R(1'b0));
  CARRY4 \loop[12].remd_tmp_reg[13][23]_i_2 
       (.CI(\loop[12].remd_tmp_reg[13][19]_i_2_n_0 ),
        .CO({\loop[12].remd_tmp_reg[13][23]_i_2_n_0 ,\loop[12].remd_tmp_reg[13][23]_i_2_n_1 ,\loop[12].remd_tmp_reg[13][23]_i_2_n_2 ,\loop[12].remd_tmp_reg[13][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_24 [22:19]),
        .O(\cal_tmp[12]__0 [23:20]),
        .S({\loop[12].remd_tmp[13][23]_i_3_n_0 ,\loop[12].remd_tmp[13][23]_i_4_n_0 ,\loop[12].remd_tmp[13][23]_i_5_n_0 ,\loop[12].remd_tmp[13][23]_i_6_n_0 }));
  FDRE \loop[12].remd_tmp_reg[13][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][24]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [24]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][25]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [25]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][26]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [26]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][27]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [27]),
        .R(1'b0));
  CARRY4 \loop[12].remd_tmp_reg[13][27]_i_2 
       (.CI(\loop[12].remd_tmp_reg[13][23]_i_2_n_0 ),
        .CO({\loop[12].remd_tmp_reg[13][27]_i_2_n_0 ,\loop[12].remd_tmp_reg[13][27]_i_2_n_1 ,\loop[12].remd_tmp_reg[13][27]_i_2_n_2 ,\loop[12].remd_tmp_reg[13][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_24 [26:23]),
        .O(\cal_tmp[12]__0 [27:24]),
        .S({\loop[12].remd_tmp[13][27]_i_3_n_0 ,\loop[12].remd_tmp[13][27]_i_4_n_0 ,\loop[12].remd_tmp[13][27]_i_5_n_0 ,\loop[12].remd_tmp[13][27]_i_6_n_0 }));
  FDRE \loop[12].remd_tmp_reg[13][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][28]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [28]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][29]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [29]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][2]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [2]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][30]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [30]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][31]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [31]),
        .R(1'b0));
  CARRY4 \loop[12].remd_tmp_reg[13][31]_i_2 
       (.CI(\loop[12].remd_tmp_reg[13][27]_i_2_n_0 ),
        .CO({\loop[12].remd_tmp_reg[13][31]_i_2_n_0 ,\loop[12].remd_tmp_reg[13][31]_i_2_n_1 ,\loop[12].remd_tmp_reg[13][31]_i_2_n_2 ,\loop[12].remd_tmp_reg[13][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_24 [30:27]),
        .O(\cal_tmp[12]__0 [31:28]),
        .S({\loop[12].remd_tmp[13][31]_i_3_n_0 ,\loop[12].remd_tmp[13][31]_i_4_n_0 ,\loop[12].remd_tmp[13][31]_i_5_n_0 ,\loop[12].remd_tmp[13][31]_i_6_n_0 }));
  FDRE \loop[12].remd_tmp_reg[13][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][32]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [32]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][33]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [33]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][34]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [34]),
        .R(1'b0));
  CARRY4 \loop[12].remd_tmp_reg[13][34]_i_2 
       (.CI(\loop[12].remd_tmp_reg[13][34]_i_3_n_0 ),
        .CO(\NLW_loop[12].remd_tmp_reg[13][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[12].remd_tmp_reg[13][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[12]_83 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[12].remd_tmp_reg[13][34]_i_3 
       (.CI(\loop[12].remd_tmp_reg[13][31]_i_2_n_0 ),
        .CO({\loop[12].remd_tmp_reg[13][34]_i_3_n_0 ,\loop[12].remd_tmp_reg[13][34]_i_3_n_1 ,\loop[12].remd_tmp_reg[13][34]_i_3_n_2 ,\loop[12].remd_tmp_reg[13][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_24 [34:31]),
        .O({\NLW_loop[12].remd_tmp_reg[13][34]_i_3_O_UNCONNECTED [3],\cal_tmp[12]__0 [34:32]}),
        .S({\loop[12].remd_tmp[13][34]_i_4_n_0 ,\loop[12].remd_tmp[13][34]_i_5_n_0 ,\loop[12].remd_tmp[13][34]_i_6_n_0 ,\loop[12].remd_tmp[13][34]_i_7_n_0 }));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][3]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [3]),
        .R(1'b0));
  CARRY4 \loop[12].remd_tmp_reg[13][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[12].remd_tmp_reg[13][3]_i_2_n_0 ,\loop[12].remd_tmp_reg[13][3]_i_2_n_1 ,\loop[12].remd_tmp_reg[13][3]_i_2_n_2 ,\loop[12].remd_tmp_reg[13][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[11].remd_tmp_reg[12]_24 [2:0],\loop[11].dividend_tmp_reg[12][35]__0_n_0 }),
        .O(\cal_tmp[12]__0 [3:0]),
        .S({\loop[12].remd_tmp[13][3]_i_3_n_0 ,\loop[12].remd_tmp[13][3]_i_4_n_0 ,\loop[12].remd_tmp[13][3]_i_5_n_0 ,\loop[12].remd_tmp[13][3]_i_6_n_0 }));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][4]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [4]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][5]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [5]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][6]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [6]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][7]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [7]),
        .R(1'b0));
  CARRY4 \loop[12].remd_tmp_reg[13][7]_i_2 
       (.CI(\loop[12].remd_tmp_reg[13][3]_i_2_n_0 ),
        .CO({\loop[12].remd_tmp_reg[13][7]_i_2_n_0 ,\loop[12].remd_tmp_reg[13][7]_i_2_n_1 ,\loop[12].remd_tmp_reg[13][7]_i_2_n_2 ,\loop[12].remd_tmp_reg[13][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_24 [6:3]),
        .O(\cal_tmp[12]__0 [7:4]),
        .S({\loop[12].remd_tmp[13][7]_i_3_n_0 ,\loop[12].remd_tmp[13][7]_i_4_n_0 ,\loop[12].remd_tmp[13][7]_i_5_n_0 ,\loop[12].remd_tmp[13][7]_i_6_n_0 }));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][8]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [8]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].remd_tmp[13][9]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_26 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[13].dividend_tmp_reg[14] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[13].dividend_tmp_reg[14][34]_srl15 " *) 
  SRL16E \loop[13].dividend_tmp_reg[14][34]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[15]),
        .Q(\loop[13].dividend_tmp_reg[14][34]_srl15_n_0 ));
  FDRE \loop[13].dividend_tmp_reg[14][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].dividend_tmp_reg[13][34]_srl14_n_0 ),
        .Q(\loop[13].dividend_tmp_reg[14][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [10]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [10]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [11]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [11]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [12]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [12]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [13]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [13]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [14]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [14]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [15]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [15]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [16]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [16]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [17]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [17]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [18]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [18]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [19]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [19]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [20]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [20]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [21]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [21]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [22]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [22]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [23]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [23]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [24]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [24]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [25]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [25]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [26]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [26]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [27]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [27]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [28]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [28]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [29]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [29]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [2]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [2]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [30]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [30]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [31]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [31]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [32]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [32]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [33]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [33]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [3]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [3]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [4]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [4]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [5]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [5]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [6]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [6]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [7]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [7]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [8]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [8]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[12].divisor_tmp_reg[13]_25 [9]),
        .Q(\loop[13].divisor_tmp_reg[14]_27 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][0]_i_1 
       (.I0(\loop[12].dividend_tmp_reg[13][35]__0_n_0 ),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [0]),
        .O(\loop[13].remd_tmp[14][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][10]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [9]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [10]),
        .O(\loop[13].remd_tmp[14][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][11]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [10]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [11]),
        .O(\loop[13].remd_tmp[14][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][11]_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [10]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [11]),
        .O(\loop[13].remd_tmp[14][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][11]_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [9]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [10]),
        .O(\loop[13].remd_tmp[14][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][11]_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [8]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [9]),
        .O(\loop[13].remd_tmp[14][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][11]_i_6 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [7]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [8]),
        .O(\loop[13].remd_tmp[14][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][12]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [11]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [12]),
        .O(\loop[13].remd_tmp[14][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][13]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [12]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [13]),
        .O(\loop[13].remd_tmp[14][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][14]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [13]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [14]),
        .O(\loop[13].remd_tmp[14][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][15]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [14]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [15]),
        .O(\loop[13].remd_tmp[14][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][15]_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [14]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [15]),
        .O(\loop[13].remd_tmp[14][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][15]_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [13]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [14]),
        .O(\loop[13].remd_tmp[14][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][15]_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [12]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [13]),
        .O(\loop[13].remd_tmp[14][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][15]_i_6 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [11]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [12]),
        .O(\loop[13].remd_tmp[14][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][16]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [15]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [16]),
        .O(\loop[13].remd_tmp[14][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][17]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [16]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [17]),
        .O(\loop[13].remd_tmp[14][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][18]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [17]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [18]),
        .O(\loop[13].remd_tmp[14][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][19]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [18]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [19]),
        .O(\loop[13].remd_tmp[14][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][19]_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [18]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [19]),
        .O(\loop[13].remd_tmp[14][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][19]_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [17]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [18]),
        .O(\loop[13].remd_tmp[14][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][19]_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [16]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [17]),
        .O(\loop[13].remd_tmp[14][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][19]_i_6 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [15]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [16]),
        .O(\loop[13].remd_tmp[14][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][1]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [0]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [1]),
        .O(\loop[13].remd_tmp[14][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][20]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [19]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [20]),
        .O(\loop[13].remd_tmp[14][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][21]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [20]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [21]),
        .O(\loop[13].remd_tmp[14][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][22]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [21]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [22]),
        .O(\loop[13].remd_tmp[14][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][23]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [22]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [23]),
        .O(\loop[13].remd_tmp[14][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][23]_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [22]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [23]),
        .O(\loop[13].remd_tmp[14][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][23]_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [21]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [22]),
        .O(\loop[13].remd_tmp[14][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][23]_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [20]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [21]),
        .O(\loop[13].remd_tmp[14][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][23]_i_6 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [19]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [20]),
        .O(\loop[13].remd_tmp[14][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][24]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [23]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [24]),
        .O(\loop[13].remd_tmp[14][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][25]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [24]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [25]),
        .O(\loop[13].remd_tmp[14][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][26]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [25]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [26]),
        .O(\loop[13].remd_tmp[14][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][27]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [26]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [27]),
        .O(\loop[13].remd_tmp[14][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][27]_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [26]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [27]),
        .O(\loop[13].remd_tmp[14][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][27]_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [25]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [26]),
        .O(\loop[13].remd_tmp[14][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][27]_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [24]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [25]),
        .O(\loop[13].remd_tmp[14][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][27]_i_6 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [23]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [24]),
        .O(\loop[13].remd_tmp[14][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][28]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [27]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [28]),
        .O(\loop[13].remd_tmp[14][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][29]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [28]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [29]),
        .O(\loop[13].remd_tmp[14][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][2]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [1]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [2]),
        .O(\loop[13].remd_tmp[14][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][30]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [29]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [30]),
        .O(\loop[13].remd_tmp[14][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][31]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [30]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [31]),
        .O(\loop[13].remd_tmp[14][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][31]_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [30]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [31]),
        .O(\loop[13].remd_tmp[14][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][31]_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [29]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [30]),
        .O(\loop[13].remd_tmp[14][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][31]_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [28]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [29]),
        .O(\loop[13].remd_tmp[14][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][31]_i_6 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [27]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [28]),
        .O(\loop[13].remd_tmp[14][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][32]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [31]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [32]),
        .O(\loop[13].remd_tmp[14][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][33]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [32]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [33]),
        .O(\loop[13].remd_tmp[14][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][34]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [33]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [34]),
        .O(\loop[13].remd_tmp[14][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[13].remd_tmp[14][34]_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [34]),
        .O(\loop[13].remd_tmp[14][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[13].remd_tmp[14][34]_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [33]),
        .O(\loop[13].remd_tmp[14][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][34]_i_6 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [32]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [33]),
        .O(\loop[13].remd_tmp[14][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][34]_i_7 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [31]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [32]),
        .O(\loop[13].remd_tmp[14][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][3]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [2]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [3]),
        .O(\loop[13].remd_tmp[14][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][3]_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [2]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [3]),
        .O(\loop[13].remd_tmp[14][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][3]_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [1]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [2]),
        .O(\loop[13].remd_tmp[14][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[13].remd_tmp[14][3]_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [0]),
        .O(\loop[13].remd_tmp[14][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[13].remd_tmp[14][3]_i_6 
       (.I0(\loop[12].dividend_tmp_reg[13][35]__0_n_0 ),
        .O(\loop[13].remd_tmp[14][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][4]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [3]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [4]),
        .O(\loop[13].remd_tmp[14][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][5]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [4]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [5]),
        .O(\loop[13].remd_tmp[14][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][6]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [5]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [6]),
        .O(\loop[13].remd_tmp[14][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][7]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [6]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [7]),
        .O(\loop[13].remd_tmp[14][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][7]_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [6]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [7]),
        .O(\loop[13].remd_tmp[14][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][7]_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [5]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [6]),
        .O(\loop[13].remd_tmp[14][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][7]_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [4]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [5]),
        .O(\loop[13].remd_tmp[14][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[13].remd_tmp[14][7]_i_6 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [3]),
        .I1(\loop[12].divisor_tmp_reg[13]_25 [4]),
        .O(\loop[13].remd_tmp[14][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][8]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [7]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [8]),
        .O(\loop[13].remd_tmp[14][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][9]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_26 [8]),
        .I1(\cal_tmp[13]_84 ),
        .I2(\cal_tmp[13]__0 [9]),
        .O(\loop[13].remd_tmp[14][9]_i_1_n_0 ));
  FDRE \loop[13].remd_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][0]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [0]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][10]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [10]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][11]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [11]),
        .R(1'b0));
  CARRY4 \loop[13].remd_tmp_reg[14][11]_i_2 
       (.CI(\loop[13].remd_tmp_reg[14][7]_i_2_n_0 ),
        .CO({\loop[13].remd_tmp_reg[14][11]_i_2_n_0 ,\loop[13].remd_tmp_reg[14][11]_i_2_n_1 ,\loop[13].remd_tmp_reg[14][11]_i_2_n_2 ,\loop[13].remd_tmp_reg[14][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_26 [10:7]),
        .O(\cal_tmp[13]__0 [11:8]),
        .S({\loop[13].remd_tmp[14][11]_i_3_n_0 ,\loop[13].remd_tmp[14][11]_i_4_n_0 ,\loop[13].remd_tmp[14][11]_i_5_n_0 ,\loop[13].remd_tmp[14][11]_i_6_n_0 }));
  FDRE \loop[13].remd_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][12]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [12]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][13]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [13]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][14]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [14]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][15]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [15]),
        .R(1'b0));
  CARRY4 \loop[13].remd_tmp_reg[14][15]_i_2 
       (.CI(\loop[13].remd_tmp_reg[14][11]_i_2_n_0 ),
        .CO({\loop[13].remd_tmp_reg[14][15]_i_2_n_0 ,\loop[13].remd_tmp_reg[14][15]_i_2_n_1 ,\loop[13].remd_tmp_reg[14][15]_i_2_n_2 ,\loop[13].remd_tmp_reg[14][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_26 [14:11]),
        .O(\cal_tmp[13]__0 [15:12]),
        .S({\loop[13].remd_tmp[14][15]_i_3_n_0 ,\loop[13].remd_tmp[14][15]_i_4_n_0 ,\loop[13].remd_tmp[14][15]_i_5_n_0 ,\loop[13].remd_tmp[14][15]_i_6_n_0 }));
  FDRE \loop[13].remd_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][16]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [16]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][17]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [17]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][18]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [18]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][19]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [19]),
        .R(1'b0));
  CARRY4 \loop[13].remd_tmp_reg[14][19]_i_2 
       (.CI(\loop[13].remd_tmp_reg[14][15]_i_2_n_0 ),
        .CO({\loop[13].remd_tmp_reg[14][19]_i_2_n_0 ,\loop[13].remd_tmp_reg[14][19]_i_2_n_1 ,\loop[13].remd_tmp_reg[14][19]_i_2_n_2 ,\loop[13].remd_tmp_reg[14][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_26 [18:15]),
        .O(\cal_tmp[13]__0 [19:16]),
        .S({\loop[13].remd_tmp[14][19]_i_3_n_0 ,\loop[13].remd_tmp[14][19]_i_4_n_0 ,\loop[13].remd_tmp[14][19]_i_5_n_0 ,\loop[13].remd_tmp[14][19]_i_6_n_0 }));
  FDRE \loop[13].remd_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][1]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [1]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][20]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [20]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][21]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [21]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][22]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [22]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][23]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [23]),
        .R(1'b0));
  CARRY4 \loop[13].remd_tmp_reg[14][23]_i_2 
       (.CI(\loop[13].remd_tmp_reg[14][19]_i_2_n_0 ),
        .CO({\loop[13].remd_tmp_reg[14][23]_i_2_n_0 ,\loop[13].remd_tmp_reg[14][23]_i_2_n_1 ,\loop[13].remd_tmp_reg[14][23]_i_2_n_2 ,\loop[13].remd_tmp_reg[14][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_26 [22:19]),
        .O(\cal_tmp[13]__0 [23:20]),
        .S({\loop[13].remd_tmp[14][23]_i_3_n_0 ,\loop[13].remd_tmp[14][23]_i_4_n_0 ,\loop[13].remd_tmp[14][23]_i_5_n_0 ,\loop[13].remd_tmp[14][23]_i_6_n_0 }));
  FDRE \loop[13].remd_tmp_reg[14][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][24]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [24]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][25]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [25]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][26]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [26]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][27]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [27]),
        .R(1'b0));
  CARRY4 \loop[13].remd_tmp_reg[14][27]_i_2 
       (.CI(\loop[13].remd_tmp_reg[14][23]_i_2_n_0 ),
        .CO({\loop[13].remd_tmp_reg[14][27]_i_2_n_0 ,\loop[13].remd_tmp_reg[14][27]_i_2_n_1 ,\loop[13].remd_tmp_reg[14][27]_i_2_n_2 ,\loop[13].remd_tmp_reg[14][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_26 [26:23]),
        .O(\cal_tmp[13]__0 [27:24]),
        .S({\loop[13].remd_tmp[14][27]_i_3_n_0 ,\loop[13].remd_tmp[14][27]_i_4_n_0 ,\loop[13].remd_tmp[14][27]_i_5_n_0 ,\loop[13].remd_tmp[14][27]_i_6_n_0 }));
  FDRE \loop[13].remd_tmp_reg[14][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][28]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [28]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][29]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [29]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][2]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [2]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][30]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [30]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][31]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [31]),
        .R(1'b0));
  CARRY4 \loop[13].remd_tmp_reg[14][31]_i_2 
       (.CI(\loop[13].remd_tmp_reg[14][27]_i_2_n_0 ),
        .CO({\loop[13].remd_tmp_reg[14][31]_i_2_n_0 ,\loop[13].remd_tmp_reg[14][31]_i_2_n_1 ,\loop[13].remd_tmp_reg[14][31]_i_2_n_2 ,\loop[13].remd_tmp_reg[14][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_26 [30:27]),
        .O(\cal_tmp[13]__0 [31:28]),
        .S({\loop[13].remd_tmp[14][31]_i_3_n_0 ,\loop[13].remd_tmp[14][31]_i_4_n_0 ,\loop[13].remd_tmp[14][31]_i_5_n_0 ,\loop[13].remd_tmp[14][31]_i_6_n_0 }));
  FDRE \loop[13].remd_tmp_reg[14][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][32]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [32]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][33]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [33]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][34]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [34]),
        .R(1'b0));
  CARRY4 \loop[13].remd_tmp_reg[14][34]_i_2 
       (.CI(\loop[13].remd_tmp_reg[14][34]_i_3_n_0 ),
        .CO(\NLW_loop[13].remd_tmp_reg[14][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[13].remd_tmp_reg[14][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[13]_84 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[13].remd_tmp_reg[14][34]_i_3 
       (.CI(\loop[13].remd_tmp_reg[14][31]_i_2_n_0 ),
        .CO({\loop[13].remd_tmp_reg[14][34]_i_3_n_0 ,\loop[13].remd_tmp_reg[14][34]_i_3_n_1 ,\loop[13].remd_tmp_reg[14][34]_i_3_n_2 ,\loop[13].remd_tmp_reg[14][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_26 [34:31]),
        .O({\NLW_loop[13].remd_tmp_reg[14][34]_i_3_O_UNCONNECTED [3],\cal_tmp[13]__0 [34:32]}),
        .S({\loop[13].remd_tmp[14][34]_i_4_n_0 ,\loop[13].remd_tmp[14][34]_i_5_n_0 ,\loop[13].remd_tmp[14][34]_i_6_n_0 ,\loop[13].remd_tmp[14][34]_i_7_n_0 }));
  FDRE \loop[13].remd_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][3]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [3]),
        .R(1'b0));
  CARRY4 \loop[13].remd_tmp_reg[14][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[13].remd_tmp_reg[14][3]_i_2_n_0 ,\loop[13].remd_tmp_reg[14][3]_i_2_n_1 ,\loop[13].remd_tmp_reg[14][3]_i_2_n_2 ,\loop[13].remd_tmp_reg[14][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[12].remd_tmp_reg[13]_26 [2:0],\loop[12].dividend_tmp_reg[13][35]__0_n_0 }),
        .O(\cal_tmp[13]__0 [3:0]),
        .S({\loop[13].remd_tmp[14][3]_i_3_n_0 ,\loop[13].remd_tmp[14][3]_i_4_n_0 ,\loop[13].remd_tmp[14][3]_i_5_n_0 ,\loop[13].remd_tmp[14][3]_i_6_n_0 }));
  FDRE \loop[13].remd_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][4]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [4]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][5]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [5]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][6]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [6]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][7]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [7]),
        .R(1'b0));
  CARRY4 \loop[13].remd_tmp_reg[14][7]_i_2 
       (.CI(\loop[13].remd_tmp_reg[14][3]_i_2_n_0 ),
        .CO({\loop[13].remd_tmp_reg[14][7]_i_2_n_0 ,\loop[13].remd_tmp_reg[14][7]_i_2_n_1 ,\loop[13].remd_tmp_reg[14][7]_i_2_n_2 ,\loop[13].remd_tmp_reg[14][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_26 [6:3]),
        .O(\cal_tmp[13]__0 [7:4]),
        .S({\loop[13].remd_tmp[14][7]_i_3_n_0 ,\loop[13].remd_tmp[14][7]_i_4_n_0 ,\loop[13].remd_tmp[14][7]_i_5_n_0 ,\loop[13].remd_tmp[14][7]_i_6_n_0 }));
  FDRE \loop[13].remd_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][8]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [8]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].remd_tmp[14][9]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_28 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[14].dividend_tmp_reg[15] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[14].dividend_tmp_reg[15][34]_srl16 " *) 
  SRL16E \loop[14].dividend_tmp_reg[15][34]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[14]),
        .Q(\loop[14].dividend_tmp_reg[15][34]_srl16_n_0 ));
  FDRE \loop[14].dividend_tmp_reg[15][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].dividend_tmp_reg[14][34]_srl15_n_0 ),
        .Q(\loop[14].dividend_tmp_reg[15][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [10]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [10]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [11]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [11]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [12]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [12]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [13]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [13]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [14]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [14]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [15]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [15]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [16]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [16]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [17]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [17]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [18]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [18]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [19]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [19]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [20]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [20]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [21]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [21]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [22]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [22]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [23]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [23]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [24]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [24]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [25]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [25]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [26]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [26]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [27]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [27]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [28]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [28]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [29]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [29]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [2]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [2]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [30]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [30]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [31]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [31]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [32]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [32]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [33]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [33]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [3]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [3]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [4]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [4]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [5]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [5]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [6]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [6]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [7]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [7]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [8]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [8]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[13].divisor_tmp_reg[14]_27 [9]),
        .Q(\loop[14].divisor_tmp_reg[15]_29 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][0]_i_1 
       (.I0(\loop[13].dividend_tmp_reg[14][35]__0_n_0 ),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [0]),
        .O(\loop[14].remd_tmp[15][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][10]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [9]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [10]),
        .O(\loop[14].remd_tmp[15][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][11]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [10]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [11]),
        .O(\loop[14].remd_tmp[15][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][11]_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [10]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [11]),
        .O(\loop[14].remd_tmp[15][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][11]_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [9]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [10]),
        .O(\loop[14].remd_tmp[15][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][11]_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [8]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [9]),
        .O(\loop[14].remd_tmp[15][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][11]_i_6 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [7]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [8]),
        .O(\loop[14].remd_tmp[15][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][12]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [11]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [12]),
        .O(\loop[14].remd_tmp[15][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][13]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [12]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [13]),
        .O(\loop[14].remd_tmp[15][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][14]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [13]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [14]),
        .O(\loop[14].remd_tmp[15][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][15]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [14]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [15]),
        .O(\loop[14].remd_tmp[15][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][15]_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [14]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [15]),
        .O(\loop[14].remd_tmp[15][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][15]_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [13]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [14]),
        .O(\loop[14].remd_tmp[15][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][15]_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [12]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [13]),
        .O(\loop[14].remd_tmp[15][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][15]_i_6 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [11]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [12]),
        .O(\loop[14].remd_tmp[15][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][16]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [15]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [16]),
        .O(\loop[14].remd_tmp[15][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][17]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [16]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [17]),
        .O(\loop[14].remd_tmp[15][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][18]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [17]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [18]),
        .O(\loop[14].remd_tmp[15][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][19]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [18]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [19]),
        .O(\loop[14].remd_tmp[15][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][19]_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [18]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [19]),
        .O(\loop[14].remd_tmp[15][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][19]_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [17]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [18]),
        .O(\loop[14].remd_tmp[15][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][19]_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [16]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [17]),
        .O(\loop[14].remd_tmp[15][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][19]_i_6 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [15]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [16]),
        .O(\loop[14].remd_tmp[15][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][1]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [0]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [1]),
        .O(\loop[14].remd_tmp[15][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][20]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [19]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [20]),
        .O(\loop[14].remd_tmp[15][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][21]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [20]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [21]),
        .O(\loop[14].remd_tmp[15][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][22]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [21]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [22]),
        .O(\loop[14].remd_tmp[15][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][23]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [22]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [23]),
        .O(\loop[14].remd_tmp[15][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][23]_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [22]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [23]),
        .O(\loop[14].remd_tmp[15][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][23]_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [21]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [22]),
        .O(\loop[14].remd_tmp[15][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][23]_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [20]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [21]),
        .O(\loop[14].remd_tmp[15][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][23]_i_6 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [19]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [20]),
        .O(\loop[14].remd_tmp[15][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][24]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [23]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [24]),
        .O(\loop[14].remd_tmp[15][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][25]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [24]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [25]),
        .O(\loop[14].remd_tmp[15][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][26]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [25]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [26]),
        .O(\loop[14].remd_tmp[15][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][27]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [26]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [27]),
        .O(\loop[14].remd_tmp[15][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][27]_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [26]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [27]),
        .O(\loop[14].remd_tmp[15][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][27]_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [25]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [26]),
        .O(\loop[14].remd_tmp[15][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][27]_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [24]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [25]),
        .O(\loop[14].remd_tmp[15][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][27]_i_6 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [23]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [24]),
        .O(\loop[14].remd_tmp[15][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][28]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [27]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [28]),
        .O(\loop[14].remd_tmp[15][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][29]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [28]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [29]),
        .O(\loop[14].remd_tmp[15][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][2]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [1]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [2]),
        .O(\loop[14].remd_tmp[15][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][30]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [29]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [30]),
        .O(\loop[14].remd_tmp[15][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][31]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [30]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [31]),
        .O(\loop[14].remd_tmp[15][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][31]_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [30]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [31]),
        .O(\loop[14].remd_tmp[15][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][31]_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [29]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [30]),
        .O(\loop[14].remd_tmp[15][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][31]_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [28]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [29]),
        .O(\loop[14].remd_tmp[15][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][31]_i_6 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [27]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [28]),
        .O(\loop[14].remd_tmp[15][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][32]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [31]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [32]),
        .O(\loop[14].remd_tmp[15][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][33]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [32]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [33]),
        .O(\loop[14].remd_tmp[15][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][34]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [33]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [34]),
        .O(\loop[14].remd_tmp[15][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[14].remd_tmp[15][34]_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [34]),
        .O(\loop[14].remd_tmp[15][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[14].remd_tmp[15][34]_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [33]),
        .O(\loop[14].remd_tmp[15][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][34]_i_6 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [32]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [33]),
        .O(\loop[14].remd_tmp[15][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][34]_i_7 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [31]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [32]),
        .O(\loop[14].remd_tmp[15][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][3]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [2]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [3]),
        .O(\loop[14].remd_tmp[15][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][3]_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [2]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [3]),
        .O(\loop[14].remd_tmp[15][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][3]_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [1]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [2]),
        .O(\loop[14].remd_tmp[15][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[14].remd_tmp[15][3]_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [0]),
        .O(\loop[14].remd_tmp[15][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[14].remd_tmp[15][3]_i_6 
       (.I0(\loop[13].dividend_tmp_reg[14][35]__0_n_0 ),
        .O(\loop[14].remd_tmp[15][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][4]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [3]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [4]),
        .O(\loop[14].remd_tmp[15][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][5]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [4]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [5]),
        .O(\loop[14].remd_tmp[15][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][6]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [5]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [6]),
        .O(\loop[14].remd_tmp[15][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][7]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [6]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [7]),
        .O(\loop[14].remd_tmp[15][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][7]_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [6]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [7]),
        .O(\loop[14].remd_tmp[15][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][7]_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [5]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [6]),
        .O(\loop[14].remd_tmp[15][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][7]_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [4]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [5]),
        .O(\loop[14].remd_tmp[15][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[14].remd_tmp[15][7]_i_6 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [3]),
        .I1(\loop[13].divisor_tmp_reg[14]_27 [4]),
        .O(\loop[14].remd_tmp[15][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][8]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [7]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [8]),
        .O(\loop[14].remd_tmp[15][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][9]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_28 [8]),
        .I1(\cal_tmp[14]_85 ),
        .I2(\cal_tmp[14]__0 [9]),
        .O(\loop[14].remd_tmp[15][9]_i_1_n_0 ));
  FDRE \loop[14].remd_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][0]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [0]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][10]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [10]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][11]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [11]),
        .R(1'b0));
  CARRY4 \loop[14].remd_tmp_reg[15][11]_i_2 
       (.CI(\loop[14].remd_tmp_reg[15][7]_i_2_n_0 ),
        .CO({\loop[14].remd_tmp_reg[15][11]_i_2_n_0 ,\loop[14].remd_tmp_reg[15][11]_i_2_n_1 ,\loop[14].remd_tmp_reg[15][11]_i_2_n_2 ,\loop[14].remd_tmp_reg[15][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_28 [10:7]),
        .O(\cal_tmp[14]__0 [11:8]),
        .S({\loop[14].remd_tmp[15][11]_i_3_n_0 ,\loop[14].remd_tmp[15][11]_i_4_n_0 ,\loop[14].remd_tmp[15][11]_i_5_n_0 ,\loop[14].remd_tmp[15][11]_i_6_n_0 }));
  FDRE \loop[14].remd_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][12]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [12]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][13]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [13]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][14]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [14]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][15]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [15]),
        .R(1'b0));
  CARRY4 \loop[14].remd_tmp_reg[15][15]_i_2 
       (.CI(\loop[14].remd_tmp_reg[15][11]_i_2_n_0 ),
        .CO({\loop[14].remd_tmp_reg[15][15]_i_2_n_0 ,\loop[14].remd_tmp_reg[15][15]_i_2_n_1 ,\loop[14].remd_tmp_reg[15][15]_i_2_n_2 ,\loop[14].remd_tmp_reg[15][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_28 [14:11]),
        .O(\cal_tmp[14]__0 [15:12]),
        .S({\loop[14].remd_tmp[15][15]_i_3_n_0 ,\loop[14].remd_tmp[15][15]_i_4_n_0 ,\loop[14].remd_tmp[15][15]_i_5_n_0 ,\loop[14].remd_tmp[15][15]_i_6_n_0 }));
  FDRE \loop[14].remd_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][16]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [16]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][17]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [17]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][18]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [18]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][19]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [19]),
        .R(1'b0));
  CARRY4 \loop[14].remd_tmp_reg[15][19]_i_2 
       (.CI(\loop[14].remd_tmp_reg[15][15]_i_2_n_0 ),
        .CO({\loop[14].remd_tmp_reg[15][19]_i_2_n_0 ,\loop[14].remd_tmp_reg[15][19]_i_2_n_1 ,\loop[14].remd_tmp_reg[15][19]_i_2_n_2 ,\loop[14].remd_tmp_reg[15][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_28 [18:15]),
        .O(\cal_tmp[14]__0 [19:16]),
        .S({\loop[14].remd_tmp[15][19]_i_3_n_0 ,\loop[14].remd_tmp[15][19]_i_4_n_0 ,\loop[14].remd_tmp[15][19]_i_5_n_0 ,\loop[14].remd_tmp[15][19]_i_6_n_0 }));
  FDRE \loop[14].remd_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][1]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [1]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][20]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [20]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][21]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [21]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][22]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [22]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][23]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [23]),
        .R(1'b0));
  CARRY4 \loop[14].remd_tmp_reg[15][23]_i_2 
       (.CI(\loop[14].remd_tmp_reg[15][19]_i_2_n_0 ),
        .CO({\loop[14].remd_tmp_reg[15][23]_i_2_n_0 ,\loop[14].remd_tmp_reg[15][23]_i_2_n_1 ,\loop[14].remd_tmp_reg[15][23]_i_2_n_2 ,\loop[14].remd_tmp_reg[15][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_28 [22:19]),
        .O(\cal_tmp[14]__0 [23:20]),
        .S({\loop[14].remd_tmp[15][23]_i_3_n_0 ,\loop[14].remd_tmp[15][23]_i_4_n_0 ,\loop[14].remd_tmp[15][23]_i_5_n_0 ,\loop[14].remd_tmp[15][23]_i_6_n_0 }));
  FDRE \loop[14].remd_tmp_reg[15][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][24]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [24]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][25]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [25]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][26]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [26]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][27]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [27]),
        .R(1'b0));
  CARRY4 \loop[14].remd_tmp_reg[15][27]_i_2 
       (.CI(\loop[14].remd_tmp_reg[15][23]_i_2_n_0 ),
        .CO({\loop[14].remd_tmp_reg[15][27]_i_2_n_0 ,\loop[14].remd_tmp_reg[15][27]_i_2_n_1 ,\loop[14].remd_tmp_reg[15][27]_i_2_n_2 ,\loop[14].remd_tmp_reg[15][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_28 [26:23]),
        .O(\cal_tmp[14]__0 [27:24]),
        .S({\loop[14].remd_tmp[15][27]_i_3_n_0 ,\loop[14].remd_tmp[15][27]_i_4_n_0 ,\loop[14].remd_tmp[15][27]_i_5_n_0 ,\loop[14].remd_tmp[15][27]_i_6_n_0 }));
  FDRE \loop[14].remd_tmp_reg[15][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][28]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [28]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][29]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [29]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][2]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [2]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][30]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [30]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][31]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [31]),
        .R(1'b0));
  CARRY4 \loop[14].remd_tmp_reg[15][31]_i_2 
       (.CI(\loop[14].remd_tmp_reg[15][27]_i_2_n_0 ),
        .CO({\loop[14].remd_tmp_reg[15][31]_i_2_n_0 ,\loop[14].remd_tmp_reg[15][31]_i_2_n_1 ,\loop[14].remd_tmp_reg[15][31]_i_2_n_2 ,\loop[14].remd_tmp_reg[15][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_28 [30:27]),
        .O(\cal_tmp[14]__0 [31:28]),
        .S({\loop[14].remd_tmp[15][31]_i_3_n_0 ,\loop[14].remd_tmp[15][31]_i_4_n_0 ,\loop[14].remd_tmp[15][31]_i_5_n_0 ,\loop[14].remd_tmp[15][31]_i_6_n_0 }));
  FDRE \loop[14].remd_tmp_reg[15][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][32]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [32]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][33]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [33]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][34]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [34]),
        .R(1'b0));
  CARRY4 \loop[14].remd_tmp_reg[15][34]_i_2 
       (.CI(\loop[14].remd_tmp_reg[15][34]_i_3_n_0 ),
        .CO(\NLW_loop[14].remd_tmp_reg[15][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[14].remd_tmp_reg[15][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[14]_85 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[14].remd_tmp_reg[15][34]_i_3 
       (.CI(\loop[14].remd_tmp_reg[15][31]_i_2_n_0 ),
        .CO({\loop[14].remd_tmp_reg[15][34]_i_3_n_0 ,\loop[14].remd_tmp_reg[15][34]_i_3_n_1 ,\loop[14].remd_tmp_reg[15][34]_i_3_n_2 ,\loop[14].remd_tmp_reg[15][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_28 [34:31]),
        .O({\NLW_loop[14].remd_tmp_reg[15][34]_i_3_O_UNCONNECTED [3],\cal_tmp[14]__0 [34:32]}),
        .S({\loop[14].remd_tmp[15][34]_i_4_n_0 ,\loop[14].remd_tmp[15][34]_i_5_n_0 ,\loop[14].remd_tmp[15][34]_i_6_n_0 ,\loop[14].remd_tmp[15][34]_i_7_n_0 }));
  FDRE \loop[14].remd_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][3]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [3]),
        .R(1'b0));
  CARRY4 \loop[14].remd_tmp_reg[15][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[14].remd_tmp_reg[15][3]_i_2_n_0 ,\loop[14].remd_tmp_reg[15][3]_i_2_n_1 ,\loop[14].remd_tmp_reg[15][3]_i_2_n_2 ,\loop[14].remd_tmp_reg[15][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[13].remd_tmp_reg[14]_28 [2:0],\loop[13].dividend_tmp_reg[14][35]__0_n_0 }),
        .O(\cal_tmp[14]__0 [3:0]),
        .S({\loop[14].remd_tmp[15][3]_i_3_n_0 ,\loop[14].remd_tmp[15][3]_i_4_n_0 ,\loop[14].remd_tmp[15][3]_i_5_n_0 ,\loop[14].remd_tmp[15][3]_i_6_n_0 }));
  FDRE \loop[14].remd_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][4]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [4]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][5]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [5]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][6]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [6]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][7]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [7]),
        .R(1'b0));
  CARRY4 \loop[14].remd_tmp_reg[15][7]_i_2 
       (.CI(\loop[14].remd_tmp_reg[15][3]_i_2_n_0 ),
        .CO({\loop[14].remd_tmp_reg[15][7]_i_2_n_0 ,\loop[14].remd_tmp_reg[15][7]_i_2_n_1 ,\loop[14].remd_tmp_reg[15][7]_i_2_n_2 ,\loop[14].remd_tmp_reg[15][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_28 [6:3]),
        .O(\cal_tmp[14]__0 [7:4]),
        .S({\loop[14].remd_tmp[15][7]_i_3_n_0 ,\loop[14].remd_tmp[15][7]_i_4_n_0 ,\loop[14].remd_tmp[15][7]_i_5_n_0 ,\loop[14].remd_tmp[15][7]_i_6_n_0 }));
  FDRE \loop[14].remd_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][8]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [8]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].remd_tmp[15][9]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_30 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[15].dividend_tmp_reg[16] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[15].dividend_tmp_reg[16][34]_srl17 " *) 
  SRLC32E \loop[15].dividend_tmp_reg[16][34]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[13]),
        .Q(\loop[15].dividend_tmp_reg[16][34]_srl17_n_0 ),
        .Q31(\NLW_loop[15].dividend_tmp_reg[16][34]_srl17_Q31_UNCONNECTED ));
  FDRE \loop[15].dividend_tmp_reg[16][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].dividend_tmp_reg[15][34]_srl16_n_0 ),
        .Q(\loop[15].dividend_tmp_reg[16][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [10]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [10]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [11]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [11]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [12]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [12]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [13]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [13]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [14]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [14]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [15]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [15]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [16]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [16]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [17]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [17]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [18]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [18]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [19]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [19]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [20]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [20]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [21]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [21]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [22]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [22]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [23]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [23]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [24]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [24]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [25]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [25]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [26]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [26]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [27]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [27]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [28]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [28]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [29]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [29]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [2]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [2]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [30]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [30]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [31]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [31]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [32]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [32]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [33]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [33]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [3]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [3]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [4]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [4]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [5]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [5]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [6]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [6]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [7]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [7]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [8]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [8]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[14].divisor_tmp_reg[15]_29 [9]),
        .Q(\loop[15].divisor_tmp_reg[16]_31 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][0]_i_1 
       (.I0(\loop[14].dividend_tmp_reg[15][35]__0_n_0 ),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [0]),
        .O(\loop[15].remd_tmp[16][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][10]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [9]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [10]),
        .O(\loop[15].remd_tmp[16][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][11]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [10]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [11]),
        .O(\loop[15].remd_tmp[16][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][11]_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [10]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [11]),
        .O(\loop[15].remd_tmp[16][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][11]_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [9]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [10]),
        .O(\loop[15].remd_tmp[16][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][11]_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [8]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [9]),
        .O(\loop[15].remd_tmp[16][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][11]_i_6 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [7]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [8]),
        .O(\loop[15].remd_tmp[16][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][12]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [11]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [12]),
        .O(\loop[15].remd_tmp[16][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][13]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [12]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [13]),
        .O(\loop[15].remd_tmp[16][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][14]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [13]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [14]),
        .O(\loop[15].remd_tmp[16][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][15]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [14]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [15]),
        .O(\loop[15].remd_tmp[16][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][15]_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [14]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [15]),
        .O(\loop[15].remd_tmp[16][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][15]_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [13]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [14]),
        .O(\loop[15].remd_tmp[16][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][15]_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [12]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [13]),
        .O(\loop[15].remd_tmp[16][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][15]_i_6 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [11]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [12]),
        .O(\loop[15].remd_tmp[16][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][16]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [15]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [16]),
        .O(\loop[15].remd_tmp[16][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][17]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [16]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [17]),
        .O(\loop[15].remd_tmp[16][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][18]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [17]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [18]),
        .O(\loop[15].remd_tmp[16][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][19]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [18]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [19]),
        .O(\loop[15].remd_tmp[16][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][19]_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [18]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [19]),
        .O(\loop[15].remd_tmp[16][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][19]_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [17]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [18]),
        .O(\loop[15].remd_tmp[16][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][19]_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [16]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [17]),
        .O(\loop[15].remd_tmp[16][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][19]_i_6 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [15]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [16]),
        .O(\loop[15].remd_tmp[16][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][1]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [0]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [1]),
        .O(\loop[15].remd_tmp[16][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][20]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [19]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [20]),
        .O(\loop[15].remd_tmp[16][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][21]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [20]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [21]),
        .O(\loop[15].remd_tmp[16][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][22]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [21]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [22]),
        .O(\loop[15].remd_tmp[16][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][23]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [22]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [23]),
        .O(\loop[15].remd_tmp[16][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][23]_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [22]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [23]),
        .O(\loop[15].remd_tmp[16][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][23]_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [21]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [22]),
        .O(\loop[15].remd_tmp[16][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][23]_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [20]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [21]),
        .O(\loop[15].remd_tmp[16][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][23]_i_6 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [19]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [20]),
        .O(\loop[15].remd_tmp[16][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][24]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [23]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [24]),
        .O(\loop[15].remd_tmp[16][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][25]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [24]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [25]),
        .O(\loop[15].remd_tmp[16][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][26]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [25]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [26]),
        .O(\loop[15].remd_tmp[16][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][27]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [26]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [27]),
        .O(\loop[15].remd_tmp[16][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][27]_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [26]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [27]),
        .O(\loop[15].remd_tmp[16][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][27]_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [25]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [26]),
        .O(\loop[15].remd_tmp[16][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][27]_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [24]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [25]),
        .O(\loop[15].remd_tmp[16][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][27]_i_6 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [23]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [24]),
        .O(\loop[15].remd_tmp[16][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][28]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [27]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [28]),
        .O(\loop[15].remd_tmp[16][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][29]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [28]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [29]),
        .O(\loop[15].remd_tmp[16][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][2]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [1]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [2]),
        .O(\loop[15].remd_tmp[16][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][30]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [29]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [30]),
        .O(\loop[15].remd_tmp[16][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][31]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [30]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [31]),
        .O(\loop[15].remd_tmp[16][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][31]_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [30]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [31]),
        .O(\loop[15].remd_tmp[16][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][31]_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [29]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [30]),
        .O(\loop[15].remd_tmp[16][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][31]_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [28]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [29]),
        .O(\loop[15].remd_tmp[16][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][31]_i_6 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [27]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [28]),
        .O(\loop[15].remd_tmp[16][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][32]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [31]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [32]),
        .O(\loop[15].remd_tmp[16][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][33]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [32]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [33]),
        .O(\loop[15].remd_tmp[16][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][34]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [33]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [34]),
        .O(\loop[15].remd_tmp[16][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[15].remd_tmp[16][34]_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [34]),
        .O(\loop[15].remd_tmp[16][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[15].remd_tmp[16][34]_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [33]),
        .O(\loop[15].remd_tmp[16][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][34]_i_6 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [32]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [33]),
        .O(\loop[15].remd_tmp[16][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][34]_i_7 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [31]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [32]),
        .O(\loop[15].remd_tmp[16][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][3]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [2]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [3]),
        .O(\loop[15].remd_tmp[16][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][3]_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [2]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [3]),
        .O(\loop[15].remd_tmp[16][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][3]_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [1]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [2]),
        .O(\loop[15].remd_tmp[16][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[15].remd_tmp[16][3]_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [0]),
        .O(\loop[15].remd_tmp[16][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[15].remd_tmp[16][3]_i_6 
       (.I0(\loop[14].dividend_tmp_reg[15][35]__0_n_0 ),
        .O(\loop[15].remd_tmp[16][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][4]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [3]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [4]),
        .O(\loop[15].remd_tmp[16][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][5]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [4]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [5]),
        .O(\loop[15].remd_tmp[16][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][6]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [5]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [6]),
        .O(\loop[15].remd_tmp[16][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][7]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [6]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [7]),
        .O(\loop[15].remd_tmp[16][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][7]_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [6]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [7]),
        .O(\loop[15].remd_tmp[16][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][7]_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [5]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [6]),
        .O(\loop[15].remd_tmp[16][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][7]_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [4]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [5]),
        .O(\loop[15].remd_tmp[16][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[15].remd_tmp[16][7]_i_6 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [3]),
        .I1(\loop[14].divisor_tmp_reg[15]_29 [4]),
        .O(\loop[15].remd_tmp[16][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][8]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [7]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [8]),
        .O(\loop[15].remd_tmp[16][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][9]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_30 [8]),
        .I1(\cal_tmp[15]_86 ),
        .I2(\cal_tmp[15]__0 [9]),
        .O(\loop[15].remd_tmp[16][9]_i_1_n_0 ));
  FDRE \loop[15].remd_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][0]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [0]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][10]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [10]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][11]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [11]),
        .R(1'b0));
  CARRY4 \loop[15].remd_tmp_reg[16][11]_i_2 
       (.CI(\loop[15].remd_tmp_reg[16][7]_i_2_n_0 ),
        .CO({\loop[15].remd_tmp_reg[16][11]_i_2_n_0 ,\loop[15].remd_tmp_reg[16][11]_i_2_n_1 ,\loop[15].remd_tmp_reg[16][11]_i_2_n_2 ,\loop[15].remd_tmp_reg[16][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_30 [10:7]),
        .O(\cal_tmp[15]__0 [11:8]),
        .S({\loop[15].remd_tmp[16][11]_i_3_n_0 ,\loop[15].remd_tmp[16][11]_i_4_n_0 ,\loop[15].remd_tmp[16][11]_i_5_n_0 ,\loop[15].remd_tmp[16][11]_i_6_n_0 }));
  FDRE \loop[15].remd_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][12]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [12]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][13]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [13]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][14]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [14]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][15]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [15]),
        .R(1'b0));
  CARRY4 \loop[15].remd_tmp_reg[16][15]_i_2 
       (.CI(\loop[15].remd_tmp_reg[16][11]_i_2_n_0 ),
        .CO({\loop[15].remd_tmp_reg[16][15]_i_2_n_0 ,\loop[15].remd_tmp_reg[16][15]_i_2_n_1 ,\loop[15].remd_tmp_reg[16][15]_i_2_n_2 ,\loop[15].remd_tmp_reg[16][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_30 [14:11]),
        .O(\cal_tmp[15]__0 [15:12]),
        .S({\loop[15].remd_tmp[16][15]_i_3_n_0 ,\loop[15].remd_tmp[16][15]_i_4_n_0 ,\loop[15].remd_tmp[16][15]_i_5_n_0 ,\loop[15].remd_tmp[16][15]_i_6_n_0 }));
  FDRE \loop[15].remd_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][16]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [16]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][17]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [17]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][18]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [18]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][19]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [19]),
        .R(1'b0));
  CARRY4 \loop[15].remd_tmp_reg[16][19]_i_2 
       (.CI(\loop[15].remd_tmp_reg[16][15]_i_2_n_0 ),
        .CO({\loop[15].remd_tmp_reg[16][19]_i_2_n_0 ,\loop[15].remd_tmp_reg[16][19]_i_2_n_1 ,\loop[15].remd_tmp_reg[16][19]_i_2_n_2 ,\loop[15].remd_tmp_reg[16][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_30 [18:15]),
        .O(\cal_tmp[15]__0 [19:16]),
        .S({\loop[15].remd_tmp[16][19]_i_3_n_0 ,\loop[15].remd_tmp[16][19]_i_4_n_0 ,\loop[15].remd_tmp[16][19]_i_5_n_0 ,\loop[15].remd_tmp[16][19]_i_6_n_0 }));
  FDRE \loop[15].remd_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][1]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [1]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][20]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [20]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][21]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [21]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][22]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [22]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][23]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [23]),
        .R(1'b0));
  CARRY4 \loop[15].remd_tmp_reg[16][23]_i_2 
       (.CI(\loop[15].remd_tmp_reg[16][19]_i_2_n_0 ),
        .CO({\loop[15].remd_tmp_reg[16][23]_i_2_n_0 ,\loop[15].remd_tmp_reg[16][23]_i_2_n_1 ,\loop[15].remd_tmp_reg[16][23]_i_2_n_2 ,\loop[15].remd_tmp_reg[16][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_30 [22:19]),
        .O(\cal_tmp[15]__0 [23:20]),
        .S({\loop[15].remd_tmp[16][23]_i_3_n_0 ,\loop[15].remd_tmp[16][23]_i_4_n_0 ,\loop[15].remd_tmp[16][23]_i_5_n_0 ,\loop[15].remd_tmp[16][23]_i_6_n_0 }));
  FDRE \loop[15].remd_tmp_reg[16][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][24]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [24]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][25]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [25]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][26]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [26]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][27]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [27]),
        .R(1'b0));
  CARRY4 \loop[15].remd_tmp_reg[16][27]_i_2 
       (.CI(\loop[15].remd_tmp_reg[16][23]_i_2_n_0 ),
        .CO({\loop[15].remd_tmp_reg[16][27]_i_2_n_0 ,\loop[15].remd_tmp_reg[16][27]_i_2_n_1 ,\loop[15].remd_tmp_reg[16][27]_i_2_n_2 ,\loop[15].remd_tmp_reg[16][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_30 [26:23]),
        .O(\cal_tmp[15]__0 [27:24]),
        .S({\loop[15].remd_tmp[16][27]_i_3_n_0 ,\loop[15].remd_tmp[16][27]_i_4_n_0 ,\loop[15].remd_tmp[16][27]_i_5_n_0 ,\loop[15].remd_tmp[16][27]_i_6_n_0 }));
  FDRE \loop[15].remd_tmp_reg[16][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][28]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [28]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][29]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [29]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][2]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [2]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][30]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [30]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][31]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [31]),
        .R(1'b0));
  CARRY4 \loop[15].remd_tmp_reg[16][31]_i_2 
       (.CI(\loop[15].remd_tmp_reg[16][27]_i_2_n_0 ),
        .CO({\loop[15].remd_tmp_reg[16][31]_i_2_n_0 ,\loop[15].remd_tmp_reg[16][31]_i_2_n_1 ,\loop[15].remd_tmp_reg[16][31]_i_2_n_2 ,\loop[15].remd_tmp_reg[16][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_30 [30:27]),
        .O(\cal_tmp[15]__0 [31:28]),
        .S({\loop[15].remd_tmp[16][31]_i_3_n_0 ,\loop[15].remd_tmp[16][31]_i_4_n_0 ,\loop[15].remd_tmp[16][31]_i_5_n_0 ,\loop[15].remd_tmp[16][31]_i_6_n_0 }));
  FDRE \loop[15].remd_tmp_reg[16][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][32]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [32]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][33]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [33]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][34]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [34]),
        .R(1'b0));
  CARRY4 \loop[15].remd_tmp_reg[16][34]_i_2 
       (.CI(\loop[15].remd_tmp_reg[16][34]_i_3_n_0 ),
        .CO(\NLW_loop[15].remd_tmp_reg[16][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[15].remd_tmp_reg[16][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[15]_86 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[15].remd_tmp_reg[16][34]_i_3 
       (.CI(\loop[15].remd_tmp_reg[16][31]_i_2_n_0 ),
        .CO({\loop[15].remd_tmp_reg[16][34]_i_3_n_0 ,\loop[15].remd_tmp_reg[16][34]_i_3_n_1 ,\loop[15].remd_tmp_reg[16][34]_i_3_n_2 ,\loop[15].remd_tmp_reg[16][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_30 [34:31]),
        .O({\NLW_loop[15].remd_tmp_reg[16][34]_i_3_O_UNCONNECTED [3],\cal_tmp[15]__0 [34:32]}),
        .S({\loop[15].remd_tmp[16][34]_i_4_n_0 ,\loop[15].remd_tmp[16][34]_i_5_n_0 ,\loop[15].remd_tmp[16][34]_i_6_n_0 ,\loop[15].remd_tmp[16][34]_i_7_n_0 }));
  FDRE \loop[15].remd_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][3]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [3]),
        .R(1'b0));
  CARRY4 \loop[15].remd_tmp_reg[16][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[15].remd_tmp_reg[16][3]_i_2_n_0 ,\loop[15].remd_tmp_reg[16][3]_i_2_n_1 ,\loop[15].remd_tmp_reg[16][3]_i_2_n_2 ,\loop[15].remd_tmp_reg[16][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[14].remd_tmp_reg[15]_30 [2:0],\loop[14].dividend_tmp_reg[15][35]__0_n_0 }),
        .O(\cal_tmp[15]__0 [3:0]),
        .S({\loop[15].remd_tmp[16][3]_i_3_n_0 ,\loop[15].remd_tmp[16][3]_i_4_n_0 ,\loop[15].remd_tmp[16][3]_i_5_n_0 ,\loop[15].remd_tmp[16][3]_i_6_n_0 }));
  FDRE \loop[15].remd_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][4]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [4]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][5]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [5]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][6]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [6]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][7]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [7]),
        .R(1'b0));
  CARRY4 \loop[15].remd_tmp_reg[16][7]_i_2 
       (.CI(\loop[15].remd_tmp_reg[16][3]_i_2_n_0 ),
        .CO({\loop[15].remd_tmp_reg[16][7]_i_2_n_0 ,\loop[15].remd_tmp_reg[16][7]_i_2_n_1 ,\loop[15].remd_tmp_reg[16][7]_i_2_n_2 ,\loop[15].remd_tmp_reg[16][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_30 [6:3]),
        .O(\cal_tmp[15]__0 [7:4]),
        .S({\loop[15].remd_tmp[16][7]_i_3_n_0 ,\loop[15].remd_tmp[16][7]_i_4_n_0 ,\loop[15].remd_tmp[16][7]_i_5_n_0 ,\loop[15].remd_tmp[16][7]_i_6_n_0 }));
  FDRE \loop[15].remd_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][8]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [8]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].remd_tmp[16][9]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_32 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[16].dividend_tmp_reg[17] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[16].dividend_tmp_reg[17][34]_srl18 " *) 
  SRLC32E \loop[16].dividend_tmp_reg[17][34]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[12]),
        .Q(\loop[16].dividend_tmp_reg[17][34]_srl18_n_0 ),
        .Q31(\NLW_loop[16].dividend_tmp_reg[17][34]_srl18_Q31_UNCONNECTED ));
  FDRE \loop[16].dividend_tmp_reg[17][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].dividend_tmp_reg[16][34]_srl17_n_0 ),
        .Q(\loop[16].dividend_tmp_reg[17][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [10]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [10]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [11]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [11]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [12]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [12]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [13]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [13]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [14]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [14]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [15]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [15]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [16]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [16]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [17]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [17]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [18]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [18]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [19]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [19]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [20]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [20]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [21]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [21]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [22]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [22]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [23]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [23]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [24]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [24]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [25]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [25]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [26]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [26]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [27]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [27]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [28]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [28]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [29]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [29]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [2]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [2]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [30]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [30]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [31]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [31]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [32]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [32]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [33]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [33]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [3]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [3]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [4]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [4]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [5]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [5]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [6]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [6]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [7]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [7]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [8]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [8]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[15].divisor_tmp_reg[16]_31 [9]),
        .Q(\loop[16].divisor_tmp_reg[17]_33 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][0]_i_1 
       (.I0(\loop[15].dividend_tmp_reg[16][35]__0_n_0 ),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [0]),
        .O(\loop[16].remd_tmp[17][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][10]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [9]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [10]),
        .O(\loop[16].remd_tmp[17][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][11]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [10]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [11]),
        .O(\loop[16].remd_tmp[17][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][11]_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [10]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [11]),
        .O(\loop[16].remd_tmp[17][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][11]_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [9]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [10]),
        .O(\loop[16].remd_tmp[17][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][11]_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [8]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [9]),
        .O(\loop[16].remd_tmp[17][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][11]_i_6 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [7]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [8]),
        .O(\loop[16].remd_tmp[17][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][12]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [11]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [12]),
        .O(\loop[16].remd_tmp[17][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][13]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [12]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [13]),
        .O(\loop[16].remd_tmp[17][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][14]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [13]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [14]),
        .O(\loop[16].remd_tmp[17][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][15]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [14]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [15]),
        .O(\loop[16].remd_tmp[17][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][15]_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [14]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [15]),
        .O(\loop[16].remd_tmp[17][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][15]_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [13]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [14]),
        .O(\loop[16].remd_tmp[17][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][15]_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [12]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [13]),
        .O(\loop[16].remd_tmp[17][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][15]_i_6 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [11]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [12]),
        .O(\loop[16].remd_tmp[17][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][16]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [15]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [16]),
        .O(\loop[16].remd_tmp[17][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][17]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [16]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [17]),
        .O(\loop[16].remd_tmp[17][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][18]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [17]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [18]),
        .O(\loop[16].remd_tmp[17][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][19]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [18]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [19]),
        .O(\loop[16].remd_tmp[17][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][19]_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [18]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [19]),
        .O(\loop[16].remd_tmp[17][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][19]_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [17]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [18]),
        .O(\loop[16].remd_tmp[17][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][19]_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [16]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [17]),
        .O(\loop[16].remd_tmp[17][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][19]_i_6 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [15]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [16]),
        .O(\loop[16].remd_tmp[17][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][1]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [0]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [1]),
        .O(\loop[16].remd_tmp[17][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][20]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [19]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [20]),
        .O(\loop[16].remd_tmp[17][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][21]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [20]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [21]),
        .O(\loop[16].remd_tmp[17][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][22]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [21]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [22]),
        .O(\loop[16].remd_tmp[17][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][23]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [22]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [23]),
        .O(\loop[16].remd_tmp[17][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][23]_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [22]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [23]),
        .O(\loop[16].remd_tmp[17][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][23]_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [21]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [22]),
        .O(\loop[16].remd_tmp[17][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][23]_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [20]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [21]),
        .O(\loop[16].remd_tmp[17][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][23]_i_6 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [19]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [20]),
        .O(\loop[16].remd_tmp[17][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][24]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [23]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [24]),
        .O(\loop[16].remd_tmp[17][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][25]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [24]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [25]),
        .O(\loop[16].remd_tmp[17][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][26]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [25]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [26]),
        .O(\loop[16].remd_tmp[17][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][27]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [26]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [27]),
        .O(\loop[16].remd_tmp[17][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][27]_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [26]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [27]),
        .O(\loop[16].remd_tmp[17][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][27]_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [25]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [26]),
        .O(\loop[16].remd_tmp[17][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][27]_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [24]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [25]),
        .O(\loop[16].remd_tmp[17][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][27]_i_6 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [23]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [24]),
        .O(\loop[16].remd_tmp[17][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][28]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [27]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [28]),
        .O(\loop[16].remd_tmp[17][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][29]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [28]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [29]),
        .O(\loop[16].remd_tmp[17][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][2]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [1]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [2]),
        .O(\loop[16].remd_tmp[17][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][30]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [29]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [30]),
        .O(\loop[16].remd_tmp[17][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][31]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [30]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [31]),
        .O(\loop[16].remd_tmp[17][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][31]_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [30]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [31]),
        .O(\loop[16].remd_tmp[17][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][31]_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [29]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [30]),
        .O(\loop[16].remd_tmp[17][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][31]_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [28]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [29]),
        .O(\loop[16].remd_tmp[17][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][31]_i_6 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [27]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [28]),
        .O(\loop[16].remd_tmp[17][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][32]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [31]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [32]),
        .O(\loop[16].remd_tmp[17][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][33]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [32]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [33]),
        .O(\loop[16].remd_tmp[17][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][34]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [33]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [34]),
        .O(\loop[16].remd_tmp[17][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[16].remd_tmp[17][34]_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [34]),
        .O(\loop[16].remd_tmp[17][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[16].remd_tmp[17][34]_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [33]),
        .O(\loop[16].remd_tmp[17][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][34]_i_6 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [32]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [33]),
        .O(\loop[16].remd_tmp[17][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][34]_i_7 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [31]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [32]),
        .O(\loop[16].remd_tmp[17][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][3]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [2]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [3]),
        .O(\loop[16].remd_tmp[17][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][3]_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [2]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [3]),
        .O(\loop[16].remd_tmp[17][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][3]_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [1]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [2]),
        .O(\loop[16].remd_tmp[17][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[16].remd_tmp[17][3]_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [0]),
        .O(\loop[16].remd_tmp[17][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[16].remd_tmp[17][3]_i_6 
       (.I0(\loop[15].dividend_tmp_reg[16][35]__0_n_0 ),
        .O(\loop[16].remd_tmp[17][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][4]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [3]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [4]),
        .O(\loop[16].remd_tmp[17][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][5]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [4]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [5]),
        .O(\loop[16].remd_tmp[17][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][6]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [5]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [6]),
        .O(\loop[16].remd_tmp[17][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][7]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [6]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [7]),
        .O(\loop[16].remd_tmp[17][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][7]_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [6]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [7]),
        .O(\loop[16].remd_tmp[17][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][7]_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [5]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [6]),
        .O(\loop[16].remd_tmp[17][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][7]_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [4]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [5]),
        .O(\loop[16].remd_tmp[17][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[16].remd_tmp[17][7]_i_6 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [3]),
        .I1(\loop[15].divisor_tmp_reg[16]_31 [4]),
        .O(\loop[16].remd_tmp[17][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][8]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [7]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [8]),
        .O(\loop[16].remd_tmp[17][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][9]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_32 [8]),
        .I1(\cal_tmp[16]_87 ),
        .I2(\cal_tmp[16]__0 [9]),
        .O(\loop[16].remd_tmp[17][9]_i_1_n_0 ));
  FDRE \loop[16].remd_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][0]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [0]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][10]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [10]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][11]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [11]),
        .R(1'b0));
  CARRY4 \loop[16].remd_tmp_reg[17][11]_i_2 
       (.CI(\loop[16].remd_tmp_reg[17][7]_i_2_n_0 ),
        .CO({\loop[16].remd_tmp_reg[17][11]_i_2_n_0 ,\loop[16].remd_tmp_reg[17][11]_i_2_n_1 ,\loop[16].remd_tmp_reg[17][11]_i_2_n_2 ,\loop[16].remd_tmp_reg[17][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_32 [10:7]),
        .O(\cal_tmp[16]__0 [11:8]),
        .S({\loop[16].remd_tmp[17][11]_i_3_n_0 ,\loop[16].remd_tmp[17][11]_i_4_n_0 ,\loop[16].remd_tmp[17][11]_i_5_n_0 ,\loop[16].remd_tmp[17][11]_i_6_n_0 }));
  FDRE \loop[16].remd_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][12]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [12]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][13]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [13]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][14]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [14]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][15]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [15]),
        .R(1'b0));
  CARRY4 \loop[16].remd_tmp_reg[17][15]_i_2 
       (.CI(\loop[16].remd_tmp_reg[17][11]_i_2_n_0 ),
        .CO({\loop[16].remd_tmp_reg[17][15]_i_2_n_0 ,\loop[16].remd_tmp_reg[17][15]_i_2_n_1 ,\loop[16].remd_tmp_reg[17][15]_i_2_n_2 ,\loop[16].remd_tmp_reg[17][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_32 [14:11]),
        .O(\cal_tmp[16]__0 [15:12]),
        .S({\loop[16].remd_tmp[17][15]_i_3_n_0 ,\loop[16].remd_tmp[17][15]_i_4_n_0 ,\loop[16].remd_tmp[17][15]_i_5_n_0 ,\loop[16].remd_tmp[17][15]_i_6_n_0 }));
  FDRE \loop[16].remd_tmp_reg[17][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][16]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [16]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][17]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [17]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][18]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [18]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][19]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [19]),
        .R(1'b0));
  CARRY4 \loop[16].remd_tmp_reg[17][19]_i_2 
       (.CI(\loop[16].remd_tmp_reg[17][15]_i_2_n_0 ),
        .CO({\loop[16].remd_tmp_reg[17][19]_i_2_n_0 ,\loop[16].remd_tmp_reg[17][19]_i_2_n_1 ,\loop[16].remd_tmp_reg[17][19]_i_2_n_2 ,\loop[16].remd_tmp_reg[17][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_32 [18:15]),
        .O(\cal_tmp[16]__0 [19:16]),
        .S({\loop[16].remd_tmp[17][19]_i_3_n_0 ,\loop[16].remd_tmp[17][19]_i_4_n_0 ,\loop[16].remd_tmp[17][19]_i_5_n_0 ,\loop[16].remd_tmp[17][19]_i_6_n_0 }));
  FDRE \loop[16].remd_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][1]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [1]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][20]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [20]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][21]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [21]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][22]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [22]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][23]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [23]),
        .R(1'b0));
  CARRY4 \loop[16].remd_tmp_reg[17][23]_i_2 
       (.CI(\loop[16].remd_tmp_reg[17][19]_i_2_n_0 ),
        .CO({\loop[16].remd_tmp_reg[17][23]_i_2_n_0 ,\loop[16].remd_tmp_reg[17][23]_i_2_n_1 ,\loop[16].remd_tmp_reg[17][23]_i_2_n_2 ,\loop[16].remd_tmp_reg[17][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_32 [22:19]),
        .O(\cal_tmp[16]__0 [23:20]),
        .S({\loop[16].remd_tmp[17][23]_i_3_n_0 ,\loop[16].remd_tmp[17][23]_i_4_n_0 ,\loop[16].remd_tmp[17][23]_i_5_n_0 ,\loop[16].remd_tmp[17][23]_i_6_n_0 }));
  FDRE \loop[16].remd_tmp_reg[17][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][24]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [24]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][25]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [25]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][26]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [26]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][27]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [27]),
        .R(1'b0));
  CARRY4 \loop[16].remd_tmp_reg[17][27]_i_2 
       (.CI(\loop[16].remd_tmp_reg[17][23]_i_2_n_0 ),
        .CO({\loop[16].remd_tmp_reg[17][27]_i_2_n_0 ,\loop[16].remd_tmp_reg[17][27]_i_2_n_1 ,\loop[16].remd_tmp_reg[17][27]_i_2_n_2 ,\loop[16].remd_tmp_reg[17][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_32 [26:23]),
        .O(\cal_tmp[16]__0 [27:24]),
        .S({\loop[16].remd_tmp[17][27]_i_3_n_0 ,\loop[16].remd_tmp[17][27]_i_4_n_0 ,\loop[16].remd_tmp[17][27]_i_5_n_0 ,\loop[16].remd_tmp[17][27]_i_6_n_0 }));
  FDRE \loop[16].remd_tmp_reg[17][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][28]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [28]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][29]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [29]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][2]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [2]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][30]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [30]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][31]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [31]),
        .R(1'b0));
  CARRY4 \loop[16].remd_tmp_reg[17][31]_i_2 
       (.CI(\loop[16].remd_tmp_reg[17][27]_i_2_n_0 ),
        .CO({\loop[16].remd_tmp_reg[17][31]_i_2_n_0 ,\loop[16].remd_tmp_reg[17][31]_i_2_n_1 ,\loop[16].remd_tmp_reg[17][31]_i_2_n_2 ,\loop[16].remd_tmp_reg[17][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_32 [30:27]),
        .O(\cal_tmp[16]__0 [31:28]),
        .S({\loop[16].remd_tmp[17][31]_i_3_n_0 ,\loop[16].remd_tmp[17][31]_i_4_n_0 ,\loop[16].remd_tmp[17][31]_i_5_n_0 ,\loop[16].remd_tmp[17][31]_i_6_n_0 }));
  FDRE \loop[16].remd_tmp_reg[17][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][32]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [32]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][33]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [33]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][34]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [34]),
        .R(1'b0));
  CARRY4 \loop[16].remd_tmp_reg[17][34]_i_2 
       (.CI(\loop[16].remd_tmp_reg[17][34]_i_3_n_0 ),
        .CO(\NLW_loop[16].remd_tmp_reg[17][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[16].remd_tmp_reg[17][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[16]_87 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[16].remd_tmp_reg[17][34]_i_3 
       (.CI(\loop[16].remd_tmp_reg[17][31]_i_2_n_0 ),
        .CO({\loop[16].remd_tmp_reg[17][34]_i_3_n_0 ,\loop[16].remd_tmp_reg[17][34]_i_3_n_1 ,\loop[16].remd_tmp_reg[17][34]_i_3_n_2 ,\loop[16].remd_tmp_reg[17][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_32 [34:31]),
        .O({\NLW_loop[16].remd_tmp_reg[17][34]_i_3_O_UNCONNECTED [3],\cal_tmp[16]__0 [34:32]}),
        .S({\loop[16].remd_tmp[17][34]_i_4_n_0 ,\loop[16].remd_tmp[17][34]_i_5_n_0 ,\loop[16].remd_tmp[17][34]_i_6_n_0 ,\loop[16].remd_tmp[17][34]_i_7_n_0 }));
  FDRE \loop[16].remd_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][3]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [3]),
        .R(1'b0));
  CARRY4 \loop[16].remd_tmp_reg[17][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[16].remd_tmp_reg[17][3]_i_2_n_0 ,\loop[16].remd_tmp_reg[17][3]_i_2_n_1 ,\loop[16].remd_tmp_reg[17][3]_i_2_n_2 ,\loop[16].remd_tmp_reg[17][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[15].remd_tmp_reg[16]_32 [2:0],\loop[15].dividend_tmp_reg[16][35]__0_n_0 }),
        .O(\cal_tmp[16]__0 [3:0]),
        .S({\loop[16].remd_tmp[17][3]_i_3_n_0 ,\loop[16].remd_tmp[17][3]_i_4_n_0 ,\loop[16].remd_tmp[17][3]_i_5_n_0 ,\loop[16].remd_tmp[17][3]_i_6_n_0 }));
  FDRE \loop[16].remd_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][4]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [4]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][5]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [5]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][6]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [6]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][7]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [7]),
        .R(1'b0));
  CARRY4 \loop[16].remd_tmp_reg[17][7]_i_2 
       (.CI(\loop[16].remd_tmp_reg[17][3]_i_2_n_0 ),
        .CO({\loop[16].remd_tmp_reg[17][7]_i_2_n_0 ,\loop[16].remd_tmp_reg[17][7]_i_2_n_1 ,\loop[16].remd_tmp_reg[17][7]_i_2_n_2 ,\loop[16].remd_tmp_reg[17][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_32 [6:3]),
        .O(\cal_tmp[16]__0 [7:4]),
        .S({\loop[16].remd_tmp[17][7]_i_3_n_0 ,\loop[16].remd_tmp[17][7]_i_4_n_0 ,\loop[16].remd_tmp[17][7]_i_5_n_0 ,\loop[16].remd_tmp[17][7]_i_6_n_0 }));
  FDRE \loop[16].remd_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][8]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [8]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].remd_tmp[17][9]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_34 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[17].dividend_tmp_reg[18] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[17].dividend_tmp_reg[18][34]_srl19 " *) 
  SRLC32E \loop[17].dividend_tmp_reg[18][34]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[11]),
        .Q(\loop[17].dividend_tmp_reg[18][34]_srl19_n_0 ),
        .Q31(\NLW_loop[17].dividend_tmp_reg[18][34]_srl19_Q31_UNCONNECTED ));
  FDRE \loop[17].dividend_tmp_reg[18][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].dividend_tmp_reg[17][34]_srl18_n_0 ),
        .Q(\loop[17].dividend_tmp_reg[18][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [10]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [10]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [11]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [11]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [12]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [12]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [13]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [13]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [14]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [14]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [15]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [15]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [16]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [16]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [17]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [17]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [18]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [18]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [19]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [19]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [20]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [20]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [21]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [21]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [22]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [22]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [23]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [23]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [24]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [24]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [25]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [25]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [26]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [26]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [27]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [27]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [28]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [28]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [29]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [29]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [2]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [2]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [30]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [30]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [31]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [31]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [32]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [32]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [33]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [33]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [3]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [3]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [4]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [4]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [5]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [5]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [6]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [6]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [7]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [7]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [8]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [8]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[16].divisor_tmp_reg[17]_33 [9]),
        .Q(\loop[17].divisor_tmp_reg[18]_35 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][0]_i_1 
       (.I0(\loop[16].dividend_tmp_reg[17][35]__0_n_0 ),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [0]),
        .O(\loop[17].remd_tmp[18][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][10]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [9]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [10]),
        .O(\loop[17].remd_tmp[18][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][11]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [10]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [11]),
        .O(\loop[17].remd_tmp[18][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][11]_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [10]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [11]),
        .O(\loop[17].remd_tmp[18][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][11]_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [9]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [10]),
        .O(\loop[17].remd_tmp[18][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][11]_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [8]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [9]),
        .O(\loop[17].remd_tmp[18][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][11]_i_6 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [7]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [8]),
        .O(\loop[17].remd_tmp[18][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][12]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [11]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [12]),
        .O(\loop[17].remd_tmp[18][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][13]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [12]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [13]),
        .O(\loop[17].remd_tmp[18][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][14]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [13]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [14]),
        .O(\loop[17].remd_tmp[18][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][15]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [14]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [15]),
        .O(\loop[17].remd_tmp[18][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][15]_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [14]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [15]),
        .O(\loop[17].remd_tmp[18][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][15]_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [13]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [14]),
        .O(\loop[17].remd_tmp[18][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][15]_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [12]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [13]),
        .O(\loop[17].remd_tmp[18][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][15]_i_6 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [11]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [12]),
        .O(\loop[17].remd_tmp[18][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][16]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [15]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [16]),
        .O(\loop[17].remd_tmp[18][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][17]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [16]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [17]),
        .O(\loop[17].remd_tmp[18][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][18]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [17]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [18]),
        .O(\loop[17].remd_tmp[18][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][19]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [18]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [19]),
        .O(\loop[17].remd_tmp[18][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][19]_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [18]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [19]),
        .O(\loop[17].remd_tmp[18][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][19]_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [17]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [18]),
        .O(\loop[17].remd_tmp[18][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][19]_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [16]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [17]),
        .O(\loop[17].remd_tmp[18][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][19]_i_6 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [15]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [16]),
        .O(\loop[17].remd_tmp[18][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][1]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [0]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [1]),
        .O(\loop[17].remd_tmp[18][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][20]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [19]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [20]),
        .O(\loop[17].remd_tmp[18][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][21]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [20]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [21]),
        .O(\loop[17].remd_tmp[18][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][22]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [21]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [22]),
        .O(\loop[17].remd_tmp[18][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][23]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [22]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [23]),
        .O(\loop[17].remd_tmp[18][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][23]_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [22]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [23]),
        .O(\loop[17].remd_tmp[18][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][23]_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [21]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [22]),
        .O(\loop[17].remd_tmp[18][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][23]_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [20]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [21]),
        .O(\loop[17].remd_tmp[18][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][23]_i_6 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [19]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [20]),
        .O(\loop[17].remd_tmp[18][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][24]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [23]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [24]),
        .O(\loop[17].remd_tmp[18][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][25]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [24]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [25]),
        .O(\loop[17].remd_tmp[18][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][26]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [25]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [26]),
        .O(\loop[17].remd_tmp[18][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][27]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [26]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [27]),
        .O(\loop[17].remd_tmp[18][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][27]_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [26]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [27]),
        .O(\loop[17].remd_tmp[18][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][27]_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [25]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [26]),
        .O(\loop[17].remd_tmp[18][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][27]_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [24]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [25]),
        .O(\loop[17].remd_tmp[18][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][27]_i_6 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [23]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [24]),
        .O(\loop[17].remd_tmp[18][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][28]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [27]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [28]),
        .O(\loop[17].remd_tmp[18][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][29]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [28]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [29]),
        .O(\loop[17].remd_tmp[18][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][2]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [1]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [2]),
        .O(\loop[17].remd_tmp[18][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][30]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [29]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [30]),
        .O(\loop[17].remd_tmp[18][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][31]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [30]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [31]),
        .O(\loop[17].remd_tmp[18][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][31]_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [30]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [31]),
        .O(\loop[17].remd_tmp[18][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][31]_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [29]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [30]),
        .O(\loop[17].remd_tmp[18][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][31]_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [28]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [29]),
        .O(\loop[17].remd_tmp[18][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][31]_i_6 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [27]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [28]),
        .O(\loop[17].remd_tmp[18][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][32]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [31]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [32]),
        .O(\loop[17].remd_tmp[18][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][33]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [32]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [33]),
        .O(\loop[17].remd_tmp[18][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][34]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [33]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [34]),
        .O(\loop[17].remd_tmp[18][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[17].remd_tmp[18][34]_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [34]),
        .O(\loop[17].remd_tmp[18][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[17].remd_tmp[18][34]_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [33]),
        .O(\loop[17].remd_tmp[18][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][34]_i_6 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [32]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [33]),
        .O(\loop[17].remd_tmp[18][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][34]_i_7 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [31]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [32]),
        .O(\loop[17].remd_tmp[18][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][3]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [2]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [3]),
        .O(\loop[17].remd_tmp[18][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][3]_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [2]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [3]),
        .O(\loop[17].remd_tmp[18][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][3]_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [1]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [2]),
        .O(\loop[17].remd_tmp[18][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[17].remd_tmp[18][3]_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [0]),
        .O(\loop[17].remd_tmp[18][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[17].remd_tmp[18][3]_i_6 
       (.I0(\loop[16].dividend_tmp_reg[17][35]__0_n_0 ),
        .O(\loop[17].remd_tmp[18][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][4]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [3]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [4]),
        .O(\loop[17].remd_tmp[18][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][5]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [4]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [5]),
        .O(\loop[17].remd_tmp[18][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][6]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [5]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [6]),
        .O(\loop[17].remd_tmp[18][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][7]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [6]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [7]),
        .O(\loop[17].remd_tmp[18][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][7]_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [6]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [7]),
        .O(\loop[17].remd_tmp[18][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][7]_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [5]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [6]),
        .O(\loop[17].remd_tmp[18][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][7]_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [4]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [5]),
        .O(\loop[17].remd_tmp[18][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[17].remd_tmp[18][7]_i_6 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [3]),
        .I1(\loop[16].divisor_tmp_reg[17]_33 [4]),
        .O(\loop[17].remd_tmp[18][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][8]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [7]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [8]),
        .O(\loop[17].remd_tmp[18][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][9]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_34 [8]),
        .I1(\cal_tmp[17]_88 ),
        .I2(\cal_tmp[17]__0 [9]),
        .O(\loop[17].remd_tmp[18][9]_i_1_n_0 ));
  FDRE \loop[17].remd_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][0]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [0]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][10]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [10]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][11]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [11]),
        .R(1'b0));
  CARRY4 \loop[17].remd_tmp_reg[18][11]_i_2 
       (.CI(\loop[17].remd_tmp_reg[18][7]_i_2_n_0 ),
        .CO({\loop[17].remd_tmp_reg[18][11]_i_2_n_0 ,\loop[17].remd_tmp_reg[18][11]_i_2_n_1 ,\loop[17].remd_tmp_reg[18][11]_i_2_n_2 ,\loop[17].remd_tmp_reg[18][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_34 [10:7]),
        .O(\cal_tmp[17]__0 [11:8]),
        .S({\loop[17].remd_tmp[18][11]_i_3_n_0 ,\loop[17].remd_tmp[18][11]_i_4_n_0 ,\loop[17].remd_tmp[18][11]_i_5_n_0 ,\loop[17].remd_tmp[18][11]_i_6_n_0 }));
  FDRE \loop[17].remd_tmp_reg[18][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][12]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [12]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][13]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [13]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][14]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [14]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][15]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [15]),
        .R(1'b0));
  CARRY4 \loop[17].remd_tmp_reg[18][15]_i_2 
       (.CI(\loop[17].remd_tmp_reg[18][11]_i_2_n_0 ),
        .CO({\loop[17].remd_tmp_reg[18][15]_i_2_n_0 ,\loop[17].remd_tmp_reg[18][15]_i_2_n_1 ,\loop[17].remd_tmp_reg[18][15]_i_2_n_2 ,\loop[17].remd_tmp_reg[18][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_34 [14:11]),
        .O(\cal_tmp[17]__0 [15:12]),
        .S({\loop[17].remd_tmp[18][15]_i_3_n_0 ,\loop[17].remd_tmp[18][15]_i_4_n_0 ,\loop[17].remd_tmp[18][15]_i_5_n_0 ,\loop[17].remd_tmp[18][15]_i_6_n_0 }));
  FDRE \loop[17].remd_tmp_reg[18][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][16]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [16]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][17]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [17]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][18]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [18]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][19]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [19]),
        .R(1'b0));
  CARRY4 \loop[17].remd_tmp_reg[18][19]_i_2 
       (.CI(\loop[17].remd_tmp_reg[18][15]_i_2_n_0 ),
        .CO({\loop[17].remd_tmp_reg[18][19]_i_2_n_0 ,\loop[17].remd_tmp_reg[18][19]_i_2_n_1 ,\loop[17].remd_tmp_reg[18][19]_i_2_n_2 ,\loop[17].remd_tmp_reg[18][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_34 [18:15]),
        .O(\cal_tmp[17]__0 [19:16]),
        .S({\loop[17].remd_tmp[18][19]_i_3_n_0 ,\loop[17].remd_tmp[18][19]_i_4_n_0 ,\loop[17].remd_tmp[18][19]_i_5_n_0 ,\loop[17].remd_tmp[18][19]_i_6_n_0 }));
  FDRE \loop[17].remd_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][1]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [1]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][20]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [20]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][21]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [21]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][22]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [22]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][23]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [23]),
        .R(1'b0));
  CARRY4 \loop[17].remd_tmp_reg[18][23]_i_2 
       (.CI(\loop[17].remd_tmp_reg[18][19]_i_2_n_0 ),
        .CO({\loop[17].remd_tmp_reg[18][23]_i_2_n_0 ,\loop[17].remd_tmp_reg[18][23]_i_2_n_1 ,\loop[17].remd_tmp_reg[18][23]_i_2_n_2 ,\loop[17].remd_tmp_reg[18][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_34 [22:19]),
        .O(\cal_tmp[17]__0 [23:20]),
        .S({\loop[17].remd_tmp[18][23]_i_3_n_0 ,\loop[17].remd_tmp[18][23]_i_4_n_0 ,\loop[17].remd_tmp[18][23]_i_5_n_0 ,\loop[17].remd_tmp[18][23]_i_6_n_0 }));
  FDRE \loop[17].remd_tmp_reg[18][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][24]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [24]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][25]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [25]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][26]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [26]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][27]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [27]),
        .R(1'b0));
  CARRY4 \loop[17].remd_tmp_reg[18][27]_i_2 
       (.CI(\loop[17].remd_tmp_reg[18][23]_i_2_n_0 ),
        .CO({\loop[17].remd_tmp_reg[18][27]_i_2_n_0 ,\loop[17].remd_tmp_reg[18][27]_i_2_n_1 ,\loop[17].remd_tmp_reg[18][27]_i_2_n_2 ,\loop[17].remd_tmp_reg[18][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_34 [26:23]),
        .O(\cal_tmp[17]__0 [27:24]),
        .S({\loop[17].remd_tmp[18][27]_i_3_n_0 ,\loop[17].remd_tmp[18][27]_i_4_n_0 ,\loop[17].remd_tmp[18][27]_i_5_n_0 ,\loop[17].remd_tmp[18][27]_i_6_n_0 }));
  FDRE \loop[17].remd_tmp_reg[18][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][28]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [28]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][29]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [29]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][2]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [2]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][30]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [30]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][31]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [31]),
        .R(1'b0));
  CARRY4 \loop[17].remd_tmp_reg[18][31]_i_2 
       (.CI(\loop[17].remd_tmp_reg[18][27]_i_2_n_0 ),
        .CO({\loop[17].remd_tmp_reg[18][31]_i_2_n_0 ,\loop[17].remd_tmp_reg[18][31]_i_2_n_1 ,\loop[17].remd_tmp_reg[18][31]_i_2_n_2 ,\loop[17].remd_tmp_reg[18][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_34 [30:27]),
        .O(\cal_tmp[17]__0 [31:28]),
        .S({\loop[17].remd_tmp[18][31]_i_3_n_0 ,\loop[17].remd_tmp[18][31]_i_4_n_0 ,\loop[17].remd_tmp[18][31]_i_5_n_0 ,\loop[17].remd_tmp[18][31]_i_6_n_0 }));
  FDRE \loop[17].remd_tmp_reg[18][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][32]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [32]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][33]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [33]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][34]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [34]),
        .R(1'b0));
  CARRY4 \loop[17].remd_tmp_reg[18][34]_i_2 
       (.CI(\loop[17].remd_tmp_reg[18][34]_i_3_n_0 ),
        .CO(\NLW_loop[17].remd_tmp_reg[18][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[17].remd_tmp_reg[18][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[17]_88 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[17].remd_tmp_reg[18][34]_i_3 
       (.CI(\loop[17].remd_tmp_reg[18][31]_i_2_n_0 ),
        .CO({\loop[17].remd_tmp_reg[18][34]_i_3_n_0 ,\loop[17].remd_tmp_reg[18][34]_i_3_n_1 ,\loop[17].remd_tmp_reg[18][34]_i_3_n_2 ,\loop[17].remd_tmp_reg[18][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_34 [34:31]),
        .O({\NLW_loop[17].remd_tmp_reg[18][34]_i_3_O_UNCONNECTED [3],\cal_tmp[17]__0 [34:32]}),
        .S({\loop[17].remd_tmp[18][34]_i_4_n_0 ,\loop[17].remd_tmp[18][34]_i_5_n_0 ,\loop[17].remd_tmp[18][34]_i_6_n_0 ,\loop[17].remd_tmp[18][34]_i_7_n_0 }));
  FDRE \loop[17].remd_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][3]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [3]),
        .R(1'b0));
  CARRY4 \loop[17].remd_tmp_reg[18][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[17].remd_tmp_reg[18][3]_i_2_n_0 ,\loop[17].remd_tmp_reg[18][3]_i_2_n_1 ,\loop[17].remd_tmp_reg[18][3]_i_2_n_2 ,\loop[17].remd_tmp_reg[18][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[16].remd_tmp_reg[17]_34 [2:0],\loop[16].dividend_tmp_reg[17][35]__0_n_0 }),
        .O(\cal_tmp[17]__0 [3:0]),
        .S({\loop[17].remd_tmp[18][3]_i_3_n_0 ,\loop[17].remd_tmp[18][3]_i_4_n_0 ,\loop[17].remd_tmp[18][3]_i_5_n_0 ,\loop[17].remd_tmp[18][3]_i_6_n_0 }));
  FDRE \loop[17].remd_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][4]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [4]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][5]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [5]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][6]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [6]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][7]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [7]),
        .R(1'b0));
  CARRY4 \loop[17].remd_tmp_reg[18][7]_i_2 
       (.CI(\loop[17].remd_tmp_reg[18][3]_i_2_n_0 ),
        .CO({\loop[17].remd_tmp_reg[18][7]_i_2_n_0 ,\loop[17].remd_tmp_reg[18][7]_i_2_n_1 ,\loop[17].remd_tmp_reg[18][7]_i_2_n_2 ,\loop[17].remd_tmp_reg[18][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_34 [6:3]),
        .O(\cal_tmp[17]__0 [7:4]),
        .S({\loop[17].remd_tmp[18][7]_i_3_n_0 ,\loop[17].remd_tmp[18][7]_i_4_n_0 ,\loop[17].remd_tmp[18][7]_i_5_n_0 ,\loop[17].remd_tmp[18][7]_i_6_n_0 }));
  FDRE \loop[17].remd_tmp_reg[18][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][8]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [8]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].remd_tmp[18][9]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg[18]_36 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[18].dividend_tmp_reg[19] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[18].dividend_tmp_reg[19][34]_srl20 " *) 
  SRLC32E \loop[18].dividend_tmp_reg[19][34]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[10]),
        .Q(\loop[18].dividend_tmp_reg[19][34]_srl20_n_0 ),
        .Q31(\NLW_loop[18].dividend_tmp_reg[19][34]_srl20_Q31_UNCONNECTED ));
  FDRE \loop[18].dividend_tmp_reg[19][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].dividend_tmp_reg[18][34]_srl19_n_0 ),
        .Q(\loop[18].dividend_tmp_reg[19][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [10]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [10]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [11]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [11]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [12]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [12]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [13]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [13]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [14]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [14]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [15]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [15]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [16]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [16]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [17]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [17]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [18]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [18]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [19]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [19]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [20]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [20]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [21]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [21]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [22]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [22]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [23]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [23]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [24]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [24]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [25]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [25]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [26]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [26]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [27]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [27]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [28]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [28]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [29]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [29]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [2]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [2]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [30]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [30]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [31]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [31]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [32]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [32]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [33]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [33]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [3]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [3]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [4]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [4]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [5]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [5]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [6]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [6]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [7]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [7]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [8]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [8]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[17].divisor_tmp_reg[18]_35 [9]),
        .Q(\loop[18].divisor_tmp_reg[19]_37 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][0]_i_1 
       (.I0(\loop[17].dividend_tmp_reg[18][35]__0_n_0 ),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [0]),
        .O(\loop[18].remd_tmp[19][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][10]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [9]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [10]),
        .O(\loop[18].remd_tmp[19][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][11]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [10]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [11]),
        .O(\loop[18].remd_tmp[19][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][11]_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [10]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [11]),
        .O(\loop[18].remd_tmp[19][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][11]_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [9]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [10]),
        .O(\loop[18].remd_tmp[19][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][11]_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [8]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [9]),
        .O(\loop[18].remd_tmp[19][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][11]_i_6 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [7]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [8]),
        .O(\loop[18].remd_tmp[19][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][12]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [11]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [12]),
        .O(\loop[18].remd_tmp[19][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][13]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [12]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [13]),
        .O(\loop[18].remd_tmp[19][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][14]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [13]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [14]),
        .O(\loop[18].remd_tmp[19][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][15]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [14]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [15]),
        .O(\loop[18].remd_tmp[19][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][15]_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [14]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [15]),
        .O(\loop[18].remd_tmp[19][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][15]_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [13]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [14]),
        .O(\loop[18].remd_tmp[19][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][15]_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [12]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [13]),
        .O(\loop[18].remd_tmp[19][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][15]_i_6 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [11]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [12]),
        .O(\loop[18].remd_tmp[19][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][16]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [15]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [16]),
        .O(\loop[18].remd_tmp[19][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][17]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [16]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [17]),
        .O(\loop[18].remd_tmp[19][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][18]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [17]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [18]),
        .O(\loop[18].remd_tmp[19][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][19]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [18]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [19]),
        .O(\loop[18].remd_tmp[19][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][19]_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [18]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [19]),
        .O(\loop[18].remd_tmp[19][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][19]_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [17]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [18]),
        .O(\loop[18].remd_tmp[19][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][19]_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [16]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [17]),
        .O(\loop[18].remd_tmp[19][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][19]_i_6 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [15]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [16]),
        .O(\loop[18].remd_tmp[19][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][1]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [0]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [1]),
        .O(\loop[18].remd_tmp[19][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][20]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [19]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [20]),
        .O(\loop[18].remd_tmp[19][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][21]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [20]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [21]),
        .O(\loop[18].remd_tmp[19][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][22]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [21]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [22]),
        .O(\loop[18].remd_tmp[19][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][23]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [22]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [23]),
        .O(\loop[18].remd_tmp[19][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][23]_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [22]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [23]),
        .O(\loop[18].remd_tmp[19][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][23]_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [21]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [22]),
        .O(\loop[18].remd_tmp[19][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][23]_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [20]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [21]),
        .O(\loop[18].remd_tmp[19][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][23]_i_6 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [19]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [20]),
        .O(\loop[18].remd_tmp[19][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][24]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [23]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [24]),
        .O(\loop[18].remd_tmp[19][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][25]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [24]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [25]),
        .O(\loop[18].remd_tmp[19][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][26]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [25]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [26]),
        .O(\loop[18].remd_tmp[19][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][27]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [26]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [27]),
        .O(\loop[18].remd_tmp[19][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][27]_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [26]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [27]),
        .O(\loop[18].remd_tmp[19][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][27]_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [25]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [26]),
        .O(\loop[18].remd_tmp[19][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][27]_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [24]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [25]),
        .O(\loop[18].remd_tmp[19][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][27]_i_6 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [23]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [24]),
        .O(\loop[18].remd_tmp[19][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][28]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [27]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [28]),
        .O(\loop[18].remd_tmp[19][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][29]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [28]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [29]),
        .O(\loop[18].remd_tmp[19][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][2]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [1]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [2]),
        .O(\loop[18].remd_tmp[19][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][30]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [29]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [30]),
        .O(\loop[18].remd_tmp[19][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][31]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [30]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [31]),
        .O(\loop[18].remd_tmp[19][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][31]_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [30]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [31]),
        .O(\loop[18].remd_tmp[19][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][31]_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [29]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [30]),
        .O(\loop[18].remd_tmp[19][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][31]_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [28]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [29]),
        .O(\loop[18].remd_tmp[19][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][31]_i_6 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [27]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [28]),
        .O(\loop[18].remd_tmp[19][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][32]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [31]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [32]),
        .O(\loop[18].remd_tmp[19][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][33]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [32]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [33]),
        .O(\loop[18].remd_tmp[19][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][34]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [33]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [34]),
        .O(\loop[18].remd_tmp[19][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[18].remd_tmp[19][34]_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [34]),
        .O(\loop[18].remd_tmp[19][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[18].remd_tmp[19][34]_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [33]),
        .O(\loop[18].remd_tmp[19][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][34]_i_6 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [32]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [33]),
        .O(\loop[18].remd_tmp[19][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][34]_i_7 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [31]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [32]),
        .O(\loop[18].remd_tmp[19][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][3]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [2]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [3]),
        .O(\loop[18].remd_tmp[19][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][3]_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [2]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [3]),
        .O(\loop[18].remd_tmp[19][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][3]_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [1]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [2]),
        .O(\loop[18].remd_tmp[19][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[18].remd_tmp[19][3]_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [0]),
        .O(\loop[18].remd_tmp[19][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[18].remd_tmp[19][3]_i_6 
       (.I0(\loop[17].dividend_tmp_reg[18][35]__0_n_0 ),
        .O(\loop[18].remd_tmp[19][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][4]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [3]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [4]),
        .O(\loop[18].remd_tmp[19][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][5]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [4]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [5]),
        .O(\loop[18].remd_tmp[19][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][6]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [5]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [6]),
        .O(\loop[18].remd_tmp[19][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][7]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [6]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [7]),
        .O(\loop[18].remd_tmp[19][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][7]_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [6]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [7]),
        .O(\loop[18].remd_tmp[19][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][7]_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [5]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [6]),
        .O(\loop[18].remd_tmp[19][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][7]_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [4]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [5]),
        .O(\loop[18].remd_tmp[19][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[18].remd_tmp[19][7]_i_6 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [3]),
        .I1(\loop[17].divisor_tmp_reg[18]_35 [4]),
        .O(\loop[18].remd_tmp[19][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][8]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [7]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [8]),
        .O(\loop[18].remd_tmp[19][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][9]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_36 [8]),
        .I1(\cal_tmp[18]_89 ),
        .I2(\cal_tmp[18]__0 [9]),
        .O(\loop[18].remd_tmp[19][9]_i_1_n_0 ));
  FDRE \loop[18].remd_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][0]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [0]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][10]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [10]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][11]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [11]),
        .R(1'b0));
  CARRY4 \loop[18].remd_tmp_reg[19][11]_i_2 
       (.CI(\loop[18].remd_tmp_reg[19][7]_i_2_n_0 ),
        .CO({\loop[18].remd_tmp_reg[19][11]_i_2_n_0 ,\loop[18].remd_tmp_reg[19][11]_i_2_n_1 ,\loop[18].remd_tmp_reg[19][11]_i_2_n_2 ,\loop[18].remd_tmp_reg[19][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_36 [10:7]),
        .O(\cal_tmp[18]__0 [11:8]),
        .S({\loop[18].remd_tmp[19][11]_i_3_n_0 ,\loop[18].remd_tmp[19][11]_i_4_n_0 ,\loop[18].remd_tmp[19][11]_i_5_n_0 ,\loop[18].remd_tmp[19][11]_i_6_n_0 }));
  FDRE \loop[18].remd_tmp_reg[19][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][12]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [12]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][13]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [13]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][14]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [14]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][15]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [15]),
        .R(1'b0));
  CARRY4 \loop[18].remd_tmp_reg[19][15]_i_2 
       (.CI(\loop[18].remd_tmp_reg[19][11]_i_2_n_0 ),
        .CO({\loop[18].remd_tmp_reg[19][15]_i_2_n_0 ,\loop[18].remd_tmp_reg[19][15]_i_2_n_1 ,\loop[18].remd_tmp_reg[19][15]_i_2_n_2 ,\loop[18].remd_tmp_reg[19][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_36 [14:11]),
        .O(\cal_tmp[18]__0 [15:12]),
        .S({\loop[18].remd_tmp[19][15]_i_3_n_0 ,\loop[18].remd_tmp[19][15]_i_4_n_0 ,\loop[18].remd_tmp[19][15]_i_5_n_0 ,\loop[18].remd_tmp[19][15]_i_6_n_0 }));
  FDRE \loop[18].remd_tmp_reg[19][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][16]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [16]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][17]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [17]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][18]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [18]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][19]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [19]),
        .R(1'b0));
  CARRY4 \loop[18].remd_tmp_reg[19][19]_i_2 
       (.CI(\loop[18].remd_tmp_reg[19][15]_i_2_n_0 ),
        .CO({\loop[18].remd_tmp_reg[19][19]_i_2_n_0 ,\loop[18].remd_tmp_reg[19][19]_i_2_n_1 ,\loop[18].remd_tmp_reg[19][19]_i_2_n_2 ,\loop[18].remd_tmp_reg[19][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_36 [18:15]),
        .O(\cal_tmp[18]__0 [19:16]),
        .S({\loop[18].remd_tmp[19][19]_i_3_n_0 ,\loop[18].remd_tmp[19][19]_i_4_n_0 ,\loop[18].remd_tmp[19][19]_i_5_n_0 ,\loop[18].remd_tmp[19][19]_i_6_n_0 }));
  FDRE \loop[18].remd_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][1]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [1]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][20]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [20]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][21]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [21]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][22]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [22]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][23]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [23]),
        .R(1'b0));
  CARRY4 \loop[18].remd_tmp_reg[19][23]_i_2 
       (.CI(\loop[18].remd_tmp_reg[19][19]_i_2_n_0 ),
        .CO({\loop[18].remd_tmp_reg[19][23]_i_2_n_0 ,\loop[18].remd_tmp_reg[19][23]_i_2_n_1 ,\loop[18].remd_tmp_reg[19][23]_i_2_n_2 ,\loop[18].remd_tmp_reg[19][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_36 [22:19]),
        .O(\cal_tmp[18]__0 [23:20]),
        .S({\loop[18].remd_tmp[19][23]_i_3_n_0 ,\loop[18].remd_tmp[19][23]_i_4_n_0 ,\loop[18].remd_tmp[19][23]_i_5_n_0 ,\loop[18].remd_tmp[19][23]_i_6_n_0 }));
  FDRE \loop[18].remd_tmp_reg[19][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][24]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [24]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][25]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [25]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][26]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [26]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][27]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [27]),
        .R(1'b0));
  CARRY4 \loop[18].remd_tmp_reg[19][27]_i_2 
       (.CI(\loop[18].remd_tmp_reg[19][23]_i_2_n_0 ),
        .CO({\loop[18].remd_tmp_reg[19][27]_i_2_n_0 ,\loop[18].remd_tmp_reg[19][27]_i_2_n_1 ,\loop[18].remd_tmp_reg[19][27]_i_2_n_2 ,\loop[18].remd_tmp_reg[19][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_36 [26:23]),
        .O(\cal_tmp[18]__0 [27:24]),
        .S({\loop[18].remd_tmp[19][27]_i_3_n_0 ,\loop[18].remd_tmp[19][27]_i_4_n_0 ,\loop[18].remd_tmp[19][27]_i_5_n_0 ,\loop[18].remd_tmp[19][27]_i_6_n_0 }));
  FDRE \loop[18].remd_tmp_reg[19][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][28]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [28]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][29]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [29]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][2]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [2]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][30]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [30]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][31]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [31]),
        .R(1'b0));
  CARRY4 \loop[18].remd_tmp_reg[19][31]_i_2 
       (.CI(\loop[18].remd_tmp_reg[19][27]_i_2_n_0 ),
        .CO({\loop[18].remd_tmp_reg[19][31]_i_2_n_0 ,\loop[18].remd_tmp_reg[19][31]_i_2_n_1 ,\loop[18].remd_tmp_reg[19][31]_i_2_n_2 ,\loop[18].remd_tmp_reg[19][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_36 [30:27]),
        .O(\cal_tmp[18]__0 [31:28]),
        .S({\loop[18].remd_tmp[19][31]_i_3_n_0 ,\loop[18].remd_tmp[19][31]_i_4_n_0 ,\loop[18].remd_tmp[19][31]_i_5_n_0 ,\loop[18].remd_tmp[19][31]_i_6_n_0 }));
  FDRE \loop[18].remd_tmp_reg[19][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][32]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [32]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][33]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [33]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][34]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [34]),
        .R(1'b0));
  CARRY4 \loop[18].remd_tmp_reg[19][34]_i_2 
       (.CI(\loop[18].remd_tmp_reg[19][34]_i_3_n_0 ),
        .CO(\NLW_loop[18].remd_tmp_reg[19][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[18].remd_tmp_reg[19][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[18]_89 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[18].remd_tmp_reg[19][34]_i_3 
       (.CI(\loop[18].remd_tmp_reg[19][31]_i_2_n_0 ),
        .CO({\loop[18].remd_tmp_reg[19][34]_i_3_n_0 ,\loop[18].remd_tmp_reg[19][34]_i_3_n_1 ,\loop[18].remd_tmp_reg[19][34]_i_3_n_2 ,\loop[18].remd_tmp_reg[19][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_36 [34:31]),
        .O({\NLW_loop[18].remd_tmp_reg[19][34]_i_3_O_UNCONNECTED [3],\cal_tmp[18]__0 [34:32]}),
        .S({\loop[18].remd_tmp[19][34]_i_4_n_0 ,\loop[18].remd_tmp[19][34]_i_5_n_0 ,\loop[18].remd_tmp[19][34]_i_6_n_0 ,\loop[18].remd_tmp[19][34]_i_7_n_0 }));
  FDRE \loop[18].remd_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][3]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [3]),
        .R(1'b0));
  CARRY4 \loop[18].remd_tmp_reg[19][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[18].remd_tmp_reg[19][3]_i_2_n_0 ,\loop[18].remd_tmp_reg[19][3]_i_2_n_1 ,\loop[18].remd_tmp_reg[19][3]_i_2_n_2 ,\loop[18].remd_tmp_reg[19][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[17].remd_tmp_reg[18]_36 [2:0],\loop[17].dividend_tmp_reg[18][35]__0_n_0 }),
        .O(\cal_tmp[18]__0 [3:0]),
        .S({\loop[18].remd_tmp[19][3]_i_3_n_0 ,\loop[18].remd_tmp[19][3]_i_4_n_0 ,\loop[18].remd_tmp[19][3]_i_5_n_0 ,\loop[18].remd_tmp[19][3]_i_6_n_0 }));
  FDRE \loop[18].remd_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][4]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [4]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][5]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [5]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][6]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [6]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][7]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [7]),
        .R(1'b0));
  CARRY4 \loop[18].remd_tmp_reg[19][7]_i_2 
       (.CI(\loop[18].remd_tmp_reg[19][3]_i_2_n_0 ),
        .CO({\loop[18].remd_tmp_reg[19][7]_i_2_n_0 ,\loop[18].remd_tmp_reg[19][7]_i_2_n_1 ,\loop[18].remd_tmp_reg[19][7]_i_2_n_2 ,\loop[18].remd_tmp_reg[19][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_36 [6:3]),
        .O(\cal_tmp[18]__0 [7:4]),
        .S({\loop[18].remd_tmp[19][7]_i_3_n_0 ,\loop[18].remd_tmp[19][7]_i_4_n_0 ,\loop[18].remd_tmp[19][7]_i_5_n_0 ,\loop[18].remd_tmp[19][7]_i_6_n_0 }));
  FDRE \loop[18].remd_tmp_reg[19][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][8]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [8]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].remd_tmp[19][9]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_38 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[19].dividend_tmp_reg[20][34]_srl21 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][34]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[9]),
        .Q(\loop[19].dividend_tmp_reg[20][34]_srl21_n_0 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][34]_srl21_Q31_UNCONNECTED ));
  FDRE \loop[19].dividend_tmp_reg[20][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].dividend_tmp_reg[19][34]_srl20_n_0 ),
        .Q(\loop[19].dividend_tmp_reg[20][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [10]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [10]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [11]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [11]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [12]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [12]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [13]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [13]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [14]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [14]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [15]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [15]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [16]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [16]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [17]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [17]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [18]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [18]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [19]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [19]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [20]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [20]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [21]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [21]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [22]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [22]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [23]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [23]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [24]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [24]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [25]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [25]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [26]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [26]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [27]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [27]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [28]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [28]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [29]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [29]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [2]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [2]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [30]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [30]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [31]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [31]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [32]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [32]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [33]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [33]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [3]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [3]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [4]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [4]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [5]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [5]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [6]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [6]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [7]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [7]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [8]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [8]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[18].divisor_tmp_reg[19]_37 [9]),
        .Q(\loop[19].divisor_tmp_reg[20]_39 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][0]_i_1 
       (.I0(\loop[18].dividend_tmp_reg[19][35]__0_n_0 ),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [0]),
        .O(\loop[19].remd_tmp[20][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][10]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [9]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [10]),
        .O(\loop[19].remd_tmp[20][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][11]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [10]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [11]),
        .O(\loop[19].remd_tmp[20][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][11]_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [10]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [11]),
        .O(\loop[19].remd_tmp[20][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][11]_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [9]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [10]),
        .O(\loop[19].remd_tmp[20][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][11]_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [8]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [9]),
        .O(\loop[19].remd_tmp[20][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][11]_i_6 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [7]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [8]),
        .O(\loop[19].remd_tmp[20][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][12]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [11]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [12]),
        .O(\loop[19].remd_tmp[20][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][13]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [12]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [13]),
        .O(\loop[19].remd_tmp[20][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][14]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [13]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [14]),
        .O(\loop[19].remd_tmp[20][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][15]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [14]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [15]),
        .O(\loop[19].remd_tmp[20][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][15]_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [14]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [15]),
        .O(\loop[19].remd_tmp[20][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][15]_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [13]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [14]),
        .O(\loop[19].remd_tmp[20][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][15]_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [12]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [13]),
        .O(\loop[19].remd_tmp[20][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][15]_i_6 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [11]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [12]),
        .O(\loop[19].remd_tmp[20][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][16]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [15]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [16]),
        .O(\loop[19].remd_tmp[20][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][17]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [16]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [17]),
        .O(\loop[19].remd_tmp[20][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][18]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [17]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [18]),
        .O(\loop[19].remd_tmp[20][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][19]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [18]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [19]),
        .O(\loop[19].remd_tmp[20][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][19]_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [18]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [19]),
        .O(\loop[19].remd_tmp[20][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][19]_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [17]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [18]),
        .O(\loop[19].remd_tmp[20][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][19]_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [16]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [17]),
        .O(\loop[19].remd_tmp[20][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][19]_i_6 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [15]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [16]),
        .O(\loop[19].remd_tmp[20][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][1]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [0]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [1]),
        .O(\loop[19].remd_tmp[20][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][20]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [19]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [20]),
        .O(\loop[19].remd_tmp[20][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][21]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [20]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [21]),
        .O(\loop[19].remd_tmp[20][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][22]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [21]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [22]),
        .O(\loop[19].remd_tmp[20][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][23]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [22]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [23]),
        .O(\loop[19].remd_tmp[20][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][23]_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [22]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [23]),
        .O(\loop[19].remd_tmp[20][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][23]_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [21]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [22]),
        .O(\loop[19].remd_tmp[20][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][23]_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [20]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [21]),
        .O(\loop[19].remd_tmp[20][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][23]_i_6 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [19]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [20]),
        .O(\loop[19].remd_tmp[20][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][24]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [23]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [24]),
        .O(\loop[19].remd_tmp[20][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][25]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [24]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [25]),
        .O(\loop[19].remd_tmp[20][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][26]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [25]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [26]),
        .O(\loop[19].remd_tmp[20][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][27]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [26]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [27]),
        .O(\loop[19].remd_tmp[20][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][27]_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [26]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [27]),
        .O(\loop[19].remd_tmp[20][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][27]_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [25]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [26]),
        .O(\loop[19].remd_tmp[20][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][27]_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [24]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [25]),
        .O(\loop[19].remd_tmp[20][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][27]_i_6 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [23]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [24]),
        .O(\loop[19].remd_tmp[20][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][28]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [27]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [28]),
        .O(\loop[19].remd_tmp[20][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][29]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [28]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [29]),
        .O(\loop[19].remd_tmp[20][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][2]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [1]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [2]),
        .O(\loop[19].remd_tmp[20][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][30]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [29]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [30]),
        .O(\loop[19].remd_tmp[20][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][31]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [30]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [31]),
        .O(\loop[19].remd_tmp[20][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][31]_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [30]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [31]),
        .O(\loop[19].remd_tmp[20][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][31]_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [29]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [30]),
        .O(\loop[19].remd_tmp[20][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][31]_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [28]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [29]),
        .O(\loop[19].remd_tmp[20][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][31]_i_6 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [27]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [28]),
        .O(\loop[19].remd_tmp[20][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][32]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [31]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [32]),
        .O(\loop[19].remd_tmp[20][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][33]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [32]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [33]),
        .O(\loop[19].remd_tmp[20][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][34]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [33]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [34]),
        .O(\loop[19].remd_tmp[20][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[19].remd_tmp[20][34]_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [34]),
        .O(\loop[19].remd_tmp[20][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[19].remd_tmp[20][34]_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [33]),
        .O(\loop[19].remd_tmp[20][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][34]_i_6 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [32]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [33]),
        .O(\loop[19].remd_tmp[20][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][34]_i_7 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [31]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [32]),
        .O(\loop[19].remd_tmp[20][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][3]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [2]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [3]),
        .O(\loop[19].remd_tmp[20][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][3]_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [2]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [3]),
        .O(\loop[19].remd_tmp[20][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][3]_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [1]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [2]),
        .O(\loop[19].remd_tmp[20][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[19].remd_tmp[20][3]_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [0]),
        .O(\loop[19].remd_tmp[20][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[19].remd_tmp[20][3]_i_6 
       (.I0(\loop[18].dividend_tmp_reg[19][35]__0_n_0 ),
        .O(\loop[19].remd_tmp[20][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][4]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [3]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [4]),
        .O(\loop[19].remd_tmp[20][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][5]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [4]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [5]),
        .O(\loop[19].remd_tmp[20][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][6]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [5]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [6]),
        .O(\loop[19].remd_tmp[20][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][7]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [6]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [7]),
        .O(\loop[19].remd_tmp[20][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][7]_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [6]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [7]),
        .O(\loop[19].remd_tmp[20][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][7]_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [5]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [6]),
        .O(\loop[19].remd_tmp[20][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][7]_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [4]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [5]),
        .O(\loop[19].remd_tmp[20][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[19].remd_tmp[20][7]_i_6 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [3]),
        .I1(\loop[18].divisor_tmp_reg[19]_37 [4]),
        .O(\loop[19].remd_tmp[20][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][8]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [7]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [8]),
        .O(\loop[19].remd_tmp[20][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][9]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_38 [8]),
        .I1(\cal_tmp[19]_90 ),
        .I2(\cal_tmp[19]__0 [9]),
        .O(\loop[19].remd_tmp[20][9]_i_1_n_0 ));
  FDRE \loop[19].remd_tmp_reg[20][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][0]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [0]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][10]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [10]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][11]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [11]),
        .R(1'b0));
  CARRY4 \loop[19].remd_tmp_reg[20][11]_i_2 
       (.CI(\loop[19].remd_tmp_reg[20][7]_i_2_n_0 ),
        .CO({\loop[19].remd_tmp_reg[20][11]_i_2_n_0 ,\loop[19].remd_tmp_reg[20][11]_i_2_n_1 ,\loop[19].remd_tmp_reg[20][11]_i_2_n_2 ,\loop[19].remd_tmp_reg[20][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_38 [10:7]),
        .O(\cal_tmp[19]__0 [11:8]),
        .S({\loop[19].remd_tmp[20][11]_i_3_n_0 ,\loop[19].remd_tmp[20][11]_i_4_n_0 ,\loop[19].remd_tmp[20][11]_i_5_n_0 ,\loop[19].remd_tmp[20][11]_i_6_n_0 }));
  FDRE \loop[19].remd_tmp_reg[20][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][12]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [12]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][13]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [13]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][14]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [14]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][15]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [15]),
        .R(1'b0));
  CARRY4 \loop[19].remd_tmp_reg[20][15]_i_2 
       (.CI(\loop[19].remd_tmp_reg[20][11]_i_2_n_0 ),
        .CO({\loop[19].remd_tmp_reg[20][15]_i_2_n_0 ,\loop[19].remd_tmp_reg[20][15]_i_2_n_1 ,\loop[19].remd_tmp_reg[20][15]_i_2_n_2 ,\loop[19].remd_tmp_reg[20][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_38 [14:11]),
        .O(\cal_tmp[19]__0 [15:12]),
        .S({\loop[19].remd_tmp[20][15]_i_3_n_0 ,\loop[19].remd_tmp[20][15]_i_4_n_0 ,\loop[19].remd_tmp[20][15]_i_5_n_0 ,\loop[19].remd_tmp[20][15]_i_6_n_0 }));
  FDRE \loop[19].remd_tmp_reg[20][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][16]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [16]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][17]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [17]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][18]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [18]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][19]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [19]),
        .R(1'b0));
  CARRY4 \loop[19].remd_tmp_reg[20][19]_i_2 
       (.CI(\loop[19].remd_tmp_reg[20][15]_i_2_n_0 ),
        .CO({\loop[19].remd_tmp_reg[20][19]_i_2_n_0 ,\loop[19].remd_tmp_reg[20][19]_i_2_n_1 ,\loop[19].remd_tmp_reg[20][19]_i_2_n_2 ,\loop[19].remd_tmp_reg[20][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_38 [18:15]),
        .O(\cal_tmp[19]__0 [19:16]),
        .S({\loop[19].remd_tmp[20][19]_i_3_n_0 ,\loop[19].remd_tmp[20][19]_i_4_n_0 ,\loop[19].remd_tmp[20][19]_i_5_n_0 ,\loop[19].remd_tmp[20][19]_i_6_n_0 }));
  FDRE \loop[19].remd_tmp_reg[20][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][1]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [1]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][20]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [20]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][21]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [21]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][22]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [22]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][23]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [23]),
        .R(1'b0));
  CARRY4 \loop[19].remd_tmp_reg[20][23]_i_2 
       (.CI(\loop[19].remd_tmp_reg[20][19]_i_2_n_0 ),
        .CO({\loop[19].remd_tmp_reg[20][23]_i_2_n_0 ,\loop[19].remd_tmp_reg[20][23]_i_2_n_1 ,\loop[19].remd_tmp_reg[20][23]_i_2_n_2 ,\loop[19].remd_tmp_reg[20][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_38 [22:19]),
        .O(\cal_tmp[19]__0 [23:20]),
        .S({\loop[19].remd_tmp[20][23]_i_3_n_0 ,\loop[19].remd_tmp[20][23]_i_4_n_0 ,\loop[19].remd_tmp[20][23]_i_5_n_0 ,\loop[19].remd_tmp[20][23]_i_6_n_0 }));
  FDRE \loop[19].remd_tmp_reg[20][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][24]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [24]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][25]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [25]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][26]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [26]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][27]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [27]),
        .R(1'b0));
  CARRY4 \loop[19].remd_tmp_reg[20][27]_i_2 
       (.CI(\loop[19].remd_tmp_reg[20][23]_i_2_n_0 ),
        .CO({\loop[19].remd_tmp_reg[20][27]_i_2_n_0 ,\loop[19].remd_tmp_reg[20][27]_i_2_n_1 ,\loop[19].remd_tmp_reg[20][27]_i_2_n_2 ,\loop[19].remd_tmp_reg[20][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_38 [26:23]),
        .O(\cal_tmp[19]__0 [27:24]),
        .S({\loop[19].remd_tmp[20][27]_i_3_n_0 ,\loop[19].remd_tmp[20][27]_i_4_n_0 ,\loop[19].remd_tmp[20][27]_i_5_n_0 ,\loop[19].remd_tmp[20][27]_i_6_n_0 }));
  FDRE \loop[19].remd_tmp_reg[20][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][28]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [28]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][29]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [29]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][2]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [2]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][30]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [30]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][31]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [31]),
        .R(1'b0));
  CARRY4 \loop[19].remd_tmp_reg[20][31]_i_2 
       (.CI(\loop[19].remd_tmp_reg[20][27]_i_2_n_0 ),
        .CO({\loop[19].remd_tmp_reg[20][31]_i_2_n_0 ,\loop[19].remd_tmp_reg[20][31]_i_2_n_1 ,\loop[19].remd_tmp_reg[20][31]_i_2_n_2 ,\loop[19].remd_tmp_reg[20][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_38 [30:27]),
        .O(\cal_tmp[19]__0 [31:28]),
        .S({\loop[19].remd_tmp[20][31]_i_3_n_0 ,\loop[19].remd_tmp[20][31]_i_4_n_0 ,\loop[19].remd_tmp[20][31]_i_5_n_0 ,\loop[19].remd_tmp[20][31]_i_6_n_0 }));
  FDRE \loop[19].remd_tmp_reg[20][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][32]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [32]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][33]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [33]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][34]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [34]),
        .R(1'b0));
  CARRY4 \loop[19].remd_tmp_reg[20][34]_i_2 
       (.CI(\loop[19].remd_tmp_reg[20][34]_i_3_n_0 ),
        .CO(\NLW_loop[19].remd_tmp_reg[20][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[19].remd_tmp_reg[20][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[19]_90 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[19].remd_tmp_reg[20][34]_i_3 
       (.CI(\loop[19].remd_tmp_reg[20][31]_i_2_n_0 ),
        .CO({\loop[19].remd_tmp_reg[20][34]_i_3_n_0 ,\loop[19].remd_tmp_reg[20][34]_i_3_n_1 ,\loop[19].remd_tmp_reg[20][34]_i_3_n_2 ,\loop[19].remd_tmp_reg[20][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_38 [34:31]),
        .O({\NLW_loop[19].remd_tmp_reg[20][34]_i_3_O_UNCONNECTED [3],\cal_tmp[19]__0 [34:32]}),
        .S({\loop[19].remd_tmp[20][34]_i_4_n_0 ,\loop[19].remd_tmp[20][34]_i_5_n_0 ,\loop[19].remd_tmp[20][34]_i_6_n_0 ,\loop[19].remd_tmp[20][34]_i_7_n_0 }));
  FDRE \loop[19].remd_tmp_reg[20][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][3]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [3]),
        .R(1'b0));
  CARRY4 \loop[19].remd_tmp_reg[20][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[19].remd_tmp_reg[20][3]_i_2_n_0 ,\loop[19].remd_tmp_reg[20][3]_i_2_n_1 ,\loop[19].remd_tmp_reg[20][3]_i_2_n_2 ,\loop[19].remd_tmp_reg[20][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[18].remd_tmp_reg[19]_38 [2:0],\loop[18].dividend_tmp_reg[19][35]__0_n_0 }),
        .O(\cal_tmp[19]__0 [3:0]),
        .S({\loop[19].remd_tmp[20][3]_i_3_n_0 ,\loop[19].remd_tmp[20][3]_i_4_n_0 ,\loop[19].remd_tmp[20][3]_i_5_n_0 ,\loop[19].remd_tmp[20][3]_i_6_n_0 }));
  FDRE \loop[19].remd_tmp_reg[20][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][4]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [4]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][5]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [5]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][6]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [6]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][7]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [7]),
        .R(1'b0));
  CARRY4 \loop[19].remd_tmp_reg[20][7]_i_2 
       (.CI(\loop[19].remd_tmp_reg[20][3]_i_2_n_0 ),
        .CO({\loop[19].remd_tmp_reg[20][7]_i_2_n_0 ,\loop[19].remd_tmp_reg[20][7]_i_2_n_1 ,\loop[19].remd_tmp_reg[20][7]_i_2_n_2 ,\loop[19].remd_tmp_reg[20][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_38 [6:3]),
        .O(\cal_tmp[19]__0 [7:4]),
        .S({\loop[19].remd_tmp[20][7]_i_3_n_0 ,\loop[19].remd_tmp[20][7]_i_4_n_0 ,\loop[19].remd_tmp[20][7]_i_5_n_0 ,\loop[19].remd_tmp[20][7]_i_6_n_0 }));
  FDRE \loop[19].remd_tmp_reg[20][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][8]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [8]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].remd_tmp[20][9]_i_1_n_0 ),
        .Q(\loop[19].remd_tmp_reg[20]_40 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[1].dividend_tmp_reg[2][34]_srl3 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][34]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[27]),
        .Q(\loop[1].dividend_tmp_reg[2][34]_srl3_n_0 ));
  FDRE \loop[1].dividend_tmp_reg[2][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].dividend_tmp_reg[1][34]_srl2_n_0 ),
        .Q(\loop[1].dividend_tmp_reg[2][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [10]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [10]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [11]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [11]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [12]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [12]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [13]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [13]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [14]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [14]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [15]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [15]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [16]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [16]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [17]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [17]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [18]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [18]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [19]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [19]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [20]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [20]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [21]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [21]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [22]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [22]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [23]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [23]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [24]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [24]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [25]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [25]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [26]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [26]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [27]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [27]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [28]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [28]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [29]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [29]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [2]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [2]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [30]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [30]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [31]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [31]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [32]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [32]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [33]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [33]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [3]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [3]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [4]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [4]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [5]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [5]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [6]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [6]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [7]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [7]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [8]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [8]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[0].divisor_tmp_reg[1]_1 [9]),
        .Q(\loop[1].divisor_tmp_reg[2]_3 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\loop[0].dividend_tmp_reg_n_0_[1][35] ),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [0]),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][10]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [9]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [10]),
        .O(\loop[1].remd_tmp[2][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][11]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [10]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [11]),
        .O(\loop[1].remd_tmp[2][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][11]_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [10]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [11]),
        .O(\loop[1].remd_tmp[2][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][11]_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [9]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [10]),
        .O(\loop[1].remd_tmp[2][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][11]_i_5 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [8]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [9]),
        .O(\loop[1].remd_tmp[2][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][11]_i_6 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [7]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [8]),
        .O(\loop[1].remd_tmp[2][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][12]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [11]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [12]),
        .O(\loop[1].remd_tmp[2][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][13]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [12]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [13]),
        .O(\loop[1].remd_tmp[2][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][14]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [13]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [14]),
        .O(\loop[1].remd_tmp[2][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][15]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [14]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [15]),
        .O(\loop[1].remd_tmp[2][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][15]_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [14]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [15]),
        .O(\loop[1].remd_tmp[2][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][15]_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [13]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [14]),
        .O(\loop[1].remd_tmp[2][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][15]_i_5 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [12]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [13]),
        .O(\loop[1].remd_tmp[2][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][15]_i_6 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [11]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [12]),
        .O(\loop[1].remd_tmp[2][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][16]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [15]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [16]),
        .O(\loop[1].remd_tmp[2][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][17]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [16]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [17]),
        .O(\loop[1].remd_tmp[2][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][18]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [17]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [18]),
        .O(\loop[1].remd_tmp[2][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][19]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [18]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [19]),
        .O(\loop[1].remd_tmp[2][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][19]_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [18]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [19]),
        .O(\loop[1].remd_tmp[2][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][19]_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [17]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [18]),
        .O(\loop[1].remd_tmp[2][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][19]_i_5 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [16]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [17]),
        .O(\loop[1].remd_tmp[2][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][19]_i_6 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [15]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [16]),
        .O(\loop[1].remd_tmp[2][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [0]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [1]),
        .O(\loop[1].remd_tmp[2][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][20]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [19]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [20]),
        .O(\loop[1].remd_tmp[2][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][21]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [20]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [21]),
        .O(\loop[1].remd_tmp[2][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][22]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [21]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [22]),
        .O(\loop[1].remd_tmp[2][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][23]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [22]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [23]),
        .O(\loop[1].remd_tmp[2][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][23]_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [22]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [23]),
        .O(\loop[1].remd_tmp[2][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][23]_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [21]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [22]),
        .O(\loop[1].remd_tmp[2][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][23]_i_5 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [20]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [21]),
        .O(\loop[1].remd_tmp[2][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][23]_i_6 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [19]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [20]),
        .O(\loop[1].remd_tmp[2][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][24]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [23]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [24]),
        .O(\loop[1].remd_tmp[2][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][25]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [24]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [25]),
        .O(\loop[1].remd_tmp[2][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][26]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [25]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [26]),
        .O(\loop[1].remd_tmp[2][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][27]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [26]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [27]),
        .O(\loop[1].remd_tmp[2][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][27]_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [26]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [27]),
        .O(\loop[1].remd_tmp[2][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][27]_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [25]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [26]),
        .O(\loop[1].remd_tmp[2][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][27]_i_5 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [24]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [25]),
        .O(\loop[1].remd_tmp[2][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][27]_i_6 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [23]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [24]),
        .O(\loop[1].remd_tmp[2][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][28]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [27]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [28]),
        .O(\loop[1].remd_tmp[2][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][29]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [28]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [29]),
        .O(\loop[1].remd_tmp[2][29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop[1].remd_tmp[2][2]_i_1 
       (.I0(\cal_tmp[1]_72 [2]),
        .I1(\cal_tmp[1]__0 ),
        .O(\loop[1].remd_tmp[2][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][30]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [29]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [30]),
        .O(\loop[1].remd_tmp[2][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][31]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [30]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [31]),
        .O(\loop[1].remd_tmp[2][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][31]_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [30]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [31]),
        .O(\loop[1].remd_tmp[2][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][31]_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [29]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [30]),
        .O(\loop[1].remd_tmp[2][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][31]_i_5 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [28]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [29]),
        .O(\loop[1].remd_tmp[2][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][31]_i_6 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [27]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [28]),
        .O(\loop[1].remd_tmp[2][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][32]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [31]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [32]),
        .O(\loop[1].remd_tmp[2][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][33]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [32]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [33]),
        .O(\loop[1].remd_tmp[2][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][34]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [33]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [34]),
        .O(\loop[1].remd_tmp[2][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].remd_tmp[2][34]_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [33]),
        .O(\loop[1].remd_tmp[2][34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][34]_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [32]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [33]),
        .O(\loop[1].remd_tmp[2][34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][34]_i_5 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [31]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [32]),
        .O(\loop[1].remd_tmp[2][34]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][3]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [2]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [3]),
        .O(\loop[1].remd_tmp[2][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][3]_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [2]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [3]),
        .O(\loop[1].remd_tmp[2][3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].remd_tmp[2][3]_i_4 
       (.I0(\loop[0].divisor_tmp_reg[1]_1 [2]),
        .O(\loop[1].remd_tmp[2][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].remd_tmp[2][3]_i_5 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [0]),
        .O(\loop[1].remd_tmp[2][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].remd_tmp[2][3]_i_6 
       (.I0(\loop[0].dividend_tmp_reg_n_0_[1][35] ),
        .O(\loop[1].remd_tmp[2][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][4]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [3]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [4]),
        .O(\loop[1].remd_tmp[2][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][5]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [4]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [5]),
        .O(\loop[1].remd_tmp[2][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][6]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [5]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [6]),
        .O(\loop[1].remd_tmp[2][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][7]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [6]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [7]),
        .O(\loop[1].remd_tmp[2][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][7]_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [6]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [7]),
        .O(\loop[1].remd_tmp[2][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][7]_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [5]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [6]),
        .O(\loop[1].remd_tmp[2][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][7]_i_5 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [4]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [5]),
        .O(\loop[1].remd_tmp[2][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[1].remd_tmp[2][7]_i_6 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [3]),
        .I1(\loop[0].divisor_tmp_reg[1]_1 [4]),
        .O(\loop[1].remd_tmp[2][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][8]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [7]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [8]),
        .O(\loop[1].remd_tmp[2][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][9]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_2 [8]),
        .I1(\cal_tmp[1]__0 ),
        .I2(\cal_tmp[1]_72 [9]),
        .O(\loop[1].remd_tmp[2][9]_i_1_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [0]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][10]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [10]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][11]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [11]),
        .R(1'b0));
  CARRY4 \loop[1].remd_tmp_reg[2][11]_i_2 
       (.CI(\loop[1].remd_tmp_reg[2][7]_i_2_n_0 ),
        .CO({\loop[1].remd_tmp_reg[2][11]_i_2_n_0 ,\loop[1].remd_tmp_reg[2][11]_i_2_n_1 ,\loop[1].remd_tmp_reg[2][11]_i_2_n_2 ,\loop[1].remd_tmp_reg[2][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_2 [10:7]),
        .O(\cal_tmp[1]_72 [11:8]),
        .S({\loop[1].remd_tmp[2][11]_i_3_n_0 ,\loop[1].remd_tmp[2][11]_i_4_n_0 ,\loop[1].remd_tmp[2][11]_i_5_n_0 ,\loop[1].remd_tmp[2][11]_i_6_n_0 }));
  FDRE \loop[1].remd_tmp_reg[2][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][12]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [12]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][13]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [13]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][14]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [14]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][15]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [15]),
        .R(1'b0));
  CARRY4 \loop[1].remd_tmp_reg[2][15]_i_2 
       (.CI(\loop[1].remd_tmp_reg[2][11]_i_2_n_0 ),
        .CO({\loop[1].remd_tmp_reg[2][15]_i_2_n_0 ,\loop[1].remd_tmp_reg[2][15]_i_2_n_1 ,\loop[1].remd_tmp_reg[2][15]_i_2_n_2 ,\loop[1].remd_tmp_reg[2][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_2 [14:11]),
        .O(\cal_tmp[1]_72 [15:12]),
        .S({\loop[1].remd_tmp[2][15]_i_3_n_0 ,\loop[1].remd_tmp[2][15]_i_4_n_0 ,\loop[1].remd_tmp[2][15]_i_5_n_0 ,\loop[1].remd_tmp[2][15]_i_6_n_0 }));
  FDRE \loop[1].remd_tmp_reg[2][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][16]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [16]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][17]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [17]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][18]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [18]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][19]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [19]),
        .R(1'b0));
  CARRY4 \loop[1].remd_tmp_reg[2][19]_i_2 
       (.CI(\loop[1].remd_tmp_reg[2][15]_i_2_n_0 ),
        .CO({\loop[1].remd_tmp_reg[2][19]_i_2_n_0 ,\loop[1].remd_tmp_reg[2][19]_i_2_n_1 ,\loop[1].remd_tmp_reg[2][19]_i_2_n_2 ,\loop[1].remd_tmp_reg[2][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_2 [18:15]),
        .O(\cal_tmp[1]_72 [19:16]),
        .S({\loop[1].remd_tmp[2][19]_i_3_n_0 ,\loop[1].remd_tmp[2][19]_i_4_n_0 ,\loop[1].remd_tmp[2][19]_i_5_n_0 ,\loop[1].remd_tmp[2][19]_i_6_n_0 }));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][1]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [1]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][20]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [20]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][21]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [21]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][22]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [22]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][23]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [23]),
        .R(1'b0));
  CARRY4 \loop[1].remd_tmp_reg[2][23]_i_2 
       (.CI(\loop[1].remd_tmp_reg[2][19]_i_2_n_0 ),
        .CO({\loop[1].remd_tmp_reg[2][23]_i_2_n_0 ,\loop[1].remd_tmp_reg[2][23]_i_2_n_1 ,\loop[1].remd_tmp_reg[2][23]_i_2_n_2 ,\loop[1].remd_tmp_reg[2][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_2 [22:19]),
        .O(\cal_tmp[1]_72 [23:20]),
        .S({\loop[1].remd_tmp[2][23]_i_3_n_0 ,\loop[1].remd_tmp[2][23]_i_4_n_0 ,\loop[1].remd_tmp[2][23]_i_5_n_0 ,\loop[1].remd_tmp[2][23]_i_6_n_0 }));
  FDRE \loop[1].remd_tmp_reg[2][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][24]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [24]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][25]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [25]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][26]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [26]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][27]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [27]),
        .R(1'b0));
  CARRY4 \loop[1].remd_tmp_reg[2][27]_i_2 
       (.CI(\loop[1].remd_tmp_reg[2][23]_i_2_n_0 ),
        .CO({\loop[1].remd_tmp_reg[2][27]_i_2_n_0 ,\loop[1].remd_tmp_reg[2][27]_i_2_n_1 ,\loop[1].remd_tmp_reg[2][27]_i_2_n_2 ,\loop[1].remd_tmp_reg[2][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_2 [26:23]),
        .O(\cal_tmp[1]_72 [27:24]),
        .S({\loop[1].remd_tmp[2][27]_i_3_n_0 ,\loop[1].remd_tmp[2][27]_i_4_n_0 ,\loop[1].remd_tmp[2][27]_i_5_n_0 ,\loop[1].remd_tmp[2][27]_i_6_n_0 }));
  FDRE \loop[1].remd_tmp_reg[2][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][28]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [28]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][29]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [29]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][2]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [2]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][30]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [30]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][31]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [31]),
        .R(1'b0));
  CARRY4 \loop[1].remd_tmp_reg[2][31]_i_2 
       (.CI(\loop[1].remd_tmp_reg[2][27]_i_2_n_0 ),
        .CO({\loop[1].remd_tmp_reg[2][31]_i_2_n_0 ,\loop[1].remd_tmp_reg[2][31]_i_2_n_1 ,\loop[1].remd_tmp_reg[2][31]_i_2_n_2 ,\loop[1].remd_tmp_reg[2][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_2 [30:27]),
        .O(\cal_tmp[1]_72 [31:28]),
        .S({\loop[1].remd_tmp[2][31]_i_3_n_0 ,\loop[1].remd_tmp[2][31]_i_4_n_0 ,\loop[1].remd_tmp[2][31]_i_5_n_0 ,\loop[1].remd_tmp[2][31]_i_6_n_0 }));
  FDRE \loop[1].remd_tmp_reg[2][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][32]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [32]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][33]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [33]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][34]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [34]),
        .R(1'b0));
  CARRY4 \loop[1].remd_tmp_reg[2][34]_i_2 
       (.CI(\loop[1].remd_tmp_reg[2][31]_i_2_n_0 ),
        .CO({\NLW_loop[1].remd_tmp_reg[2][34]_i_2_CO_UNCONNECTED [3],\loop[1].remd_tmp_reg[2][34]_i_2_n_1 ,\loop[1].remd_tmp_reg[2][34]_i_2_n_2 ,\loop[1].remd_tmp_reg[2][34]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[0].remd_tmp_reg[1]_2 [33:31]}),
        .O({\cal_tmp[1]__0 ,\cal_tmp[1]_72 [34:32]}),
        .S({1'b1,\loop[1].remd_tmp[2][34]_i_3_n_0 ,\loop[1].remd_tmp[2][34]_i_4_n_0 ,\loop[1].remd_tmp[2][34]_i_5_n_0 }));
  FDRE \loop[1].remd_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][3]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [3]),
        .R(1'b0));
  CARRY4 \loop[1].remd_tmp_reg[2][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[1].remd_tmp_reg[2][3]_i_2_n_0 ,\loop[1].remd_tmp_reg[2][3]_i_2_n_1 ,\loop[1].remd_tmp_reg[2][3]_i_2_n_2 ,\loop[1].remd_tmp_reg[2][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[0].remd_tmp_reg[1]_2 [2],1'b0,\loop[0].remd_tmp_reg[1]_2 [0],\loop[0].dividend_tmp_reg_n_0_[1][35] }),
        .O(\cal_tmp[1]_72 [3:0]),
        .S({\loop[1].remd_tmp[2][3]_i_3_n_0 ,\loop[1].remd_tmp[2][3]_i_4_n_0 ,\loop[1].remd_tmp[2][3]_i_5_n_0 ,\loop[1].remd_tmp[2][3]_i_6_n_0 }));
  FDRE \loop[1].remd_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][4]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [4]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][5]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [5]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][6]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [6]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][7]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [7]),
        .R(1'b0));
  CARRY4 \loop[1].remd_tmp_reg[2][7]_i_2 
       (.CI(\loop[1].remd_tmp_reg[2][3]_i_2_n_0 ),
        .CO({\loop[1].remd_tmp_reg[2][7]_i_2_n_0 ,\loop[1].remd_tmp_reg[2][7]_i_2_n_1 ,\loop[1].remd_tmp_reg[2][7]_i_2_n_2 ,\loop[1].remd_tmp_reg[2][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_2 [6:3]),
        .O(\cal_tmp[1]_72 [7:4]),
        .S({\loop[1].remd_tmp[2][7]_i_3_n_0 ,\loop[1].remd_tmp[2][7]_i_4_n_0 ,\loop[1].remd_tmp[2][7]_i_5_n_0 ,\loop[1].remd_tmp[2][7]_i_6_n_0 }));
  FDRE \loop[1].remd_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][8]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [8]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].remd_tmp[2][9]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_4 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[20].dividend_tmp_reg[21] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[20].dividend_tmp_reg[21][34]_srl22 " *) 
  SRLC32E \loop[20].dividend_tmp_reg[21][34]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[8]),
        .Q(\loop[20].dividend_tmp_reg[21][34]_srl22_n_0 ),
        .Q31(\NLW_loop[20].dividend_tmp_reg[21][34]_srl22_Q31_UNCONNECTED ));
  FDRE \loop[20].dividend_tmp_reg[21][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].dividend_tmp_reg[20][34]_srl21_n_0 ),
        .Q(\loop[20].dividend_tmp_reg[21][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [10]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [10]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [11]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [11]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [12]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [12]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [13]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [13]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [14]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [14]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [15]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [15]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [16]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [16]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [17]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [17]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [18]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [18]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [19]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [19]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [20]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [20]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [21]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [21]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [22]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [22]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [23]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [23]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [24]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [24]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [25]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [25]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [26]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [26]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [27]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [27]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [28]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [28]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [29]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [29]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [2]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [2]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [30]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [30]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [31]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [31]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [32]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [32]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [33]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [33]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [3]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [3]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [4]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [4]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [5]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [5]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [6]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [6]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [7]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [7]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [8]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [8]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[19].divisor_tmp_reg[20]_39 [9]),
        .Q(\loop[20].divisor_tmp_reg[21]_41 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][0]_i_1 
       (.I0(\loop[19].dividend_tmp_reg[20][35]__0_n_0 ),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [0]),
        .O(\loop[20].remd_tmp[21][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][10]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [9]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [10]),
        .O(\loop[20].remd_tmp[21][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][11]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [10]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [11]),
        .O(\loop[20].remd_tmp[21][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][11]_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [10]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [11]),
        .O(\loop[20].remd_tmp[21][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][11]_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [9]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [10]),
        .O(\loop[20].remd_tmp[21][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][11]_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [8]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [9]),
        .O(\loop[20].remd_tmp[21][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][11]_i_6 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [7]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [8]),
        .O(\loop[20].remd_tmp[21][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][12]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [11]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [12]),
        .O(\loop[20].remd_tmp[21][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][13]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [12]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [13]),
        .O(\loop[20].remd_tmp[21][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][14]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [13]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [14]),
        .O(\loop[20].remd_tmp[21][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][15]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [14]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [15]),
        .O(\loop[20].remd_tmp[21][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][15]_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [14]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [15]),
        .O(\loop[20].remd_tmp[21][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][15]_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [13]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [14]),
        .O(\loop[20].remd_tmp[21][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][15]_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [12]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [13]),
        .O(\loop[20].remd_tmp[21][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][15]_i_6 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [11]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [12]),
        .O(\loop[20].remd_tmp[21][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][16]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [15]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [16]),
        .O(\loop[20].remd_tmp[21][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][17]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [16]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [17]),
        .O(\loop[20].remd_tmp[21][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][18]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [17]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [18]),
        .O(\loop[20].remd_tmp[21][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][19]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [18]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [19]),
        .O(\loop[20].remd_tmp[21][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][19]_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [18]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [19]),
        .O(\loop[20].remd_tmp[21][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][19]_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [17]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [18]),
        .O(\loop[20].remd_tmp[21][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][19]_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [16]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [17]),
        .O(\loop[20].remd_tmp[21][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][19]_i_6 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [15]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [16]),
        .O(\loop[20].remd_tmp[21][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][1]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [0]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [1]),
        .O(\loop[20].remd_tmp[21][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][20]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [19]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [20]),
        .O(\loop[20].remd_tmp[21][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][21]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [20]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [21]),
        .O(\loop[20].remd_tmp[21][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][22]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [21]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [22]),
        .O(\loop[20].remd_tmp[21][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][23]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [22]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [23]),
        .O(\loop[20].remd_tmp[21][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][23]_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [22]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [23]),
        .O(\loop[20].remd_tmp[21][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][23]_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [21]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [22]),
        .O(\loop[20].remd_tmp[21][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][23]_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [20]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [21]),
        .O(\loop[20].remd_tmp[21][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][23]_i_6 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [19]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [20]),
        .O(\loop[20].remd_tmp[21][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][24]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [23]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [24]),
        .O(\loop[20].remd_tmp[21][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][25]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [24]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [25]),
        .O(\loop[20].remd_tmp[21][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][26]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [25]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [26]),
        .O(\loop[20].remd_tmp[21][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][27]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [26]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [27]),
        .O(\loop[20].remd_tmp[21][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][27]_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [26]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [27]),
        .O(\loop[20].remd_tmp[21][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][27]_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [25]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [26]),
        .O(\loop[20].remd_tmp[21][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][27]_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [24]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [25]),
        .O(\loop[20].remd_tmp[21][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][27]_i_6 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [23]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [24]),
        .O(\loop[20].remd_tmp[21][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][28]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [27]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [28]),
        .O(\loop[20].remd_tmp[21][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][29]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [28]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [29]),
        .O(\loop[20].remd_tmp[21][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][2]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [1]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [2]),
        .O(\loop[20].remd_tmp[21][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][30]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [29]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [30]),
        .O(\loop[20].remd_tmp[21][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][31]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [30]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [31]),
        .O(\loop[20].remd_tmp[21][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][31]_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [30]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [31]),
        .O(\loop[20].remd_tmp[21][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][31]_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [29]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [30]),
        .O(\loop[20].remd_tmp[21][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][31]_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [28]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [29]),
        .O(\loop[20].remd_tmp[21][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][31]_i_6 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [27]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [28]),
        .O(\loop[20].remd_tmp[21][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][32]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [31]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [32]),
        .O(\loop[20].remd_tmp[21][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][33]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [32]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [33]),
        .O(\loop[20].remd_tmp[21][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][34]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [33]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [34]),
        .O(\loop[20].remd_tmp[21][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[20].remd_tmp[21][34]_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [34]),
        .O(\loop[20].remd_tmp[21][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[20].remd_tmp[21][34]_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [33]),
        .O(\loop[20].remd_tmp[21][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][34]_i_6 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [32]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [33]),
        .O(\loop[20].remd_tmp[21][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][34]_i_7 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [31]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [32]),
        .O(\loop[20].remd_tmp[21][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][3]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [2]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [3]),
        .O(\loop[20].remd_tmp[21][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][3]_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [2]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [3]),
        .O(\loop[20].remd_tmp[21][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][3]_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [1]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [2]),
        .O(\loop[20].remd_tmp[21][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[20].remd_tmp[21][3]_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [0]),
        .O(\loop[20].remd_tmp[21][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[20].remd_tmp[21][3]_i_6 
       (.I0(\loop[19].dividend_tmp_reg[20][35]__0_n_0 ),
        .O(\loop[20].remd_tmp[21][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][4]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [3]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [4]),
        .O(\loop[20].remd_tmp[21][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][5]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [4]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [5]),
        .O(\loop[20].remd_tmp[21][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][6]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [5]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [6]),
        .O(\loop[20].remd_tmp[21][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][7]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [6]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [7]),
        .O(\loop[20].remd_tmp[21][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][7]_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [6]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [7]),
        .O(\loop[20].remd_tmp[21][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][7]_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [5]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [6]),
        .O(\loop[20].remd_tmp[21][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][7]_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [4]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [5]),
        .O(\loop[20].remd_tmp[21][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[20].remd_tmp[21][7]_i_6 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [3]),
        .I1(\loop[19].divisor_tmp_reg[20]_39 [4]),
        .O(\loop[20].remd_tmp[21][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][8]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [7]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [8]),
        .O(\loop[20].remd_tmp[21][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][9]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_40 [8]),
        .I1(\cal_tmp[20]_91 ),
        .I2(\cal_tmp[20]__0 [9]),
        .O(\loop[20].remd_tmp[21][9]_i_1_n_0 ));
  FDRE \loop[20].remd_tmp_reg[21][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][0]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [0]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][10]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [10]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][11]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [11]),
        .R(1'b0));
  CARRY4 \loop[20].remd_tmp_reg[21][11]_i_2 
       (.CI(\loop[20].remd_tmp_reg[21][7]_i_2_n_0 ),
        .CO({\loop[20].remd_tmp_reg[21][11]_i_2_n_0 ,\loop[20].remd_tmp_reg[21][11]_i_2_n_1 ,\loop[20].remd_tmp_reg[21][11]_i_2_n_2 ,\loop[20].remd_tmp_reg[21][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_40 [10:7]),
        .O(\cal_tmp[20]__0 [11:8]),
        .S({\loop[20].remd_tmp[21][11]_i_3_n_0 ,\loop[20].remd_tmp[21][11]_i_4_n_0 ,\loop[20].remd_tmp[21][11]_i_5_n_0 ,\loop[20].remd_tmp[21][11]_i_6_n_0 }));
  FDRE \loop[20].remd_tmp_reg[21][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][12]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [12]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][13]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [13]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][14]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [14]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][15]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [15]),
        .R(1'b0));
  CARRY4 \loop[20].remd_tmp_reg[21][15]_i_2 
       (.CI(\loop[20].remd_tmp_reg[21][11]_i_2_n_0 ),
        .CO({\loop[20].remd_tmp_reg[21][15]_i_2_n_0 ,\loop[20].remd_tmp_reg[21][15]_i_2_n_1 ,\loop[20].remd_tmp_reg[21][15]_i_2_n_2 ,\loop[20].remd_tmp_reg[21][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_40 [14:11]),
        .O(\cal_tmp[20]__0 [15:12]),
        .S({\loop[20].remd_tmp[21][15]_i_3_n_0 ,\loop[20].remd_tmp[21][15]_i_4_n_0 ,\loop[20].remd_tmp[21][15]_i_5_n_0 ,\loop[20].remd_tmp[21][15]_i_6_n_0 }));
  FDRE \loop[20].remd_tmp_reg[21][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][16]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [16]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][17]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [17]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][18]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [18]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][19]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [19]),
        .R(1'b0));
  CARRY4 \loop[20].remd_tmp_reg[21][19]_i_2 
       (.CI(\loop[20].remd_tmp_reg[21][15]_i_2_n_0 ),
        .CO({\loop[20].remd_tmp_reg[21][19]_i_2_n_0 ,\loop[20].remd_tmp_reg[21][19]_i_2_n_1 ,\loop[20].remd_tmp_reg[21][19]_i_2_n_2 ,\loop[20].remd_tmp_reg[21][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_40 [18:15]),
        .O(\cal_tmp[20]__0 [19:16]),
        .S({\loop[20].remd_tmp[21][19]_i_3_n_0 ,\loop[20].remd_tmp[21][19]_i_4_n_0 ,\loop[20].remd_tmp[21][19]_i_5_n_0 ,\loop[20].remd_tmp[21][19]_i_6_n_0 }));
  FDRE \loop[20].remd_tmp_reg[21][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][1]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [1]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][20]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [20]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][21]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [21]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][22]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [22]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][23]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [23]),
        .R(1'b0));
  CARRY4 \loop[20].remd_tmp_reg[21][23]_i_2 
       (.CI(\loop[20].remd_tmp_reg[21][19]_i_2_n_0 ),
        .CO({\loop[20].remd_tmp_reg[21][23]_i_2_n_0 ,\loop[20].remd_tmp_reg[21][23]_i_2_n_1 ,\loop[20].remd_tmp_reg[21][23]_i_2_n_2 ,\loop[20].remd_tmp_reg[21][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_40 [22:19]),
        .O(\cal_tmp[20]__0 [23:20]),
        .S({\loop[20].remd_tmp[21][23]_i_3_n_0 ,\loop[20].remd_tmp[21][23]_i_4_n_0 ,\loop[20].remd_tmp[21][23]_i_5_n_0 ,\loop[20].remd_tmp[21][23]_i_6_n_0 }));
  FDRE \loop[20].remd_tmp_reg[21][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][24]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [24]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][25]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [25]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][26]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [26]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][27]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [27]),
        .R(1'b0));
  CARRY4 \loop[20].remd_tmp_reg[21][27]_i_2 
       (.CI(\loop[20].remd_tmp_reg[21][23]_i_2_n_0 ),
        .CO({\loop[20].remd_tmp_reg[21][27]_i_2_n_0 ,\loop[20].remd_tmp_reg[21][27]_i_2_n_1 ,\loop[20].remd_tmp_reg[21][27]_i_2_n_2 ,\loop[20].remd_tmp_reg[21][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_40 [26:23]),
        .O(\cal_tmp[20]__0 [27:24]),
        .S({\loop[20].remd_tmp[21][27]_i_3_n_0 ,\loop[20].remd_tmp[21][27]_i_4_n_0 ,\loop[20].remd_tmp[21][27]_i_5_n_0 ,\loop[20].remd_tmp[21][27]_i_6_n_0 }));
  FDRE \loop[20].remd_tmp_reg[21][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][28]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [28]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][29]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [29]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][2]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [2]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][30]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [30]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][31]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [31]),
        .R(1'b0));
  CARRY4 \loop[20].remd_tmp_reg[21][31]_i_2 
       (.CI(\loop[20].remd_tmp_reg[21][27]_i_2_n_0 ),
        .CO({\loop[20].remd_tmp_reg[21][31]_i_2_n_0 ,\loop[20].remd_tmp_reg[21][31]_i_2_n_1 ,\loop[20].remd_tmp_reg[21][31]_i_2_n_2 ,\loop[20].remd_tmp_reg[21][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_40 [30:27]),
        .O(\cal_tmp[20]__0 [31:28]),
        .S({\loop[20].remd_tmp[21][31]_i_3_n_0 ,\loop[20].remd_tmp[21][31]_i_4_n_0 ,\loop[20].remd_tmp[21][31]_i_5_n_0 ,\loop[20].remd_tmp[21][31]_i_6_n_0 }));
  FDRE \loop[20].remd_tmp_reg[21][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][32]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [32]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][33]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [33]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][34]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [34]),
        .R(1'b0));
  CARRY4 \loop[20].remd_tmp_reg[21][34]_i_2 
       (.CI(\loop[20].remd_tmp_reg[21][34]_i_3_n_0 ),
        .CO(\NLW_loop[20].remd_tmp_reg[21][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[20].remd_tmp_reg[21][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[20]_91 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[20].remd_tmp_reg[21][34]_i_3 
       (.CI(\loop[20].remd_tmp_reg[21][31]_i_2_n_0 ),
        .CO({\loop[20].remd_tmp_reg[21][34]_i_3_n_0 ,\loop[20].remd_tmp_reg[21][34]_i_3_n_1 ,\loop[20].remd_tmp_reg[21][34]_i_3_n_2 ,\loop[20].remd_tmp_reg[21][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_40 [34:31]),
        .O({\NLW_loop[20].remd_tmp_reg[21][34]_i_3_O_UNCONNECTED [3],\cal_tmp[20]__0 [34:32]}),
        .S({\loop[20].remd_tmp[21][34]_i_4_n_0 ,\loop[20].remd_tmp[21][34]_i_5_n_0 ,\loop[20].remd_tmp[21][34]_i_6_n_0 ,\loop[20].remd_tmp[21][34]_i_7_n_0 }));
  FDRE \loop[20].remd_tmp_reg[21][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][3]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [3]),
        .R(1'b0));
  CARRY4 \loop[20].remd_tmp_reg[21][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[20].remd_tmp_reg[21][3]_i_2_n_0 ,\loop[20].remd_tmp_reg[21][3]_i_2_n_1 ,\loop[20].remd_tmp_reg[21][3]_i_2_n_2 ,\loop[20].remd_tmp_reg[21][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[19].remd_tmp_reg[20]_40 [2:0],\loop[19].dividend_tmp_reg[20][35]__0_n_0 }),
        .O(\cal_tmp[20]__0 [3:0]),
        .S({\loop[20].remd_tmp[21][3]_i_3_n_0 ,\loop[20].remd_tmp[21][3]_i_4_n_0 ,\loop[20].remd_tmp[21][3]_i_5_n_0 ,\loop[20].remd_tmp[21][3]_i_6_n_0 }));
  FDRE \loop[20].remd_tmp_reg[21][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][4]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [4]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][5]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [5]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][6]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [6]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][7]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [7]),
        .R(1'b0));
  CARRY4 \loop[20].remd_tmp_reg[21][7]_i_2 
       (.CI(\loop[20].remd_tmp_reg[21][3]_i_2_n_0 ),
        .CO({\loop[20].remd_tmp_reg[21][7]_i_2_n_0 ,\loop[20].remd_tmp_reg[21][7]_i_2_n_1 ,\loop[20].remd_tmp_reg[21][7]_i_2_n_2 ,\loop[20].remd_tmp_reg[21][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_40 [6:3]),
        .O(\cal_tmp[20]__0 [7:4]),
        .S({\loop[20].remd_tmp[21][7]_i_3_n_0 ,\loop[20].remd_tmp[21][7]_i_4_n_0 ,\loop[20].remd_tmp[21][7]_i_5_n_0 ,\loop[20].remd_tmp[21][7]_i_6_n_0 }));
  FDRE \loop[20].remd_tmp_reg[21][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][8]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [8]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].remd_tmp[21][9]_i_1_n_0 ),
        .Q(\loop[20].remd_tmp_reg[21]_42 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[21].dividend_tmp_reg[22] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[21].dividend_tmp_reg[22][34]_srl23 " *) 
  SRLC32E \loop[21].dividend_tmp_reg[22][34]_srl23 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[7]),
        .Q(\loop[21].dividend_tmp_reg[22][34]_srl23_n_0 ),
        .Q31(\NLW_loop[21].dividend_tmp_reg[22][34]_srl23_Q31_UNCONNECTED ));
  FDRE \loop[21].dividend_tmp_reg[22][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].dividend_tmp_reg[21][34]_srl22_n_0 ),
        .Q(\loop[21].dividend_tmp_reg[22][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [10]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [10]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [11]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [11]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [12]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [12]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [13]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [13]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [14]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [14]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [15]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [15]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [16]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [16]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [17]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [17]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [18]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [18]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [19]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [19]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [20]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [20]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [21]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [21]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [22]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [22]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [23]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [23]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [24]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [24]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [25]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [25]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [26]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [26]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [27]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [27]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [28]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [28]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [29]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [29]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [2]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [2]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [30]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [30]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [31]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [31]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [32]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [32]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [33]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [33]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [3]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [3]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [4]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [4]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [5]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [5]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [6]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [6]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [7]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [7]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [8]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [8]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[20].divisor_tmp_reg[21]_41 [9]),
        .Q(\loop[21].divisor_tmp_reg[22]_43 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][0]_i_1 
       (.I0(\loop[20].dividend_tmp_reg[21][35]__0_n_0 ),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [0]),
        .O(\loop[21].remd_tmp[22][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][10]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [9]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [10]),
        .O(\loop[21].remd_tmp[22][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][11]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [10]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [11]),
        .O(\loop[21].remd_tmp[22][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][11]_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [10]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [11]),
        .O(\loop[21].remd_tmp[22][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][11]_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [9]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [10]),
        .O(\loop[21].remd_tmp[22][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][11]_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [8]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [9]),
        .O(\loop[21].remd_tmp[22][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][11]_i_6 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [7]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [8]),
        .O(\loop[21].remd_tmp[22][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][12]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [11]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [12]),
        .O(\loop[21].remd_tmp[22][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][13]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [12]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [13]),
        .O(\loop[21].remd_tmp[22][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][14]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [13]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [14]),
        .O(\loop[21].remd_tmp[22][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][15]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [14]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [15]),
        .O(\loop[21].remd_tmp[22][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][15]_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [14]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [15]),
        .O(\loop[21].remd_tmp[22][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][15]_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [13]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [14]),
        .O(\loop[21].remd_tmp[22][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][15]_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [12]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [13]),
        .O(\loop[21].remd_tmp[22][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][15]_i_6 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [11]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [12]),
        .O(\loop[21].remd_tmp[22][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][16]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [15]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [16]),
        .O(\loop[21].remd_tmp[22][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][17]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [16]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [17]),
        .O(\loop[21].remd_tmp[22][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][18]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [17]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [18]),
        .O(\loop[21].remd_tmp[22][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][19]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [18]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [19]),
        .O(\loop[21].remd_tmp[22][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][19]_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [18]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [19]),
        .O(\loop[21].remd_tmp[22][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][19]_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [17]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [18]),
        .O(\loop[21].remd_tmp[22][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][19]_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [16]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [17]),
        .O(\loop[21].remd_tmp[22][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][19]_i_6 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [15]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [16]),
        .O(\loop[21].remd_tmp[22][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][1]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [0]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [1]),
        .O(\loop[21].remd_tmp[22][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][20]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [19]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [20]),
        .O(\loop[21].remd_tmp[22][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][21]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [20]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [21]),
        .O(\loop[21].remd_tmp[22][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][22]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [21]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [22]),
        .O(\loop[21].remd_tmp[22][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][23]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [22]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [23]),
        .O(\loop[21].remd_tmp[22][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][23]_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [22]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [23]),
        .O(\loop[21].remd_tmp[22][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][23]_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [21]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [22]),
        .O(\loop[21].remd_tmp[22][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][23]_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [20]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [21]),
        .O(\loop[21].remd_tmp[22][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][23]_i_6 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [19]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [20]),
        .O(\loop[21].remd_tmp[22][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][24]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [23]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [24]),
        .O(\loop[21].remd_tmp[22][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][25]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [24]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [25]),
        .O(\loop[21].remd_tmp[22][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][26]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [25]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [26]),
        .O(\loop[21].remd_tmp[22][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][27]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [26]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [27]),
        .O(\loop[21].remd_tmp[22][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][27]_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [26]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [27]),
        .O(\loop[21].remd_tmp[22][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][27]_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [25]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [26]),
        .O(\loop[21].remd_tmp[22][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][27]_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [24]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [25]),
        .O(\loop[21].remd_tmp[22][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][27]_i_6 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [23]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [24]),
        .O(\loop[21].remd_tmp[22][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][28]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [27]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [28]),
        .O(\loop[21].remd_tmp[22][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][29]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [28]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [29]),
        .O(\loop[21].remd_tmp[22][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][2]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [1]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [2]),
        .O(\loop[21].remd_tmp[22][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][30]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [29]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [30]),
        .O(\loop[21].remd_tmp[22][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][31]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [30]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [31]),
        .O(\loop[21].remd_tmp[22][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][31]_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [30]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [31]),
        .O(\loop[21].remd_tmp[22][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][31]_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [29]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [30]),
        .O(\loop[21].remd_tmp[22][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][31]_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [28]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [29]),
        .O(\loop[21].remd_tmp[22][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][31]_i_6 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [27]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [28]),
        .O(\loop[21].remd_tmp[22][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][32]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [31]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [32]),
        .O(\loop[21].remd_tmp[22][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][33]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [32]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [33]),
        .O(\loop[21].remd_tmp[22][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][34]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [33]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [34]),
        .O(\loop[21].remd_tmp[22][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[21].remd_tmp[22][34]_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [34]),
        .O(\loop[21].remd_tmp[22][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[21].remd_tmp[22][34]_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [33]),
        .O(\loop[21].remd_tmp[22][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][34]_i_6 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [32]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [33]),
        .O(\loop[21].remd_tmp[22][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][34]_i_7 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [31]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [32]),
        .O(\loop[21].remd_tmp[22][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][3]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [2]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [3]),
        .O(\loop[21].remd_tmp[22][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][3]_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [2]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [3]),
        .O(\loop[21].remd_tmp[22][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][3]_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [1]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [2]),
        .O(\loop[21].remd_tmp[22][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[21].remd_tmp[22][3]_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [0]),
        .O(\loop[21].remd_tmp[22][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[21].remd_tmp[22][3]_i_6 
       (.I0(\loop[20].dividend_tmp_reg[21][35]__0_n_0 ),
        .O(\loop[21].remd_tmp[22][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][4]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [3]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [4]),
        .O(\loop[21].remd_tmp[22][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][5]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [4]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [5]),
        .O(\loop[21].remd_tmp[22][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][6]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [5]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [6]),
        .O(\loop[21].remd_tmp[22][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][7]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [6]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [7]),
        .O(\loop[21].remd_tmp[22][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][7]_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [6]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [7]),
        .O(\loop[21].remd_tmp[22][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][7]_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [5]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [6]),
        .O(\loop[21].remd_tmp[22][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][7]_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [4]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [5]),
        .O(\loop[21].remd_tmp[22][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[21].remd_tmp[22][7]_i_6 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [3]),
        .I1(\loop[20].divisor_tmp_reg[21]_41 [4]),
        .O(\loop[21].remd_tmp[22][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][8]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [7]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [8]),
        .O(\loop[21].remd_tmp[22][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][9]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_42 [8]),
        .I1(\cal_tmp[21]_92 ),
        .I2(\cal_tmp[21]__0 [9]),
        .O(\loop[21].remd_tmp[22][9]_i_1_n_0 ));
  FDRE \loop[21].remd_tmp_reg[22][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][0]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [0]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][10]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [10]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][11]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [11]),
        .R(1'b0));
  CARRY4 \loop[21].remd_tmp_reg[22][11]_i_2 
       (.CI(\loop[21].remd_tmp_reg[22][7]_i_2_n_0 ),
        .CO({\loop[21].remd_tmp_reg[22][11]_i_2_n_0 ,\loop[21].remd_tmp_reg[22][11]_i_2_n_1 ,\loop[21].remd_tmp_reg[22][11]_i_2_n_2 ,\loop[21].remd_tmp_reg[22][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_42 [10:7]),
        .O(\cal_tmp[21]__0 [11:8]),
        .S({\loop[21].remd_tmp[22][11]_i_3_n_0 ,\loop[21].remd_tmp[22][11]_i_4_n_0 ,\loop[21].remd_tmp[22][11]_i_5_n_0 ,\loop[21].remd_tmp[22][11]_i_6_n_0 }));
  FDRE \loop[21].remd_tmp_reg[22][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][12]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [12]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][13]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [13]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][14]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [14]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][15]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [15]),
        .R(1'b0));
  CARRY4 \loop[21].remd_tmp_reg[22][15]_i_2 
       (.CI(\loop[21].remd_tmp_reg[22][11]_i_2_n_0 ),
        .CO({\loop[21].remd_tmp_reg[22][15]_i_2_n_0 ,\loop[21].remd_tmp_reg[22][15]_i_2_n_1 ,\loop[21].remd_tmp_reg[22][15]_i_2_n_2 ,\loop[21].remd_tmp_reg[22][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_42 [14:11]),
        .O(\cal_tmp[21]__0 [15:12]),
        .S({\loop[21].remd_tmp[22][15]_i_3_n_0 ,\loop[21].remd_tmp[22][15]_i_4_n_0 ,\loop[21].remd_tmp[22][15]_i_5_n_0 ,\loop[21].remd_tmp[22][15]_i_6_n_0 }));
  FDRE \loop[21].remd_tmp_reg[22][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][16]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [16]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][17]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [17]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][18]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [18]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][19]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [19]),
        .R(1'b0));
  CARRY4 \loop[21].remd_tmp_reg[22][19]_i_2 
       (.CI(\loop[21].remd_tmp_reg[22][15]_i_2_n_0 ),
        .CO({\loop[21].remd_tmp_reg[22][19]_i_2_n_0 ,\loop[21].remd_tmp_reg[22][19]_i_2_n_1 ,\loop[21].remd_tmp_reg[22][19]_i_2_n_2 ,\loop[21].remd_tmp_reg[22][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_42 [18:15]),
        .O(\cal_tmp[21]__0 [19:16]),
        .S({\loop[21].remd_tmp[22][19]_i_3_n_0 ,\loop[21].remd_tmp[22][19]_i_4_n_0 ,\loop[21].remd_tmp[22][19]_i_5_n_0 ,\loop[21].remd_tmp[22][19]_i_6_n_0 }));
  FDRE \loop[21].remd_tmp_reg[22][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][1]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [1]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][20]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [20]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][21]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [21]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][22]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [22]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][23]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [23]),
        .R(1'b0));
  CARRY4 \loop[21].remd_tmp_reg[22][23]_i_2 
       (.CI(\loop[21].remd_tmp_reg[22][19]_i_2_n_0 ),
        .CO({\loop[21].remd_tmp_reg[22][23]_i_2_n_0 ,\loop[21].remd_tmp_reg[22][23]_i_2_n_1 ,\loop[21].remd_tmp_reg[22][23]_i_2_n_2 ,\loop[21].remd_tmp_reg[22][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_42 [22:19]),
        .O(\cal_tmp[21]__0 [23:20]),
        .S({\loop[21].remd_tmp[22][23]_i_3_n_0 ,\loop[21].remd_tmp[22][23]_i_4_n_0 ,\loop[21].remd_tmp[22][23]_i_5_n_0 ,\loop[21].remd_tmp[22][23]_i_6_n_0 }));
  FDRE \loop[21].remd_tmp_reg[22][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][24]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [24]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][25]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [25]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][26]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [26]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][27]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [27]),
        .R(1'b0));
  CARRY4 \loop[21].remd_tmp_reg[22][27]_i_2 
       (.CI(\loop[21].remd_tmp_reg[22][23]_i_2_n_0 ),
        .CO({\loop[21].remd_tmp_reg[22][27]_i_2_n_0 ,\loop[21].remd_tmp_reg[22][27]_i_2_n_1 ,\loop[21].remd_tmp_reg[22][27]_i_2_n_2 ,\loop[21].remd_tmp_reg[22][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_42 [26:23]),
        .O(\cal_tmp[21]__0 [27:24]),
        .S({\loop[21].remd_tmp[22][27]_i_3_n_0 ,\loop[21].remd_tmp[22][27]_i_4_n_0 ,\loop[21].remd_tmp[22][27]_i_5_n_0 ,\loop[21].remd_tmp[22][27]_i_6_n_0 }));
  FDRE \loop[21].remd_tmp_reg[22][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][28]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [28]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][29]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [29]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][2]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [2]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][30]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [30]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][31]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [31]),
        .R(1'b0));
  CARRY4 \loop[21].remd_tmp_reg[22][31]_i_2 
       (.CI(\loop[21].remd_tmp_reg[22][27]_i_2_n_0 ),
        .CO({\loop[21].remd_tmp_reg[22][31]_i_2_n_0 ,\loop[21].remd_tmp_reg[22][31]_i_2_n_1 ,\loop[21].remd_tmp_reg[22][31]_i_2_n_2 ,\loop[21].remd_tmp_reg[22][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_42 [30:27]),
        .O(\cal_tmp[21]__0 [31:28]),
        .S({\loop[21].remd_tmp[22][31]_i_3_n_0 ,\loop[21].remd_tmp[22][31]_i_4_n_0 ,\loop[21].remd_tmp[22][31]_i_5_n_0 ,\loop[21].remd_tmp[22][31]_i_6_n_0 }));
  FDRE \loop[21].remd_tmp_reg[22][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][32]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [32]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][33]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [33]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][34]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [34]),
        .R(1'b0));
  CARRY4 \loop[21].remd_tmp_reg[22][34]_i_2 
       (.CI(\loop[21].remd_tmp_reg[22][34]_i_3_n_0 ),
        .CO(\NLW_loop[21].remd_tmp_reg[22][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[21].remd_tmp_reg[22][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[21]_92 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[21].remd_tmp_reg[22][34]_i_3 
       (.CI(\loop[21].remd_tmp_reg[22][31]_i_2_n_0 ),
        .CO({\loop[21].remd_tmp_reg[22][34]_i_3_n_0 ,\loop[21].remd_tmp_reg[22][34]_i_3_n_1 ,\loop[21].remd_tmp_reg[22][34]_i_3_n_2 ,\loop[21].remd_tmp_reg[22][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_42 [34:31]),
        .O({\NLW_loop[21].remd_tmp_reg[22][34]_i_3_O_UNCONNECTED [3],\cal_tmp[21]__0 [34:32]}),
        .S({\loop[21].remd_tmp[22][34]_i_4_n_0 ,\loop[21].remd_tmp[22][34]_i_5_n_0 ,\loop[21].remd_tmp[22][34]_i_6_n_0 ,\loop[21].remd_tmp[22][34]_i_7_n_0 }));
  FDRE \loop[21].remd_tmp_reg[22][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][3]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [3]),
        .R(1'b0));
  CARRY4 \loop[21].remd_tmp_reg[22][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[21].remd_tmp_reg[22][3]_i_2_n_0 ,\loop[21].remd_tmp_reg[22][3]_i_2_n_1 ,\loop[21].remd_tmp_reg[22][3]_i_2_n_2 ,\loop[21].remd_tmp_reg[22][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[20].remd_tmp_reg[21]_42 [2:0],\loop[20].dividend_tmp_reg[21][35]__0_n_0 }),
        .O(\cal_tmp[21]__0 [3:0]),
        .S({\loop[21].remd_tmp[22][3]_i_3_n_0 ,\loop[21].remd_tmp[22][3]_i_4_n_0 ,\loop[21].remd_tmp[22][3]_i_5_n_0 ,\loop[21].remd_tmp[22][3]_i_6_n_0 }));
  FDRE \loop[21].remd_tmp_reg[22][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][4]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [4]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][5]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [5]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][6]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [6]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][7]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [7]),
        .R(1'b0));
  CARRY4 \loop[21].remd_tmp_reg[22][7]_i_2 
       (.CI(\loop[21].remd_tmp_reg[22][3]_i_2_n_0 ),
        .CO({\loop[21].remd_tmp_reg[22][7]_i_2_n_0 ,\loop[21].remd_tmp_reg[22][7]_i_2_n_1 ,\loop[21].remd_tmp_reg[22][7]_i_2_n_2 ,\loop[21].remd_tmp_reg[22][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_42 [6:3]),
        .O(\cal_tmp[21]__0 [7:4]),
        .S({\loop[21].remd_tmp[22][7]_i_3_n_0 ,\loop[21].remd_tmp[22][7]_i_4_n_0 ,\loop[21].remd_tmp[22][7]_i_5_n_0 ,\loop[21].remd_tmp[22][7]_i_6_n_0 }));
  FDRE \loop[21].remd_tmp_reg[22][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][8]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [8]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].remd_tmp[22][9]_i_1_n_0 ),
        .Q(\loop[21].remd_tmp_reg[22]_44 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[22].dividend_tmp_reg[23][34]_srl24 " *) 
  SRLC32E \loop[22].dividend_tmp_reg[23][34]_srl24 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[6]),
        .Q(\loop[22].dividend_tmp_reg[23][34]_srl24_n_0 ),
        .Q31(\NLW_loop[22].dividend_tmp_reg[23][34]_srl24_Q31_UNCONNECTED ));
  FDRE \loop[22].dividend_tmp_reg[23][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].dividend_tmp_reg[22][34]_srl23_n_0 ),
        .Q(\loop[22].dividend_tmp_reg[23][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [10]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [10]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [11]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [11]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [12]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [12]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [13]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [13]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [14]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [14]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [15]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [15]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [16]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [16]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [17]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [17]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [18]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [18]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [19]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [19]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [20]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [20]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [21]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [21]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [22]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [22]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [23]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [23]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [24]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [24]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [25]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [25]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [26]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [26]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [27]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [27]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [28]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [28]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [29]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [29]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [2]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [2]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [30]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [30]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [31]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [31]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [32]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [32]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [33]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [33]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [3]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [3]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [4]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [4]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [5]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [5]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [6]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [6]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [7]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [7]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [8]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [8]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[21].divisor_tmp_reg[22]_43 [9]),
        .Q(\loop[22].divisor_tmp_reg[23]_45 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][0]_i_1 
       (.I0(\loop[21].dividend_tmp_reg[22][35]__0_n_0 ),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [0]),
        .O(\loop[22].remd_tmp[23][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][10]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [9]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [10]),
        .O(\loop[22].remd_tmp[23][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][11]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [10]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [11]),
        .O(\loop[22].remd_tmp[23][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][11]_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [10]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [11]),
        .O(\loop[22].remd_tmp[23][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][11]_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [9]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [10]),
        .O(\loop[22].remd_tmp[23][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][11]_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [8]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [9]),
        .O(\loop[22].remd_tmp[23][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][11]_i_6 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [7]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [8]),
        .O(\loop[22].remd_tmp[23][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][12]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [11]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [12]),
        .O(\loop[22].remd_tmp[23][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][13]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [12]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [13]),
        .O(\loop[22].remd_tmp[23][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][14]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [13]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [14]),
        .O(\loop[22].remd_tmp[23][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][15]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [14]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [15]),
        .O(\loop[22].remd_tmp[23][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][15]_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [14]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [15]),
        .O(\loop[22].remd_tmp[23][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][15]_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [13]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [14]),
        .O(\loop[22].remd_tmp[23][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][15]_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [12]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [13]),
        .O(\loop[22].remd_tmp[23][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][15]_i_6 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [11]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [12]),
        .O(\loop[22].remd_tmp[23][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][16]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [15]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [16]),
        .O(\loop[22].remd_tmp[23][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][17]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [16]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [17]),
        .O(\loop[22].remd_tmp[23][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][18]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [17]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [18]),
        .O(\loop[22].remd_tmp[23][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][19]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [18]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [19]),
        .O(\loop[22].remd_tmp[23][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][19]_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [18]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [19]),
        .O(\loop[22].remd_tmp[23][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][19]_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [17]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [18]),
        .O(\loop[22].remd_tmp[23][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][19]_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [16]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [17]),
        .O(\loop[22].remd_tmp[23][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][19]_i_6 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [15]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [16]),
        .O(\loop[22].remd_tmp[23][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][1]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [0]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [1]),
        .O(\loop[22].remd_tmp[23][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][20]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [19]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [20]),
        .O(\loop[22].remd_tmp[23][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][21]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [20]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [21]),
        .O(\loop[22].remd_tmp[23][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][22]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [21]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [22]),
        .O(\loop[22].remd_tmp[23][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][23]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [22]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [23]),
        .O(\loop[22].remd_tmp[23][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][23]_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [22]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [23]),
        .O(\loop[22].remd_tmp[23][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][23]_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [21]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [22]),
        .O(\loop[22].remd_tmp[23][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][23]_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [20]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [21]),
        .O(\loop[22].remd_tmp[23][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][23]_i_6 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [19]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [20]),
        .O(\loop[22].remd_tmp[23][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][24]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [23]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [24]),
        .O(\loop[22].remd_tmp[23][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][25]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [24]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [25]),
        .O(\loop[22].remd_tmp[23][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][26]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [25]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [26]),
        .O(\loop[22].remd_tmp[23][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][27]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [26]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [27]),
        .O(\loop[22].remd_tmp[23][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][27]_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [26]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [27]),
        .O(\loop[22].remd_tmp[23][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][27]_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [25]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [26]),
        .O(\loop[22].remd_tmp[23][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][27]_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [24]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [25]),
        .O(\loop[22].remd_tmp[23][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][27]_i_6 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [23]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [24]),
        .O(\loop[22].remd_tmp[23][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][28]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [27]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [28]),
        .O(\loop[22].remd_tmp[23][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][29]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [28]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [29]),
        .O(\loop[22].remd_tmp[23][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][2]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [1]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [2]),
        .O(\loop[22].remd_tmp[23][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][30]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [29]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [30]),
        .O(\loop[22].remd_tmp[23][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][31]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [30]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [31]),
        .O(\loop[22].remd_tmp[23][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][31]_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [30]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [31]),
        .O(\loop[22].remd_tmp[23][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][31]_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [29]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [30]),
        .O(\loop[22].remd_tmp[23][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][31]_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [28]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [29]),
        .O(\loop[22].remd_tmp[23][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][31]_i_6 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [27]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [28]),
        .O(\loop[22].remd_tmp[23][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][32]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [31]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [32]),
        .O(\loop[22].remd_tmp[23][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][33]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [32]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [33]),
        .O(\loop[22].remd_tmp[23][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][34]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [33]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [34]),
        .O(\loop[22].remd_tmp[23][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[22].remd_tmp[23][34]_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [34]),
        .O(\loop[22].remd_tmp[23][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[22].remd_tmp[23][34]_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [33]),
        .O(\loop[22].remd_tmp[23][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][34]_i_6 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [32]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [33]),
        .O(\loop[22].remd_tmp[23][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][34]_i_7 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [31]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [32]),
        .O(\loop[22].remd_tmp[23][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][3]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [2]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [3]),
        .O(\loop[22].remd_tmp[23][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][3]_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [2]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [3]),
        .O(\loop[22].remd_tmp[23][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][3]_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [1]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [2]),
        .O(\loop[22].remd_tmp[23][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[22].remd_tmp[23][3]_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [0]),
        .O(\loop[22].remd_tmp[23][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[22].remd_tmp[23][3]_i_6 
       (.I0(\loop[21].dividend_tmp_reg[22][35]__0_n_0 ),
        .O(\loop[22].remd_tmp[23][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][4]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [3]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [4]),
        .O(\loop[22].remd_tmp[23][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][5]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [4]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [5]),
        .O(\loop[22].remd_tmp[23][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][6]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [5]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [6]),
        .O(\loop[22].remd_tmp[23][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][7]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [6]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [7]),
        .O(\loop[22].remd_tmp[23][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][7]_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [6]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [7]),
        .O(\loop[22].remd_tmp[23][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][7]_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [5]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [6]),
        .O(\loop[22].remd_tmp[23][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][7]_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [4]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [5]),
        .O(\loop[22].remd_tmp[23][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[22].remd_tmp[23][7]_i_6 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [3]),
        .I1(\loop[21].divisor_tmp_reg[22]_43 [4]),
        .O(\loop[22].remd_tmp[23][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][8]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [7]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [8]),
        .O(\loop[22].remd_tmp[23][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][9]_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_44 [8]),
        .I1(\cal_tmp[22]_93 ),
        .I2(\cal_tmp[22]__0 [9]),
        .O(\loop[22].remd_tmp[23][9]_i_1_n_0 ));
  FDRE \loop[22].remd_tmp_reg[23][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][0]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [0]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][10]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [10]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][11]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [11]),
        .R(1'b0));
  CARRY4 \loop[22].remd_tmp_reg[23][11]_i_2 
       (.CI(\loop[22].remd_tmp_reg[23][7]_i_2_n_0 ),
        .CO({\loop[22].remd_tmp_reg[23][11]_i_2_n_0 ,\loop[22].remd_tmp_reg[23][11]_i_2_n_1 ,\loop[22].remd_tmp_reg[23][11]_i_2_n_2 ,\loop[22].remd_tmp_reg[23][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_44 [10:7]),
        .O(\cal_tmp[22]__0 [11:8]),
        .S({\loop[22].remd_tmp[23][11]_i_3_n_0 ,\loop[22].remd_tmp[23][11]_i_4_n_0 ,\loop[22].remd_tmp[23][11]_i_5_n_0 ,\loop[22].remd_tmp[23][11]_i_6_n_0 }));
  FDRE \loop[22].remd_tmp_reg[23][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][12]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [12]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][13]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [13]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][14]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [14]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][15]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [15]),
        .R(1'b0));
  CARRY4 \loop[22].remd_tmp_reg[23][15]_i_2 
       (.CI(\loop[22].remd_tmp_reg[23][11]_i_2_n_0 ),
        .CO({\loop[22].remd_tmp_reg[23][15]_i_2_n_0 ,\loop[22].remd_tmp_reg[23][15]_i_2_n_1 ,\loop[22].remd_tmp_reg[23][15]_i_2_n_2 ,\loop[22].remd_tmp_reg[23][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_44 [14:11]),
        .O(\cal_tmp[22]__0 [15:12]),
        .S({\loop[22].remd_tmp[23][15]_i_3_n_0 ,\loop[22].remd_tmp[23][15]_i_4_n_0 ,\loop[22].remd_tmp[23][15]_i_5_n_0 ,\loop[22].remd_tmp[23][15]_i_6_n_0 }));
  FDRE \loop[22].remd_tmp_reg[23][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][16]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [16]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][17]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [17]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][18]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [18]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][19]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [19]),
        .R(1'b0));
  CARRY4 \loop[22].remd_tmp_reg[23][19]_i_2 
       (.CI(\loop[22].remd_tmp_reg[23][15]_i_2_n_0 ),
        .CO({\loop[22].remd_tmp_reg[23][19]_i_2_n_0 ,\loop[22].remd_tmp_reg[23][19]_i_2_n_1 ,\loop[22].remd_tmp_reg[23][19]_i_2_n_2 ,\loop[22].remd_tmp_reg[23][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_44 [18:15]),
        .O(\cal_tmp[22]__0 [19:16]),
        .S({\loop[22].remd_tmp[23][19]_i_3_n_0 ,\loop[22].remd_tmp[23][19]_i_4_n_0 ,\loop[22].remd_tmp[23][19]_i_5_n_0 ,\loop[22].remd_tmp[23][19]_i_6_n_0 }));
  FDRE \loop[22].remd_tmp_reg[23][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][1]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [1]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][20]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [20]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][21]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [21]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][22]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [22]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][23]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [23]),
        .R(1'b0));
  CARRY4 \loop[22].remd_tmp_reg[23][23]_i_2 
       (.CI(\loop[22].remd_tmp_reg[23][19]_i_2_n_0 ),
        .CO({\loop[22].remd_tmp_reg[23][23]_i_2_n_0 ,\loop[22].remd_tmp_reg[23][23]_i_2_n_1 ,\loop[22].remd_tmp_reg[23][23]_i_2_n_2 ,\loop[22].remd_tmp_reg[23][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_44 [22:19]),
        .O(\cal_tmp[22]__0 [23:20]),
        .S({\loop[22].remd_tmp[23][23]_i_3_n_0 ,\loop[22].remd_tmp[23][23]_i_4_n_0 ,\loop[22].remd_tmp[23][23]_i_5_n_0 ,\loop[22].remd_tmp[23][23]_i_6_n_0 }));
  FDRE \loop[22].remd_tmp_reg[23][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][24]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [24]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][25]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [25]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][26]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [26]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][27]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [27]),
        .R(1'b0));
  CARRY4 \loop[22].remd_tmp_reg[23][27]_i_2 
       (.CI(\loop[22].remd_tmp_reg[23][23]_i_2_n_0 ),
        .CO({\loop[22].remd_tmp_reg[23][27]_i_2_n_0 ,\loop[22].remd_tmp_reg[23][27]_i_2_n_1 ,\loop[22].remd_tmp_reg[23][27]_i_2_n_2 ,\loop[22].remd_tmp_reg[23][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_44 [26:23]),
        .O(\cal_tmp[22]__0 [27:24]),
        .S({\loop[22].remd_tmp[23][27]_i_3_n_0 ,\loop[22].remd_tmp[23][27]_i_4_n_0 ,\loop[22].remd_tmp[23][27]_i_5_n_0 ,\loop[22].remd_tmp[23][27]_i_6_n_0 }));
  FDRE \loop[22].remd_tmp_reg[23][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][28]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [28]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][29]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [29]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][2]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [2]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][30]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [30]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][31]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [31]),
        .R(1'b0));
  CARRY4 \loop[22].remd_tmp_reg[23][31]_i_2 
       (.CI(\loop[22].remd_tmp_reg[23][27]_i_2_n_0 ),
        .CO({\loop[22].remd_tmp_reg[23][31]_i_2_n_0 ,\loop[22].remd_tmp_reg[23][31]_i_2_n_1 ,\loop[22].remd_tmp_reg[23][31]_i_2_n_2 ,\loop[22].remd_tmp_reg[23][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_44 [30:27]),
        .O(\cal_tmp[22]__0 [31:28]),
        .S({\loop[22].remd_tmp[23][31]_i_3_n_0 ,\loop[22].remd_tmp[23][31]_i_4_n_0 ,\loop[22].remd_tmp[23][31]_i_5_n_0 ,\loop[22].remd_tmp[23][31]_i_6_n_0 }));
  FDRE \loop[22].remd_tmp_reg[23][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][32]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [32]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][33]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [33]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][34]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [34]),
        .R(1'b0));
  CARRY4 \loop[22].remd_tmp_reg[23][34]_i_2 
       (.CI(\loop[22].remd_tmp_reg[23][34]_i_3_n_0 ),
        .CO(\NLW_loop[22].remd_tmp_reg[23][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[22].remd_tmp_reg[23][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[22]_93 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[22].remd_tmp_reg[23][34]_i_3 
       (.CI(\loop[22].remd_tmp_reg[23][31]_i_2_n_0 ),
        .CO({\loop[22].remd_tmp_reg[23][34]_i_3_n_0 ,\loop[22].remd_tmp_reg[23][34]_i_3_n_1 ,\loop[22].remd_tmp_reg[23][34]_i_3_n_2 ,\loop[22].remd_tmp_reg[23][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_44 [34:31]),
        .O({\NLW_loop[22].remd_tmp_reg[23][34]_i_3_O_UNCONNECTED [3],\cal_tmp[22]__0 [34:32]}),
        .S({\loop[22].remd_tmp[23][34]_i_4_n_0 ,\loop[22].remd_tmp[23][34]_i_5_n_0 ,\loop[22].remd_tmp[23][34]_i_6_n_0 ,\loop[22].remd_tmp[23][34]_i_7_n_0 }));
  FDRE \loop[22].remd_tmp_reg[23][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][3]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [3]),
        .R(1'b0));
  CARRY4 \loop[22].remd_tmp_reg[23][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[22].remd_tmp_reg[23][3]_i_2_n_0 ,\loop[22].remd_tmp_reg[23][3]_i_2_n_1 ,\loop[22].remd_tmp_reg[23][3]_i_2_n_2 ,\loop[22].remd_tmp_reg[23][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[21].remd_tmp_reg[22]_44 [2:0],\loop[21].dividend_tmp_reg[22][35]__0_n_0 }),
        .O(\cal_tmp[22]__0 [3:0]),
        .S({\loop[22].remd_tmp[23][3]_i_3_n_0 ,\loop[22].remd_tmp[23][3]_i_4_n_0 ,\loop[22].remd_tmp[23][3]_i_5_n_0 ,\loop[22].remd_tmp[23][3]_i_6_n_0 }));
  FDRE \loop[22].remd_tmp_reg[23][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][4]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [4]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][5]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [5]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][6]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [6]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][7]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [7]),
        .R(1'b0));
  CARRY4 \loop[22].remd_tmp_reg[23][7]_i_2 
       (.CI(\loop[22].remd_tmp_reg[23][3]_i_2_n_0 ),
        .CO({\loop[22].remd_tmp_reg[23][7]_i_2_n_0 ,\loop[22].remd_tmp_reg[23][7]_i_2_n_1 ,\loop[22].remd_tmp_reg[23][7]_i_2_n_2 ,\loop[22].remd_tmp_reg[23][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_44 [6:3]),
        .O(\cal_tmp[22]__0 [7:4]),
        .S({\loop[22].remd_tmp[23][7]_i_3_n_0 ,\loop[22].remd_tmp[23][7]_i_4_n_0 ,\loop[22].remd_tmp[23][7]_i_5_n_0 ,\loop[22].remd_tmp[23][7]_i_6_n_0 }));
  FDRE \loop[22].remd_tmp_reg[23][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][8]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [8]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].remd_tmp[23][9]_i_1_n_0 ),
        .Q(\loop[22].remd_tmp_reg[23]_46 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[23].dividend_tmp_reg[24] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[23].dividend_tmp_reg[24][34]_srl25 " *) 
  SRLC32E \loop[23].dividend_tmp_reg[24][34]_srl25 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[5]),
        .Q(\loop[23].dividend_tmp_reg[24][34]_srl25_n_0 ),
        .Q31(\NLW_loop[23].dividend_tmp_reg[24][34]_srl25_Q31_UNCONNECTED ));
  FDRE \loop[23].dividend_tmp_reg[24][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].dividend_tmp_reg[23][34]_srl24_n_0 ),
        .Q(\loop[23].dividend_tmp_reg[24][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [10]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [10]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [11]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [11]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [12]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [12]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [13]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [13]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [14]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [14]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [15]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [15]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [16]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [16]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [17]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [17]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [18]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [18]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [19]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [19]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [20]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [20]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [21]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [21]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [22]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [22]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [23]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [23]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [24]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [24]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [25]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [25]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [26]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [26]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [27]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [27]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [28]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [28]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [29]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [29]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [2]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [2]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [30]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [30]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [31]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [31]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [32]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [32]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [33]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [33]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [3]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [3]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [4]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [4]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [5]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [5]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [6]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [6]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [7]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [7]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [8]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [8]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[22].divisor_tmp_reg[23]_45 [9]),
        .Q(\loop[23].divisor_tmp_reg[24]_47 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][0]_i_1 
       (.I0(\loop[22].dividend_tmp_reg[23][35]__0_n_0 ),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [0]),
        .O(\loop[23].remd_tmp[24][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][10]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [9]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [10]),
        .O(\loop[23].remd_tmp[24][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][11]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [10]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [11]),
        .O(\loop[23].remd_tmp[24][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][11]_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [10]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [11]),
        .O(\loop[23].remd_tmp[24][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][11]_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [9]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [10]),
        .O(\loop[23].remd_tmp[24][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][11]_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [8]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [9]),
        .O(\loop[23].remd_tmp[24][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][11]_i_6 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [7]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [8]),
        .O(\loop[23].remd_tmp[24][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][12]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [11]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [12]),
        .O(\loop[23].remd_tmp[24][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][13]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [12]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [13]),
        .O(\loop[23].remd_tmp[24][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][14]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [13]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [14]),
        .O(\loop[23].remd_tmp[24][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][15]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [14]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [15]),
        .O(\loop[23].remd_tmp[24][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][15]_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [14]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [15]),
        .O(\loop[23].remd_tmp[24][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][15]_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [13]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [14]),
        .O(\loop[23].remd_tmp[24][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][15]_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [12]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [13]),
        .O(\loop[23].remd_tmp[24][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][15]_i_6 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [11]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [12]),
        .O(\loop[23].remd_tmp[24][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][16]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [15]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [16]),
        .O(\loop[23].remd_tmp[24][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][17]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [16]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [17]),
        .O(\loop[23].remd_tmp[24][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][18]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [17]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [18]),
        .O(\loop[23].remd_tmp[24][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][19]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [18]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [19]),
        .O(\loop[23].remd_tmp[24][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][19]_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [18]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [19]),
        .O(\loop[23].remd_tmp[24][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][19]_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [17]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [18]),
        .O(\loop[23].remd_tmp[24][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][19]_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [16]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [17]),
        .O(\loop[23].remd_tmp[24][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][19]_i_6 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [15]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [16]),
        .O(\loop[23].remd_tmp[24][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][1]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [0]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [1]),
        .O(\loop[23].remd_tmp[24][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][20]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [19]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [20]),
        .O(\loop[23].remd_tmp[24][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][21]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [20]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [21]),
        .O(\loop[23].remd_tmp[24][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][22]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [21]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [22]),
        .O(\loop[23].remd_tmp[24][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][23]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [22]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [23]),
        .O(\loop[23].remd_tmp[24][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][23]_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [22]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [23]),
        .O(\loop[23].remd_tmp[24][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][23]_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [21]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [22]),
        .O(\loop[23].remd_tmp[24][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][23]_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [20]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [21]),
        .O(\loop[23].remd_tmp[24][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][23]_i_6 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [19]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [20]),
        .O(\loop[23].remd_tmp[24][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][24]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [23]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [24]),
        .O(\loop[23].remd_tmp[24][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][25]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [24]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [25]),
        .O(\loop[23].remd_tmp[24][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][26]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [25]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [26]),
        .O(\loop[23].remd_tmp[24][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][27]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [26]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [27]),
        .O(\loop[23].remd_tmp[24][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][27]_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [26]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [27]),
        .O(\loop[23].remd_tmp[24][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][27]_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [25]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [26]),
        .O(\loop[23].remd_tmp[24][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][27]_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [24]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [25]),
        .O(\loop[23].remd_tmp[24][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][27]_i_6 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [23]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [24]),
        .O(\loop[23].remd_tmp[24][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][28]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [27]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [28]),
        .O(\loop[23].remd_tmp[24][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][29]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [28]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [29]),
        .O(\loop[23].remd_tmp[24][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][2]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [1]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [2]),
        .O(\loop[23].remd_tmp[24][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][30]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [29]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [30]),
        .O(\loop[23].remd_tmp[24][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][31]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [30]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [31]),
        .O(\loop[23].remd_tmp[24][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][31]_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [30]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [31]),
        .O(\loop[23].remd_tmp[24][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][31]_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [29]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [30]),
        .O(\loop[23].remd_tmp[24][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][31]_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [28]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [29]),
        .O(\loop[23].remd_tmp[24][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][31]_i_6 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [27]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [28]),
        .O(\loop[23].remd_tmp[24][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][32]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [31]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [32]),
        .O(\loop[23].remd_tmp[24][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][33]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [32]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [33]),
        .O(\loop[23].remd_tmp[24][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][34]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [33]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [34]),
        .O(\loop[23].remd_tmp[24][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[23].remd_tmp[24][34]_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [34]),
        .O(\loop[23].remd_tmp[24][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[23].remd_tmp[24][34]_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [33]),
        .O(\loop[23].remd_tmp[24][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][34]_i_6 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [32]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [33]),
        .O(\loop[23].remd_tmp[24][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][34]_i_7 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [31]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [32]),
        .O(\loop[23].remd_tmp[24][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][3]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [2]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [3]),
        .O(\loop[23].remd_tmp[24][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][3]_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [2]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [3]),
        .O(\loop[23].remd_tmp[24][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][3]_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [1]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [2]),
        .O(\loop[23].remd_tmp[24][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[23].remd_tmp[24][3]_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [0]),
        .O(\loop[23].remd_tmp[24][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[23].remd_tmp[24][3]_i_6 
       (.I0(\loop[22].dividend_tmp_reg[23][35]__0_n_0 ),
        .O(\loop[23].remd_tmp[24][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][4]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [3]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [4]),
        .O(\loop[23].remd_tmp[24][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][5]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [4]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [5]),
        .O(\loop[23].remd_tmp[24][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][6]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [5]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [6]),
        .O(\loop[23].remd_tmp[24][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][7]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [6]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [7]),
        .O(\loop[23].remd_tmp[24][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][7]_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [6]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [7]),
        .O(\loop[23].remd_tmp[24][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][7]_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [5]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [6]),
        .O(\loop[23].remd_tmp[24][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][7]_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [4]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [5]),
        .O(\loop[23].remd_tmp[24][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[23].remd_tmp[24][7]_i_6 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [3]),
        .I1(\loop[22].divisor_tmp_reg[23]_45 [4]),
        .O(\loop[23].remd_tmp[24][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][8]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [7]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [8]),
        .O(\loop[23].remd_tmp[24][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][9]_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_46 [8]),
        .I1(\cal_tmp[23]_94 ),
        .I2(\cal_tmp[23]__0 [9]),
        .O(\loop[23].remd_tmp[24][9]_i_1_n_0 ));
  FDRE \loop[23].remd_tmp_reg[24][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][0]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [0]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][10]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [10]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][11]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [11]),
        .R(1'b0));
  CARRY4 \loop[23].remd_tmp_reg[24][11]_i_2 
       (.CI(\loop[23].remd_tmp_reg[24][7]_i_2_n_0 ),
        .CO({\loop[23].remd_tmp_reg[24][11]_i_2_n_0 ,\loop[23].remd_tmp_reg[24][11]_i_2_n_1 ,\loop[23].remd_tmp_reg[24][11]_i_2_n_2 ,\loop[23].remd_tmp_reg[24][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_46 [10:7]),
        .O(\cal_tmp[23]__0 [11:8]),
        .S({\loop[23].remd_tmp[24][11]_i_3_n_0 ,\loop[23].remd_tmp[24][11]_i_4_n_0 ,\loop[23].remd_tmp[24][11]_i_5_n_0 ,\loop[23].remd_tmp[24][11]_i_6_n_0 }));
  FDRE \loop[23].remd_tmp_reg[24][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][12]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [12]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][13]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [13]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][14]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [14]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][15]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [15]),
        .R(1'b0));
  CARRY4 \loop[23].remd_tmp_reg[24][15]_i_2 
       (.CI(\loop[23].remd_tmp_reg[24][11]_i_2_n_0 ),
        .CO({\loop[23].remd_tmp_reg[24][15]_i_2_n_0 ,\loop[23].remd_tmp_reg[24][15]_i_2_n_1 ,\loop[23].remd_tmp_reg[24][15]_i_2_n_2 ,\loop[23].remd_tmp_reg[24][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_46 [14:11]),
        .O(\cal_tmp[23]__0 [15:12]),
        .S({\loop[23].remd_tmp[24][15]_i_3_n_0 ,\loop[23].remd_tmp[24][15]_i_4_n_0 ,\loop[23].remd_tmp[24][15]_i_5_n_0 ,\loop[23].remd_tmp[24][15]_i_6_n_0 }));
  FDRE \loop[23].remd_tmp_reg[24][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][16]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [16]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][17]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [17]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][18]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [18]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][19]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [19]),
        .R(1'b0));
  CARRY4 \loop[23].remd_tmp_reg[24][19]_i_2 
       (.CI(\loop[23].remd_tmp_reg[24][15]_i_2_n_0 ),
        .CO({\loop[23].remd_tmp_reg[24][19]_i_2_n_0 ,\loop[23].remd_tmp_reg[24][19]_i_2_n_1 ,\loop[23].remd_tmp_reg[24][19]_i_2_n_2 ,\loop[23].remd_tmp_reg[24][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_46 [18:15]),
        .O(\cal_tmp[23]__0 [19:16]),
        .S({\loop[23].remd_tmp[24][19]_i_3_n_0 ,\loop[23].remd_tmp[24][19]_i_4_n_0 ,\loop[23].remd_tmp[24][19]_i_5_n_0 ,\loop[23].remd_tmp[24][19]_i_6_n_0 }));
  FDRE \loop[23].remd_tmp_reg[24][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][1]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [1]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][20]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [20]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][21]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [21]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][22]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [22]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][23]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [23]),
        .R(1'b0));
  CARRY4 \loop[23].remd_tmp_reg[24][23]_i_2 
       (.CI(\loop[23].remd_tmp_reg[24][19]_i_2_n_0 ),
        .CO({\loop[23].remd_tmp_reg[24][23]_i_2_n_0 ,\loop[23].remd_tmp_reg[24][23]_i_2_n_1 ,\loop[23].remd_tmp_reg[24][23]_i_2_n_2 ,\loop[23].remd_tmp_reg[24][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_46 [22:19]),
        .O(\cal_tmp[23]__0 [23:20]),
        .S({\loop[23].remd_tmp[24][23]_i_3_n_0 ,\loop[23].remd_tmp[24][23]_i_4_n_0 ,\loop[23].remd_tmp[24][23]_i_5_n_0 ,\loop[23].remd_tmp[24][23]_i_6_n_0 }));
  FDRE \loop[23].remd_tmp_reg[24][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][24]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [24]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][25]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [25]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][26]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [26]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][27]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [27]),
        .R(1'b0));
  CARRY4 \loop[23].remd_tmp_reg[24][27]_i_2 
       (.CI(\loop[23].remd_tmp_reg[24][23]_i_2_n_0 ),
        .CO({\loop[23].remd_tmp_reg[24][27]_i_2_n_0 ,\loop[23].remd_tmp_reg[24][27]_i_2_n_1 ,\loop[23].remd_tmp_reg[24][27]_i_2_n_2 ,\loop[23].remd_tmp_reg[24][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_46 [26:23]),
        .O(\cal_tmp[23]__0 [27:24]),
        .S({\loop[23].remd_tmp[24][27]_i_3_n_0 ,\loop[23].remd_tmp[24][27]_i_4_n_0 ,\loop[23].remd_tmp[24][27]_i_5_n_0 ,\loop[23].remd_tmp[24][27]_i_6_n_0 }));
  FDRE \loop[23].remd_tmp_reg[24][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][28]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [28]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][29]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [29]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][2]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [2]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][30]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [30]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][31]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [31]),
        .R(1'b0));
  CARRY4 \loop[23].remd_tmp_reg[24][31]_i_2 
       (.CI(\loop[23].remd_tmp_reg[24][27]_i_2_n_0 ),
        .CO({\loop[23].remd_tmp_reg[24][31]_i_2_n_0 ,\loop[23].remd_tmp_reg[24][31]_i_2_n_1 ,\loop[23].remd_tmp_reg[24][31]_i_2_n_2 ,\loop[23].remd_tmp_reg[24][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_46 [30:27]),
        .O(\cal_tmp[23]__0 [31:28]),
        .S({\loop[23].remd_tmp[24][31]_i_3_n_0 ,\loop[23].remd_tmp[24][31]_i_4_n_0 ,\loop[23].remd_tmp[24][31]_i_5_n_0 ,\loop[23].remd_tmp[24][31]_i_6_n_0 }));
  FDRE \loop[23].remd_tmp_reg[24][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][32]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [32]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][33]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [33]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][34]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [34]),
        .R(1'b0));
  CARRY4 \loop[23].remd_tmp_reg[24][34]_i_2 
       (.CI(\loop[23].remd_tmp_reg[24][34]_i_3_n_0 ),
        .CO(\NLW_loop[23].remd_tmp_reg[24][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[23].remd_tmp_reg[24][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[23]_94 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[23].remd_tmp_reg[24][34]_i_3 
       (.CI(\loop[23].remd_tmp_reg[24][31]_i_2_n_0 ),
        .CO({\loop[23].remd_tmp_reg[24][34]_i_3_n_0 ,\loop[23].remd_tmp_reg[24][34]_i_3_n_1 ,\loop[23].remd_tmp_reg[24][34]_i_3_n_2 ,\loop[23].remd_tmp_reg[24][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_46 [34:31]),
        .O({\NLW_loop[23].remd_tmp_reg[24][34]_i_3_O_UNCONNECTED [3],\cal_tmp[23]__0 [34:32]}),
        .S({\loop[23].remd_tmp[24][34]_i_4_n_0 ,\loop[23].remd_tmp[24][34]_i_5_n_0 ,\loop[23].remd_tmp[24][34]_i_6_n_0 ,\loop[23].remd_tmp[24][34]_i_7_n_0 }));
  FDRE \loop[23].remd_tmp_reg[24][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][3]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [3]),
        .R(1'b0));
  CARRY4 \loop[23].remd_tmp_reg[24][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[23].remd_tmp_reg[24][3]_i_2_n_0 ,\loop[23].remd_tmp_reg[24][3]_i_2_n_1 ,\loop[23].remd_tmp_reg[24][3]_i_2_n_2 ,\loop[23].remd_tmp_reg[24][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[22].remd_tmp_reg[23]_46 [2:0],\loop[22].dividend_tmp_reg[23][35]__0_n_0 }),
        .O(\cal_tmp[23]__0 [3:0]),
        .S({\loop[23].remd_tmp[24][3]_i_3_n_0 ,\loop[23].remd_tmp[24][3]_i_4_n_0 ,\loop[23].remd_tmp[24][3]_i_5_n_0 ,\loop[23].remd_tmp[24][3]_i_6_n_0 }));
  FDRE \loop[23].remd_tmp_reg[24][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][4]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [4]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][5]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [5]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][6]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [6]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][7]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [7]),
        .R(1'b0));
  CARRY4 \loop[23].remd_tmp_reg[24][7]_i_2 
       (.CI(\loop[23].remd_tmp_reg[24][3]_i_2_n_0 ),
        .CO({\loop[23].remd_tmp_reg[24][7]_i_2_n_0 ,\loop[23].remd_tmp_reg[24][7]_i_2_n_1 ,\loop[23].remd_tmp_reg[24][7]_i_2_n_2 ,\loop[23].remd_tmp_reg[24][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_46 [6:3]),
        .O(\cal_tmp[23]__0 [7:4]),
        .S({\loop[23].remd_tmp[24][7]_i_3_n_0 ,\loop[23].remd_tmp[24][7]_i_4_n_0 ,\loop[23].remd_tmp[24][7]_i_5_n_0 ,\loop[23].remd_tmp[24][7]_i_6_n_0 }));
  FDRE \loop[23].remd_tmp_reg[24][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][8]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [8]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].remd_tmp[24][9]_i_1_n_0 ),
        .Q(\loop[23].remd_tmp_reg[24]_48 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[24].dividend_tmp_reg[25] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[24].dividend_tmp_reg[25][34]_srl26 " *) 
  SRLC32E \loop[24].dividend_tmp_reg[25][34]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[4]),
        .Q(\loop[24].dividend_tmp_reg[25][34]_srl26_n_0 ),
        .Q31(\NLW_loop[24].dividend_tmp_reg[25][34]_srl26_Q31_UNCONNECTED ));
  FDRE \loop[24].dividend_tmp_reg[25][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].dividend_tmp_reg[24][34]_srl25_n_0 ),
        .Q(\loop[24].dividend_tmp_reg[25][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [10]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [10]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [11]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [11]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [12]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [12]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [13]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [13]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [14]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [14]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [15]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [15]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [16]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [16]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [17]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [17]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [18]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [18]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [19]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [19]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [20]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [20]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [21]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [21]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [22]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [22]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [23]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [23]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [24]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [24]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [25]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [25]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [26]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [26]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [27]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [27]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [28]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [28]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [29]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [29]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [2]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [2]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [30]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [30]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [31]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [31]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [32]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [32]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [33]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [33]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [3]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [3]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [4]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [4]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [5]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [5]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [6]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [6]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [7]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [7]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [8]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [8]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[23].divisor_tmp_reg[24]_47 [9]),
        .Q(\loop[24].divisor_tmp_reg[25]_49 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][0]_i_1 
       (.I0(\loop[23].dividend_tmp_reg[24][35]__0_n_0 ),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [0]),
        .O(\loop[24].remd_tmp[25][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][10]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [9]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [10]),
        .O(\loop[24].remd_tmp[25][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][11]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [10]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [11]),
        .O(\loop[24].remd_tmp[25][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][11]_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [10]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [11]),
        .O(\loop[24].remd_tmp[25][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][11]_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [9]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [10]),
        .O(\loop[24].remd_tmp[25][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][11]_i_5 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [8]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [9]),
        .O(\loop[24].remd_tmp[25][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][11]_i_6 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [7]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [8]),
        .O(\loop[24].remd_tmp[25][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][12]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [11]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [12]),
        .O(\loop[24].remd_tmp[25][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][13]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [12]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [13]),
        .O(\loop[24].remd_tmp[25][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][14]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [13]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [14]),
        .O(\loop[24].remd_tmp[25][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][15]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [14]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [15]),
        .O(\loop[24].remd_tmp[25][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][15]_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [14]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [15]),
        .O(\loop[24].remd_tmp[25][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][15]_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [13]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [14]),
        .O(\loop[24].remd_tmp[25][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][15]_i_5 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [12]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [13]),
        .O(\loop[24].remd_tmp[25][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][15]_i_6 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [11]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [12]),
        .O(\loop[24].remd_tmp[25][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][16]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [15]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [16]),
        .O(\loop[24].remd_tmp[25][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][17]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [16]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [17]),
        .O(\loop[24].remd_tmp[25][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][18]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [17]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [18]),
        .O(\loop[24].remd_tmp[25][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][19]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [18]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [19]),
        .O(\loop[24].remd_tmp[25][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][19]_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [18]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [19]),
        .O(\loop[24].remd_tmp[25][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][19]_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [17]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [18]),
        .O(\loop[24].remd_tmp[25][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][19]_i_5 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [16]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [17]),
        .O(\loop[24].remd_tmp[25][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][19]_i_6 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [15]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [16]),
        .O(\loop[24].remd_tmp[25][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][1]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [0]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [1]),
        .O(\loop[24].remd_tmp[25][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][20]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [19]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [20]),
        .O(\loop[24].remd_tmp[25][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][21]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [20]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [21]),
        .O(\loop[24].remd_tmp[25][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][22]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [21]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [22]),
        .O(\loop[24].remd_tmp[25][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][23]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [22]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [23]),
        .O(\loop[24].remd_tmp[25][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][23]_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [22]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [23]),
        .O(\loop[24].remd_tmp[25][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][23]_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [21]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [22]),
        .O(\loop[24].remd_tmp[25][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][23]_i_5 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [20]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [21]),
        .O(\loop[24].remd_tmp[25][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][23]_i_6 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [19]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [20]),
        .O(\loop[24].remd_tmp[25][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][24]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [23]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [24]),
        .O(\loop[24].remd_tmp[25][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][25]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [24]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [25]),
        .O(\loop[24].remd_tmp[25][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][26]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [25]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [26]),
        .O(\loop[24].remd_tmp[25][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][27]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [26]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [27]),
        .O(\loop[24].remd_tmp[25][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][27]_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [26]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [27]),
        .O(\loop[24].remd_tmp[25][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][27]_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [25]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [26]),
        .O(\loop[24].remd_tmp[25][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][27]_i_5 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [24]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [25]),
        .O(\loop[24].remd_tmp[25][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][27]_i_6 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [23]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [24]),
        .O(\loop[24].remd_tmp[25][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][28]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [27]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [28]),
        .O(\loop[24].remd_tmp[25][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][29]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [28]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [29]),
        .O(\loop[24].remd_tmp[25][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][2]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [1]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [2]),
        .O(\loop[24].remd_tmp[25][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][30]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [29]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [30]),
        .O(\loop[24].remd_tmp[25][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][31]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [30]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [31]),
        .O(\loop[24].remd_tmp[25][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][31]_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [30]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [31]),
        .O(\loop[24].remd_tmp[25][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][31]_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [29]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [30]),
        .O(\loop[24].remd_tmp[25][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][31]_i_5 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [28]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [29]),
        .O(\loop[24].remd_tmp[25][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][31]_i_6 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [27]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [28]),
        .O(\loop[24].remd_tmp[25][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][32]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [31]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [32]),
        .O(\loop[24].remd_tmp[25][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][33]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [32]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [33]),
        .O(\loop[24].remd_tmp[25][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][34]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [33]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [34]),
        .O(\loop[24].remd_tmp[25][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[24].remd_tmp[25][34]_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [34]),
        .O(\loop[24].remd_tmp[25][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[24].remd_tmp[25][34]_i_5 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [33]),
        .O(\loop[24].remd_tmp[25][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][34]_i_6 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [32]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [33]),
        .O(\loop[24].remd_tmp[25][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][34]_i_7 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [31]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [32]),
        .O(\loop[24].remd_tmp[25][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][3]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [2]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [3]),
        .O(\loop[24].remd_tmp[25][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][3]_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [2]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [3]),
        .O(\loop[24].remd_tmp[25][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][3]_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [1]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [2]),
        .O(\loop[24].remd_tmp[25][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[24].remd_tmp[25][3]_i_5 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [0]),
        .O(\loop[24].remd_tmp[25][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[24].remd_tmp[25][3]_i_6 
       (.I0(\loop[23].dividend_tmp_reg[24][35]__0_n_0 ),
        .O(\loop[24].remd_tmp[25][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][4]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [3]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [4]),
        .O(\loop[24].remd_tmp[25][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][5]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [4]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [5]),
        .O(\loop[24].remd_tmp[25][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][6]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [5]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [6]),
        .O(\loop[24].remd_tmp[25][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][7]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [6]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [7]),
        .O(\loop[24].remd_tmp[25][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][7]_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [6]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [7]),
        .O(\loop[24].remd_tmp[25][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][7]_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [5]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [6]),
        .O(\loop[24].remd_tmp[25][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][7]_i_5 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [4]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [5]),
        .O(\loop[24].remd_tmp[25][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[24].remd_tmp[25][7]_i_6 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [3]),
        .I1(\loop[23].divisor_tmp_reg[24]_47 [4]),
        .O(\loop[24].remd_tmp[25][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][8]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [7]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [8]),
        .O(\loop[24].remd_tmp[25][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][9]_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_48 [8]),
        .I1(\cal_tmp[24]_95 ),
        .I2(\cal_tmp[24]__0 [9]),
        .O(\loop[24].remd_tmp[25][9]_i_1_n_0 ));
  FDRE \loop[24].remd_tmp_reg[25][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][0]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [0]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][10]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [10]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][11]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [11]),
        .R(1'b0));
  CARRY4 \loop[24].remd_tmp_reg[25][11]_i_2 
       (.CI(\loop[24].remd_tmp_reg[25][7]_i_2_n_0 ),
        .CO({\loop[24].remd_tmp_reg[25][11]_i_2_n_0 ,\loop[24].remd_tmp_reg[25][11]_i_2_n_1 ,\loop[24].remd_tmp_reg[25][11]_i_2_n_2 ,\loop[24].remd_tmp_reg[25][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_48 [10:7]),
        .O(\cal_tmp[24]__0 [11:8]),
        .S({\loop[24].remd_tmp[25][11]_i_3_n_0 ,\loop[24].remd_tmp[25][11]_i_4_n_0 ,\loop[24].remd_tmp[25][11]_i_5_n_0 ,\loop[24].remd_tmp[25][11]_i_6_n_0 }));
  FDRE \loop[24].remd_tmp_reg[25][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][12]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [12]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][13]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [13]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][14]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [14]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][15]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [15]),
        .R(1'b0));
  CARRY4 \loop[24].remd_tmp_reg[25][15]_i_2 
       (.CI(\loop[24].remd_tmp_reg[25][11]_i_2_n_0 ),
        .CO({\loop[24].remd_tmp_reg[25][15]_i_2_n_0 ,\loop[24].remd_tmp_reg[25][15]_i_2_n_1 ,\loop[24].remd_tmp_reg[25][15]_i_2_n_2 ,\loop[24].remd_tmp_reg[25][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_48 [14:11]),
        .O(\cal_tmp[24]__0 [15:12]),
        .S({\loop[24].remd_tmp[25][15]_i_3_n_0 ,\loop[24].remd_tmp[25][15]_i_4_n_0 ,\loop[24].remd_tmp[25][15]_i_5_n_0 ,\loop[24].remd_tmp[25][15]_i_6_n_0 }));
  FDRE \loop[24].remd_tmp_reg[25][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][16]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [16]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][17]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [17]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][18]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [18]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][19]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [19]),
        .R(1'b0));
  CARRY4 \loop[24].remd_tmp_reg[25][19]_i_2 
       (.CI(\loop[24].remd_tmp_reg[25][15]_i_2_n_0 ),
        .CO({\loop[24].remd_tmp_reg[25][19]_i_2_n_0 ,\loop[24].remd_tmp_reg[25][19]_i_2_n_1 ,\loop[24].remd_tmp_reg[25][19]_i_2_n_2 ,\loop[24].remd_tmp_reg[25][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_48 [18:15]),
        .O(\cal_tmp[24]__0 [19:16]),
        .S({\loop[24].remd_tmp[25][19]_i_3_n_0 ,\loop[24].remd_tmp[25][19]_i_4_n_0 ,\loop[24].remd_tmp[25][19]_i_5_n_0 ,\loop[24].remd_tmp[25][19]_i_6_n_0 }));
  FDRE \loop[24].remd_tmp_reg[25][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][1]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [1]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][20]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [20]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][21]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [21]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][22]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [22]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][23]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [23]),
        .R(1'b0));
  CARRY4 \loop[24].remd_tmp_reg[25][23]_i_2 
       (.CI(\loop[24].remd_tmp_reg[25][19]_i_2_n_0 ),
        .CO({\loop[24].remd_tmp_reg[25][23]_i_2_n_0 ,\loop[24].remd_tmp_reg[25][23]_i_2_n_1 ,\loop[24].remd_tmp_reg[25][23]_i_2_n_2 ,\loop[24].remd_tmp_reg[25][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_48 [22:19]),
        .O(\cal_tmp[24]__0 [23:20]),
        .S({\loop[24].remd_tmp[25][23]_i_3_n_0 ,\loop[24].remd_tmp[25][23]_i_4_n_0 ,\loop[24].remd_tmp[25][23]_i_5_n_0 ,\loop[24].remd_tmp[25][23]_i_6_n_0 }));
  FDRE \loop[24].remd_tmp_reg[25][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][24]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [24]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][25]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [25]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][26]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [26]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][27]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [27]),
        .R(1'b0));
  CARRY4 \loop[24].remd_tmp_reg[25][27]_i_2 
       (.CI(\loop[24].remd_tmp_reg[25][23]_i_2_n_0 ),
        .CO({\loop[24].remd_tmp_reg[25][27]_i_2_n_0 ,\loop[24].remd_tmp_reg[25][27]_i_2_n_1 ,\loop[24].remd_tmp_reg[25][27]_i_2_n_2 ,\loop[24].remd_tmp_reg[25][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_48 [26:23]),
        .O(\cal_tmp[24]__0 [27:24]),
        .S({\loop[24].remd_tmp[25][27]_i_3_n_0 ,\loop[24].remd_tmp[25][27]_i_4_n_0 ,\loop[24].remd_tmp[25][27]_i_5_n_0 ,\loop[24].remd_tmp[25][27]_i_6_n_0 }));
  FDRE \loop[24].remd_tmp_reg[25][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][28]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [28]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][29]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [29]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][2]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [2]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][30]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [30]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][31]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [31]),
        .R(1'b0));
  CARRY4 \loop[24].remd_tmp_reg[25][31]_i_2 
       (.CI(\loop[24].remd_tmp_reg[25][27]_i_2_n_0 ),
        .CO({\loop[24].remd_tmp_reg[25][31]_i_2_n_0 ,\loop[24].remd_tmp_reg[25][31]_i_2_n_1 ,\loop[24].remd_tmp_reg[25][31]_i_2_n_2 ,\loop[24].remd_tmp_reg[25][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_48 [30:27]),
        .O(\cal_tmp[24]__0 [31:28]),
        .S({\loop[24].remd_tmp[25][31]_i_3_n_0 ,\loop[24].remd_tmp[25][31]_i_4_n_0 ,\loop[24].remd_tmp[25][31]_i_5_n_0 ,\loop[24].remd_tmp[25][31]_i_6_n_0 }));
  FDRE \loop[24].remd_tmp_reg[25][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][32]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [32]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][33]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [33]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][34]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [34]),
        .R(1'b0));
  CARRY4 \loop[24].remd_tmp_reg[25][34]_i_2 
       (.CI(\loop[24].remd_tmp_reg[25][34]_i_3_n_0 ),
        .CO(\NLW_loop[24].remd_tmp_reg[25][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[24].remd_tmp_reg[25][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[24]_95 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[24].remd_tmp_reg[25][34]_i_3 
       (.CI(\loop[24].remd_tmp_reg[25][31]_i_2_n_0 ),
        .CO({\loop[24].remd_tmp_reg[25][34]_i_3_n_0 ,\loop[24].remd_tmp_reg[25][34]_i_3_n_1 ,\loop[24].remd_tmp_reg[25][34]_i_3_n_2 ,\loop[24].remd_tmp_reg[25][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_48 [34:31]),
        .O({\NLW_loop[24].remd_tmp_reg[25][34]_i_3_O_UNCONNECTED [3],\cal_tmp[24]__0 [34:32]}),
        .S({\loop[24].remd_tmp[25][34]_i_4_n_0 ,\loop[24].remd_tmp[25][34]_i_5_n_0 ,\loop[24].remd_tmp[25][34]_i_6_n_0 ,\loop[24].remd_tmp[25][34]_i_7_n_0 }));
  FDRE \loop[24].remd_tmp_reg[25][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][3]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [3]),
        .R(1'b0));
  CARRY4 \loop[24].remd_tmp_reg[25][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[24].remd_tmp_reg[25][3]_i_2_n_0 ,\loop[24].remd_tmp_reg[25][3]_i_2_n_1 ,\loop[24].remd_tmp_reg[25][3]_i_2_n_2 ,\loop[24].remd_tmp_reg[25][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[23].remd_tmp_reg[24]_48 [2:0],\loop[23].dividend_tmp_reg[24][35]__0_n_0 }),
        .O(\cal_tmp[24]__0 [3:0]),
        .S({\loop[24].remd_tmp[25][3]_i_3_n_0 ,\loop[24].remd_tmp[25][3]_i_4_n_0 ,\loop[24].remd_tmp[25][3]_i_5_n_0 ,\loop[24].remd_tmp[25][3]_i_6_n_0 }));
  FDRE \loop[24].remd_tmp_reg[25][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][4]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [4]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][5]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [5]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][6]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [6]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][7]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [7]),
        .R(1'b0));
  CARRY4 \loop[24].remd_tmp_reg[25][7]_i_2 
       (.CI(\loop[24].remd_tmp_reg[25][3]_i_2_n_0 ),
        .CO({\loop[24].remd_tmp_reg[25][7]_i_2_n_0 ,\loop[24].remd_tmp_reg[25][7]_i_2_n_1 ,\loop[24].remd_tmp_reg[25][7]_i_2_n_2 ,\loop[24].remd_tmp_reg[25][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_48 [6:3]),
        .O(\cal_tmp[24]__0 [7:4]),
        .S({\loop[24].remd_tmp[25][7]_i_3_n_0 ,\loop[24].remd_tmp[25][7]_i_4_n_0 ,\loop[24].remd_tmp[25][7]_i_5_n_0 ,\loop[24].remd_tmp[25][7]_i_6_n_0 }));
  FDRE \loop[24].remd_tmp_reg[25][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][8]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [8]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].remd_tmp[25][9]_i_1_n_0 ),
        .Q(\loop[24].remd_tmp_reg[25]_50 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[25].dividend_tmp_reg[26] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[25].dividend_tmp_reg[26][34]_srl27 " *) 
  SRLC32E \loop[25].dividend_tmp_reg[26][34]_srl27 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[3]),
        .Q(\loop[25].dividend_tmp_reg[26][34]_srl27_n_0 ),
        .Q31(\NLW_loop[25].dividend_tmp_reg[26][34]_srl27_Q31_UNCONNECTED ));
  FDRE \loop[25].dividend_tmp_reg[26][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].dividend_tmp_reg[25][34]_srl26_n_0 ),
        .Q(\loop[25].dividend_tmp_reg[26][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [10]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [10]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [11]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [11]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [12]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [12]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [13]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [13]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [14]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [14]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [15]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [15]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [16]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [16]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [17]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [17]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [18]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [18]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [19]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [19]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [20]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [20]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [21]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [21]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [22]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [22]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [23]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [23]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [24]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [24]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [25]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [25]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [26]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [26]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [27]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [27]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [28]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [28]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [29]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [29]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [2]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [2]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [30]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [30]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [31]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [31]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [32]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [32]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [33]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [33]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [3]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [3]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [4]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [4]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [5]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [5]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [6]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [6]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [7]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [7]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [8]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [8]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[24].divisor_tmp_reg[25]_49 [9]),
        .Q(\loop[25].divisor_tmp_reg[26]_51 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][0]_i_1 
       (.I0(\loop[24].dividend_tmp_reg[25][35]__0_n_0 ),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [0]),
        .O(\loop[25].remd_tmp[26][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][10]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [9]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [10]),
        .O(\loop[25].remd_tmp[26][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][11]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [10]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [11]),
        .O(\loop[25].remd_tmp[26][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][11]_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [10]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [11]),
        .O(\loop[25].remd_tmp[26][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][11]_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [9]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [10]),
        .O(\loop[25].remd_tmp[26][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][11]_i_5 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [8]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [9]),
        .O(\loop[25].remd_tmp[26][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][11]_i_6 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [7]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [8]),
        .O(\loop[25].remd_tmp[26][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][12]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [11]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [12]),
        .O(\loop[25].remd_tmp[26][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][13]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [12]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [13]),
        .O(\loop[25].remd_tmp[26][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][14]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [13]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [14]),
        .O(\loop[25].remd_tmp[26][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][15]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [14]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [15]),
        .O(\loop[25].remd_tmp[26][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][15]_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [14]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [15]),
        .O(\loop[25].remd_tmp[26][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][15]_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [13]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [14]),
        .O(\loop[25].remd_tmp[26][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][15]_i_5 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [12]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [13]),
        .O(\loop[25].remd_tmp[26][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][15]_i_6 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [11]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [12]),
        .O(\loop[25].remd_tmp[26][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][16]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [15]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [16]),
        .O(\loop[25].remd_tmp[26][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][17]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [16]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [17]),
        .O(\loop[25].remd_tmp[26][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][18]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [17]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [18]),
        .O(\loop[25].remd_tmp[26][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][19]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [18]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [19]),
        .O(\loop[25].remd_tmp[26][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][19]_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [18]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [19]),
        .O(\loop[25].remd_tmp[26][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][19]_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [17]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [18]),
        .O(\loop[25].remd_tmp[26][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][19]_i_5 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [16]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [17]),
        .O(\loop[25].remd_tmp[26][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][19]_i_6 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [15]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [16]),
        .O(\loop[25].remd_tmp[26][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][1]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [0]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [1]),
        .O(\loop[25].remd_tmp[26][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][20]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [19]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [20]),
        .O(\loop[25].remd_tmp[26][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][21]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [20]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [21]),
        .O(\loop[25].remd_tmp[26][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][22]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [21]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [22]),
        .O(\loop[25].remd_tmp[26][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][23]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [22]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [23]),
        .O(\loop[25].remd_tmp[26][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][23]_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [22]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [23]),
        .O(\loop[25].remd_tmp[26][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][23]_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [21]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [22]),
        .O(\loop[25].remd_tmp[26][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][23]_i_5 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [20]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [21]),
        .O(\loop[25].remd_tmp[26][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][23]_i_6 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [19]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [20]),
        .O(\loop[25].remd_tmp[26][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][24]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [23]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [24]),
        .O(\loop[25].remd_tmp[26][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][25]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [24]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [25]),
        .O(\loop[25].remd_tmp[26][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][26]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [25]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [26]),
        .O(\loop[25].remd_tmp[26][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][27]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [26]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [27]),
        .O(\loop[25].remd_tmp[26][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][27]_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [26]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [27]),
        .O(\loop[25].remd_tmp[26][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][27]_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [25]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [26]),
        .O(\loop[25].remd_tmp[26][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][27]_i_5 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [24]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [25]),
        .O(\loop[25].remd_tmp[26][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][27]_i_6 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [23]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [24]),
        .O(\loop[25].remd_tmp[26][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][28]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [27]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [28]),
        .O(\loop[25].remd_tmp[26][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][29]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [28]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [29]),
        .O(\loop[25].remd_tmp[26][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][2]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [1]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [2]),
        .O(\loop[25].remd_tmp[26][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][30]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [29]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [30]),
        .O(\loop[25].remd_tmp[26][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][31]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [30]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [31]),
        .O(\loop[25].remd_tmp[26][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][31]_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [30]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [31]),
        .O(\loop[25].remd_tmp[26][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][31]_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [29]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [30]),
        .O(\loop[25].remd_tmp[26][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][31]_i_5 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [28]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [29]),
        .O(\loop[25].remd_tmp[26][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][31]_i_6 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [27]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [28]),
        .O(\loop[25].remd_tmp[26][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][32]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [31]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [32]),
        .O(\loop[25].remd_tmp[26][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][33]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [32]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [33]),
        .O(\loop[25].remd_tmp[26][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][34]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [33]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [34]),
        .O(\loop[25].remd_tmp[26][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[25].remd_tmp[26][34]_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [34]),
        .O(\loop[25].remd_tmp[26][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[25].remd_tmp[26][34]_i_5 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [33]),
        .O(\loop[25].remd_tmp[26][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][34]_i_6 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [32]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [33]),
        .O(\loop[25].remd_tmp[26][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][34]_i_7 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [31]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [32]),
        .O(\loop[25].remd_tmp[26][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][3]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [2]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [3]),
        .O(\loop[25].remd_tmp[26][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][3]_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [2]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [3]),
        .O(\loop[25].remd_tmp[26][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][3]_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [1]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [2]),
        .O(\loop[25].remd_tmp[26][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[25].remd_tmp[26][3]_i_5 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [0]),
        .O(\loop[25].remd_tmp[26][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[25].remd_tmp[26][3]_i_6 
       (.I0(\loop[24].dividend_tmp_reg[25][35]__0_n_0 ),
        .O(\loop[25].remd_tmp[26][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][4]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [3]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [4]),
        .O(\loop[25].remd_tmp[26][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][5]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [4]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [5]),
        .O(\loop[25].remd_tmp[26][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][6]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [5]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [6]),
        .O(\loop[25].remd_tmp[26][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][7]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [6]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [7]),
        .O(\loop[25].remd_tmp[26][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][7]_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [6]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [7]),
        .O(\loop[25].remd_tmp[26][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][7]_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [5]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [6]),
        .O(\loop[25].remd_tmp[26][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][7]_i_5 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [4]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [5]),
        .O(\loop[25].remd_tmp[26][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[25].remd_tmp[26][7]_i_6 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [3]),
        .I1(\loop[24].divisor_tmp_reg[25]_49 [4]),
        .O(\loop[25].remd_tmp[26][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][8]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [7]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [8]),
        .O(\loop[25].remd_tmp[26][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][9]_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_50 [8]),
        .I1(\cal_tmp[25]_96 ),
        .I2(\cal_tmp[25]__0 [9]),
        .O(\loop[25].remd_tmp[26][9]_i_1_n_0 ));
  FDRE \loop[25].remd_tmp_reg[26][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][0]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [0]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][10]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [10]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][11]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [11]),
        .R(1'b0));
  CARRY4 \loop[25].remd_tmp_reg[26][11]_i_2 
       (.CI(\loop[25].remd_tmp_reg[26][7]_i_2_n_0 ),
        .CO({\loop[25].remd_tmp_reg[26][11]_i_2_n_0 ,\loop[25].remd_tmp_reg[26][11]_i_2_n_1 ,\loop[25].remd_tmp_reg[26][11]_i_2_n_2 ,\loop[25].remd_tmp_reg[26][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_50 [10:7]),
        .O(\cal_tmp[25]__0 [11:8]),
        .S({\loop[25].remd_tmp[26][11]_i_3_n_0 ,\loop[25].remd_tmp[26][11]_i_4_n_0 ,\loop[25].remd_tmp[26][11]_i_5_n_0 ,\loop[25].remd_tmp[26][11]_i_6_n_0 }));
  FDRE \loop[25].remd_tmp_reg[26][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][12]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [12]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][13]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [13]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][14]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [14]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][15]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [15]),
        .R(1'b0));
  CARRY4 \loop[25].remd_tmp_reg[26][15]_i_2 
       (.CI(\loop[25].remd_tmp_reg[26][11]_i_2_n_0 ),
        .CO({\loop[25].remd_tmp_reg[26][15]_i_2_n_0 ,\loop[25].remd_tmp_reg[26][15]_i_2_n_1 ,\loop[25].remd_tmp_reg[26][15]_i_2_n_2 ,\loop[25].remd_tmp_reg[26][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_50 [14:11]),
        .O(\cal_tmp[25]__0 [15:12]),
        .S({\loop[25].remd_tmp[26][15]_i_3_n_0 ,\loop[25].remd_tmp[26][15]_i_4_n_0 ,\loop[25].remd_tmp[26][15]_i_5_n_0 ,\loop[25].remd_tmp[26][15]_i_6_n_0 }));
  FDRE \loop[25].remd_tmp_reg[26][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][16]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [16]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][17]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [17]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][18]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [18]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][19]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [19]),
        .R(1'b0));
  CARRY4 \loop[25].remd_tmp_reg[26][19]_i_2 
       (.CI(\loop[25].remd_tmp_reg[26][15]_i_2_n_0 ),
        .CO({\loop[25].remd_tmp_reg[26][19]_i_2_n_0 ,\loop[25].remd_tmp_reg[26][19]_i_2_n_1 ,\loop[25].remd_tmp_reg[26][19]_i_2_n_2 ,\loop[25].remd_tmp_reg[26][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_50 [18:15]),
        .O(\cal_tmp[25]__0 [19:16]),
        .S({\loop[25].remd_tmp[26][19]_i_3_n_0 ,\loop[25].remd_tmp[26][19]_i_4_n_0 ,\loop[25].remd_tmp[26][19]_i_5_n_0 ,\loop[25].remd_tmp[26][19]_i_6_n_0 }));
  FDRE \loop[25].remd_tmp_reg[26][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][1]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [1]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][20]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [20]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][21]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [21]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][22]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [22]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][23]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [23]),
        .R(1'b0));
  CARRY4 \loop[25].remd_tmp_reg[26][23]_i_2 
       (.CI(\loop[25].remd_tmp_reg[26][19]_i_2_n_0 ),
        .CO({\loop[25].remd_tmp_reg[26][23]_i_2_n_0 ,\loop[25].remd_tmp_reg[26][23]_i_2_n_1 ,\loop[25].remd_tmp_reg[26][23]_i_2_n_2 ,\loop[25].remd_tmp_reg[26][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_50 [22:19]),
        .O(\cal_tmp[25]__0 [23:20]),
        .S({\loop[25].remd_tmp[26][23]_i_3_n_0 ,\loop[25].remd_tmp[26][23]_i_4_n_0 ,\loop[25].remd_tmp[26][23]_i_5_n_0 ,\loop[25].remd_tmp[26][23]_i_6_n_0 }));
  FDRE \loop[25].remd_tmp_reg[26][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][24]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [24]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][25]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [25]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][26]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [26]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][27]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [27]),
        .R(1'b0));
  CARRY4 \loop[25].remd_tmp_reg[26][27]_i_2 
       (.CI(\loop[25].remd_tmp_reg[26][23]_i_2_n_0 ),
        .CO({\loop[25].remd_tmp_reg[26][27]_i_2_n_0 ,\loop[25].remd_tmp_reg[26][27]_i_2_n_1 ,\loop[25].remd_tmp_reg[26][27]_i_2_n_2 ,\loop[25].remd_tmp_reg[26][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_50 [26:23]),
        .O(\cal_tmp[25]__0 [27:24]),
        .S({\loop[25].remd_tmp[26][27]_i_3_n_0 ,\loop[25].remd_tmp[26][27]_i_4_n_0 ,\loop[25].remd_tmp[26][27]_i_5_n_0 ,\loop[25].remd_tmp[26][27]_i_6_n_0 }));
  FDRE \loop[25].remd_tmp_reg[26][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][28]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [28]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][29]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [29]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][2]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [2]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][30]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [30]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][31]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [31]),
        .R(1'b0));
  CARRY4 \loop[25].remd_tmp_reg[26][31]_i_2 
       (.CI(\loop[25].remd_tmp_reg[26][27]_i_2_n_0 ),
        .CO({\loop[25].remd_tmp_reg[26][31]_i_2_n_0 ,\loop[25].remd_tmp_reg[26][31]_i_2_n_1 ,\loop[25].remd_tmp_reg[26][31]_i_2_n_2 ,\loop[25].remd_tmp_reg[26][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_50 [30:27]),
        .O(\cal_tmp[25]__0 [31:28]),
        .S({\loop[25].remd_tmp[26][31]_i_3_n_0 ,\loop[25].remd_tmp[26][31]_i_4_n_0 ,\loop[25].remd_tmp[26][31]_i_5_n_0 ,\loop[25].remd_tmp[26][31]_i_6_n_0 }));
  FDRE \loop[25].remd_tmp_reg[26][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][32]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [32]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][33]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [33]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][34]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [34]),
        .R(1'b0));
  CARRY4 \loop[25].remd_tmp_reg[26][34]_i_2 
       (.CI(\loop[25].remd_tmp_reg[26][34]_i_3_n_0 ),
        .CO(\NLW_loop[25].remd_tmp_reg[26][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[25].remd_tmp_reg[26][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[25]_96 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[25].remd_tmp_reg[26][34]_i_3 
       (.CI(\loop[25].remd_tmp_reg[26][31]_i_2_n_0 ),
        .CO({\loop[25].remd_tmp_reg[26][34]_i_3_n_0 ,\loop[25].remd_tmp_reg[26][34]_i_3_n_1 ,\loop[25].remd_tmp_reg[26][34]_i_3_n_2 ,\loop[25].remd_tmp_reg[26][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_50 [34:31]),
        .O({\NLW_loop[25].remd_tmp_reg[26][34]_i_3_O_UNCONNECTED [3],\cal_tmp[25]__0 [34:32]}),
        .S({\loop[25].remd_tmp[26][34]_i_4_n_0 ,\loop[25].remd_tmp[26][34]_i_5_n_0 ,\loop[25].remd_tmp[26][34]_i_6_n_0 ,\loop[25].remd_tmp[26][34]_i_7_n_0 }));
  FDRE \loop[25].remd_tmp_reg[26][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][3]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [3]),
        .R(1'b0));
  CARRY4 \loop[25].remd_tmp_reg[26][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[25].remd_tmp_reg[26][3]_i_2_n_0 ,\loop[25].remd_tmp_reg[26][3]_i_2_n_1 ,\loop[25].remd_tmp_reg[26][3]_i_2_n_2 ,\loop[25].remd_tmp_reg[26][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[24].remd_tmp_reg[25]_50 [2:0],\loop[24].dividend_tmp_reg[25][35]__0_n_0 }),
        .O(\cal_tmp[25]__0 [3:0]),
        .S({\loop[25].remd_tmp[26][3]_i_3_n_0 ,\loop[25].remd_tmp[26][3]_i_4_n_0 ,\loop[25].remd_tmp[26][3]_i_5_n_0 ,\loop[25].remd_tmp[26][3]_i_6_n_0 }));
  FDRE \loop[25].remd_tmp_reg[26][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][4]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [4]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][5]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [5]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][6]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [6]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][7]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [7]),
        .R(1'b0));
  CARRY4 \loop[25].remd_tmp_reg[26][7]_i_2 
       (.CI(\loop[25].remd_tmp_reg[26][3]_i_2_n_0 ),
        .CO({\loop[25].remd_tmp_reg[26][7]_i_2_n_0 ,\loop[25].remd_tmp_reg[26][7]_i_2_n_1 ,\loop[25].remd_tmp_reg[26][7]_i_2_n_2 ,\loop[25].remd_tmp_reg[26][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_50 [6:3]),
        .O(\cal_tmp[25]__0 [7:4]),
        .S({\loop[25].remd_tmp[26][7]_i_3_n_0 ,\loop[25].remd_tmp[26][7]_i_4_n_0 ,\loop[25].remd_tmp[26][7]_i_5_n_0 ,\loop[25].remd_tmp[26][7]_i_6_n_0 }));
  FDRE \loop[25].remd_tmp_reg[26][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][8]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [8]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].remd_tmp[26][9]_i_1_n_0 ),
        .Q(\loop[25].remd_tmp_reg[26]_52 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[26].dividend_tmp_reg[27] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[26].dividend_tmp_reg[27][34]_srl28 " *) 
  SRLC32E \loop[26].dividend_tmp_reg[27][34]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[2]),
        .Q(\loop[26].dividend_tmp_reg[27][34]_srl28_n_0 ),
        .Q31(\NLW_loop[26].dividend_tmp_reg[27][34]_srl28_Q31_UNCONNECTED ));
  FDRE \loop[26].dividend_tmp_reg[27][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].dividend_tmp_reg[26][34]_srl27_n_0 ),
        .Q(\loop[26].dividend_tmp_reg[27][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [10]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [10]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [11]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [11]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [12]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [12]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [13]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [13]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [14]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [14]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [15]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [15]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [16]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [16]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [17]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [17]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [18]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [18]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [19]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [19]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [20]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [20]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [21]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [21]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [22]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [22]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [23]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [23]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [24]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [24]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [25]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [25]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [26]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [26]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [27]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [27]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [28]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [28]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [29]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [29]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [2]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [2]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [30]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [30]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [31]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [31]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [32]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [32]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [33]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [33]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [3]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [3]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [4]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [4]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [5]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [5]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [6]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [6]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [7]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [7]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [8]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [8]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[25].divisor_tmp_reg[26]_51 [9]),
        .Q(\loop[26].divisor_tmp_reg[27]_53 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][0]_i_1 
       (.I0(\loop[25].dividend_tmp_reg[26][35]__0_n_0 ),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [0]),
        .O(\loop[26].remd_tmp[27][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][10]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [9]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [10]),
        .O(\loop[26].remd_tmp[27][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][11]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [10]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [11]),
        .O(\loop[26].remd_tmp[27][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][11]_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [10]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [11]),
        .O(\loop[26].remd_tmp[27][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][11]_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [9]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [10]),
        .O(\loop[26].remd_tmp[27][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][11]_i_5 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [8]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [9]),
        .O(\loop[26].remd_tmp[27][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][11]_i_6 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [7]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [8]),
        .O(\loop[26].remd_tmp[27][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][12]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [11]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [12]),
        .O(\loop[26].remd_tmp[27][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][13]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [12]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [13]),
        .O(\loop[26].remd_tmp[27][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][14]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [13]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [14]),
        .O(\loop[26].remd_tmp[27][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][15]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [14]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [15]),
        .O(\loop[26].remd_tmp[27][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][15]_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [14]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [15]),
        .O(\loop[26].remd_tmp[27][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][15]_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [13]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [14]),
        .O(\loop[26].remd_tmp[27][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][15]_i_5 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [12]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [13]),
        .O(\loop[26].remd_tmp[27][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][15]_i_6 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [11]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [12]),
        .O(\loop[26].remd_tmp[27][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][16]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [15]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [16]),
        .O(\loop[26].remd_tmp[27][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][17]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [16]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [17]),
        .O(\loop[26].remd_tmp[27][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][18]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [17]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [18]),
        .O(\loop[26].remd_tmp[27][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][19]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [18]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [19]),
        .O(\loop[26].remd_tmp[27][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][19]_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [18]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [19]),
        .O(\loop[26].remd_tmp[27][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][19]_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [17]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [18]),
        .O(\loop[26].remd_tmp[27][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][19]_i_5 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [16]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [17]),
        .O(\loop[26].remd_tmp[27][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][19]_i_6 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [15]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [16]),
        .O(\loop[26].remd_tmp[27][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][1]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [0]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [1]),
        .O(\loop[26].remd_tmp[27][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][20]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [19]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [20]),
        .O(\loop[26].remd_tmp[27][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][21]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [20]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [21]),
        .O(\loop[26].remd_tmp[27][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][22]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [21]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [22]),
        .O(\loop[26].remd_tmp[27][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][23]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [22]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [23]),
        .O(\loop[26].remd_tmp[27][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][23]_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [22]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [23]),
        .O(\loop[26].remd_tmp[27][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][23]_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [21]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [22]),
        .O(\loop[26].remd_tmp[27][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][23]_i_5 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [20]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [21]),
        .O(\loop[26].remd_tmp[27][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][23]_i_6 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [19]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [20]),
        .O(\loop[26].remd_tmp[27][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][24]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [23]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [24]),
        .O(\loop[26].remd_tmp[27][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][25]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [24]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [25]),
        .O(\loop[26].remd_tmp[27][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][26]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [25]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [26]),
        .O(\loop[26].remd_tmp[27][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][27]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [26]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [27]),
        .O(\loop[26].remd_tmp[27][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][27]_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [26]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [27]),
        .O(\loop[26].remd_tmp[27][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][27]_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [25]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [26]),
        .O(\loop[26].remd_tmp[27][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][27]_i_5 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [24]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [25]),
        .O(\loop[26].remd_tmp[27][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][27]_i_6 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [23]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [24]),
        .O(\loop[26].remd_tmp[27][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][28]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [27]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [28]),
        .O(\loop[26].remd_tmp[27][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][29]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [28]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [29]),
        .O(\loop[26].remd_tmp[27][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][2]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [1]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [2]),
        .O(\loop[26].remd_tmp[27][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][30]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [29]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [30]),
        .O(\loop[26].remd_tmp[27][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][31]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [30]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [31]),
        .O(\loop[26].remd_tmp[27][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][31]_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [30]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [31]),
        .O(\loop[26].remd_tmp[27][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][31]_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [29]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [30]),
        .O(\loop[26].remd_tmp[27][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][31]_i_5 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [28]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [29]),
        .O(\loop[26].remd_tmp[27][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][31]_i_6 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [27]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [28]),
        .O(\loop[26].remd_tmp[27][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][32]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [31]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [32]),
        .O(\loop[26].remd_tmp[27][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][33]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [32]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [33]),
        .O(\loop[26].remd_tmp[27][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][34]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [33]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [34]),
        .O(\loop[26].remd_tmp[27][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[26].remd_tmp[27][34]_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [34]),
        .O(\loop[26].remd_tmp[27][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[26].remd_tmp[27][34]_i_5 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [33]),
        .O(\loop[26].remd_tmp[27][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][34]_i_6 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [32]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [33]),
        .O(\loop[26].remd_tmp[27][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][34]_i_7 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [31]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [32]),
        .O(\loop[26].remd_tmp[27][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][3]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [2]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [3]),
        .O(\loop[26].remd_tmp[27][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][3]_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [2]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [3]),
        .O(\loop[26].remd_tmp[27][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][3]_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [1]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [2]),
        .O(\loop[26].remd_tmp[27][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[26].remd_tmp[27][3]_i_5 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [0]),
        .O(\loop[26].remd_tmp[27][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[26].remd_tmp[27][3]_i_6 
       (.I0(\loop[25].dividend_tmp_reg[26][35]__0_n_0 ),
        .O(\loop[26].remd_tmp[27][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][4]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [3]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [4]),
        .O(\loop[26].remd_tmp[27][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][5]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [4]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [5]),
        .O(\loop[26].remd_tmp[27][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][6]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [5]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [6]),
        .O(\loop[26].remd_tmp[27][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][7]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [6]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [7]),
        .O(\loop[26].remd_tmp[27][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][7]_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [6]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [7]),
        .O(\loop[26].remd_tmp[27][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][7]_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [5]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [6]),
        .O(\loop[26].remd_tmp[27][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][7]_i_5 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [4]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [5]),
        .O(\loop[26].remd_tmp[27][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[26].remd_tmp[27][7]_i_6 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [3]),
        .I1(\loop[25].divisor_tmp_reg[26]_51 [4]),
        .O(\loop[26].remd_tmp[27][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][8]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [7]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [8]),
        .O(\loop[26].remd_tmp[27][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][9]_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_52 [8]),
        .I1(\cal_tmp[26]_97 ),
        .I2(\cal_tmp[26]__0 [9]),
        .O(\loop[26].remd_tmp[27][9]_i_1_n_0 ));
  FDRE \loop[26].remd_tmp_reg[27][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][0]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [0]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][10]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [10]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][11]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [11]),
        .R(1'b0));
  CARRY4 \loop[26].remd_tmp_reg[27][11]_i_2 
       (.CI(\loop[26].remd_tmp_reg[27][7]_i_2_n_0 ),
        .CO({\loop[26].remd_tmp_reg[27][11]_i_2_n_0 ,\loop[26].remd_tmp_reg[27][11]_i_2_n_1 ,\loop[26].remd_tmp_reg[27][11]_i_2_n_2 ,\loop[26].remd_tmp_reg[27][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_52 [10:7]),
        .O(\cal_tmp[26]__0 [11:8]),
        .S({\loop[26].remd_tmp[27][11]_i_3_n_0 ,\loop[26].remd_tmp[27][11]_i_4_n_0 ,\loop[26].remd_tmp[27][11]_i_5_n_0 ,\loop[26].remd_tmp[27][11]_i_6_n_0 }));
  FDRE \loop[26].remd_tmp_reg[27][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][12]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [12]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][13]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [13]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][14]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [14]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][15]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [15]),
        .R(1'b0));
  CARRY4 \loop[26].remd_tmp_reg[27][15]_i_2 
       (.CI(\loop[26].remd_tmp_reg[27][11]_i_2_n_0 ),
        .CO({\loop[26].remd_tmp_reg[27][15]_i_2_n_0 ,\loop[26].remd_tmp_reg[27][15]_i_2_n_1 ,\loop[26].remd_tmp_reg[27][15]_i_2_n_2 ,\loop[26].remd_tmp_reg[27][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_52 [14:11]),
        .O(\cal_tmp[26]__0 [15:12]),
        .S({\loop[26].remd_tmp[27][15]_i_3_n_0 ,\loop[26].remd_tmp[27][15]_i_4_n_0 ,\loop[26].remd_tmp[27][15]_i_5_n_0 ,\loop[26].remd_tmp[27][15]_i_6_n_0 }));
  FDRE \loop[26].remd_tmp_reg[27][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][16]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [16]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][17]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [17]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][18]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [18]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][19]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [19]),
        .R(1'b0));
  CARRY4 \loop[26].remd_tmp_reg[27][19]_i_2 
       (.CI(\loop[26].remd_tmp_reg[27][15]_i_2_n_0 ),
        .CO({\loop[26].remd_tmp_reg[27][19]_i_2_n_0 ,\loop[26].remd_tmp_reg[27][19]_i_2_n_1 ,\loop[26].remd_tmp_reg[27][19]_i_2_n_2 ,\loop[26].remd_tmp_reg[27][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_52 [18:15]),
        .O(\cal_tmp[26]__0 [19:16]),
        .S({\loop[26].remd_tmp[27][19]_i_3_n_0 ,\loop[26].remd_tmp[27][19]_i_4_n_0 ,\loop[26].remd_tmp[27][19]_i_5_n_0 ,\loop[26].remd_tmp[27][19]_i_6_n_0 }));
  FDRE \loop[26].remd_tmp_reg[27][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][1]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [1]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][20]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [20]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][21]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [21]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][22]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [22]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][23]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [23]),
        .R(1'b0));
  CARRY4 \loop[26].remd_tmp_reg[27][23]_i_2 
       (.CI(\loop[26].remd_tmp_reg[27][19]_i_2_n_0 ),
        .CO({\loop[26].remd_tmp_reg[27][23]_i_2_n_0 ,\loop[26].remd_tmp_reg[27][23]_i_2_n_1 ,\loop[26].remd_tmp_reg[27][23]_i_2_n_2 ,\loop[26].remd_tmp_reg[27][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_52 [22:19]),
        .O(\cal_tmp[26]__0 [23:20]),
        .S({\loop[26].remd_tmp[27][23]_i_3_n_0 ,\loop[26].remd_tmp[27][23]_i_4_n_0 ,\loop[26].remd_tmp[27][23]_i_5_n_0 ,\loop[26].remd_tmp[27][23]_i_6_n_0 }));
  FDRE \loop[26].remd_tmp_reg[27][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][24]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [24]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][25]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [25]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][26]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [26]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][27]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [27]),
        .R(1'b0));
  CARRY4 \loop[26].remd_tmp_reg[27][27]_i_2 
       (.CI(\loop[26].remd_tmp_reg[27][23]_i_2_n_0 ),
        .CO({\loop[26].remd_tmp_reg[27][27]_i_2_n_0 ,\loop[26].remd_tmp_reg[27][27]_i_2_n_1 ,\loop[26].remd_tmp_reg[27][27]_i_2_n_2 ,\loop[26].remd_tmp_reg[27][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_52 [26:23]),
        .O(\cal_tmp[26]__0 [27:24]),
        .S({\loop[26].remd_tmp[27][27]_i_3_n_0 ,\loop[26].remd_tmp[27][27]_i_4_n_0 ,\loop[26].remd_tmp[27][27]_i_5_n_0 ,\loop[26].remd_tmp[27][27]_i_6_n_0 }));
  FDRE \loop[26].remd_tmp_reg[27][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][28]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [28]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][29]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [29]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][2]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [2]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][30]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [30]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][31]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [31]),
        .R(1'b0));
  CARRY4 \loop[26].remd_tmp_reg[27][31]_i_2 
       (.CI(\loop[26].remd_tmp_reg[27][27]_i_2_n_0 ),
        .CO({\loop[26].remd_tmp_reg[27][31]_i_2_n_0 ,\loop[26].remd_tmp_reg[27][31]_i_2_n_1 ,\loop[26].remd_tmp_reg[27][31]_i_2_n_2 ,\loop[26].remd_tmp_reg[27][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_52 [30:27]),
        .O(\cal_tmp[26]__0 [31:28]),
        .S({\loop[26].remd_tmp[27][31]_i_3_n_0 ,\loop[26].remd_tmp[27][31]_i_4_n_0 ,\loop[26].remd_tmp[27][31]_i_5_n_0 ,\loop[26].remd_tmp[27][31]_i_6_n_0 }));
  FDRE \loop[26].remd_tmp_reg[27][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][32]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [32]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][33]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [33]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][34]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [34]),
        .R(1'b0));
  CARRY4 \loop[26].remd_tmp_reg[27][34]_i_2 
       (.CI(\loop[26].remd_tmp_reg[27][34]_i_3_n_0 ),
        .CO(\NLW_loop[26].remd_tmp_reg[27][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[26].remd_tmp_reg[27][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[26]_97 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[26].remd_tmp_reg[27][34]_i_3 
       (.CI(\loop[26].remd_tmp_reg[27][31]_i_2_n_0 ),
        .CO({\loop[26].remd_tmp_reg[27][34]_i_3_n_0 ,\loop[26].remd_tmp_reg[27][34]_i_3_n_1 ,\loop[26].remd_tmp_reg[27][34]_i_3_n_2 ,\loop[26].remd_tmp_reg[27][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_52 [34:31]),
        .O({\NLW_loop[26].remd_tmp_reg[27][34]_i_3_O_UNCONNECTED [3],\cal_tmp[26]__0 [34:32]}),
        .S({\loop[26].remd_tmp[27][34]_i_4_n_0 ,\loop[26].remd_tmp[27][34]_i_5_n_0 ,\loop[26].remd_tmp[27][34]_i_6_n_0 ,\loop[26].remd_tmp[27][34]_i_7_n_0 }));
  FDRE \loop[26].remd_tmp_reg[27][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][3]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [3]),
        .R(1'b0));
  CARRY4 \loop[26].remd_tmp_reg[27][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[26].remd_tmp_reg[27][3]_i_2_n_0 ,\loop[26].remd_tmp_reg[27][3]_i_2_n_1 ,\loop[26].remd_tmp_reg[27][3]_i_2_n_2 ,\loop[26].remd_tmp_reg[27][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[25].remd_tmp_reg[26]_52 [2:0],\loop[25].dividend_tmp_reg[26][35]__0_n_0 }),
        .O(\cal_tmp[26]__0 [3:0]),
        .S({\loop[26].remd_tmp[27][3]_i_3_n_0 ,\loop[26].remd_tmp[27][3]_i_4_n_0 ,\loop[26].remd_tmp[27][3]_i_5_n_0 ,\loop[26].remd_tmp[27][3]_i_6_n_0 }));
  FDRE \loop[26].remd_tmp_reg[27][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][4]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [4]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][5]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [5]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][6]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [6]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][7]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [7]),
        .R(1'b0));
  CARRY4 \loop[26].remd_tmp_reg[27][7]_i_2 
       (.CI(\loop[26].remd_tmp_reg[27][3]_i_2_n_0 ),
        .CO({\loop[26].remd_tmp_reg[27][7]_i_2_n_0 ,\loop[26].remd_tmp_reg[27][7]_i_2_n_1 ,\loop[26].remd_tmp_reg[27][7]_i_2_n_2 ,\loop[26].remd_tmp_reg[27][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_52 [6:3]),
        .O(\cal_tmp[26]__0 [7:4]),
        .S({\loop[26].remd_tmp[27][7]_i_3_n_0 ,\loop[26].remd_tmp[27][7]_i_4_n_0 ,\loop[26].remd_tmp[27][7]_i_5_n_0 ,\loop[26].remd_tmp[27][7]_i_6_n_0 }));
  FDRE \loop[26].remd_tmp_reg[27][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][8]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [8]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].remd_tmp[27][9]_i_1_n_0 ),
        .Q(\loop[26].remd_tmp_reg[27]_54 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[27].dividend_tmp_reg[28][34]_srl29 " *) 
  SRLC32E \loop[27].dividend_tmp_reg[28][34]_srl29 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[1]),
        .Q(\loop[27].dividend_tmp_reg[28][34]_srl29_n_0 ),
        .Q31(\NLW_loop[27].dividend_tmp_reg[28][34]_srl29_Q31_UNCONNECTED ));
  FDRE \loop[27].dividend_tmp_reg[28][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].dividend_tmp_reg[27][34]_srl28_n_0 ),
        .Q(\loop[27].dividend_tmp_reg[28][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [10]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [10]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [11]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [11]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [12]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [12]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [13]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [13]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [14]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [14]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [15]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [15]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [16]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [16]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [17]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [17]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [18]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [18]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [19]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [19]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [20]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [20]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [21]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [21]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [22]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [22]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [23]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [23]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [24]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [24]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [25]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [25]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [26]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [26]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [27]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [27]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [28]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [28]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [29]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [29]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [2]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [2]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [30]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [30]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [31]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [31]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [32]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [32]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [33]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [33]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [3]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [3]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [4]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [4]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [5]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [5]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [6]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [6]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [7]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [7]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [8]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [8]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[26].divisor_tmp_reg[27]_53 [9]),
        .Q(\loop[27].divisor_tmp_reg[28]_55 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][0]_i_1 
       (.I0(\loop[26].dividend_tmp_reg[27][35]__0_n_0 ),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [0]),
        .O(\loop[27].remd_tmp[28][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][10]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [9]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [10]),
        .O(\loop[27].remd_tmp[28][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][11]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [10]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [11]),
        .O(\loop[27].remd_tmp[28][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][11]_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [10]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [11]),
        .O(\loop[27].remd_tmp[28][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][11]_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [9]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [10]),
        .O(\loop[27].remd_tmp[28][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][11]_i_5 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [8]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [9]),
        .O(\loop[27].remd_tmp[28][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][11]_i_6 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [7]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [8]),
        .O(\loop[27].remd_tmp[28][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][12]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [11]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [12]),
        .O(\loop[27].remd_tmp[28][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][13]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [12]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [13]),
        .O(\loop[27].remd_tmp[28][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][14]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [13]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [14]),
        .O(\loop[27].remd_tmp[28][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][15]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [14]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [15]),
        .O(\loop[27].remd_tmp[28][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][15]_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [14]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [15]),
        .O(\loop[27].remd_tmp[28][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][15]_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [13]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [14]),
        .O(\loop[27].remd_tmp[28][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][15]_i_5 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [12]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [13]),
        .O(\loop[27].remd_tmp[28][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][15]_i_6 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [11]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [12]),
        .O(\loop[27].remd_tmp[28][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][16]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [15]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [16]),
        .O(\loop[27].remd_tmp[28][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][17]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [16]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [17]),
        .O(\loop[27].remd_tmp[28][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][18]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [17]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [18]),
        .O(\loop[27].remd_tmp[28][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][19]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [18]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [19]),
        .O(\loop[27].remd_tmp[28][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][19]_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [18]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [19]),
        .O(\loop[27].remd_tmp[28][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][19]_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [17]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [18]),
        .O(\loop[27].remd_tmp[28][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][19]_i_5 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [16]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [17]),
        .O(\loop[27].remd_tmp[28][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][19]_i_6 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [15]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [16]),
        .O(\loop[27].remd_tmp[28][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][1]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [0]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [1]),
        .O(\loop[27].remd_tmp[28][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][20]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [19]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [20]),
        .O(\loop[27].remd_tmp[28][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][21]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [20]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [21]),
        .O(\loop[27].remd_tmp[28][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][22]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [21]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [22]),
        .O(\loop[27].remd_tmp[28][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][23]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [22]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [23]),
        .O(\loop[27].remd_tmp[28][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][23]_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [22]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [23]),
        .O(\loop[27].remd_tmp[28][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][23]_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [21]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [22]),
        .O(\loop[27].remd_tmp[28][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][23]_i_5 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [20]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [21]),
        .O(\loop[27].remd_tmp[28][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][23]_i_6 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [19]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [20]),
        .O(\loop[27].remd_tmp[28][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][24]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [23]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [24]),
        .O(\loop[27].remd_tmp[28][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][25]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [24]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [25]),
        .O(\loop[27].remd_tmp[28][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][26]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [25]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [26]),
        .O(\loop[27].remd_tmp[28][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][27]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [26]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [27]),
        .O(\loop[27].remd_tmp[28][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][27]_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [26]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [27]),
        .O(\loop[27].remd_tmp[28][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][27]_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [25]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [26]),
        .O(\loop[27].remd_tmp[28][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][27]_i_5 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [24]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [25]),
        .O(\loop[27].remd_tmp[28][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][27]_i_6 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [23]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [24]),
        .O(\loop[27].remd_tmp[28][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][28]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [27]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [28]),
        .O(\loop[27].remd_tmp[28][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][29]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [28]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [29]),
        .O(\loop[27].remd_tmp[28][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][2]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [1]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [2]),
        .O(\loop[27].remd_tmp[28][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][30]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [29]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [30]),
        .O(\loop[27].remd_tmp[28][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][31]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [30]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [31]),
        .O(\loop[27].remd_tmp[28][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][31]_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [30]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [31]),
        .O(\loop[27].remd_tmp[28][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][31]_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [29]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [30]),
        .O(\loop[27].remd_tmp[28][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][31]_i_5 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [28]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [29]),
        .O(\loop[27].remd_tmp[28][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][31]_i_6 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [27]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [28]),
        .O(\loop[27].remd_tmp[28][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][32]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [31]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [32]),
        .O(\loop[27].remd_tmp[28][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][33]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [32]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [33]),
        .O(\loop[27].remd_tmp[28][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][34]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [33]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [34]),
        .O(\loop[27].remd_tmp[28][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[27].remd_tmp[28][34]_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [34]),
        .O(\loop[27].remd_tmp[28][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[27].remd_tmp[28][34]_i_5 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [33]),
        .O(\loop[27].remd_tmp[28][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][34]_i_6 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [32]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [33]),
        .O(\loop[27].remd_tmp[28][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][34]_i_7 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [31]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [32]),
        .O(\loop[27].remd_tmp[28][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][3]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [2]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [3]),
        .O(\loop[27].remd_tmp[28][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][3]_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [2]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [3]),
        .O(\loop[27].remd_tmp[28][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][3]_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [1]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [2]),
        .O(\loop[27].remd_tmp[28][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[27].remd_tmp[28][3]_i_5 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [0]),
        .O(\loop[27].remd_tmp[28][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[27].remd_tmp[28][3]_i_6 
       (.I0(\loop[26].dividend_tmp_reg[27][35]__0_n_0 ),
        .O(\loop[27].remd_tmp[28][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][4]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [3]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [4]),
        .O(\loop[27].remd_tmp[28][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][5]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [4]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [5]),
        .O(\loop[27].remd_tmp[28][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][6]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [5]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [6]),
        .O(\loop[27].remd_tmp[28][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][7]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [6]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [7]),
        .O(\loop[27].remd_tmp[28][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][7]_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [6]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [7]),
        .O(\loop[27].remd_tmp[28][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][7]_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [5]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [6]),
        .O(\loop[27].remd_tmp[28][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][7]_i_5 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [4]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [5]),
        .O(\loop[27].remd_tmp[28][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[27].remd_tmp[28][7]_i_6 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [3]),
        .I1(\loop[26].divisor_tmp_reg[27]_53 [4]),
        .O(\loop[27].remd_tmp[28][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][8]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [7]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [8]),
        .O(\loop[27].remd_tmp[28][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][9]_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_54 [8]),
        .I1(\cal_tmp[27]_98 ),
        .I2(\cal_tmp[27]__0 [9]),
        .O(\loop[27].remd_tmp[28][9]_i_1_n_0 ));
  FDRE \loop[27].remd_tmp_reg[28][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][0]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [0]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][10]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [10]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][11]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [11]),
        .R(1'b0));
  CARRY4 \loop[27].remd_tmp_reg[28][11]_i_2 
       (.CI(\loop[27].remd_tmp_reg[28][7]_i_2_n_0 ),
        .CO({\loop[27].remd_tmp_reg[28][11]_i_2_n_0 ,\loop[27].remd_tmp_reg[28][11]_i_2_n_1 ,\loop[27].remd_tmp_reg[28][11]_i_2_n_2 ,\loop[27].remd_tmp_reg[28][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_54 [10:7]),
        .O(\cal_tmp[27]__0 [11:8]),
        .S({\loop[27].remd_tmp[28][11]_i_3_n_0 ,\loop[27].remd_tmp[28][11]_i_4_n_0 ,\loop[27].remd_tmp[28][11]_i_5_n_0 ,\loop[27].remd_tmp[28][11]_i_6_n_0 }));
  FDRE \loop[27].remd_tmp_reg[28][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][12]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [12]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][13]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [13]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][14]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [14]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][15]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [15]),
        .R(1'b0));
  CARRY4 \loop[27].remd_tmp_reg[28][15]_i_2 
       (.CI(\loop[27].remd_tmp_reg[28][11]_i_2_n_0 ),
        .CO({\loop[27].remd_tmp_reg[28][15]_i_2_n_0 ,\loop[27].remd_tmp_reg[28][15]_i_2_n_1 ,\loop[27].remd_tmp_reg[28][15]_i_2_n_2 ,\loop[27].remd_tmp_reg[28][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_54 [14:11]),
        .O(\cal_tmp[27]__0 [15:12]),
        .S({\loop[27].remd_tmp[28][15]_i_3_n_0 ,\loop[27].remd_tmp[28][15]_i_4_n_0 ,\loop[27].remd_tmp[28][15]_i_5_n_0 ,\loop[27].remd_tmp[28][15]_i_6_n_0 }));
  FDRE \loop[27].remd_tmp_reg[28][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][16]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [16]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][17]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [17]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][18]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [18]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][19]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [19]),
        .R(1'b0));
  CARRY4 \loop[27].remd_tmp_reg[28][19]_i_2 
       (.CI(\loop[27].remd_tmp_reg[28][15]_i_2_n_0 ),
        .CO({\loop[27].remd_tmp_reg[28][19]_i_2_n_0 ,\loop[27].remd_tmp_reg[28][19]_i_2_n_1 ,\loop[27].remd_tmp_reg[28][19]_i_2_n_2 ,\loop[27].remd_tmp_reg[28][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_54 [18:15]),
        .O(\cal_tmp[27]__0 [19:16]),
        .S({\loop[27].remd_tmp[28][19]_i_3_n_0 ,\loop[27].remd_tmp[28][19]_i_4_n_0 ,\loop[27].remd_tmp[28][19]_i_5_n_0 ,\loop[27].remd_tmp[28][19]_i_6_n_0 }));
  FDRE \loop[27].remd_tmp_reg[28][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][1]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [1]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][20]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [20]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][21]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [21]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][22]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [22]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][23]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [23]),
        .R(1'b0));
  CARRY4 \loop[27].remd_tmp_reg[28][23]_i_2 
       (.CI(\loop[27].remd_tmp_reg[28][19]_i_2_n_0 ),
        .CO({\loop[27].remd_tmp_reg[28][23]_i_2_n_0 ,\loop[27].remd_tmp_reg[28][23]_i_2_n_1 ,\loop[27].remd_tmp_reg[28][23]_i_2_n_2 ,\loop[27].remd_tmp_reg[28][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_54 [22:19]),
        .O(\cal_tmp[27]__0 [23:20]),
        .S({\loop[27].remd_tmp[28][23]_i_3_n_0 ,\loop[27].remd_tmp[28][23]_i_4_n_0 ,\loop[27].remd_tmp[28][23]_i_5_n_0 ,\loop[27].remd_tmp[28][23]_i_6_n_0 }));
  FDRE \loop[27].remd_tmp_reg[28][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][24]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [24]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][25]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [25]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][26]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [26]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][27]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [27]),
        .R(1'b0));
  CARRY4 \loop[27].remd_tmp_reg[28][27]_i_2 
       (.CI(\loop[27].remd_tmp_reg[28][23]_i_2_n_0 ),
        .CO({\loop[27].remd_tmp_reg[28][27]_i_2_n_0 ,\loop[27].remd_tmp_reg[28][27]_i_2_n_1 ,\loop[27].remd_tmp_reg[28][27]_i_2_n_2 ,\loop[27].remd_tmp_reg[28][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_54 [26:23]),
        .O(\cal_tmp[27]__0 [27:24]),
        .S({\loop[27].remd_tmp[28][27]_i_3_n_0 ,\loop[27].remd_tmp[28][27]_i_4_n_0 ,\loop[27].remd_tmp[28][27]_i_5_n_0 ,\loop[27].remd_tmp[28][27]_i_6_n_0 }));
  FDRE \loop[27].remd_tmp_reg[28][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][28]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [28]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][29]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [29]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][2]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [2]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][30]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [30]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][31]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [31]),
        .R(1'b0));
  CARRY4 \loop[27].remd_tmp_reg[28][31]_i_2 
       (.CI(\loop[27].remd_tmp_reg[28][27]_i_2_n_0 ),
        .CO({\loop[27].remd_tmp_reg[28][31]_i_2_n_0 ,\loop[27].remd_tmp_reg[28][31]_i_2_n_1 ,\loop[27].remd_tmp_reg[28][31]_i_2_n_2 ,\loop[27].remd_tmp_reg[28][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_54 [30:27]),
        .O(\cal_tmp[27]__0 [31:28]),
        .S({\loop[27].remd_tmp[28][31]_i_3_n_0 ,\loop[27].remd_tmp[28][31]_i_4_n_0 ,\loop[27].remd_tmp[28][31]_i_5_n_0 ,\loop[27].remd_tmp[28][31]_i_6_n_0 }));
  FDRE \loop[27].remd_tmp_reg[28][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][32]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [32]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][33]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [33]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][34]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [34]),
        .R(1'b0));
  CARRY4 \loop[27].remd_tmp_reg[28][34]_i_2 
       (.CI(\loop[27].remd_tmp_reg[28][34]_i_3_n_0 ),
        .CO(\NLW_loop[27].remd_tmp_reg[28][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[27].remd_tmp_reg[28][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[27]_98 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[27].remd_tmp_reg[28][34]_i_3 
       (.CI(\loop[27].remd_tmp_reg[28][31]_i_2_n_0 ),
        .CO({\loop[27].remd_tmp_reg[28][34]_i_3_n_0 ,\loop[27].remd_tmp_reg[28][34]_i_3_n_1 ,\loop[27].remd_tmp_reg[28][34]_i_3_n_2 ,\loop[27].remd_tmp_reg[28][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_54 [34:31]),
        .O({\NLW_loop[27].remd_tmp_reg[28][34]_i_3_O_UNCONNECTED [3],\cal_tmp[27]__0 [34:32]}),
        .S({\loop[27].remd_tmp[28][34]_i_4_n_0 ,\loop[27].remd_tmp[28][34]_i_5_n_0 ,\loop[27].remd_tmp[28][34]_i_6_n_0 ,\loop[27].remd_tmp[28][34]_i_7_n_0 }));
  FDRE \loop[27].remd_tmp_reg[28][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][3]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [3]),
        .R(1'b0));
  CARRY4 \loop[27].remd_tmp_reg[28][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[27].remd_tmp_reg[28][3]_i_2_n_0 ,\loop[27].remd_tmp_reg[28][3]_i_2_n_1 ,\loop[27].remd_tmp_reg[28][3]_i_2_n_2 ,\loop[27].remd_tmp_reg[28][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[26].remd_tmp_reg[27]_54 [2:0],\loop[26].dividend_tmp_reg[27][35]__0_n_0 }),
        .O(\cal_tmp[27]__0 [3:0]),
        .S({\loop[27].remd_tmp[28][3]_i_3_n_0 ,\loop[27].remd_tmp[28][3]_i_4_n_0 ,\loop[27].remd_tmp[28][3]_i_5_n_0 ,\loop[27].remd_tmp[28][3]_i_6_n_0 }));
  FDRE \loop[27].remd_tmp_reg[28][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][4]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [4]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][5]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [5]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][6]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [6]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][7]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [7]),
        .R(1'b0));
  CARRY4 \loop[27].remd_tmp_reg[28][7]_i_2 
       (.CI(\loop[27].remd_tmp_reg[28][3]_i_2_n_0 ),
        .CO({\loop[27].remd_tmp_reg[28][7]_i_2_n_0 ,\loop[27].remd_tmp_reg[28][7]_i_2_n_1 ,\loop[27].remd_tmp_reg[28][7]_i_2_n_2 ,\loop[27].remd_tmp_reg[28][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_54 [6:3]),
        .O(\cal_tmp[27]__0 [7:4]),
        .S({\loop[27].remd_tmp[28][7]_i_3_n_0 ,\loop[27].remd_tmp[28][7]_i_4_n_0 ,\loop[27].remd_tmp[28][7]_i_5_n_0 ,\loop[27].remd_tmp[28][7]_i_6_n_0 }));
  FDRE \loop[27].remd_tmp_reg[28][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][8]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [8]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].remd_tmp[28][9]_i_1_n_0 ),
        .Q(\loop[27].remd_tmp_reg[28]_56 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[28].dividend_tmp_reg[29] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[28].dividend_tmp_reg[29][34]_srl30 " *) 
  SRLC32E \loop[28].dividend_tmp_reg[29][34]_srl30 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[0]),
        .Q(\loop[28].dividend_tmp_reg[29][34]_srl30_n_0 ),
        .Q31(\NLW_loop[28].dividend_tmp_reg[29][34]_srl30_Q31_UNCONNECTED ));
  FDRE \loop[28].dividend_tmp_reg[29][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].dividend_tmp_reg[28][34]_srl29_n_0 ),
        .Q(\loop[28].dividend_tmp_reg[29][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [10]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [10]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [11]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [11]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [12]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [12]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [13]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [13]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [14]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [14]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [15]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [15]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [16]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [16]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [17]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [17]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [18]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [18]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [19]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [19]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [20]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [20]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [21]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [21]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [22]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [22]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [23]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [23]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [24]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [24]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [25]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [25]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [26]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [26]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [27]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [27]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [28]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [28]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [29]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [29]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [2]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [2]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [30]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [30]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [31]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [31]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [32]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [32]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [33]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [33]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [3]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [3]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [4]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [4]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [5]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [5]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [6]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [6]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [7]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [7]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [8]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [8]),
        .R(1'b0));
  FDRE \loop[28].divisor_tmp_reg[29][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[27].divisor_tmp_reg[28]_55 [9]),
        .Q(\loop[28].divisor_tmp_reg[29]_57 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][0]_i_1 
       (.I0(\loop[27].dividend_tmp_reg[28][35]__0_n_0 ),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [0]),
        .O(\loop[28].remd_tmp[29][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][10]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [9]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [10]),
        .O(\loop[28].remd_tmp[29][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][11]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [10]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [11]),
        .O(\loop[28].remd_tmp[29][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][11]_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [10]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [11]),
        .O(\loop[28].remd_tmp[29][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][11]_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [9]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [10]),
        .O(\loop[28].remd_tmp[29][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][11]_i_5 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [8]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [9]),
        .O(\loop[28].remd_tmp[29][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][11]_i_6 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [7]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [8]),
        .O(\loop[28].remd_tmp[29][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][12]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [11]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [12]),
        .O(\loop[28].remd_tmp[29][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][13]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [12]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [13]),
        .O(\loop[28].remd_tmp[29][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][14]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [13]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [14]),
        .O(\loop[28].remd_tmp[29][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][15]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [14]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [15]),
        .O(\loop[28].remd_tmp[29][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][15]_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [14]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [15]),
        .O(\loop[28].remd_tmp[29][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][15]_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [13]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [14]),
        .O(\loop[28].remd_tmp[29][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][15]_i_5 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [12]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [13]),
        .O(\loop[28].remd_tmp[29][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][15]_i_6 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [11]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [12]),
        .O(\loop[28].remd_tmp[29][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][16]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [15]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [16]),
        .O(\loop[28].remd_tmp[29][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][17]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [16]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [17]),
        .O(\loop[28].remd_tmp[29][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][18]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [17]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [18]),
        .O(\loop[28].remd_tmp[29][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][19]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [18]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [19]),
        .O(\loop[28].remd_tmp[29][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][19]_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [18]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [19]),
        .O(\loop[28].remd_tmp[29][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][19]_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [17]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [18]),
        .O(\loop[28].remd_tmp[29][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][19]_i_5 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [16]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [17]),
        .O(\loop[28].remd_tmp[29][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][19]_i_6 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [15]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [16]),
        .O(\loop[28].remd_tmp[29][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][1]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [0]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [1]),
        .O(\loop[28].remd_tmp[29][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][20]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [19]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [20]),
        .O(\loop[28].remd_tmp[29][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][21]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [20]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [21]),
        .O(\loop[28].remd_tmp[29][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][22]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [21]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [22]),
        .O(\loop[28].remd_tmp[29][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][23]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [22]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [23]),
        .O(\loop[28].remd_tmp[29][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][23]_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [22]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [23]),
        .O(\loop[28].remd_tmp[29][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][23]_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [21]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [22]),
        .O(\loop[28].remd_tmp[29][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][23]_i_5 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [20]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [21]),
        .O(\loop[28].remd_tmp[29][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][23]_i_6 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [19]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [20]),
        .O(\loop[28].remd_tmp[29][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][24]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [23]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [24]),
        .O(\loop[28].remd_tmp[29][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][25]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [24]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [25]),
        .O(\loop[28].remd_tmp[29][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][26]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [25]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [26]),
        .O(\loop[28].remd_tmp[29][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][27]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [26]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [27]),
        .O(\loop[28].remd_tmp[29][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][27]_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [26]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [27]),
        .O(\loop[28].remd_tmp[29][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][27]_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [25]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [26]),
        .O(\loop[28].remd_tmp[29][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][27]_i_5 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [24]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [25]),
        .O(\loop[28].remd_tmp[29][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][27]_i_6 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [23]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [24]),
        .O(\loop[28].remd_tmp[29][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][28]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [27]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [28]),
        .O(\loop[28].remd_tmp[29][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][29]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [28]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [29]),
        .O(\loop[28].remd_tmp[29][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][2]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [1]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [2]),
        .O(\loop[28].remd_tmp[29][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][30]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [29]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [30]),
        .O(\loop[28].remd_tmp[29][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][31]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [30]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [31]),
        .O(\loop[28].remd_tmp[29][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][31]_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [30]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [31]),
        .O(\loop[28].remd_tmp[29][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][31]_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [29]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [30]),
        .O(\loop[28].remd_tmp[29][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][31]_i_5 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [28]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [29]),
        .O(\loop[28].remd_tmp[29][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][31]_i_6 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [27]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [28]),
        .O(\loop[28].remd_tmp[29][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][32]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [31]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [32]),
        .O(\loop[28].remd_tmp[29][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][33]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [32]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [33]),
        .O(\loop[28].remd_tmp[29][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][34]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [33]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [34]),
        .O(\loop[28].remd_tmp[29][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[28].remd_tmp[29][34]_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [34]),
        .O(\loop[28].remd_tmp[29][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[28].remd_tmp[29][34]_i_5 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [33]),
        .O(\loop[28].remd_tmp[29][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][34]_i_6 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [32]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [33]),
        .O(\loop[28].remd_tmp[29][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][34]_i_7 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [31]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [32]),
        .O(\loop[28].remd_tmp[29][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][3]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [2]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [3]),
        .O(\loop[28].remd_tmp[29][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][3]_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [2]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [3]),
        .O(\loop[28].remd_tmp[29][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][3]_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [1]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [2]),
        .O(\loop[28].remd_tmp[29][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[28].remd_tmp[29][3]_i_5 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [0]),
        .O(\loop[28].remd_tmp[29][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[28].remd_tmp[29][3]_i_6 
       (.I0(\loop[27].dividend_tmp_reg[28][35]__0_n_0 ),
        .O(\loop[28].remd_tmp[29][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][4]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [3]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [4]),
        .O(\loop[28].remd_tmp[29][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][5]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [4]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [5]),
        .O(\loop[28].remd_tmp[29][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][6]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [5]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [6]),
        .O(\loop[28].remd_tmp[29][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][7]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [6]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [7]),
        .O(\loop[28].remd_tmp[29][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][7]_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [6]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [7]),
        .O(\loop[28].remd_tmp[29][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][7]_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [5]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [6]),
        .O(\loop[28].remd_tmp[29][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][7]_i_5 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [4]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [5]),
        .O(\loop[28].remd_tmp[29][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[28].remd_tmp[29][7]_i_6 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [3]),
        .I1(\loop[27].divisor_tmp_reg[28]_55 [4]),
        .O(\loop[28].remd_tmp[29][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][8]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [7]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [8]),
        .O(\loop[28].remd_tmp[29][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[28].remd_tmp[29][9]_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_56 [8]),
        .I1(\cal_tmp[28]_99 ),
        .I2(\cal_tmp[28]__0 [9]),
        .O(\loop[28].remd_tmp[29][9]_i_1_n_0 ));
  FDRE \loop[28].remd_tmp_reg[29][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][0]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [0]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][10]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [10]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][11]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [11]),
        .R(1'b0));
  CARRY4 \loop[28].remd_tmp_reg[29][11]_i_2 
       (.CI(\loop[28].remd_tmp_reg[29][7]_i_2_n_0 ),
        .CO({\loop[28].remd_tmp_reg[29][11]_i_2_n_0 ,\loop[28].remd_tmp_reg[29][11]_i_2_n_1 ,\loop[28].remd_tmp_reg[29][11]_i_2_n_2 ,\loop[28].remd_tmp_reg[29][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_56 [10:7]),
        .O(\cal_tmp[28]__0 [11:8]),
        .S({\loop[28].remd_tmp[29][11]_i_3_n_0 ,\loop[28].remd_tmp[29][11]_i_4_n_0 ,\loop[28].remd_tmp[29][11]_i_5_n_0 ,\loop[28].remd_tmp[29][11]_i_6_n_0 }));
  FDRE \loop[28].remd_tmp_reg[29][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][12]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [12]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][13]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [13]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][14]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [14]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][15]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [15]),
        .R(1'b0));
  CARRY4 \loop[28].remd_tmp_reg[29][15]_i_2 
       (.CI(\loop[28].remd_tmp_reg[29][11]_i_2_n_0 ),
        .CO({\loop[28].remd_tmp_reg[29][15]_i_2_n_0 ,\loop[28].remd_tmp_reg[29][15]_i_2_n_1 ,\loop[28].remd_tmp_reg[29][15]_i_2_n_2 ,\loop[28].remd_tmp_reg[29][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_56 [14:11]),
        .O(\cal_tmp[28]__0 [15:12]),
        .S({\loop[28].remd_tmp[29][15]_i_3_n_0 ,\loop[28].remd_tmp[29][15]_i_4_n_0 ,\loop[28].remd_tmp[29][15]_i_5_n_0 ,\loop[28].remd_tmp[29][15]_i_6_n_0 }));
  FDRE \loop[28].remd_tmp_reg[29][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][16]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [16]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][17]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [17]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][18]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [18]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][19]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [19]),
        .R(1'b0));
  CARRY4 \loop[28].remd_tmp_reg[29][19]_i_2 
       (.CI(\loop[28].remd_tmp_reg[29][15]_i_2_n_0 ),
        .CO({\loop[28].remd_tmp_reg[29][19]_i_2_n_0 ,\loop[28].remd_tmp_reg[29][19]_i_2_n_1 ,\loop[28].remd_tmp_reg[29][19]_i_2_n_2 ,\loop[28].remd_tmp_reg[29][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_56 [18:15]),
        .O(\cal_tmp[28]__0 [19:16]),
        .S({\loop[28].remd_tmp[29][19]_i_3_n_0 ,\loop[28].remd_tmp[29][19]_i_4_n_0 ,\loop[28].remd_tmp[29][19]_i_5_n_0 ,\loop[28].remd_tmp[29][19]_i_6_n_0 }));
  FDRE \loop[28].remd_tmp_reg[29][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][1]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [1]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][20]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [20]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][21]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [21]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][22]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [22]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][23]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [23]),
        .R(1'b0));
  CARRY4 \loop[28].remd_tmp_reg[29][23]_i_2 
       (.CI(\loop[28].remd_tmp_reg[29][19]_i_2_n_0 ),
        .CO({\loop[28].remd_tmp_reg[29][23]_i_2_n_0 ,\loop[28].remd_tmp_reg[29][23]_i_2_n_1 ,\loop[28].remd_tmp_reg[29][23]_i_2_n_2 ,\loop[28].remd_tmp_reg[29][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_56 [22:19]),
        .O(\cal_tmp[28]__0 [23:20]),
        .S({\loop[28].remd_tmp[29][23]_i_3_n_0 ,\loop[28].remd_tmp[29][23]_i_4_n_0 ,\loop[28].remd_tmp[29][23]_i_5_n_0 ,\loop[28].remd_tmp[29][23]_i_6_n_0 }));
  FDRE \loop[28].remd_tmp_reg[29][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][24]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [24]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][25]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [25]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][26]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [26]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][27]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [27]),
        .R(1'b0));
  CARRY4 \loop[28].remd_tmp_reg[29][27]_i_2 
       (.CI(\loop[28].remd_tmp_reg[29][23]_i_2_n_0 ),
        .CO({\loop[28].remd_tmp_reg[29][27]_i_2_n_0 ,\loop[28].remd_tmp_reg[29][27]_i_2_n_1 ,\loop[28].remd_tmp_reg[29][27]_i_2_n_2 ,\loop[28].remd_tmp_reg[29][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_56 [26:23]),
        .O(\cal_tmp[28]__0 [27:24]),
        .S({\loop[28].remd_tmp[29][27]_i_3_n_0 ,\loop[28].remd_tmp[29][27]_i_4_n_0 ,\loop[28].remd_tmp[29][27]_i_5_n_0 ,\loop[28].remd_tmp[29][27]_i_6_n_0 }));
  FDRE \loop[28].remd_tmp_reg[29][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][28]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [28]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][29]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [29]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][2]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [2]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][30]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [30]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][31]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [31]),
        .R(1'b0));
  CARRY4 \loop[28].remd_tmp_reg[29][31]_i_2 
       (.CI(\loop[28].remd_tmp_reg[29][27]_i_2_n_0 ),
        .CO({\loop[28].remd_tmp_reg[29][31]_i_2_n_0 ,\loop[28].remd_tmp_reg[29][31]_i_2_n_1 ,\loop[28].remd_tmp_reg[29][31]_i_2_n_2 ,\loop[28].remd_tmp_reg[29][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_56 [30:27]),
        .O(\cal_tmp[28]__0 [31:28]),
        .S({\loop[28].remd_tmp[29][31]_i_3_n_0 ,\loop[28].remd_tmp[29][31]_i_4_n_0 ,\loop[28].remd_tmp[29][31]_i_5_n_0 ,\loop[28].remd_tmp[29][31]_i_6_n_0 }));
  FDRE \loop[28].remd_tmp_reg[29][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][32]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [32]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][33]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [33]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][34]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [34]),
        .R(1'b0));
  CARRY4 \loop[28].remd_tmp_reg[29][34]_i_2 
       (.CI(\loop[28].remd_tmp_reg[29][34]_i_3_n_0 ),
        .CO(\NLW_loop[28].remd_tmp_reg[29][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[28].remd_tmp_reg[29][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[28]_99 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[28].remd_tmp_reg[29][34]_i_3 
       (.CI(\loop[28].remd_tmp_reg[29][31]_i_2_n_0 ),
        .CO({\loop[28].remd_tmp_reg[29][34]_i_3_n_0 ,\loop[28].remd_tmp_reg[29][34]_i_3_n_1 ,\loop[28].remd_tmp_reg[29][34]_i_3_n_2 ,\loop[28].remd_tmp_reg[29][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_56 [34:31]),
        .O({\NLW_loop[28].remd_tmp_reg[29][34]_i_3_O_UNCONNECTED [3],\cal_tmp[28]__0 [34:32]}),
        .S({\loop[28].remd_tmp[29][34]_i_4_n_0 ,\loop[28].remd_tmp[29][34]_i_5_n_0 ,\loop[28].remd_tmp[29][34]_i_6_n_0 ,\loop[28].remd_tmp[29][34]_i_7_n_0 }));
  FDRE \loop[28].remd_tmp_reg[29][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][3]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [3]),
        .R(1'b0));
  CARRY4 \loop[28].remd_tmp_reg[29][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[28].remd_tmp_reg[29][3]_i_2_n_0 ,\loop[28].remd_tmp_reg[29][3]_i_2_n_1 ,\loop[28].remd_tmp_reg[29][3]_i_2_n_2 ,\loop[28].remd_tmp_reg[29][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[27].remd_tmp_reg[28]_56 [2:0],\loop[27].dividend_tmp_reg[28][35]__0_n_0 }),
        .O(\cal_tmp[28]__0 [3:0]),
        .S({\loop[28].remd_tmp[29][3]_i_3_n_0 ,\loop[28].remd_tmp[29][3]_i_4_n_0 ,\loop[28].remd_tmp[29][3]_i_5_n_0 ,\loop[28].remd_tmp[29][3]_i_6_n_0 }));
  FDRE \loop[28].remd_tmp_reg[29][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][4]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [4]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][5]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [5]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][6]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [6]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][7]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [7]),
        .R(1'b0));
  CARRY4 \loop[28].remd_tmp_reg[29][7]_i_2 
       (.CI(\loop[28].remd_tmp_reg[29][3]_i_2_n_0 ),
        .CO({\loop[28].remd_tmp_reg[29][7]_i_2_n_0 ,\loop[28].remd_tmp_reg[29][7]_i_2_n_1 ,\loop[28].remd_tmp_reg[29][7]_i_2_n_2 ,\loop[28].remd_tmp_reg[29][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_56 [6:3]),
        .O(\cal_tmp[28]__0 [7:4]),
        .S({\loop[28].remd_tmp[29][7]_i_3_n_0 ,\loop[28].remd_tmp[29][7]_i_4_n_0 ,\loop[28].remd_tmp[29][7]_i_5_n_0 ,\loop[28].remd_tmp[29][7]_i_6_n_0 }));
  FDRE \loop[28].remd_tmp_reg[29][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][8]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [8]),
        .R(1'b0));
  FDRE \loop[28].remd_tmp_reg[29][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].remd_tmp[29][9]_i_1_n_0 ),
        .Q(\loop[28].remd_tmp_reg[29]_58 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[29].dividend_tmp_reg[30] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[29].dividend_tmp_reg[30][34]_srl31 " *) 
  SRLC32E \loop[29].dividend_tmp_reg[30][34]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\loop[29].dividend_tmp_reg[30][34]_srl31_n_0 ),
        .Q31(\NLW_loop[29].dividend_tmp_reg[30][34]_srl31_Q31_UNCONNECTED ));
  FDRE \loop[29].dividend_tmp_reg[30][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].dividend_tmp_reg[29][34]_srl30_n_0 ),
        .Q(\loop[29].dividend_tmp_reg[30][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [10]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [10]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [11]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [11]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [12]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [12]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [13]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [13]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [14]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [14]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [15]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [15]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [16]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [16]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [17]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [17]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [18]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [18]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [19]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [19]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [20]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [20]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [21]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [21]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [22]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [22]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [23]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [23]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [24]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [24]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [25]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [25]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [26]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [26]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [27]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [27]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [28]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [28]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [29]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [29]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [2]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [2]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [30]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [30]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [31]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [31]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [32]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [32]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [33]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [33]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [3]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [3]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [4]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [4]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [5]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [5]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [6]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [6]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [7]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [7]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [8]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [8]),
        .R(1'b0));
  FDRE \loop[29].divisor_tmp_reg[30][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[28].divisor_tmp_reg[29]_57 [9]),
        .Q(\loop[29].divisor_tmp_reg[30]_59 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][0]_i_1 
       (.I0(\loop[28].dividend_tmp_reg[29][35]__0_n_0 ),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [0]),
        .O(\loop[29].remd_tmp[30][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][10]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [9]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [10]),
        .O(\loop[29].remd_tmp[30][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][11]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [10]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [11]),
        .O(\loop[29].remd_tmp[30][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][11]_i_3 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [10]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [11]),
        .O(\loop[29].remd_tmp[30][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][11]_i_4 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [9]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [10]),
        .O(\loop[29].remd_tmp[30][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][11]_i_5 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [8]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [9]),
        .O(\loop[29].remd_tmp[30][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][11]_i_6 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [7]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [8]),
        .O(\loop[29].remd_tmp[30][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][12]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [11]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [12]),
        .O(\loop[29].remd_tmp[30][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][13]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [12]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [13]),
        .O(\loop[29].remd_tmp[30][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][14]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [13]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [14]),
        .O(\loop[29].remd_tmp[30][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][15]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [14]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [15]),
        .O(\loop[29].remd_tmp[30][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][15]_i_3 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [14]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [15]),
        .O(\loop[29].remd_tmp[30][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][15]_i_4 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [13]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [14]),
        .O(\loop[29].remd_tmp[30][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][15]_i_5 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [12]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [13]),
        .O(\loop[29].remd_tmp[30][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][15]_i_6 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [11]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [12]),
        .O(\loop[29].remd_tmp[30][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][16]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [15]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [16]),
        .O(\loop[29].remd_tmp[30][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][17]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [16]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [17]),
        .O(\loop[29].remd_tmp[30][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][18]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [17]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [18]),
        .O(\loop[29].remd_tmp[30][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][19]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [18]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [19]),
        .O(\loop[29].remd_tmp[30][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][19]_i_3 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [18]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [19]),
        .O(\loop[29].remd_tmp[30][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][19]_i_4 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [17]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [18]),
        .O(\loop[29].remd_tmp[30][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][19]_i_5 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [16]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [17]),
        .O(\loop[29].remd_tmp[30][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][19]_i_6 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [15]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [16]),
        .O(\loop[29].remd_tmp[30][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][1]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [0]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [1]),
        .O(\loop[29].remd_tmp[30][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][20]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [19]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [20]),
        .O(\loop[29].remd_tmp[30][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][21]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [20]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [21]),
        .O(\loop[29].remd_tmp[30][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][22]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [21]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [22]),
        .O(\loop[29].remd_tmp[30][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][23]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [22]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [23]),
        .O(\loop[29].remd_tmp[30][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][23]_i_3 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [22]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [23]),
        .O(\loop[29].remd_tmp[30][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][23]_i_4 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [21]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [22]),
        .O(\loop[29].remd_tmp[30][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][23]_i_5 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [20]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [21]),
        .O(\loop[29].remd_tmp[30][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][23]_i_6 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [19]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [20]),
        .O(\loop[29].remd_tmp[30][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][24]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [23]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [24]),
        .O(\loop[29].remd_tmp[30][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][25]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [24]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [25]),
        .O(\loop[29].remd_tmp[30][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][26]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [25]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [26]),
        .O(\loop[29].remd_tmp[30][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][27]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [26]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [27]),
        .O(\loop[29].remd_tmp[30][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][27]_i_3 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [26]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [27]),
        .O(\loop[29].remd_tmp[30][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][27]_i_4 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [25]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [26]),
        .O(\loop[29].remd_tmp[30][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][27]_i_5 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [24]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [25]),
        .O(\loop[29].remd_tmp[30][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][27]_i_6 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [23]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [24]),
        .O(\loop[29].remd_tmp[30][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][28]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [27]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [28]),
        .O(\loop[29].remd_tmp[30][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][29]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [28]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [29]),
        .O(\loop[29].remd_tmp[30][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][2]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [1]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [2]),
        .O(\loop[29].remd_tmp[30][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][30]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [29]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [30]),
        .O(\loop[29].remd_tmp[30][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][31]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [30]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [31]),
        .O(\loop[29].remd_tmp[30][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][31]_i_3 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [30]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [31]),
        .O(\loop[29].remd_tmp[30][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][31]_i_4 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [29]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [30]),
        .O(\loop[29].remd_tmp[30][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][31]_i_5 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [28]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [29]),
        .O(\loop[29].remd_tmp[30][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][31]_i_6 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [27]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [28]),
        .O(\loop[29].remd_tmp[30][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][32]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [31]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [32]),
        .O(\loop[29].remd_tmp[30][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][33]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [32]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [33]),
        .O(\loop[29].remd_tmp[30][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][34]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [33]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [34]),
        .O(\loop[29].remd_tmp[30][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[29].remd_tmp[30][34]_i_4 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [34]),
        .O(\loop[29].remd_tmp[30][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[29].remd_tmp[30][34]_i_5 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [33]),
        .O(\loop[29].remd_tmp[30][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][34]_i_6 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [32]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [33]),
        .O(\loop[29].remd_tmp[30][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][34]_i_7 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [31]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [32]),
        .O(\loop[29].remd_tmp[30][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][3]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [2]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [3]),
        .O(\loop[29].remd_tmp[30][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][3]_i_3 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [2]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [3]),
        .O(\loop[29].remd_tmp[30][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][3]_i_4 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [1]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [2]),
        .O(\loop[29].remd_tmp[30][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[29].remd_tmp[30][3]_i_5 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [0]),
        .O(\loop[29].remd_tmp[30][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[29].remd_tmp[30][3]_i_6 
       (.I0(\loop[28].dividend_tmp_reg[29][35]__0_n_0 ),
        .O(\loop[29].remd_tmp[30][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][4]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [3]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [4]),
        .O(\loop[29].remd_tmp[30][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][5]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [4]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [5]),
        .O(\loop[29].remd_tmp[30][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][6]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [5]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [6]),
        .O(\loop[29].remd_tmp[30][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][7]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [6]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [7]),
        .O(\loop[29].remd_tmp[30][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][7]_i_3 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [6]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [7]),
        .O(\loop[29].remd_tmp[30][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][7]_i_4 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [5]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [6]),
        .O(\loop[29].remd_tmp[30][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][7]_i_5 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [4]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [5]),
        .O(\loop[29].remd_tmp[30][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[29].remd_tmp[30][7]_i_6 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [3]),
        .I1(\loop[28].divisor_tmp_reg[29]_57 [4]),
        .O(\loop[29].remd_tmp[30][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][8]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [7]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [8]),
        .O(\loop[29].remd_tmp[30][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[29].remd_tmp[30][9]_i_1 
       (.I0(\loop[28].remd_tmp_reg[29]_58 [8]),
        .I1(\cal_tmp[29]_100 ),
        .I2(\cal_tmp[29]__0 [9]),
        .O(\loop[29].remd_tmp[30][9]_i_1_n_0 ));
  FDRE \loop[29].remd_tmp_reg[30][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][0]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [0]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][10]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [10]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][11]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [11]),
        .R(1'b0));
  CARRY4 \loop[29].remd_tmp_reg[30][11]_i_2 
       (.CI(\loop[29].remd_tmp_reg[30][7]_i_2_n_0 ),
        .CO({\loop[29].remd_tmp_reg[30][11]_i_2_n_0 ,\loop[29].remd_tmp_reg[30][11]_i_2_n_1 ,\loop[29].remd_tmp_reg[30][11]_i_2_n_2 ,\loop[29].remd_tmp_reg[30][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[28].remd_tmp_reg[29]_58 [10:7]),
        .O(\cal_tmp[29]__0 [11:8]),
        .S({\loop[29].remd_tmp[30][11]_i_3_n_0 ,\loop[29].remd_tmp[30][11]_i_4_n_0 ,\loop[29].remd_tmp[30][11]_i_5_n_0 ,\loop[29].remd_tmp[30][11]_i_6_n_0 }));
  FDRE \loop[29].remd_tmp_reg[30][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][12]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [12]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][13]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [13]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][14]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [14]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][15]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [15]),
        .R(1'b0));
  CARRY4 \loop[29].remd_tmp_reg[30][15]_i_2 
       (.CI(\loop[29].remd_tmp_reg[30][11]_i_2_n_0 ),
        .CO({\loop[29].remd_tmp_reg[30][15]_i_2_n_0 ,\loop[29].remd_tmp_reg[30][15]_i_2_n_1 ,\loop[29].remd_tmp_reg[30][15]_i_2_n_2 ,\loop[29].remd_tmp_reg[30][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[28].remd_tmp_reg[29]_58 [14:11]),
        .O(\cal_tmp[29]__0 [15:12]),
        .S({\loop[29].remd_tmp[30][15]_i_3_n_0 ,\loop[29].remd_tmp[30][15]_i_4_n_0 ,\loop[29].remd_tmp[30][15]_i_5_n_0 ,\loop[29].remd_tmp[30][15]_i_6_n_0 }));
  FDRE \loop[29].remd_tmp_reg[30][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][16]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [16]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][17]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [17]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][18]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [18]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][19]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [19]),
        .R(1'b0));
  CARRY4 \loop[29].remd_tmp_reg[30][19]_i_2 
       (.CI(\loop[29].remd_tmp_reg[30][15]_i_2_n_0 ),
        .CO({\loop[29].remd_tmp_reg[30][19]_i_2_n_0 ,\loop[29].remd_tmp_reg[30][19]_i_2_n_1 ,\loop[29].remd_tmp_reg[30][19]_i_2_n_2 ,\loop[29].remd_tmp_reg[30][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[28].remd_tmp_reg[29]_58 [18:15]),
        .O(\cal_tmp[29]__0 [19:16]),
        .S({\loop[29].remd_tmp[30][19]_i_3_n_0 ,\loop[29].remd_tmp[30][19]_i_4_n_0 ,\loop[29].remd_tmp[30][19]_i_5_n_0 ,\loop[29].remd_tmp[30][19]_i_6_n_0 }));
  FDRE \loop[29].remd_tmp_reg[30][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][1]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [1]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][20]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [20]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][21]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [21]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][22]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [22]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][23]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [23]),
        .R(1'b0));
  CARRY4 \loop[29].remd_tmp_reg[30][23]_i_2 
       (.CI(\loop[29].remd_tmp_reg[30][19]_i_2_n_0 ),
        .CO({\loop[29].remd_tmp_reg[30][23]_i_2_n_0 ,\loop[29].remd_tmp_reg[30][23]_i_2_n_1 ,\loop[29].remd_tmp_reg[30][23]_i_2_n_2 ,\loop[29].remd_tmp_reg[30][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[28].remd_tmp_reg[29]_58 [22:19]),
        .O(\cal_tmp[29]__0 [23:20]),
        .S({\loop[29].remd_tmp[30][23]_i_3_n_0 ,\loop[29].remd_tmp[30][23]_i_4_n_0 ,\loop[29].remd_tmp[30][23]_i_5_n_0 ,\loop[29].remd_tmp[30][23]_i_6_n_0 }));
  FDRE \loop[29].remd_tmp_reg[30][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][24]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [24]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][25]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [25]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][26]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [26]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][27]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [27]),
        .R(1'b0));
  CARRY4 \loop[29].remd_tmp_reg[30][27]_i_2 
       (.CI(\loop[29].remd_tmp_reg[30][23]_i_2_n_0 ),
        .CO({\loop[29].remd_tmp_reg[30][27]_i_2_n_0 ,\loop[29].remd_tmp_reg[30][27]_i_2_n_1 ,\loop[29].remd_tmp_reg[30][27]_i_2_n_2 ,\loop[29].remd_tmp_reg[30][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[28].remd_tmp_reg[29]_58 [26:23]),
        .O(\cal_tmp[29]__0 [27:24]),
        .S({\loop[29].remd_tmp[30][27]_i_3_n_0 ,\loop[29].remd_tmp[30][27]_i_4_n_0 ,\loop[29].remd_tmp[30][27]_i_5_n_0 ,\loop[29].remd_tmp[30][27]_i_6_n_0 }));
  FDRE \loop[29].remd_tmp_reg[30][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][28]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [28]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][29]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [29]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][2]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [2]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][30]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [30]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][31]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [31]),
        .R(1'b0));
  CARRY4 \loop[29].remd_tmp_reg[30][31]_i_2 
       (.CI(\loop[29].remd_tmp_reg[30][27]_i_2_n_0 ),
        .CO({\loop[29].remd_tmp_reg[30][31]_i_2_n_0 ,\loop[29].remd_tmp_reg[30][31]_i_2_n_1 ,\loop[29].remd_tmp_reg[30][31]_i_2_n_2 ,\loop[29].remd_tmp_reg[30][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[28].remd_tmp_reg[29]_58 [30:27]),
        .O(\cal_tmp[29]__0 [31:28]),
        .S({\loop[29].remd_tmp[30][31]_i_3_n_0 ,\loop[29].remd_tmp[30][31]_i_4_n_0 ,\loop[29].remd_tmp[30][31]_i_5_n_0 ,\loop[29].remd_tmp[30][31]_i_6_n_0 }));
  FDRE \loop[29].remd_tmp_reg[30][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][32]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [32]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][33]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [33]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][34]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [34]),
        .R(1'b0));
  CARRY4 \loop[29].remd_tmp_reg[30][34]_i_2 
       (.CI(\loop[29].remd_tmp_reg[30][34]_i_3_n_0 ),
        .CO(\NLW_loop[29].remd_tmp_reg[30][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[29].remd_tmp_reg[30][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[29]_100 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[29].remd_tmp_reg[30][34]_i_3 
       (.CI(\loop[29].remd_tmp_reg[30][31]_i_2_n_0 ),
        .CO({\loop[29].remd_tmp_reg[30][34]_i_3_n_0 ,\loop[29].remd_tmp_reg[30][34]_i_3_n_1 ,\loop[29].remd_tmp_reg[30][34]_i_3_n_2 ,\loop[29].remd_tmp_reg[30][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[28].remd_tmp_reg[29]_58 [34:31]),
        .O({\NLW_loop[29].remd_tmp_reg[30][34]_i_3_O_UNCONNECTED [3],\cal_tmp[29]__0 [34:32]}),
        .S({\loop[29].remd_tmp[30][34]_i_4_n_0 ,\loop[29].remd_tmp[30][34]_i_5_n_0 ,\loop[29].remd_tmp[30][34]_i_6_n_0 ,\loop[29].remd_tmp[30][34]_i_7_n_0 }));
  FDRE \loop[29].remd_tmp_reg[30][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][3]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [3]),
        .R(1'b0));
  CARRY4 \loop[29].remd_tmp_reg[30][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[29].remd_tmp_reg[30][3]_i_2_n_0 ,\loop[29].remd_tmp_reg[30][3]_i_2_n_1 ,\loop[29].remd_tmp_reg[30][3]_i_2_n_2 ,\loop[29].remd_tmp_reg[30][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[28].remd_tmp_reg[29]_58 [2:0],\loop[28].dividend_tmp_reg[29][35]__0_n_0 }),
        .O(\cal_tmp[29]__0 [3:0]),
        .S({\loop[29].remd_tmp[30][3]_i_3_n_0 ,\loop[29].remd_tmp[30][3]_i_4_n_0 ,\loop[29].remd_tmp[30][3]_i_5_n_0 ,\loop[29].remd_tmp[30][3]_i_6_n_0 }));
  FDRE \loop[29].remd_tmp_reg[30][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][4]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [4]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][5]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [5]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][6]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [6]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][7]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [7]),
        .R(1'b0));
  CARRY4 \loop[29].remd_tmp_reg[30][7]_i_2 
       (.CI(\loop[29].remd_tmp_reg[30][3]_i_2_n_0 ),
        .CO({\loop[29].remd_tmp_reg[30][7]_i_2_n_0 ,\loop[29].remd_tmp_reg[30][7]_i_2_n_1 ,\loop[29].remd_tmp_reg[30][7]_i_2_n_2 ,\loop[29].remd_tmp_reg[30][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[28].remd_tmp_reg[29]_58 [6:3]),
        .O(\cal_tmp[29]__0 [7:4]),
        .S({\loop[29].remd_tmp[30][7]_i_3_n_0 ,\loop[29].remd_tmp[30][7]_i_4_n_0 ,\loop[29].remd_tmp[30][7]_i_5_n_0 ,\loop[29].remd_tmp[30][7]_i_6_n_0 }));
  FDRE \loop[29].remd_tmp_reg[30][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][8]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [8]),
        .R(1'b0));
  FDRE \loop[29].remd_tmp_reg[30][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].remd_tmp[30][9]_i_1_n_0 ),
        .Q(\loop[29].remd_tmp_reg[30]_60 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[2].dividend_tmp_reg[3][34]_srl4 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][34]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[26]),
        .Q(\loop[2].dividend_tmp_reg[3][34]_srl4_n_0 ));
  FDRE \loop[2].dividend_tmp_reg[3][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].dividend_tmp_reg[2][34]_srl3_n_0 ),
        .Q(\loop[2].dividend_tmp_reg[3][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [10]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [10]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [11]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [11]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [12]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [12]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [13]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [13]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [14]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [14]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [15]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [15]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [16]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [16]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [17]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [17]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [18]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [18]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [19]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [19]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [20]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [20]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [21]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [21]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [22]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [22]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [23]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [23]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [24]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [24]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [25]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [25]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [26]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [26]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [27]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [27]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [28]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [28]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [29]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [29]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [2]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [2]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [30]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [30]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [31]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [31]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [32]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [32]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [33]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [33]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [3]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [3]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [4]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [4]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [5]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [5]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [6]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [6]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [7]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [7]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [8]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [8]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[1].divisor_tmp_reg[2]_3 [9]),
        .Q(\loop[2].divisor_tmp_reg[3]_5 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\loop[1].dividend_tmp_reg[2][35]__0_n_0 ),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [0]),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][10]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [9]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [10]),
        .O(\loop[2].remd_tmp[3][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][11]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [10]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [11]),
        .O(\loop[2].remd_tmp[3][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][11]_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [10]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [11]),
        .O(\loop[2].remd_tmp[3][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][11]_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [9]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [10]),
        .O(\loop[2].remd_tmp[3][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][11]_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [8]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [9]),
        .O(\loop[2].remd_tmp[3][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][11]_i_6 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [7]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [8]),
        .O(\loop[2].remd_tmp[3][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][12]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [11]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [12]),
        .O(\loop[2].remd_tmp[3][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][13]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [12]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [13]),
        .O(\loop[2].remd_tmp[3][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][14]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [13]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [14]),
        .O(\loop[2].remd_tmp[3][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][15]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [14]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [15]),
        .O(\loop[2].remd_tmp[3][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][15]_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [14]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [15]),
        .O(\loop[2].remd_tmp[3][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][15]_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [13]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [14]),
        .O(\loop[2].remd_tmp[3][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][15]_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [12]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [13]),
        .O(\loop[2].remd_tmp[3][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][15]_i_6 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [11]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [12]),
        .O(\loop[2].remd_tmp[3][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][16]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [15]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [16]),
        .O(\loop[2].remd_tmp[3][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][17]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [16]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [17]),
        .O(\loop[2].remd_tmp[3][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][18]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [17]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [18]),
        .O(\loop[2].remd_tmp[3][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][19]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [18]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [19]),
        .O(\loop[2].remd_tmp[3][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][19]_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [18]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [19]),
        .O(\loop[2].remd_tmp[3][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][19]_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [17]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [18]),
        .O(\loop[2].remd_tmp[3][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][19]_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [16]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [17]),
        .O(\loop[2].remd_tmp[3][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][19]_i_6 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [15]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [16]),
        .O(\loop[2].remd_tmp[3][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [0]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [1]),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][20]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [19]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [20]),
        .O(\loop[2].remd_tmp[3][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][21]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [20]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [21]),
        .O(\loop[2].remd_tmp[3][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][22]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [21]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [22]),
        .O(\loop[2].remd_tmp[3][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][23]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [22]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [23]),
        .O(\loop[2].remd_tmp[3][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][23]_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [22]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [23]),
        .O(\loop[2].remd_tmp[3][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][23]_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [21]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [22]),
        .O(\loop[2].remd_tmp[3][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][23]_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [20]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [21]),
        .O(\loop[2].remd_tmp[3][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][23]_i_6 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [19]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [20]),
        .O(\loop[2].remd_tmp[3][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][24]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [23]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [24]),
        .O(\loop[2].remd_tmp[3][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][25]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [24]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [25]),
        .O(\loop[2].remd_tmp[3][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][26]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [25]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [26]),
        .O(\loop[2].remd_tmp[3][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][27]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [26]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [27]),
        .O(\loop[2].remd_tmp[3][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][27]_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [26]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [27]),
        .O(\loop[2].remd_tmp[3][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][27]_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [25]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [26]),
        .O(\loop[2].remd_tmp[3][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][27]_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [24]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [25]),
        .O(\loop[2].remd_tmp[3][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][27]_i_6 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [23]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [24]),
        .O(\loop[2].remd_tmp[3][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][28]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [27]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [28]),
        .O(\loop[2].remd_tmp[3][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][29]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [28]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [29]),
        .O(\loop[2].remd_tmp[3][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [1]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [2]),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][30]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [29]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [30]),
        .O(\loop[2].remd_tmp[3][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][31]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [30]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [31]),
        .O(\loop[2].remd_tmp[3][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][31]_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [30]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [31]),
        .O(\loop[2].remd_tmp[3][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][31]_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [29]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [30]),
        .O(\loop[2].remd_tmp[3][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][31]_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [28]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [29]),
        .O(\loop[2].remd_tmp[3][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][31]_i_6 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [27]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [28]),
        .O(\loop[2].remd_tmp[3][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][32]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [31]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [32]),
        .O(\loop[2].remd_tmp[3][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][33]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [32]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [33]),
        .O(\loop[2].remd_tmp[3][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][34]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [33]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [34]),
        .O(\loop[2].remd_tmp[3][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[2].remd_tmp[3][34]_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [34]),
        .O(\loop[2].remd_tmp[3][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[2].remd_tmp[3][34]_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [33]),
        .O(\loop[2].remd_tmp[3][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][34]_i_6 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [32]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [33]),
        .O(\loop[2].remd_tmp[3][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][34]_i_7 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [31]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [32]),
        .O(\loop[2].remd_tmp[3][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][3]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [2]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [3]),
        .O(\loop[2].remd_tmp[3][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][3]_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [2]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [3]),
        .O(\loop[2].remd_tmp[3][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][3]_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [1]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [2]),
        .O(\loop[2].remd_tmp[3][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[2].remd_tmp[3][3]_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [0]),
        .O(\loop[2].remd_tmp[3][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[2].remd_tmp[3][3]_i_6 
       (.I0(\loop[1].dividend_tmp_reg[2][35]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][4]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [3]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [4]),
        .O(\loop[2].remd_tmp[3][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][5]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [4]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [5]),
        .O(\loop[2].remd_tmp[3][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][6]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [5]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [6]),
        .O(\loop[2].remd_tmp[3][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][7]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [6]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [7]),
        .O(\loop[2].remd_tmp[3][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][7]_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [6]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [7]),
        .O(\loop[2].remd_tmp[3][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][7]_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [5]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [6]),
        .O(\loop[2].remd_tmp[3][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][7]_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [4]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [5]),
        .O(\loop[2].remd_tmp[3][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[2].remd_tmp[3][7]_i_6 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [3]),
        .I1(\loop[1].divisor_tmp_reg[2]_3 [4]),
        .O(\loop[2].remd_tmp[3][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][8]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [7]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [8]),
        .O(\loop[2].remd_tmp[3][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][9]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_4 [8]),
        .I1(\cal_tmp[2]_73 ),
        .I2(\cal_tmp[2]__0 [9]),
        .O(\loop[2].remd_tmp[3][9]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [0]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][10]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [10]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][11]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [11]),
        .R(1'b0));
  CARRY4 \loop[2].remd_tmp_reg[3][11]_i_2 
       (.CI(\loop[2].remd_tmp_reg[3][7]_i_2_n_0 ),
        .CO({\loop[2].remd_tmp_reg[3][11]_i_2_n_0 ,\loop[2].remd_tmp_reg[3][11]_i_2_n_1 ,\loop[2].remd_tmp_reg[3][11]_i_2_n_2 ,\loop[2].remd_tmp_reg[3][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_4 [10:7]),
        .O(\cal_tmp[2]__0 [11:8]),
        .S({\loop[2].remd_tmp[3][11]_i_3_n_0 ,\loop[2].remd_tmp[3][11]_i_4_n_0 ,\loop[2].remd_tmp[3][11]_i_5_n_0 ,\loop[2].remd_tmp[3][11]_i_6_n_0 }));
  FDRE \loop[2].remd_tmp_reg[3][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][12]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [12]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][13]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [13]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][14]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [14]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][15]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [15]),
        .R(1'b0));
  CARRY4 \loop[2].remd_tmp_reg[3][15]_i_2 
       (.CI(\loop[2].remd_tmp_reg[3][11]_i_2_n_0 ),
        .CO({\loop[2].remd_tmp_reg[3][15]_i_2_n_0 ,\loop[2].remd_tmp_reg[3][15]_i_2_n_1 ,\loop[2].remd_tmp_reg[3][15]_i_2_n_2 ,\loop[2].remd_tmp_reg[3][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_4 [14:11]),
        .O(\cal_tmp[2]__0 [15:12]),
        .S({\loop[2].remd_tmp[3][15]_i_3_n_0 ,\loop[2].remd_tmp[3][15]_i_4_n_0 ,\loop[2].remd_tmp[3][15]_i_5_n_0 ,\loop[2].remd_tmp[3][15]_i_6_n_0 }));
  FDRE \loop[2].remd_tmp_reg[3][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][16]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [16]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][17]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [17]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][18]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [18]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][19]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [19]),
        .R(1'b0));
  CARRY4 \loop[2].remd_tmp_reg[3][19]_i_2 
       (.CI(\loop[2].remd_tmp_reg[3][15]_i_2_n_0 ),
        .CO({\loop[2].remd_tmp_reg[3][19]_i_2_n_0 ,\loop[2].remd_tmp_reg[3][19]_i_2_n_1 ,\loop[2].remd_tmp_reg[3][19]_i_2_n_2 ,\loop[2].remd_tmp_reg[3][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_4 [18:15]),
        .O(\cal_tmp[2]__0 [19:16]),
        .S({\loop[2].remd_tmp[3][19]_i_3_n_0 ,\loop[2].remd_tmp[3][19]_i_4_n_0 ,\loop[2].remd_tmp[3][19]_i_5_n_0 ,\loop[2].remd_tmp[3][19]_i_6_n_0 }));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [1]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][20]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [20]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][21]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [21]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][22]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [22]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][23]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [23]),
        .R(1'b0));
  CARRY4 \loop[2].remd_tmp_reg[3][23]_i_2 
       (.CI(\loop[2].remd_tmp_reg[3][19]_i_2_n_0 ),
        .CO({\loop[2].remd_tmp_reg[3][23]_i_2_n_0 ,\loop[2].remd_tmp_reg[3][23]_i_2_n_1 ,\loop[2].remd_tmp_reg[3][23]_i_2_n_2 ,\loop[2].remd_tmp_reg[3][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_4 [22:19]),
        .O(\cal_tmp[2]__0 [23:20]),
        .S({\loop[2].remd_tmp[3][23]_i_3_n_0 ,\loop[2].remd_tmp[3][23]_i_4_n_0 ,\loop[2].remd_tmp[3][23]_i_5_n_0 ,\loop[2].remd_tmp[3][23]_i_6_n_0 }));
  FDRE \loop[2].remd_tmp_reg[3][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][24]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [24]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][25]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [25]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][26]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [26]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][27]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [27]),
        .R(1'b0));
  CARRY4 \loop[2].remd_tmp_reg[3][27]_i_2 
       (.CI(\loop[2].remd_tmp_reg[3][23]_i_2_n_0 ),
        .CO({\loop[2].remd_tmp_reg[3][27]_i_2_n_0 ,\loop[2].remd_tmp_reg[3][27]_i_2_n_1 ,\loop[2].remd_tmp_reg[3][27]_i_2_n_2 ,\loop[2].remd_tmp_reg[3][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_4 [26:23]),
        .O(\cal_tmp[2]__0 [27:24]),
        .S({\loop[2].remd_tmp[3][27]_i_3_n_0 ,\loop[2].remd_tmp[3][27]_i_4_n_0 ,\loop[2].remd_tmp[3][27]_i_5_n_0 ,\loop[2].remd_tmp[3][27]_i_6_n_0 }));
  FDRE \loop[2].remd_tmp_reg[3][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][28]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [28]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][29]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [29]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [2]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][30]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [30]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][31]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [31]),
        .R(1'b0));
  CARRY4 \loop[2].remd_tmp_reg[3][31]_i_2 
       (.CI(\loop[2].remd_tmp_reg[3][27]_i_2_n_0 ),
        .CO({\loop[2].remd_tmp_reg[3][31]_i_2_n_0 ,\loop[2].remd_tmp_reg[3][31]_i_2_n_1 ,\loop[2].remd_tmp_reg[3][31]_i_2_n_2 ,\loop[2].remd_tmp_reg[3][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_4 [30:27]),
        .O(\cal_tmp[2]__0 [31:28]),
        .S({\loop[2].remd_tmp[3][31]_i_3_n_0 ,\loop[2].remd_tmp[3][31]_i_4_n_0 ,\loop[2].remd_tmp[3][31]_i_5_n_0 ,\loop[2].remd_tmp[3][31]_i_6_n_0 }));
  FDRE \loop[2].remd_tmp_reg[3][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][32]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [32]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][33]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [33]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][34]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [34]),
        .R(1'b0));
  CARRY4 \loop[2].remd_tmp_reg[3][34]_i_2 
       (.CI(\loop[2].remd_tmp_reg[3][34]_i_3_n_0 ),
        .CO(\NLW_loop[2].remd_tmp_reg[3][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[2].remd_tmp_reg[3][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[2]_73 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[2].remd_tmp_reg[3][34]_i_3 
       (.CI(\loop[2].remd_tmp_reg[3][31]_i_2_n_0 ),
        .CO({\loop[2].remd_tmp_reg[3][34]_i_3_n_0 ,\loop[2].remd_tmp_reg[3][34]_i_3_n_1 ,\loop[2].remd_tmp_reg[3][34]_i_3_n_2 ,\loop[2].remd_tmp_reg[3][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_4 [34:31]),
        .O({\NLW_loop[2].remd_tmp_reg[3][34]_i_3_O_UNCONNECTED [3],\cal_tmp[2]__0 [34:32]}),
        .S({\loop[2].remd_tmp[3][34]_i_4_n_0 ,\loop[2].remd_tmp[3][34]_i_5_n_0 ,\loop[2].remd_tmp[3][34]_i_6_n_0 ,\loop[2].remd_tmp[3][34]_i_7_n_0 }));
  FDRE \loop[2].remd_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][3]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [3]),
        .R(1'b0));
  CARRY4 \loop[2].remd_tmp_reg[3][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[2].remd_tmp_reg[3][3]_i_2_n_0 ,\loop[2].remd_tmp_reg[3][3]_i_2_n_1 ,\loop[2].remd_tmp_reg[3][3]_i_2_n_2 ,\loop[2].remd_tmp_reg[3][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[1].remd_tmp_reg[2]_4 [2:0],\loop[1].dividend_tmp_reg[2][35]__0_n_0 }),
        .O(\cal_tmp[2]__0 [3:0]),
        .S({\loop[2].remd_tmp[3][3]_i_3_n_0 ,\loop[2].remd_tmp[3][3]_i_4_n_0 ,\loop[2].remd_tmp[3][3]_i_5_n_0 ,\loop[2].remd_tmp[3][3]_i_6_n_0 }));
  FDRE \loop[2].remd_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][4]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [4]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][5]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [5]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][6]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [6]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][7]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [7]),
        .R(1'b0));
  CARRY4 \loop[2].remd_tmp_reg[3][7]_i_2 
       (.CI(\loop[2].remd_tmp_reg[3][3]_i_2_n_0 ),
        .CO({\loop[2].remd_tmp_reg[3][7]_i_2_n_0 ,\loop[2].remd_tmp_reg[3][7]_i_2_n_1 ,\loop[2].remd_tmp_reg[3][7]_i_2_n_2 ,\loop[2].remd_tmp_reg[3][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_4 [6:3]),
        .O(\cal_tmp[2]__0 [7:4]),
        .S({\loop[2].remd_tmp[3][7]_i_3_n_0 ,\loop[2].remd_tmp[3][7]_i_4_n_0 ,\loop[2].remd_tmp[3][7]_i_5_n_0 ,\loop[2].remd_tmp[3][7]_i_6_n_0 }));
  FDRE \loop[2].remd_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][8]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [8]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].remd_tmp[3][9]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_6 [9]),
        .R(1'b0));
  FDRE \loop[30].dividend_tmp_reg[31][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].dividend_tmp_reg[30][34]_srl31_n_0 ),
        .Q(\loop[30].dividend_tmp_reg[31][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [10]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [10]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [11]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [11]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [12]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [12]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [13]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [13]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [14]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [14]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [15]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [15]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [16]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [16]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [17]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [17]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [18]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [18]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [19]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [19]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [20]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [20]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [21]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [21]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [22]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [22]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [23]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [23]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [24]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [24]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [25]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [25]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [26]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [26]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [27]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [27]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [28]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [28]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [29]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [29]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [2]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [2]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [30]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [30]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [31]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [31]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [32]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [32]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [33]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [33]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [3]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [3]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [4]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [4]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [5]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [5]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [6]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [6]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [7]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [7]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [8]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [8]),
        .R(1'b0));
  FDRE \loop[30].divisor_tmp_reg[31][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[29].divisor_tmp_reg[30]_59 [9]),
        .Q(\loop[30].divisor_tmp_reg[31]_61 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][0]_i_1 
       (.I0(\loop[29].dividend_tmp_reg[30][35]__0_n_0 ),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [0]),
        .O(\loop[30].remd_tmp[31][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][10]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [9]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [10]),
        .O(\loop[30].remd_tmp[31][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][11]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [10]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [11]),
        .O(\loop[30].remd_tmp[31][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][11]_i_3 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [10]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [11]),
        .O(\loop[30].remd_tmp[31][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][11]_i_4 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [9]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [10]),
        .O(\loop[30].remd_tmp[31][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][11]_i_5 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [8]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [9]),
        .O(\loop[30].remd_tmp[31][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][11]_i_6 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [7]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [8]),
        .O(\loop[30].remd_tmp[31][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][12]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [11]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [12]),
        .O(\loop[30].remd_tmp[31][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][13]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [12]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [13]),
        .O(\loop[30].remd_tmp[31][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][14]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [13]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [14]),
        .O(\loop[30].remd_tmp[31][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][15]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [14]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [15]),
        .O(\loop[30].remd_tmp[31][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][15]_i_3 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [14]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [15]),
        .O(\loop[30].remd_tmp[31][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][15]_i_4 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [13]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [14]),
        .O(\loop[30].remd_tmp[31][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][15]_i_5 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [12]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [13]),
        .O(\loop[30].remd_tmp[31][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][15]_i_6 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [11]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [12]),
        .O(\loop[30].remd_tmp[31][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][16]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [15]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [16]),
        .O(\loop[30].remd_tmp[31][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][17]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [16]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [17]),
        .O(\loop[30].remd_tmp[31][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][18]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [17]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [18]),
        .O(\loop[30].remd_tmp[31][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][19]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [18]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [19]),
        .O(\loop[30].remd_tmp[31][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][19]_i_3 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [18]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [19]),
        .O(\loop[30].remd_tmp[31][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][19]_i_4 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [17]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [18]),
        .O(\loop[30].remd_tmp[31][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][19]_i_5 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [16]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [17]),
        .O(\loop[30].remd_tmp[31][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][19]_i_6 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [15]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [16]),
        .O(\loop[30].remd_tmp[31][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][1]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [0]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [1]),
        .O(\loop[30].remd_tmp[31][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][20]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [19]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [20]),
        .O(\loop[30].remd_tmp[31][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][21]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [20]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [21]),
        .O(\loop[30].remd_tmp[31][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][22]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [21]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [22]),
        .O(\loop[30].remd_tmp[31][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][23]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [22]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [23]),
        .O(\loop[30].remd_tmp[31][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][23]_i_3 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [22]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [23]),
        .O(\loop[30].remd_tmp[31][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][23]_i_4 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [21]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [22]),
        .O(\loop[30].remd_tmp[31][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][23]_i_5 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [20]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [21]),
        .O(\loop[30].remd_tmp[31][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][23]_i_6 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [19]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [20]),
        .O(\loop[30].remd_tmp[31][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][24]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [23]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [24]),
        .O(\loop[30].remd_tmp[31][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][25]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [24]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [25]),
        .O(\loop[30].remd_tmp[31][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][26]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [25]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [26]),
        .O(\loop[30].remd_tmp[31][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][27]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [26]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [27]),
        .O(\loop[30].remd_tmp[31][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][27]_i_3 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [26]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [27]),
        .O(\loop[30].remd_tmp[31][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][27]_i_4 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [25]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [26]),
        .O(\loop[30].remd_tmp[31][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][27]_i_5 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [24]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [25]),
        .O(\loop[30].remd_tmp[31][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][27]_i_6 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [23]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [24]),
        .O(\loop[30].remd_tmp[31][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][28]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [27]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [28]),
        .O(\loop[30].remd_tmp[31][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][29]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [28]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [29]),
        .O(\loop[30].remd_tmp[31][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][2]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [1]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [2]),
        .O(\loop[30].remd_tmp[31][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][30]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [29]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [30]),
        .O(\loop[30].remd_tmp[31][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][31]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [30]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [31]),
        .O(\loop[30].remd_tmp[31][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][31]_i_3 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [30]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [31]),
        .O(\loop[30].remd_tmp[31][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][31]_i_4 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [29]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [30]),
        .O(\loop[30].remd_tmp[31][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][31]_i_5 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [28]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [29]),
        .O(\loop[30].remd_tmp[31][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][31]_i_6 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [27]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [28]),
        .O(\loop[30].remd_tmp[31][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][32]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [31]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [32]),
        .O(\loop[30].remd_tmp[31][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][33]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [32]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [33]),
        .O(\loop[30].remd_tmp[31][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][34]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [33]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [34]),
        .O(\loop[30].remd_tmp[31][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[30].remd_tmp[31][34]_i_4 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [34]),
        .O(\loop[30].remd_tmp[31][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[30].remd_tmp[31][34]_i_5 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [33]),
        .O(\loop[30].remd_tmp[31][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][34]_i_6 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [32]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [33]),
        .O(\loop[30].remd_tmp[31][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][34]_i_7 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [31]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [32]),
        .O(\loop[30].remd_tmp[31][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][3]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [2]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [3]),
        .O(\loop[30].remd_tmp[31][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][3]_i_3 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [2]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [3]),
        .O(\loop[30].remd_tmp[31][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][3]_i_4 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [1]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [2]),
        .O(\loop[30].remd_tmp[31][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[30].remd_tmp[31][3]_i_5 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [0]),
        .O(\loop[30].remd_tmp[31][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[30].remd_tmp[31][3]_i_6 
       (.I0(\loop[29].dividend_tmp_reg[30][35]__0_n_0 ),
        .O(\loop[30].remd_tmp[31][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][4]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [3]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [4]),
        .O(\loop[30].remd_tmp[31][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][5]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [4]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [5]),
        .O(\loop[30].remd_tmp[31][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][6]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [5]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [6]),
        .O(\loop[30].remd_tmp[31][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][7]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [6]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [7]),
        .O(\loop[30].remd_tmp[31][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][7]_i_3 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [6]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [7]),
        .O(\loop[30].remd_tmp[31][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][7]_i_4 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [5]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [6]),
        .O(\loop[30].remd_tmp[31][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][7]_i_5 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [4]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [5]),
        .O(\loop[30].remd_tmp[31][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[30].remd_tmp[31][7]_i_6 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [3]),
        .I1(\loop[29].divisor_tmp_reg[30]_59 [4]),
        .O(\loop[30].remd_tmp[31][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][8]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [7]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [8]),
        .O(\loop[30].remd_tmp[31][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[30].remd_tmp[31][9]_i_1 
       (.I0(\loop[29].remd_tmp_reg[30]_60 [8]),
        .I1(\cal_tmp[30]_101 ),
        .I2(\cal_tmp[30]__0 [9]),
        .O(\loop[30].remd_tmp[31][9]_i_1_n_0 ));
  FDRE \loop[30].remd_tmp_reg[31][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][0]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [0]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][10]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [10]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][11]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [11]),
        .R(1'b0));
  CARRY4 \loop[30].remd_tmp_reg[31][11]_i_2 
       (.CI(\loop[30].remd_tmp_reg[31][7]_i_2_n_0 ),
        .CO({\loop[30].remd_tmp_reg[31][11]_i_2_n_0 ,\loop[30].remd_tmp_reg[31][11]_i_2_n_1 ,\loop[30].remd_tmp_reg[31][11]_i_2_n_2 ,\loop[30].remd_tmp_reg[31][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[29].remd_tmp_reg[30]_60 [10:7]),
        .O(\cal_tmp[30]__0 [11:8]),
        .S({\loop[30].remd_tmp[31][11]_i_3_n_0 ,\loop[30].remd_tmp[31][11]_i_4_n_0 ,\loop[30].remd_tmp[31][11]_i_5_n_0 ,\loop[30].remd_tmp[31][11]_i_6_n_0 }));
  FDRE \loop[30].remd_tmp_reg[31][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][12]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [12]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][13]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [13]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][14]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [14]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][15]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [15]),
        .R(1'b0));
  CARRY4 \loop[30].remd_tmp_reg[31][15]_i_2 
       (.CI(\loop[30].remd_tmp_reg[31][11]_i_2_n_0 ),
        .CO({\loop[30].remd_tmp_reg[31][15]_i_2_n_0 ,\loop[30].remd_tmp_reg[31][15]_i_2_n_1 ,\loop[30].remd_tmp_reg[31][15]_i_2_n_2 ,\loop[30].remd_tmp_reg[31][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[29].remd_tmp_reg[30]_60 [14:11]),
        .O(\cal_tmp[30]__0 [15:12]),
        .S({\loop[30].remd_tmp[31][15]_i_3_n_0 ,\loop[30].remd_tmp[31][15]_i_4_n_0 ,\loop[30].remd_tmp[31][15]_i_5_n_0 ,\loop[30].remd_tmp[31][15]_i_6_n_0 }));
  FDRE \loop[30].remd_tmp_reg[31][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][16]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [16]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][17]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [17]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][18]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [18]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][19]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [19]),
        .R(1'b0));
  CARRY4 \loop[30].remd_tmp_reg[31][19]_i_2 
       (.CI(\loop[30].remd_tmp_reg[31][15]_i_2_n_0 ),
        .CO({\loop[30].remd_tmp_reg[31][19]_i_2_n_0 ,\loop[30].remd_tmp_reg[31][19]_i_2_n_1 ,\loop[30].remd_tmp_reg[31][19]_i_2_n_2 ,\loop[30].remd_tmp_reg[31][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[29].remd_tmp_reg[30]_60 [18:15]),
        .O(\cal_tmp[30]__0 [19:16]),
        .S({\loop[30].remd_tmp[31][19]_i_3_n_0 ,\loop[30].remd_tmp[31][19]_i_4_n_0 ,\loop[30].remd_tmp[31][19]_i_5_n_0 ,\loop[30].remd_tmp[31][19]_i_6_n_0 }));
  FDRE \loop[30].remd_tmp_reg[31][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][1]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [1]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][20]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [20]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][21]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [21]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][22]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [22]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][23]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [23]),
        .R(1'b0));
  CARRY4 \loop[30].remd_tmp_reg[31][23]_i_2 
       (.CI(\loop[30].remd_tmp_reg[31][19]_i_2_n_0 ),
        .CO({\loop[30].remd_tmp_reg[31][23]_i_2_n_0 ,\loop[30].remd_tmp_reg[31][23]_i_2_n_1 ,\loop[30].remd_tmp_reg[31][23]_i_2_n_2 ,\loop[30].remd_tmp_reg[31][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[29].remd_tmp_reg[30]_60 [22:19]),
        .O(\cal_tmp[30]__0 [23:20]),
        .S({\loop[30].remd_tmp[31][23]_i_3_n_0 ,\loop[30].remd_tmp[31][23]_i_4_n_0 ,\loop[30].remd_tmp[31][23]_i_5_n_0 ,\loop[30].remd_tmp[31][23]_i_6_n_0 }));
  FDRE \loop[30].remd_tmp_reg[31][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][24]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [24]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][25]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [25]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][26]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [26]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][27]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [27]),
        .R(1'b0));
  CARRY4 \loop[30].remd_tmp_reg[31][27]_i_2 
       (.CI(\loop[30].remd_tmp_reg[31][23]_i_2_n_0 ),
        .CO({\loop[30].remd_tmp_reg[31][27]_i_2_n_0 ,\loop[30].remd_tmp_reg[31][27]_i_2_n_1 ,\loop[30].remd_tmp_reg[31][27]_i_2_n_2 ,\loop[30].remd_tmp_reg[31][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[29].remd_tmp_reg[30]_60 [26:23]),
        .O(\cal_tmp[30]__0 [27:24]),
        .S({\loop[30].remd_tmp[31][27]_i_3_n_0 ,\loop[30].remd_tmp[31][27]_i_4_n_0 ,\loop[30].remd_tmp[31][27]_i_5_n_0 ,\loop[30].remd_tmp[31][27]_i_6_n_0 }));
  FDRE \loop[30].remd_tmp_reg[31][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][28]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [28]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][29]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [29]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][2]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [2]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][30]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [30]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][31]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [31]),
        .R(1'b0));
  CARRY4 \loop[30].remd_tmp_reg[31][31]_i_2 
       (.CI(\loop[30].remd_tmp_reg[31][27]_i_2_n_0 ),
        .CO({\loop[30].remd_tmp_reg[31][31]_i_2_n_0 ,\loop[30].remd_tmp_reg[31][31]_i_2_n_1 ,\loop[30].remd_tmp_reg[31][31]_i_2_n_2 ,\loop[30].remd_tmp_reg[31][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[29].remd_tmp_reg[30]_60 [30:27]),
        .O(\cal_tmp[30]__0 [31:28]),
        .S({\loop[30].remd_tmp[31][31]_i_3_n_0 ,\loop[30].remd_tmp[31][31]_i_4_n_0 ,\loop[30].remd_tmp[31][31]_i_5_n_0 ,\loop[30].remd_tmp[31][31]_i_6_n_0 }));
  FDRE \loop[30].remd_tmp_reg[31][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][32]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [32]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][33]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [33]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][34]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [34]),
        .R(1'b0));
  CARRY4 \loop[30].remd_tmp_reg[31][34]_i_2 
       (.CI(\loop[30].remd_tmp_reg[31][34]_i_3_n_0 ),
        .CO(\NLW_loop[30].remd_tmp_reg[31][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[30].remd_tmp_reg[31][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[30]_101 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[30].remd_tmp_reg[31][34]_i_3 
       (.CI(\loop[30].remd_tmp_reg[31][31]_i_2_n_0 ),
        .CO({\loop[30].remd_tmp_reg[31][34]_i_3_n_0 ,\loop[30].remd_tmp_reg[31][34]_i_3_n_1 ,\loop[30].remd_tmp_reg[31][34]_i_3_n_2 ,\loop[30].remd_tmp_reg[31][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[29].remd_tmp_reg[30]_60 [34:31]),
        .O({\NLW_loop[30].remd_tmp_reg[31][34]_i_3_O_UNCONNECTED [3],\cal_tmp[30]__0 [34:32]}),
        .S({\loop[30].remd_tmp[31][34]_i_4_n_0 ,\loop[30].remd_tmp[31][34]_i_5_n_0 ,\loop[30].remd_tmp[31][34]_i_6_n_0 ,\loop[30].remd_tmp[31][34]_i_7_n_0 }));
  FDRE \loop[30].remd_tmp_reg[31][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][3]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [3]),
        .R(1'b0));
  CARRY4 \loop[30].remd_tmp_reg[31][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[30].remd_tmp_reg[31][3]_i_2_n_0 ,\loop[30].remd_tmp_reg[31][3]_i_2_n_1 ,\loop[30].remd_tmp_reg[31][3]_i_2_n_2 ,\loop[30].remd_tmp_reg[31][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[29].remd_tmp_reg[30]_60 [2:0],\loop[29].dividend_tmp_reg[30][35]__0_n_0 }),
        .O(\cal_tmp[30]__0 [3:0]),
        .S({\loop[30].remd_tmp[31][3]_i_3_n_0 ,\loop[30].remd_tmp[31][3]_i_4_n_0 ,\loop[30].remd_tmp[31][3]_i_5_n_0 ,\loop[30].remd_tmp[31][3]_i_6_n_0 }));
  FDRE \loop[30].remd_tmp_reg[31][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][4]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [4]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][5]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [5]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][6]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [6]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][7]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [7]),
        .R(1'b0));
  CARRY4 \loop[30].remd_tmp_reg[31][7]_i_2 
       (.CI(\loop[30].remd_tmp_reg[31][3]_i_2_n_0 ),
        .CO({\loop[30].remd_tmp_reg[31][7]_i_2_n_0 ,\loop[30].remd_tmp_reg[31][7]_i_2_n_1 ,\loop[30].remd_tmp_reg[31][7]_i_2_n_2 ,\loop[30].remd_tmp_reg[31][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[29].remd_tmp_reg[30]_60 [6:3]),
        .O(\cal_tmp[30]__0 [7:4]),
        .S({\loop[30].remd_tmp[31][7]_i_3_n_0 ,\loop[30].remd_tmp[31][7]_i_4_n_0 ,\loop[30].remd_tmp[31][7]_i_5_n_0 ,\loop[30].remd_tmp[31][7]_i_6_n_0 }));
  FDRE \loop[30].remd_tmp_reg[31][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][8]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [8]),
        .R(1'b0));
  FDRE \loop[30].remd_tmp_reg[31][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].remd_tmp[31][9]_i_1_n_0 ),
        .Q(\loop[30].remd_tmp_reg[31]_62 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[30].sign_tmp_reg[31] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[30].sign_tmp_reg[31][1]_srl32 " *) 
  SRLC32E \loop[30].sign_tmp_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(sign_i),
        .Q(\NLW_loop[30].sign_tmp_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\loop[30].sign_tmp_reg[31][1]_srl32_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop[30].sign_tmp_reg[31][1]_srl32_i_1 
       (.I0(Q[1]),
        .I1(\divisor0_reg[33] [1]),
        .O(sign_i));
  FDRE \loop[31].divisor_tmp_reg[32][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [10]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [10]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [11]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [11]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [12]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [12]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [13]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [13]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [14]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [14]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [15]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [15]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [16]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [16]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [17]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [17]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [18]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [18]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [19]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [19]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [20]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [20]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [21]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [21]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [22]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [22]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [23]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [23]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [24]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [24]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [25]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [25]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [26]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [26]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [27]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [27]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [28]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [28]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [29]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [29]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [2]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [2]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [30]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [30]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [31]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [31]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [32]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [32]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [33]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [33]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [3]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [3]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [4]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [4]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [5]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [5]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [6]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [6]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [7]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [7]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [8]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [8]),
        .R(1'b0));
  FDRE \loop[31].divisor_tmp_reg[32][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[30].divisor_tmp_reg[31]_61 [9]),
        .Q(\loop[31].divisor_tmp_reg[32]_63 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][0]_i_1 
       (.I0(\loop[30].dividend_tmp_reg[31][35]__0_n_0 ),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [0]),
        .O(\loop[31].remd_tmp[32][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][10]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [9]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [10]),
        .O(\loop[31].remd_tmp[32][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][11]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [10]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [11]),
        .O(\loop[31].remd_tmp[32][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][11]_i_3 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [10]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [11]),
        .O(\loop[31].remd_tmp[32][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][11]_i_4 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [9]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [10]),
        .O(\loop[31].remd_tmp[32][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][11]_i_5 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [8]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [9]),
        .O(\loop[31].remd_tmp[32][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][11]_i_6 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [7]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [8]),
        .O(\loop[31].remd_tmp[32][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][12]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [11]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [12]),
        .O(\loop[31].remd_tmp[32][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][13]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [12]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [13]),
        .O(\loop[31].remd_tmp[32][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][14]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [13]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [14]),
        .O(\loop[31].remd_tmp[32][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][15]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [14]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [15]),
        .O(\loop[31].remd_tmp[32][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][15]_i_3 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [14]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [15]),
        .O(\loop[31].remd_tmp[32][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][15]_i_4 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [13]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [14]),
        .O(\loop[31].remd_tmp[32][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][15]_i_5 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [12]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [13]),
        .O(\loop[31].remd_tmp[32][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][15]_i_6 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [11]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [12]),
        .O(\loop[31].remd_tmp[32][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][16]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [15]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [16]),
        .O(\loop[31].remd_tmp[32][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][17]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [16]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [17]),
        .O(\loop[31].remd_tmp[32][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][18]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [17]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [18]),
        .O(\loop[31].remd_tmp[32][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][19]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [18]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [19]),
        .O(\loop[31].remd_tmp[32][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][19]_i_3 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [18]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [19]),
        .O(\loop[31].remd_tmp[32][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][19]_i_4 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [17]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [18]),
        .O(\loop[31].remd_tmp[32][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][19]_i_5 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [16]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [17]),
        .O(\loop[31].remd_tmp[32][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][19]_i_6 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [15]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [16]),
        .O(\loop[31].remd_tmp[32][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][1]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [0]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [1]),
        .O(\loop[31].remd_tmp[32][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][20]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [19]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [20]),
        .O(\loop[31].remd_tmp[32][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][21]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [20]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [21]),
        .O(\loop[31].remd_tmp[32][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][22]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [21]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [22]),
        .O(\loop[31].remd_tmp[32][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][23]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [22]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [23]),
        .O(\loop[31].remd_tmp[32][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][23]_i_3 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [22]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [23]),
        .O(\loop[31].remd_tmp[32][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][23]_i_4 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [21]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [22]),
        .O(\loop[31].remd_tmp[32][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][23]_i_5 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [20]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [21]),
        .O(\loop[31].remd_tmp[32][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][23]_i_6 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [19]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [20]),
        .O(\loop[31].remd_tmp[32][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][24]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [23]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [24]),
        .O(\loop[31].remd_tmp[32][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][25]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [24]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [25]),
        .O(\loop[31].remd_tmp[32][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][26]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [25]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [26]),
        .O(\loop[31].remd_tmp[32][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][27]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [26]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [27]),
        .O(\loop[31].remd_tmp[32][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][27]_i_3 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [26]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [27]),
        .O(\loop[31].remd_tmp[32][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][27]_i_4 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [25]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [26]),
        .O(\loop[31].remd_tmp[32][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][27]_i_5 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [24]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [25]),
        .O(\loop[31].remd_tmp[32][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][27]_i_6 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [23]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [24]),
        .O(\loop[31].remd_tmp[32][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][28]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [27]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [28]),
        .O(\loop[31].remd_tmp[32][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][29]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [28]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [29]),
        .O(\loop[31].remd_tmp[32][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][2]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [1]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [2]),
        .O(\loop[31].remd_tmp[32][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][30]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [29]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [30]),
        .O(\loop[31].remd_tmp[32][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][31]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [30]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [31]),
        .O(\loop[31].remd_tmp[32][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][31]_i_3 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [30]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [31]),
        .O(\loop[31].remd_tmp[32][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][31]_i_4 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [29]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [30]),
        .O(\loop[31].remd_tmp[32][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][31]_i_5 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [28]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [29]),
        .O(\loop[31].remd_tmp[32][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][31]_i_6 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [27]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [28]),
        .O(\loop[31].remd_tmp[32][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][32]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [31]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [32]),
        .O(\loop[31].remd_tmp[32][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][33]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [32]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [33]),
        .O(\loop[31].remd_tmp[32][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][34]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [33]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [34]),
        .O(\loop[31].remd_tmp[32][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[31].remd_tmp[32][34]_i_4 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [34]),
        .O(\loop[31].remd_tmp[32][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[31].remd_tmp[32][34]_i_5 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [33]),
        .O(\loop[31].remd_tmp[32][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][34]_i_6 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [32]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [33]),
        .O(\loop[31].remd_tmp[32][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][34]_i_7 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [31]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [32]),
        .O(\loop[31].remd_tmp[32][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][3]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [2]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [3]),
        .O(\loop[31].remd_tmp[32][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][3]_i_3 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [2]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [3]),
        .O(\loop[31].remd_tmp[32][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][3]_i_4 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [1]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [2]),
        .O(\loop[31].remd_tmp[32][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[31].remd_tmp[32][3]_i_5 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [0]),
        .O(\loop[31].remd_tmp[32][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[31].remd_tmp[32][3]_i_6 
       (.I0(\loop[30].dividend_tmp_reg[31][35]__0_n_0 ),
        .O(\loop[31].remd_tmp[32][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][4]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [3]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [4]),
        .O(\loop[31].remd_tmp[32][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][5]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [4]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [5]),
        .O(\loop[31].remd_tmp[32][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][6]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [5]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [6]),
        .O(\loop[31].remd_tmp[32][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][7]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [6]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [7]),
        .O(\loop[31].remd_tmp[32][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][7]_i_3 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [6]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [7]),
        .O(\loop[31].remd_tmp[32][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][7]_i_4 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [5]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [6]),
        .O(\loop[31].remd_tmp[32][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][7]_i_5 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [4]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [5]),
        .O(\loop[31].remd_tmp[32][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[31].remd_tmp[32][7]_i_6 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [3]),
        .I1(\loop[30].divisor_tmp_reg[31]_61 [4]),
        .O(\loop[31].remd_tmp[32][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][8]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [7]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [8]),
        .O(\loop[31].remd_tmp[32][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[31].remd_tmp[32][9]_i_1 
       (.I0(\loop[30].remd_tmp_reg[31]_62 [8]),
        .I1(\cal_tmp[31]_102 ),
        .I2(\cal_tmp[31]__0 [9]),
        .O(\loop[31].remd_tmp[32][9]_i_1_n_0 ));
  FDRE \loop[31].remd_tmp_reg[32][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][0]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [0]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][10]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [10]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][11]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [11]),
        .R(1'b0));
  CARRY4 \loop[31].remd_tmp_reg[32][11]_i_2 
       (.CI(\loop[31].remd_tmp_reg[32][7]_i_2_n_0 ),
        .CO({\loop[31].remd_tmp_reg[32][11]_i_2_n_0 ,\loop[31].remd_tmp_reg[32][11]_i_2_n_1 ,\loop[31].remd_tmp_reg[32][11]_i_2_n_2 ,\loop[31].remd_tmp_reg[32][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[30].remd_tmp_reg[31]_62 [10:7]),
        .O(\cal_tmp[31]__0 [11:8]),
        .S({\loop[31].remd_tmp[32][11]_i_3_n_0 ,\loop[31].remd_tmp[32][11]_i_4_n_0 ,\loop[31].remd_tmp[32][11]_i_5_n_0 ,\loop[31].remd_tmp[32][11]_i_6_n_0 }));
  FDRE \loop[31].remd_tmp_reg[32][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][12]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [12]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][13]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [13]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][14]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [14]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][15]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [15]),
        .R(1'b0));
  CARRY4 \loop[31].remd_tmp_reg[32][15]_i_2 
       (.CI(\loop[31].remd_tmp_reg[32][11]_i_2_n_0 ),
        .CO({\loop[31].remd_tmp_reg[32][15]_i_2_n_0 ,\loop[31].remd_tmp_reg[32][15]_i_2_n_1 ,\loop[31].remd_tmp_reg[32][15]_i_2_n_2 ,\loop[31].remd_tmp_reg[32][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[30].remd_tmp_reg[31]_62 [14:11]),
        .O(\cal_tmp[31]__0 [15:12]),
        .S({\loop[31].remd_tmp[32][15]_i_3_n_0 ,\loop[31].remd_tmp[32][15]_i_4_n_0 ,\loop[31].remd_tmp[32][15]_i_5_n_0 ,\loop[31].remd_tmp[32][15]_i_6_n_0 }));
  FDRE \loop[31].remd_tmp_reg[32][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][16]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [16]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][17]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [17]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][18]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [18]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][19]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [19]),
        .R(1'b0));
  CARRY4 \loop[31].remd_tmp_reg[32][19]_i_2 
       (.CI(\loop[31].remd_tmp_reg[32][15]_i_2_n_0 ),
        .CO({\loop[31].remd_tmp_reg[32][19]_i_2_n_0 ,\loop[31].remd_tmp_reg[32][19]_i_2_n_1 ,\loop[31].remd_tmp_reg[32][19]_i_2_n_2 ,\loop[31].remd_tmp_reg[32][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[30].remd_tmp_reg[31]_62 [18:15]),
        .O(\cal_tmp[31]__0 [19:16]),
        .S({\loop[31].remd_tmp[32][19]_i_3_n_0 ,\loop[31].remd_tmp[32][19]_i_4_n_0 ,\loop[31].remd_tmp[32][19]_i_5_n_0 ,\loop[31].remd_tmp[32][19]_i_6_n_0 }));
  FDRE \loop[31].remd_tmp_reg[32][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][1]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [1]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][20]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [20]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][21]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [21]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][22]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [22]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][23]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [23]),
        .R(1'b0));
  CARRY4 \loop[31].remd_tmp_reg[32][23]_i_2 
       (.CI(\loop[31].remd_tmp_reg[32][19]_i_2_n_0 ),
        .CO({\loop[31].remd_tmp_reg[32][23]_i_2_n_0 ,\loop[31].remd_tmp_reg[32][23]_i_2_n_1 ,\loop[31].remd_tmp_reg[32][23]_i_2_n_2 ,\loop[31].remd_tmp_reg[32][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[30].remd_tmp_reg[31]_62 [22:19]),
        .O(\cal_tmp[31]__0 [23:20]),
        .S({\loop[31].remd_tmp[32][23]_i_3_n_0 ,\loop[31].remd_tmp[32][23]_i_4_n_0 ,\loop[31].remd_tmp[32][23]_i_5_n_0 ,\loop[31].remd_tmp[32][23]_i_6_n_0 }));
  FDRE \loop[31].remd_tmp_reg[32][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][24]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [24]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][25]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [25]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][26]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [26]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][27]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [27]),
        .R(1'b0));
  CARRY4 \loop[31].remd_tmp_reg[32][27]_i_2 
       (.CI(\loop[31].remd_tmp_reg[32][23]_i_2_n_0 ),
        .CO({\loop[31].remd_tmp_reg[32][27]_i_2_n_0 ,\loop[31].remd_tmp_reg[32][27]_i_2_n_1 ,\loop[31].remd_tmp_reg[32][27]_i_2_n_2 ,\loop[31].remd_tmp_reg[32][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[30].remd_tmp_reg[31]_62 [26:23]),
        .O(\cal_tmp[31]__0 [27:24]),
        .S({\loop[31].remd_tmp[32][27]_i_3_n_0 ,\loop[31].remd_tmp[32][27]_i_4_n_0 ,\loop[31].remd_tmp[32][27]_i_5_n_0 ,\loop[31].remd_tmp[32][27]_i_6_n_0 }));
  FDRE \loop[31].remd_tmp_reg[32][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][28]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [28]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][29]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [29]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][2]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [2]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][30]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [30]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][31]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [31]),
        .R(1'b0));
  CARRY4 \loop[31].remd_tmp_reg[32][31]_i_2 
       (.CI(\loop[31].remd_tmp_reg[32][27]_i_2_n_0 ),
        .CO({\loop[31].remd_tmp_reg[32][31]_i_2_n_0 ,\loop[31].remd_tmp_reg[32][31]_i_2_n_1 ,\loop[31].remd_tmp_reg[32][31]_i_2_n_2 ,\loop[31].remd_tmp_reg[32][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[30].remd_tmp_reg[31]_62 [30:27]),
        .O(\cal_tmp[31]__0 [31:28]),
        .S({\loop[31].remd_tmp[32][31]_i_3_n_0 ,\loop[31].remd_tmp[32][31]_i_4_n_0 ,\loop[31].remd_tmp[32][31]_i_5_n_0 ,\loop[31].remd_tmp[32][31]_i_6_n_0 }));
  FDRE \loop[31].remd_tmp_reg[32][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][32]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [32]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][33]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [33]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][34]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [34]),
        .R(1'b0));
  CARRY4 \loop[31].remd_tmp_reg[32][34]_i_2 
       (.CI(\loop[31].remd_tmp_reg[32][34]_i_3_n_0 ),
        .CO(\NLW_loop[31].remd_tmp_reg[32][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[31].remd_tmp_reg[32][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[31]_102 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[31].remd_tmp_reg[32][34]_i_3 
       (.CI(\loop[31].remd_tmp_reg[32][31]_i_2_n_0 ),
        .CO({\loop[31].remd_tmp_reg[32][34]_i_3_n_0 ,\loop[31].remd_tmp_reg[32][34]_i_3_n_1 ,\loop[31].remd_tmp_reg[32][34]_i_3_n_2 ,\loop[31].remd_tmp_reg[32][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[30].remd_tmp_reg[31]_62 [34:31]),
        .O({\NLW_loop[31].remd_tmp_reg[32][34]_i_3_O_UNCONNECTED [3],\cal_tmp[31]__0 [34:32]}),
        .S({\loop[31].remd_tmp[32][34]_i_4_n_0 ,\loop[31].remd_tmp[32][34]_i_5_n_0 ,\loop[31].remd_tmp[32][34]_i_6_n_0 ,\loop[31].remd_tmp[32][34]_i_7_n_0 }));
  FDRE \loop[31].remd_tmp_reg[32][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][3]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [3]),
        .R(1'b0));
  CARRY4 \loop[31].remd_tmp_reg[32][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[31].remd_tmp_reg[32][3]_i_2_n_0 ,\loop[31].remd_tmp_reg[32][3]_i_2_n_1 ,\loop[31].remd_tmp_reg[32][3]_i_2_n_2 ,\loop[31].remd_tmp_reg[32][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[30].remd_tmp_reg[31]_62 [2:0],\loop[30].dividend_tmp_reg[31][35]__0_n_0 }),
        .O(\cal_tmp[31]__0 [3:0]),
        .S({\loop[31].remd_tmp[32][3]_i_3_n_0 ,\loop[31].remd_tmp[32][3]_i_4_n_0 ,\loop[31].remd_tmp[32][3]_i_5_n_0 ,\loop[31].remd_tmp[32][3]_i_6_n_0 }));
  FDRE \loop[31].remd_tmp_reg[32][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][4]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [4]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][5]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [5]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][6]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [6]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][7]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [7]),
        .R(1'b0));
  CARRY4 \loop[31].remd_tmp_reg[32][7]_i_2 
       (.CI(\loop[31].remd_tmp_reg[32][3]_i_2_n_0 ),
        .CO({\loop[31].remd_tmp_reg[32][7]_i_2_n_0 ,\loop[31].remd_tmp_reg[32][7]_i_2_n_1 ,\loop[31].remd_tmp_reg[32][7]_i_2_n_2 ,\loop[31].remd_tmp_reg[32][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[30].remd_tmp_reg[31]_62 [6:3]),
        .O(\cal_tmp[31]__0 [7:4]),
        .S({\loop[31].remd_tmp[32][7]_i_3_n_0 ,\loop[31].remd_tmp[32][7]_i_4_n_0 ,\loop[31].remd_tmp[32][7]_i_5_n_0 ,\loop[31].remd_tmp[32][7]_i_6_n_0 }));
  FDRE \loop[31].remd_tmp_reg[32][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][8]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [8]),
        .R(1'b0));
  FDRE \loop[31].remd_tmp_reg[32][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].remd_tmp[32][9]_i_1_n_0 ),
        .Q(\loop[31].remd_tmp_reg[32]_64 [9]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [10]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [10]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [11]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [11]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [12]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [12]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [13]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [13]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [14]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [14]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [15]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [15]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [16]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [16]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [17]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [17]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [18]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [18]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [19]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [19]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [20]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [20]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [21]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [21]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [22]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [22]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [23]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [23]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [24]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [24]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [25]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [25]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [26]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [26]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [27]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [27]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [28]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [28]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [29]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [29]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [2]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [2]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [30]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [30]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [31]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [31]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [32]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [32]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [33]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [33]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [3]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [3]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [4]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [4]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [5]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [5]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [6]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [6]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [7]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [7]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [8]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [8]),
        .R(1'b0));
  FDRE \loop[32].divisor_tmp_reg[33][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[31].divisor_tmp_reg[32]_63 [9]),
        .Q(\loop[32].divisor_tmp_reg[33]_65 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][10]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [9]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [10]),
        .O(\loop[32].remd_tmp[33][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][11]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [10]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [11]),
        .O(\loop[32].remd_tmp[33][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][11]_i_3 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [10]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [11]),
        .O(\loop[32].remd_tmp[33][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][11]_i_4 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [9]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [10]),
        .O(\loop[32].remd_tmp[33][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][11]_i_5 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [8]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [9]),
        .O(\loop[32].remd_tmp[33][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][11]_i_6 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [7]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [8]),
        .O(\loop[32].remd_tmp[33][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][12]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [11]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [12]),
        .O(\loop[32].remd_tmp[33][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][13]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [12]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [13]),
        .O(\loop[32].remd_tmp[33][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][14]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [13]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [14]),
        .O(\loop[32].remd_tmp[33][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][15]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [14]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [15]),
        .O(\loop[32].remd_tmp[33][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][15]_i_3 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [14]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [15]),
        .O(\loop[32].remd_tmp[33][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][15]_i_4 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [13]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [14]),
        .O(\loop[32].remd_tmp[33][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][15]_i_5 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [12]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [13]),
        .O(\loop[32].remd_tmp[33][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][15]_i_6 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [11]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [12]),
        .O(\loop[32].remd_tmp[33][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][16]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [15]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [16]),
        .O(\loop[32].remd_tmp[33][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][17]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [16]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [17]),
        .O(\loop[32].remd_tmp[33][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][18]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [17]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [18]),
        .O(\loop[32].remd_tmp[33][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][19]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [18]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [19]),
        .O(\loop[32].remd_tmp[33][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][19]_i_3 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [18]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [19]),
        .O(\loop[32].remd_tmp[33][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][19]_i_4 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [17]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [18]),
        .O(\loop[32].remd_tmp[33][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][19]_i_5 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [16]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [17]),
        .O(\loop[32].remd_tmp[33][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][19]_i_6 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [15]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [16]),
        .O(\loop[32].remd_tmp[33][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][1]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [0]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [1]),
        .O(\loop[32].remd_tmp[33][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][20]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [19]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [20]),
        .O(\loop[32].remd_tmp[33][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][21]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [20]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [21]),
        .O(\loop[32].remd_tmp[33][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][22]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [21]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [22]),
        .O(\loop[32].remd_tmp[33][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][23]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [22]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [23]),
        .O(\loop[32].remd_tmp[33][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][23]_i_3 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [22]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [23]),
        .O(\loop[32].remd_tmp[33][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][23]_i_4 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [21]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [22]),
        .O(\loop[32].remd_tmp[33][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][23]_i_5 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [20]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [21]),
        .O(\loop[32].remd_tmp[33][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][23]_i_6 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [19]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [20]),
        .O(\loop[32].remd_tmp[33][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][24]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [23]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [24]),
        .O(\loop[32].remd_tmp[33][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][25]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [24]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [25]),
        .O(\loop[32].remd_tmp[33][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][26]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [25]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [26]),
        .O(\loop[32].remd_tmp[33][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][27]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [26]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [27]),
        .O(\loop[32].remd_tmp[33][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][27]_i_3 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [26]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [27]),
        .O(\loop[32].remd_tmp[33][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][27]_i_4 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [25]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [26]),
        .O(\loop[32].remd_tmp[33][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][27]_i_5 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [24]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [25]),
        .O(\loop[32].remd_tmp[33][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][27]_i_6 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [23]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [24]),
        .O(\loop[32].remd_tmp[33][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][28]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [27]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [28]),
        .O(\loop[32].remd_tmp[33][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][29]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [28]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [29]),
        .O(\loop[32].remd_tmp[33][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][2]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [1]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [2]),
        .O(\loop[32].remd_tmp[33][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][30]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [29]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [30]),
        .O(\loop[32].remd_tmp[33][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][31]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [30]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [31]),
        .O(\loop[32].remd_tmp[33][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][31]_i_3 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [30]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [31]),
        .O(\loop[32].remd_tmp[33][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][31]_i_4 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [29]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [30]),
        .O(\loop[32].remd_tmp[33][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][31]_i_5 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [28]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [29]),
        .O(\loop[32].remd_tmp[33][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][31]_i_6 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [27]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [28]),
        .O(\loop[32].remd_tmp[33][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][32]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [31]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [32]),
        .O(\loop[32].remd_tmp[33][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][33]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [32]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [33]),
        .O(\loop[32].remd_tmp[33][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][34]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [33]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [34]),
        .O(\loop[32].remd_tmp[33][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[32].remd_tmp[33][34]_i_4 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [34]),
        .O(\loop[32].remd_tmp[33][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[32].remd_tmp[33][34]_i_5 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [33]),
        .O(\loop[32].remd_tmp[33][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][34]_i_6 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [32]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [33]),
        .O(\loop[32].remd_tmp[33][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][34]_i_7 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [31]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [32]),
        .O(\loop[32].remd_tmp[33][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][3]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [2]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [3]),
        .O(\loop[32].remd_tmp[33][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][3]_i_3 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [2]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [3]),
        .O(\loop[32].remd_tmp[33][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][3]_i_4 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [1]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [2]),
        .O(\loop[32].remd_tmp[33][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[32].remd_tmp[33][3]_i_5 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [0]),
        .O(\loop[32].remd_tmp[33][3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][4]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [3]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [4]),
        .O(\loop[32].remd_tmp[33][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][5]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [4]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [5]),
        .O(\loop[32].remd_tmp[33][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][6]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [5]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [6]),
        .O(\loop[32].remd_tmp[33][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][7]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [6]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [7]),
        .O(\loop[32].remd_tmp[33][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][7]_i_3 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [6]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [7]),
        .O(\loop[32].remd_tmp[33][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][7]_i_4 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [5]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [6]),
        .O(\loop[32].remd_tmp[33][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][7]_i_5 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [4]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [5]),
        .O(\loop[32].remd_tmp[33][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[32].remd_tmp[33][7]_i_6 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [3]),
        .I1(\loop[31].divisor_tmp_reg[32]_63 [4]),
        .O(\loop[32].remd_tmp[33][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][8]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [7]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [8]),
        .O(\loop[32].remd_tmp[33][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[32].remd_tmp[33][9]_i_1 
       (.I0(\loop[31].remd_tmp_reg[32]_64 [8]),
        .I1(\cal_tmp[32]_103 ),
        .I2(\cal_tmp[32]__0 [9]),
        .O(\loop[32].remd_tmp[33][9]_i_1_n_0 ));
  FDRE \loop[32].remd_tmp_reg[33][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][10]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [10]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][11]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [11]),
        .R(1'b0));
  CARRY4 \loop[32].remd_tmp_reg[33][11]_i_2 
       (.CI(\loop[32].remd_tmp_reg[33][7]_i_2_n_0 ),
        .CO({\loop[32].remd_tmp_reg[33][11]_i_2_n_0 ,\loop[32].remd_tmp_reg[33][11]_i_2_n_1 ,\loop[32].remd_tmp_reg[33][11]_i_2_n_2 ,\loop[32].remd_tmp_reg[33][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[31].remd_tmp_reg[32]_64 [10:7]),
        .O(\cal_tmp[32]__0 [11:8]),
        .S({\loop[32].remd_tmp[33][11]_i_3_n_0 ,\loop[32].remd_tmp[33][11]_i_4_n_0 ,\loop[32].remd_tmp[33][11]_i_5_n_0 ,\loop[32].remd_tmp[33][11]_i_6_n_0 }));
  FDRE \loop[32].remd_tmp_reg[33][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][12]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [12]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][13]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [13]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][14]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [14]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][15]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [15]),
        .R(1'b0));
  CARRY4 \loop[32].remd_tmp_reg[33][15]_i_2 
       (.CI(\loop[32].remd_tmp_reg[33][11]_i_2_n_0 ),
        .CO({\loop[32].remd_tmp_reg[33][15]_i_2_n_0 ,\loop[32].remd_tmp_reg[33][15]_i_2_n_1 ,\loop[32].remd_tmp_reg[33][15]_i_2_n_2 ,\loop[32].remd_tmp_reg[33][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[31].remd_tmp_reg[32]_64 [14:11]),
        .O(\cal_tmp[32]__0 [15:12]),
        .S({\loop[32].remd_tmp[33][15]_i_3_n_0 ,\loop[32].remd_tmp[33][15]_i_4_n_0 ,\loop[32].remd_tmp[33][15]_i_5_n_0 ,\loop[32].remd_tmp[33][15]_i_6_n_0 }));
  FDRE \loop[32].remd_tmp_reg[33][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][16]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [16]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][17]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [17]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][18]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [18]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][19]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [19]),
        .R(1'b0));
  CARRY4 \loop[32].remd_tmp_reg[33][19]_i_2 
       (.CI(\loop[32].remd_tmp_reg[33][15]_i_2_n_0 ),
        .CO({\loop[32].remd_tmp_reg[33][19]_i_2_n_0 ,\loop[32].remd_tmp_reg[33][19]_i_2_n_1 ,\loop[32].remd_tmp_reg[33][19]_i_2_n_2 ,\loop[32].remd_tmp_reg[33][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[31].remd_tmp_reg[32]_64 [18:15]),
        .O(\cal_tmp[32]__0 [19:16]),
        .S({\loop[32].remd_tmp[33][19]_i_3_n_0 ,\loop[32].remd_tmp[33][19]_i_4_n_0 ,\loop[32].remd_tmp[33][19]_i_5_n_0 ,\loop[32].remd_tmp[33][19]_i_6_n_0 }));
  FDRE \loop[32].remd_tmp_reg[33][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][1]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [1]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][20]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [20]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][21]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [21]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][22]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [22]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][23]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [23]),
        .R(1'b0));
  CARRY4 \loop[32].remd_tmp_reg[33][23]_i_2 
       (.CI(\loop[32].remd_tmp_reg[33][19]_i_2_n_0 ),
        .CO({\loop[32].remd_tmp_reg[33][23]_i_2_n_0 ,\loop[32].remd_tmp_reg[33][23]_i_2_n_1 ,\loop[32].remd_tmp_reg[33][23]_i_2_n_2 ,\loop[32].remd_tmp_reg[33][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[31].remd_tmp_reg[32]_64 [22:19]),
        .O(\cal_tmp[32]__0 [23:20]),
        .S({\loop[32].remd_tmp[33][23]_i_3_n_0 ,\loop[32].remd_tmp[33][23]_i_4_n_0 ,\loop[32].remd_tmp[33][23]_i_5_n_0 ,\loop[32].remd_tmp[33][23]_i_6_n_0 }));
  FDRE \loop[32].remd_tmp_reg[33][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][24]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [24]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][25]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [25]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][26]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [26]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][27]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [27]),
        .R(1'b0));
  CARRY4 \loop[32].remd_tmp_reg[33][27]_i_2 
       (.CI(\loop[32].remd_tmp_reg[33][23]_i_2_n_0 ),
        .CO({\loop[32].remd_tmp_reg[33][27]_i_2_n_0 ,\loop[32].remd_tmp_reg[33][27]_i_2_n_1 ,\loop[32].remd_tmp_reg[33][27]_i_2_n_2 ,\loop[32].remd_tmp_reg[33][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[31].remd_tmp_reg[32]_64 [26:23]),
        .O(\cal_tmp[32]__0 [27:24]),
        .S({\loop[32].remd_tmp[33][27]_i_3_n_0 ,\loop[32].remd_tmp[33][27]_i_4_n_0 ,\loop[32].remd_tmp[33][27]_i_5_n_0 ,\loop[32].remd_tmp[33][27]_i_6_n_0 }));
  FDRE \loop[32].remd_tmp_reg[33][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][28]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [28]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][29]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [29]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][2]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [2]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][30]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [30]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][31]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [31]),
        .R(1'b0));
  CARRY4 \loop[32].remd_tmp_reg[33][31]_i_2 
       (.CI(\loop[32].remd_tmp_reg[33][27]_i_2_n_0 ),
        .CO({\loop[32].remd_tmp_reg[33][31]_i_2_n_0 ,\loop[32].remd_tmp_reg[33][31]_i_2_n_1 ,\loop[32].remd_tmp_reg[33][31]_i_2_n_2 ,\loop[32].remd_tmp_reg[33][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[31].remd_tmp_reg[32]_64 [30:27]),
        .O(\cal_tmp[32]__0 [31:28]),
        .S({\loop[32].remd_tmp[33][31]_i_3_n_0 ,\loop[32].remd_tmp[33][31]_i_4_n_0 ,\loop[32].remd_tmp[33][31]_i_5_n_0 ,\loop[32].remd_tmp[33][31]_i_6_n_0 }));
  FDRE \loop[32].remd_tmp_reg[33][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][32]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [32]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][33]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [33]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][34]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [34]),
        .R(1'b0));
  CARRY4 \loop[32].remd_tmp_reg[33][34]_i_2 
       (.CI(\loop[32].remd_tmp_reg[33][34]_i_3_n_0 ),
        .CO(\NLW_loop[32].remd_tmp_reg[33][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[32].remd_tmp_reg[33][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[32]_103 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[32].remd_tmp_reg[33][34]_i_3 
       (.CI(\loop[32].remd_tmp_reg[33][31]_i_2_n_0 ),
        .CO({\loop[32].remd_tmp_reg[33][34]_i_3_n_0 ,\loop[32].remd_tmp_reg[33][34]_i_3_n_1 ,\loop[32].remd_tmp_reg[33][34]_i_3_n_2 ,\loop[32].remd_tmp_reg[33][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[31].remd_tmp_reg[32]_64 [34:31]),
        .O({\NLW_loop[32].remd_tmp_reg[33][34]_i_3_O_UNCONNECTED [3],\cal_tmp[32]__0 [34:32]}),
        .S({\loop[32].remd_tmp[33][34]_i_4_n_0 ,\loop[32].remd_tmp[33][34]_i_5_n_0 ,\loop[32].remd_tmp[33][34]_i_6_n_0 ,\loop[32].remd_tmp[33][34]_i_7_n_0 }));
  FDRE \loop[32].remd_tmp_reg[33][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][3]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [3]),
        .R(1'b0));
  CARRY4 \loop[32].remd_tmp_reg[33][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[32].remd_tmp_reg[33][3]_i_2_n_0 ,\loop[32].remd_tmp_reg[33][3]_i_2_n_1 ,\loop[32].remd_tmp_reg[33][3]_i_2_n_2 ,\loop[32].remd_tmp_reg[33][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[31].remd_tmp_reg[32]_64 [2:0],1'b0}),
        .O({\cal_tmp[32]__0 [3:1],\NLW_loop[32].remd_tmp_reg[33][3]_i_2_O_UNCONNECTED [0]}),
        .S({\loop[32].remd_tmp[33][3]_i_3_n_0 ,\loop[32].remd_tmp[33][3]_i_4_n_0 ,\loop[32].remd_tmp[33][3]_i_5_n_0 ,1'b1}));
  FDRE \loop[32].remd_tmp_reg[33][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][4]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [4]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][5]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [5]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][6]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [6]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][7]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [7]),
        .R(1'b0));
  CARRY4 \loop[32].remd_tmp_reg[33][7]_i_2 
       (.CI(\loop[32].remd_tmp_reg[33][3]_i_2_n_0 ),
        .CO({\loop[32].remd_tmp_reg[33][7]_i_2_n_0 ,\loop[32].remd_tmp_reg[33][7]_i_2_n_1 ,\loop[32].remd_tmp_reg[33][7]_i_2_n_2 ,\loop[32].remd_tmp_reg[33][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[31].remd_tmp_reg[32]_64 [6:3]),
        .O(\cal_tmp[32]__0 [7:4]),
        .S({\loop[32].remd_tmp[33][7]_i_3_n_0 ,\loop[32].remd_tmp[33][7]_i_4_n_0 ,\loop[32].remd_tmp[33][7]_i_5_n_0 ,\loop[32].remd_tmp[33][7]_i_6_n_0 }));
  FDRE \loop[32].remd_tmp_reg[33][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][8]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [8]),
        .R(1'b0));
  FDRE \loop[32].remd_tmp_reg[33][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].remd_tmp[33][9]_i_1_n_0 ),
        .Q(\loop[32].remd_tmp_reg[33]_66 [9]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [10]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [10]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [11]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [11]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [12]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [12]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [13]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [13]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [14]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [14]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [15]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [15]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [16]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [16]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [17]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [17]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [18]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [18]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [19]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [19]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [20]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [20]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [21]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [21]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [22]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [22]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [23]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [23]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [24]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [24]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [25]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [25]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [26]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [26]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [27]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [27]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [28]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [28]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [29]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [29]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [2]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [2]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [30]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [30]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [31]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [31]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [32]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [32]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [33]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [33]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [3]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [3]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [4]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [4]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [5]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [5]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [6]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [6]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [7]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [7]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [8]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [8]),
        .R(1'b0));
  FDRE \loop[33].divisor_tmp_reg[34][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[32].divisor_tmp_reg[33]_65 [9]),
        .Q(\loop[33].divisor_tmp_reg[34]_67 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][10]_i_1 
       (.I0(\cal_tmp[33]_70 [10]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [9]),
        .O(\loop[33].remd_tmp[34][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][11]_i_1 
       (.I0(\cal_tmp[33]_70 [11]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [10]),
        .O(\loop[33].remd_tmp[34][11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][12]_i_1 
       (.I0(\cal_tmp[33]_70 [12]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [11]),
        .O(\loop[33].remd_tmp[34][12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][12]_i_3 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [11]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [12]),
        .O(\loop[33].remd_tmp[34][12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][12]_i_4 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [10]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [11]),
        .O(\loop[33].remd_tmp[34][12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][12]_i_5 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [9]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [10]),
        .O(\loop[33].remd_tmp[34][12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][12]_i_6 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [8]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [9]),
        .O(\loop[33].remd_tmp[34][12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][13]_i_1 
       (.I0(\cal_tmp[33]_70 [13]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [12]),
        .O(\loop[33].remd_tmp[34][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][14]_i_1 
       (.I0(\cal_tmp[33]_70 [14]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [13]),
        .O(\loop[33].remd_tmp[34][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][15]_i_1 
       (.I0(\cal_tmp[33]_70 [15]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [14]),
        .O(\loop[33].remd_tmp[34][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][16]_i_1 
       (.I0(\cal_tmp[33]_70 [16]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [15]),
        .O(\loop[33].remd_tmp[34][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][16]_i_3 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [15]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [16]),
        .O(\loop[33].remd_tmp[34][16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][16]_i_4 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [14]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [15]),
        .O(\loop[33].remd_tmp[34][16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][16]_i_5 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [13]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [14]),
        .O(\loop[33].remd_tmp[34][16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][16]_i_6 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [12]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [13]),
        .O(\loop[33].remd_tmp[34][16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][17]_i_1 
       (.I0(\cal_tmp[33]_70 [17]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [16]),
        .O(\loop[33].remd_tmp[34][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][18]_i_1 
       (.I0(\cal_tmp[33]_70 [18]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [17]),
        .O(\loop[33].remd_tmp[34][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][19]_i_1 
       (.I0(\cal_tmp[33]_70 [19]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [18]),
        .O(\loop[33].remd_tmp[34][19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][20]_i_1 
       (.I0(\cal_tmp[33]_70 [20]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [19]),
        .O(\loop[33].remd_tmp[34][20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][20]_i_3 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [19]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [20]),
        .O(\loop[33].remd_tmp[34][20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][20]_i_4 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [18]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [19]),
        .O(\loop[33].remd_tmp[34][20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][20]_i_5 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [17]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [18]),
        .O(\loop[33].remd_tmp[34][20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][20]_i_6 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [16]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [17]),
        .O(\loop[33].remd_tmp[34][20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][21]_i_1 
       (.I0(\cal_tmp[33]_70 [21]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [20]),
        .O(\loop[33].remd_tmp[34][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][22]_i_1 
       (.I0(\cal_tmp[33]_70 [22]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [21]),
        .O(\loop[33].remd_tmp[34][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][23]_i_1 
       (.I0(\cal_tmp[33]_70 [23]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [22]),
        .O(\loop[33].remd_tmp[34][23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][24]_i_1 
       (.I0(\cal_tmp[33]_70 [24]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [23]),
        .O(\loop[33].remd_tmp[34][24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][24]_i_3 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [23]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [24]),
        .O(\loop[33].remd_tmp[34][24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][24]_i_4 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [22]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [23]),
        .O(\loop[33].remd_tmp[34][24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][24]_i_5 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [21]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [22]),
        .O(\loop[33].remd_tmp[34][24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][24]_i_6 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [20]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [21]),
        .O(\loop[33].remd_tmp[34][24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][25]_i_1 
       (.I0(\cal_tmp[33]_70 [25]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [24]),
        .O(\loop[33].remd_tmp[34][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][26]_i_1 
       (.I0(\cal_tmp[33]_70 [26]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [25]),
        .O(\loop[33].remd_tmp[34][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][27]_i_1 
       (.I0(\cal_tmp[33]_70 [27]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [26]),
        .O(\loop[33].remd_tmp[34][27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][28]_i_1 
       (.I0(\cal_tmp[33]_70 [28]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [27]),
        .O(\loop[33].remd_tmp[34][28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][28]_i_3 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [27]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [28]),
        .O(\loop[33].remd_tmp[34][28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][28]_i_4 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [26]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [27]),
        .O(\loop[33].remd_tmp[34][28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][28]_i_5 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [25]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [26]),
        .O(\loop[33].remd_tmp[34][28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][28]_i_6 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [24]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [25]),
        .O(\loop[33].remd_tmp[34][28]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][29]_i_1 
       (.I0(\cal_tmp[33]_70 [29]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [28]),
        .O(\loop[33].remd_tmp[34][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][2]_i_1 
       (.I0(\cal_tmp[33]_70 [2]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [1]),
        .O(\loop[33].remd_tmp[34][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][30]_i_1 
       (.I0(\cal_tmp[33]_70 [30]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [29]),
        .O(\loop[33].remd_tmp[34][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][31]_i_1 
       (.I0(\cal_tmp[33]_70 [31]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [30]),
        .O(\loop[33].remd_tmp[34][31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][32]_i_1 
       (.I0(\cal_tmp[33]_70 [32]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [31]),
        .O(\loop[33].remd_tmp[34][32]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][32]_i_3 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [31]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [32]),
        .O(\loop[33].remd_tmp[34][32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][32]_i_4 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [30]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [31]),
        .O(\loop[33].remd_tmp[34][32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][32]_i_5 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [29]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [30]),
        .O(\loop[33].remd_tmp[34][32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][32]_i_6 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [28]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [29]),
        .O(\loop[33].remd_tmp[34][32]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][33]_i_1 
       (.I0(\cal_tmp[33]_70 [33]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [32]),
        .O(\loop[33].remd_tmp[34][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][34]_i_1 
       (.I0(\cal_tmp[33]_70 [34]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [33]),
        .O(\loop[33].remd_tmp[34][34]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][3]_i_1 
       (.I0(\cal_tmp[33]_70 [3]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [2]),
        .O(\loop[33].remd_tmp[34][3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][4]_i_1 
       (.I0(\cal_tmp[33]_70 [4]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [3]),
        .O(\loop[33].remd_tmp[34][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][4]_i_3 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [3]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [4]),
        .O(\loop[33].remd_tmp[34][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][4]_i_4 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [2]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [3]),
        .O(\loop[33].remd_tmp[34][4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][4]_i_5 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [1]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [2]),
        .O(\loop[33].remd_tmp[34][4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][5]_i_1 
       (.I0(\cal_tmp[33]_70 [5]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [4]),
        .O(\loop[33].remd_tmp[34][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][6]_i_1 
       (.I0(\cal_tmp[33]_70 [6]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [5]),
        .O(\loop[33].remd_tmp[34][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][7]_i_1 
       (.I0(\cal_tmp[33]_70 [7]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [6]),
        .O(\loop[33].remd_tmp[34][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][8]_i_1 
       (.I0(\cal_tmp[33]_70 [8]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [7]),
        .O(\loop[33].remd_tmp[34][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][8]_i_3 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [7]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [8]),
        .O(\loop[33].remd_tmp[34][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][8]_i_4 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [6]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [7]),
        .O(\loop[33].remd_tmp[34][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][8]_i_5 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [5]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [6]),
        .O(\loop[33].remd_tmp[34][8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[33].remd_tmp[34][8]_i_6 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [4]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [5]),
        .O(\loop[33].remd_tmp[34][8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[33].remd_tmp[34][9]_i_1 
       (.I0(\cal_tmp[33]_70 [9]),
        .I1(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .I2(\loop[32].remd_tmp_reg[33]_66 [8]),
        .O(\loop[33].remd_tmp[34][9]_i_1_n_0 ));
  FDRE \loop[33].remd_tmp_reg[34][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][10]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [10]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][11]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [11]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][12]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [12]),
        .R(1'b0));
  CARRY4 \loop[33].remd_tmp_reg[34][12]_i_2 
       (.CI(\loop[33].remd_tmp_reg[34][8]_i_2_n_0 ),
        .CO({\loop[33].remd_tmp_reg[34][12]_i_2_n_0 ,\loop[33].remd_tmp_reg[34][12]_i_2_n_1 ,\loop[33].remd_tmp_reg[34][12]_i_2_n_2 ,\loop[33].remd_tmp_reg[34][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[32].remd_tmp_reg[33]_66 [11:8]),
        .O(\cal_tmp[33]_70 [12:9]),
        .S({\loop[33].remd_tmp[34][12]_i_3_n_0 ,\loop[33].remd_tmp[34][12]_i_4_n_0 ,\loop[33].remd_tmp[34][12]_i_5_n_0 ,\loop[33].remd_tmp[34][12]_i_6_n_0 }));
  FDRE \loop[33].remd_tmp_reg[34][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][13]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [13]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][14]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [14]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][15]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [15]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][16]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [16]),
        .R(1'b0));
  CARRY4 \loop[33].remd_tmp_reg[34][16]_i_2 
       (.CI(\loop[33].remd_tmp_reg[34][12]_i_2_n_0 ),
        .CO({\loop[33].remd_tmp_reg[34][16]_i_2_n_0 ,\loop[33].remd_tmp_reg[34][16]_i_2_n_1 ,\loop[33].remd_tmp_reg[34][16]_i_2_n_2 ,\loop[33].remd_tmp_reg[34][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[32].remd_tmp_reg[33]_66 [15:12]),
        .O(\cal_tmp[33]_70 [16:13]),
        .S({\loop[33].remd_tmp[34][16]_i_3_n_0 ,\loop[33].remd_tmp[34][16]_i_4_n_0 ,\loop[33].remd_tmp[34][16]_i_5_n_0 ,\loop[33].remd_tmp[34][16]_i_6_n_0 }));
  FDRE \loop[33].remd_tmp_reg[34][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][17]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [17]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][18]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [18]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][19]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [19]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][20]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [20]),
        .R(1'b0));
  CARRY4 \loop[33].remd_tmp_reg[34][20]_i_2 
       (.CI(\loop[33].remd_tmp_reg[34][16]_i_2_n_0 ),
        .CO({\loop[33].remd_tmp_reg[34][20]_i_2_n_0 ,\loop[33].remd_tmp_reg[34][20]_i_2_n_1 ,\loop[33].remd_tmp_reg[34][20]_i_2_n_2 ,\loop[33].remd_tmp_reg[34][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[32].remd_tmp_reg[33]_66 [19:16]),
        .O(\cal_tmp[33]_70 [20:17]),
        .S({\loop[33].remd_tmp[34][20]_i_3_n_0 ,\loop[33].remd_tmp[34][20]_i_4_n_0 ,\loop[33].remd_tmp[34][20]_i_5_n_0 ,\loop[33].remd_tmp[34][20]_i_6_n_0 }));
  FDRE \loop[33].remd_tmp_reg[34][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][21]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [21]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][22]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [22]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][23]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [23]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][24]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [24]),
        .R(1'b0));
  CARRY4 \loop[33].remd_tmp_reg[34][24]_i_2 
       (.CI(\loop[33].remd_tmp_reg[34][20]_i_2_n_0 ),
        .CO({\loop[33].remd_tmp_reg[34][24]_i_2_n_0 ,\loop[33].remd_tmp_reg[34][24]_i_2_n_1 ,\loop[33].remd_tmp_reg[34][24]_i_2_n_2 ,\loop[33].remd_tmp_reg[34][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[32].remd_tmp_reg[33]_66 [23:20]),
        .O(\cal_tmp[33]_70 [24:21]),
        .S({\loop[33].remd_tmp[34][24]_i_3_n_0 ,\loop[33].remd_tmp[34][24]_i_4_n_0 ,\loop[33].remd_tmp[34][24]_i_5_n_0 ,\loop[33].remd_tmp[34][24]_i_6_n_0 }));
  FDRE \loop[33].remd_tmp_reg[34][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][25]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [25]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][26]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [26]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][27]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [27]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][28]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [28]),
        .R(1'b0));
  CARRY4 \loop[33].remd_tmp_reg[34][28]_i_2 
       (.CI(\loop[33].remd_tmp_reg[34][24]_i_2_n_0 ),
        .CO({\loop[33].remd_tmp_reg[34][28]_i_2_n_0 ,\loop[33].remd_tmp_reg[34][28]_i_2_n_1 ,\loop[33].remd_tmp_reg[34][28]_i_2_n_2 ,\loop[33].remd_tmp_reg[34][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[32].remd_tmp_reg[33]_66 [27:24]),
        .O(\cal_tmp[33]_70 [28:25]),
        .S({\loop[33].remd_tmp[34][28]_i_3_n_0 ,\loop[33].remd_tmp[34][28]_i_4_n_0 ,\loop[33].remd_tmp[34][28]_i_5_n_0 ,\loop[33].remd_tmp[34][28]_i_6_n_0 }));
  FDRE \loop[33].remd_tmp_reg[34][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][29]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [29]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][2]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [2]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][30]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [30]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][31]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [31]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][32]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [32]),
        .R(1'b0));
  CARRY4 \loop[33].remd_tmp_reg[34][32]_i_2 
       (.CI(\loop[33].remd_tmp_reg[34][28]_i_2_n_0 ),
        .CO({\loop[33].remd_tmp_reg[34][32]_i_2_n_0 ,\loop[33].remd_tmp_reg[34][32]_i_2_n_1 ,\loop[33].remd_tmp_reg[34][32]_i_2_n_2 ,\loop[33].remd_tmp_reg[34][32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[32].remd_tmp_reg[33]_66 [31:28]),
        .O(\cal_tmp[33]_70 [32:29]),
        .S({\loop[33].remd_tmp[34][32]_i_3_n_0 ,\loop[33].remd_tmp[34][32]_i_4_n_0 ,\loop[33].remd_tmp[34][32]_i_5_n_0 ,\loop[33].remd_tmp[34][32]_i_6_n_0 }));
  FDRE \loop[33].remd_tmp_reg[34][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][33]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [33]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][34]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [34]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][3]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [3]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][4]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [4]),
        .R(1'b0));
  CARRY4 \loop[33].remd_tmp_reg[34][4]_i_2 
       (.CI(1'b0),
        .CO({\loop[33].remd_tmp_reg[34][4]_i_2_n_0 ,\loop[33].remd_tmp_reg[34][4]_i_2_n_1 ,\loop[33].remd_tmp_reg[34][4]_i_2_n_2 ,\loop[33].remd_tmp_reg[34][4]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[32].remd_tmp_reg[33]_66 [3:1],1'b0}),
        .O({\cal_tmp[33]_70 [4:2],\NLW_loop[33].remd_tmp_reg[34][4]_i_2_O_UNCONNECTED [0]}),
        .S({\loop[33].remd_tmp[34][4]_i_3_n_0 ,\loop[33].remd_tmp[34][4]_i_4_n_0 ,\loop[33].remd_tmp[34][4]_i_5_n_0 ,1'b1}));
  FDRE \loop[33].remd_tmp_reg[34][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][5]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [5]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][6]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [6]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][7]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [7]),
        .R(1'b0));
  FDRE \loop[33].remd_tmp_reg[34][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][8]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [8]),
        .R(1'b0));
  CARRY4 \loop[33].remd_tmp_reg[34][8]_i_2 
       (.CI(\loop[33].remd_tmp_reg[34][4]_i_2_n_0 ),
        .CO({\loop[33].remd_tmp_reg[34][8]_i_2_n_0 ,\loop[33].remd_tmp_reg[34][8]_i_2_n_1 ,\loop[33].remd_tmp_reg[34][8]_i_2_n_2 ,\loop[33].remd_tmp_reg[34][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[32].remd_tmp_reg[33]_66 [7:4]),
        .O(\cal_tmp[33]_70 [8:5]),
        .S({\loop[33].remd_tmp[34][8]_i_3_n_0 ,\loop[33].remd_tmp[34][8]_i_4_n_0 ,\loop[33].remd_tmp[34][8]_i_5_n_0 ,\loop[33].remd_tmp[34][8]_i_6_n_0 }));
  FDRE \loop[33].remd_tmp_reg[34][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].remd_tmp[34][9]_i_1_n_0 ),
        .Q(\loop[33].remd_tmp_reg[34]_68 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[34].dividend_tmp[35][0]_i_3 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [34]),
        .O(\loop[34].dividend_tmp[35][0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[34].dividend_tmp[35][0]_i_4 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [33]),
        .O(\loop[34].dividend_tmp[35][0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].dividend_tmp[35][0]_i_5 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [32]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [33]),
        .O(\loop[34].dividend_tmp[35][0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].dividend_tmp[35][0]_i_6 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [31]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [32]),
        .O(\loop[34].dividend_tmp[35][0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].dividend_tmp[35][0]_i_7 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [30]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [31]),
        .O(\loop[34].dividend_tmp[35][0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].dividend_tmp[35][0]_i_8 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [29]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [30]),
        .O(\loop[34].dividend_tmp[35][0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].dividend_tmp[35][0]_i_9 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [28]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [29]),
        .O(\loop[34].dividend_tmp[35][0]_i_9_n_0 ));
  FDRE \loop[34].dividend_tmp_reg[35][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .Q(\loop[34].dividend_tmp_reg_n_0_[35][0] ),
        .R(1'b0));
  CARRY4 \loop[34].dividend_tmp_reg[35][0]_i_1 
       (.CI(\loop[34].dividend_tmp_reg[35][0]_i_2_n_0 ),
        .CO({\NLW_loop[34].dividend_tmp_reg[35][0]_i_1_CO_UNCONNECTED [3],\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ,\loop[34].dividend_tmp_reg[35][0]_i_1_n_2 ,\loop[34].dividend_tmp_reg[35][0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[33].remd_tmp_reg[34]_68 [34:32]}),
        .O({\NLW_loop[34].dividend_tmp_reg[35][0]_i_1_O_UNCONNECTED [3:2],\cal_tmp[34]_71 [34:33]}),
        .S({1'b0,\loop[34].dividend_tmp[35][0]_i_3_n_0 ,\loop[34].dividend_tmp[35][0]_i_4_n_0 ,\loop[34].dividend_tmp[35][0]_i_5_n_0 }));
  CARRY4 \loop[34].dividend_tmp_reg[35][0]_i_2 
       (.CI(\loop[34].remd_tmp_reg[35][28]_i_2_n_0 ),
        .CO({\loop[34].dividend_tmp_reg[35][0]_i_2_n_0 ,\loop[34].dividend_tmp_reg[35][0]_i_2_n_1 ,\loop[34].dividend_tmp_reg[35][0]_i_2_n_2 ,\loop[34].dividend_tmp_reg[35][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[33].remd_tmp_reg[34]_68 [31:28]),
        .O(\cal_tmp[34]_71 [32:29]),
        .S({\loop[34].dividend_tmp[35][0]_i_6_n_0 ,\loop[34].dividend_tmp[35][0]_i_7_n_0 ,\loop[34].dividend_tmp[35][0]_i_8_n_0 ,\loop[34].dividend_tmp[35][0]_i_9_n_0 }));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[34].dividend_tmp_reg[35] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[34].dividend_tmp_reg[35][1]_srl2 " *) 
  SRL16E \loop[34].dividend_tmp_reg[35][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ),
        .Q(\loop[34].dividend_tmp_reg[35][1]_srl2_n_0 ));
  CARRY4 \loop[34].dividend_tmp_reg[35][1]_srl2_i_1 
       (.CI(\loop[33].remd_tmp_reg[34][32]_i_2_n_0 ),
        .CO({\NLW_loop[34].dividend_tmp_reg[35][1]_srl2_i_1_CO_UNCONNECTED [3],\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_1 ,\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_2 ,\loop[34].dividend_tmp_reg[35][1]_srl2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[32].remd_tmp_reg[33]_66 [34:32]}),
        .O({\NLW_loop[34].dividend_tmp_reg[35][1]_srl2_i_1_O_UNCONNECTED [3:2],\cal_tmp[33]_70 [34:33]}),
        .S({1'b0,\loop[34].dividend_tmp_reg[35][1]_srl2_i_2_n_0 ,\loop[34].dividend_tmp_reg[35][1]_srl2_i_3_n_0 ,\loop[34].dividend_tmp_reg[35][1]_srl2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[34].dividend_tmp_reg[35][1]_srl2_i_2 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [34]),
        .O(\loop[34].dividend_tmp_reg[35][1]_srl2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[34].dividend_tmp_reg[35][1]_srl2_i_3 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [33]),
        .O(\loop[34].dividend_tmp_reg[35][1]_srl2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].dividend_tmp_reg[35][1]_srl2_i_4 
       (.I0(\loop[32].remd_tmp_reg[33]_66 [32]),
        .I1(\loop[32].divisor_tmp_reg[33]_65 [33]),
        .O(\loop[34].dividend_tmp_reg[35][1]_srl2_i_4_n_0 ));
  FDRE \loop[34].divisor_tmp_reg[35][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [10]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [10]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [11]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [11]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [12]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [12]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [13]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [13]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [14]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [14]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [15]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [15]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [16]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [16]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [17]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [17]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [18]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [18]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [19]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [19]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [20]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [20]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [21]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [21]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [22]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [22]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [23]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [23]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [24]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [24]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [25]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [25]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [26]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [26]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [27]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [27]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [28]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [28]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [29]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [29]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [2]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [2]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [30]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [30]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [31]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [31]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [32]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [32]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [33]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [33]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [3]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [3]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [4]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [4]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [5]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [5]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [6]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [6]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [7]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [7]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [8]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [8]),
        .R(1'b0));
  FDRE \loop[34].divisor_tmp_reg[35][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[33].divisor_tmp_reg[34]_67 [9]),
        .Q(\loop[34].divisor_tmp_reg[35]_69 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][10]_i_1 
       (.I0(\cal_tmp[34]_71 [10]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [9]),
        .O(\loop[34].remd_tmp[35][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][11]_i_1 
       (.I0(\cal_tmp[34]_71 [11]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [10]),
        .O(\loop[34].remd_tmp[35][11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][12]_i_1 
       (.I0(\cal_tmp[34]_71 [12]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [11]),
        .O(\loop[34].remd_tmp[35][12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][12]_i_3 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [11]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [12]),
        .O(\loop[34].remd_tmp[35][12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][12]_i_4 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [10]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [11]),
        .O(\loop[34].remd_tmp[35][12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][12]_i_5 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [9]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [10]),
        .O(\loop[34].remd_tmp[35][12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][12]_i_6 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [8]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [9]),
        .O(\loop[34].remd_tmp[35][12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][13]_i_1 
       (.I0(\cal_tmp[34]_71 [13]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [12]),
        .O(\loop[34].remd_tmp[35][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][14]_i_1 
       (.I0(\cal_tmp[34]_71 [14]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [13]),
        .O(\loop[34].remd_tmp[35][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][15]_i_1 
       (.I0(\cal_tmp[34]_71 [15]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [14]),
        .O(\loop[34].remd_tmp[35][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][16]_i_1 
       (.I0(\cal_tmp[34]_71 [16]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [15]),
        .O(\loop[34].remd_tmp[35][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][16]_i_3 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [15]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [16]),
        .O(\loop[34].remd_tmp[35][16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][16]_i_4 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [14]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [15]),
        .O(\loop[34].remd_tmp[35][16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][16]_i_5 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [13]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [14]),
        .O(\loop[34].remd_tmp[35][16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][16]_i_6 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [12]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [13]),
        .O(\loop[34].remd_tmp[35][16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][17]_i_1 
       (.I0(\cal_tmp[34]_71 [17]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [16]),
        .O(\loop[34].remd_tmp[35][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][18]_i_1 
       (.I0(\cal_tmp[34]_71 [18]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [17]),
        .O(\loop[34].remd_tmp[35][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][19]_i_1 
       (.I0(\cal_tmp[34]_71 [19]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [18]),
        .O(\loop[34].remd_tmp[35][19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][20]_i_1 
       (.I0(\cal_tmp[34]_71 [20]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [19]),
        .O(\loop[34].remd_tmp[35][20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][20]_i_3 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [19]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [20]),
        .O(\loop[34].remd_tmp[35][20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][20]_i_4 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [18]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [19]),
        .O(\loop[34].remd_tmp[35][20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][20]_i_5 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [17]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [18]),
        .O(\loop[34].remd_tmp[35][20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][20]_i_6 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [16]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [17]),
        .O(\loop[34].remd_tmp[35][20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][21]_i_1 
       (.I0(\cal_tmp[34]_71 [21]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [20]),
        .O(\loop[34].remd_tmp[35][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][22]_i_1 
       (.I0(\cal_tmp[34]_71 [22]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [21]),
        .O(\loop[34].remd_tmp[35][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][23]_i_1 
       (.I0(\cal_tmp[34]_71 [23]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [22]),
        .O(\loop[34].remd_tmp[35][23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][24]_i_1 
       (.I0(\cal_tmp[34]_71 [24]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [23]),
        .O(\loop[34].remd_tmp[35][24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][24]_i_3 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [23]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [24]),
        .O(\loop[34].remd_tmp[35][24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][24]_i_4 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [22]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [23]),
        .O(\loop[34].remd_tmp[35][24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][24]_i_5 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [21]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [22]),
        .O(\loop[34].remd_tmp[35][24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][24]_i_6 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [20]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [21]),
        .O(\loop[34].remd_tmp[35][24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][25]_i_1 
       (.I0(\cal_tmp[34]_71 [25]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [24]),
        .O(\loop[34].remd_tmp[35][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][26]_i_1 
       (.I0(\cal_tmp[34]_71 [26]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [25]),
        .O(\loop[34].remd_tmp[35][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][27]_i_1 
       (.I0(\cal_tmp[34]_71 [27]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [26]),
        .O(\loop[34].remd_tmp[35][27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][28]_i_1 
       (.I0(\cal_tmp[34]_71 [28]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [27]),
        .O(\loop[34].remd_tmp[35][28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][28]_i_3 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [27]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [28]),
        .O(\loop[34].remd_tmp[35][28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][28]_i_4 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [26]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [27]),
        .O(\loop[34].remd_tmp[35][28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][28]_i_5 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [25]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [26]),
        .O(\loop[34].remd_tmp[35][28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][28]_i_6 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [24]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [25]),
        .O(\loop[34].remd_tmp[35][28]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][29]_i_1 
       (.I0(\cal_tmp[34]_71 [29]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [28]),
        .O(\loop[34].remd_tmp[35][29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[34].remd_tmp[35][2]_i_1 
       (.I0(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I1(\cal_tmp[34]_71 [2]),
        .O(\loop[34].remd_tmp[35][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][30]_i_1 
       (.I0(\cal_tmp[34]_71 [30]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [29]),
        .O(\loop[34].remd_tmp[35][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][31]_i_1 
       (.I0(\cal_tmp[34]_71 [31]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [30]),
        .O(\loop[34].remd_tmp[35][31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][32]_i_1 
       (.I0(\cal_tmp[34]_71 [32]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [31]),
        .O(\loop[34].remd_tmp[35][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][33]_i_1 
       (.I0(\cal_tmp[34]_71 [33]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [32]),
        .O(\loop[34].remd_tmp[35][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][34]_i_1 
       (.I0(\cal_tmp[34]_71 [34]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [33]),
        .O(\loop[34].remd_tmp[35][34]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][3]_i_1 
       (.I0(\cal_tmp[34]_71 [3]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [2]),
        .O(\loop[34].remd_tmp[35][3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][4]_i_1 
       (.I0(\cal_tmp[34]_71 [4]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [3]),
        .O(\loop[34].remd_tmp[35][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][4]_i_3 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [3]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [4]),
        .O(\loop[34].remd_tmp[35][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][4]_i_4 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [2]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [3]),
        .O(\loop[34].remd_tmp[35][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[34].remd_tmp[35][4]_i_5 
       (.I0(\loop[33].divisor_tmp_reg[34]_67 [2]),
        .O(\loop[34].remd_tmp[35][4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][5]_i_1 
       (.I0(\cal_tmp[34]_71 [5]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [4]),
        .O(\loop[34].remd_tmp[35][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][6]_i_1 
       (.I0(\cal_tmp[34]_71 [6]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [5]),
        .O(\loop[34].remd_tmp[35][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][7]_i_1 
       (.I0(\cal_tmp[34]_71 [7]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [6]),
        .O(\loop[34].remd_tmp[35][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][8]_i_1 
       (.I0(\cal_tmp[34]_71 [8]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [7]),
        .O(\loop[34].remd_tmp[35][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][8]_i_3 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [7]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [8]),
        .O(\loop[34].remd_tmp[35][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][8]_i_4 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [6]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [7]),
        .O(\loop[34].remd_tmp[35][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][8]_i_5 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [5]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [6]),
        .O(\loop[34].remd_tmp[35][8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[34].remd_tmp[35][8]_i_6 
       (.I0(\loop[33].remd_tmp_reg[34]_68 [4]),
        .I1(\loop[33].divisor_tmp_reg[34]_67 [5]),
        .O(\loop[34].remd_tmp[35][8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[34].remd_tmp[35][9]_i_1 
       (.I0(\cal_tmp[34]_71 [9]),
        .I1(\loop[34].dividend_tmp_reg[35][0]_i_1_n_1 ),
        .I2(\loop[33].remd_tmp_reg[34]_68 [8]),
        .O(\loop[34].remd_tmp[35][9]_i_1_n_0 ));
  FDRE \loop[34].remd_tmp_reg[35][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][10]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][10] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][11]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][11] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][12]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][12] ),
        .R(1'b0));
  CARRY4 \loop[34].remd_tmp_reg[35][12]_i_2 
       (.CI(\loop[34].remd_tmp_reg[35][8]_i_2_n_0 ),
        .CO({\loop[34].remd_tmp_reg[35][12]_i_2_n_0 ,\loop[34].remd_tmp_reg[35][12]_i_2_n_1 ,\loop[34].remd_tmp_reg[35][12]_i_2_n_2 ,\loop[34].remd_tmp_reg[35][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[33].remd_tmp_reg[34]_68 [11:8]),
        .O(\cal_tmp[34]_71 [12:9]),
        .S({\loop[34].remd_tmp[35][12]_i_3_n_0 ,\loop[34].remd_tmp[35][12]_i_4_n_0 ,\loop[34].remd_tmp[35][12]_i_5_n_0 ,\loop[34].remd_tmp[35][12]_i_6_n_0 }));
  FDRE \loop[34].remd_tmp_reg[35][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][13]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][13] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][14]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][14] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][15]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][15] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][16]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][16] ),
        .R(1'b0));
  CARRY4 \loop[34].remd_tmp_reg[35][16]_i_2 
       (.CI(\loop[34].remd_tmp_reg[35][12]_i_2_n_0 ),
        .CO({\loop[34].remd_tmp_reg[35][16]_i_2_n_0 ,\loop[34].remd_tmp_reg[35][16]_i_2_n_1 ,\loop[34].remd_tmp_reg[35][16]_i_2_n_2 ,\loop[34].remd_tmp_reg[35][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[33].remd_tmp_reg[34]_68 [15:12]),
        .O(\cal_tmp[34]_71 [16:13]),
        .S({\loop[34].remd_tmp[35][16]_i_3_n_0 ,\loop[34].remd_tmp[35][16]_i_4_n_0 ,\loop[34].remd_tmp[35][16]_i_5_n_0 ,\loop[34].remd_tmp[35][16]_i_6_n_0 }));
  FDRE \loop[34].remd_tmp_reg[35][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][17]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][17] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][18]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][18] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][19]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][19] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][20]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][20] ),
        .R(1'b0));
  CARRY4 \loop[34].remd_tmp_reg[35][20]_i_2 
       (.CI(\loop[34].remd_tmp_reg[35][16]_i_2_n_0 ),
        .CO({\loop[34].remd_tmp_reg[35][20]_i_2_n_0 ,\loop[34].remd_tmp_reg[35][20]_i_2_n_1 ,\loop[34].remd_tmp_reg[35][20]_i_2_n_2 ,\loop[34].remd_tmp_reg[35][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[33].remd_tmp_reg[34]_68 [19:16]),
        .O(\cal_tmp[34]_71 [20:17]),
        .S({\loop[34].remd_tmp[35][20]_i_3_n_0 ,\loop[34].remd_tmp[35][20]_i_4_n_0 ,\loop[34].remd_tmp[35][20]_i_5_n_0 ,\loop[34].remd_tmp[35][20]_i_6_n_0 }));
  FDRE \loop[34].remd_tmp_reg[35][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][21]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][21] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][22]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][22] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][23]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][23] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][24]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][24] ),
        .R(1'b0));
  CARRY4 \loop[34].remd_tmp_reg[35][24]_i_2 
       (.CI(\loop[34].remd_tmp_reg[35][20]_i_2_n_0 ),
        .CO({\loop[34].remd_tmp_reg[35][24]_i_2_n_0 ,\loop[34].remd_tmp_reg[35][24]_i_2_n_1 ,\loop[34].remd_tmp_reg[35][24]_i_2_n_2 ,\loop[34].remd_tmp_reg[35][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[33].remd_tmp_reg[34]_68 [23:20]),
        .O(\cal_tmp[34]_71 [24:21]),
        .S({\loop[34].remd_tmp[35][24]_i_3_n_0 ,\loop[34].remd_tmp[35][24]_i_4_n_0 ,\loop[34].remd_tmp[35][24]_i_5_n_0 ,\loop[34].remd_tmp[35][24]_i_6_n_0 }));
  FDRE \loop[34].remd_tmp_reg[35][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][25]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][25] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][26]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][26] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][27]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][27] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][28]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][28] ),
        .R(1'b0));
  CARRY4 \loop[34].remd_tmp_reg[35][28]_i_2 
       (.CI(\loop[34].remd_tmp_reg[35][24]_i_2_n_0 ),
        .CO({\loop[34].remd_tmp_reg[35][28]_i_2_n_0 ,\loop[34].remd_tmp_reg[35][28]_i_2_n_1 ,\loop[34].remd_tmp_reg[35][28]_i_2_n_2 ,\loop[34].remd_tmp_reg[35][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[33].remd_tmp_reg[34]_68 [27:24]),
        .O(\cal_tmp[34]_71 [28:25]),
        .S({\loop[34].remd_tmp[35][28]_i_3_n_0 ,\loop[34].remd_tmp[35][28]_i_4_n_0 ,\loop[34].remd_tmp[35][28]_i_5_n_0 ,\loop[34].remd_tmp[35][28]_i_6_n_0 }));
  FDRE \loop[34].remd_tmp_reg[35][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][29]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][29] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][2]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][2] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][30]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][30] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][31]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][31] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][32]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][32] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][33]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][33] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][34]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][34] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][3]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][3] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][4]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][4] ),
        .R(1'b0));
  CARRY4 \loop[34].remd_tmp_reg[35][4]_i_2 
       (.CI(1'b0),
        .CO({\loop[34].remd_tmp_reg[35][4]_i_2_n_0 ,\loop[34].remd_tmp_reg[35][4]_i_2_n_1 ,\loop[34].remd_tmp_reg[35][4]_i_2_n_2 ,\loop[34].remd_tmp_reg[35][4]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[33].remd_tmp_reg[34]_68 [3:2],1'b0,1'b0}),
        .O({\cal_tmp[34]_71 [4:2],\NLW_loop[34].remd_tmp_reg[35][4]_i_2_O_UNCONNECTED [0]}),
        .S({\loop[34].remd_tmp[35][4]_i_3_n_0 ,\loop[34].remd_tmp[35][4]_i_4_n_0 ,\loop[34].remd_tmp[35][4]_i_5_n_0 ,1'b1}));
  FDRE \loop[34].remd_tmp_reg[35][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][5]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][5] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][6]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][6] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][7]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][7] ),
        .R(1'b0));
  FDRE \loop[34].remd_tmp_reg[35][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][8]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][8] ),
        .R(1'b0));
  CARRY4 \loop[34].remd_tmp_reg[35][8]_i_2 
       (.CI(\loop[34].remd_tmp_reg[35][4]_i_2_n_0 ),
        .CO({\loop[34].remd_tmp_reg[35][8]_i_2_n_0 ,\loop[34].remd_tmp_reg[35][8]_i_2_n_1 ,\loop[34].remd_tmp_reg[35][8]_i_2_n_2 ,\loop[34].remd_tmp_reg[35][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[33].remd_tmp_reg[34]_68 [7:4]),
        .O(\cal_tmp[34]_71 [8:5]),
        .S({\loop[34].remd_tmp[35][8]_i_3_n_0 ,\loop[34].remd_tmp[35][8]_i_4_n_0 ,\loop[34].remd_tmp[35][8]_i_5_n_0 ,\loop[34].remd_tmp[35][8]_i_6_n_0 }));
  FDRE \loop[34].remd_tmp_reg[35][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].remd_tmp[35][9]_i_1_n_0 ),
        .Q(\loop[34].remd_tmp_reg_n_0_[35][9] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[34].sign_tmp_reg[35] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[34].sign_tmp_reg[35][1]_srl4 " *) 
  SRLC32E \loop[34].sign_tmp_reg[35][1]_srl4 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(\loop[30].sign_tmp_reg[31][1]_srl32_n_1 ),
        .Q(\loop[34].sign_tmp_reg[35][1]_srl4_n_0 ),
        .Q31(\NLW_loop[34].sign_tmp_reg[35][1]_srl4_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_11 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][28] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [29]),
        .O(\loop[35].dividend_tmp[36][0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_12 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][27] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [28]),
        .O(\loop[35].dividend_tmp[36][0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_13 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][26] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [27]),
        .O(\loop[35].dividend_tmp[36][0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_14 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][25] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [26]),
        .O(\loop[35].dividend_tmp[36][0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_16 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][24] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [25]),
        .O(\loop[35].dividend_tmp[36][0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_17 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][23] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [24]),
        .O(\loop[35].dividend_tmp[36][0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_18 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][22] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [23]),
        .O(\loop[35].dividend_tmp[36][0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_19 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][21] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [22]),
        .O(\loop[35].dividend_tmp[36][0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_21 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][20] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [21]),
        .O(\loop[35].dividend_tmp[36][0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_22 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][19] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [20]),
        .O(\loop[35].dividend_tmp[36][0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_23 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][18] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [19]),
        .O(\loop[35].dividend_tmp[36][0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_24 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][17] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [18]),
        .O(\loop[35].dividend_tmp[36][0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_26 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][16] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [17]),
        .O(\loop[35].dividend_tmp[36][0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_27 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][15] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [16]),
        .O(\loop[35].dividend_tmp[36][0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_28 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][14] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [15]),
        .O(\loop[35].dividend_tmp[36][0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_29 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][13] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [14]),
        .O(\loop[35].dividend_tmp[36][0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[35].dividend_tmp[36][0]_i_3 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][34] ),
        .O(\loop[35].dividend_tmp[36][0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_31 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][12] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [13]),
        .O(\loop[35].dividend_tmp[36][0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_32 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][11] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [12]),
        .O(\loop[35].dividend_tmp[36][0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_33 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][10] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [11]),
        .O(\loop[35].dividend_tmp[36][0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_34 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][9] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [10]),
        .O(\loop[35].dividend_tmp[36][0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_36 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][8] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [9]),
        .O(\loop[35].dividend_tmp[36][0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_37 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][7] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [8]),
        .O(\loop[35].dividend_tmp[36][0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_38 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][6] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [7]),
        .O(\loop[35].dividend_tmp[36][0]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_39 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][5] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [6]),
        .O(\loop[35].dividend_tmp[36][0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[35].dividend_tmp[36][0]_i_4 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][33] ),
        .O(\loop[35].dividend_tmp[36][0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_40 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][4] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [5]),
        .O(\loop[35].dividend_tmp[36][0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_41 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][3] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [4]),
        .O(\loop[35].dividend_tmp[36][0]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_42 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][2] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [3]),
        .O(\loop[35].dividend_tmp[36][0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[35].dividend_tmp[36][0]_i_43 
       (.I0(\loop[34].divisor_tmp_reg[35]_69 [2]),
        .O(\loop[35].dividend_tmp[36][0]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_6 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][32] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [33]),
        .O(\loop[35].dividend_tmp[36][0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_7 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][31] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [32]),
        .O(\loop[35].dividend_tmp[36][0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_8 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][30] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [31]),
        .O(\loop[35].dividend_tmp[36][0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[35].dividend_tmp[36][0]_i_9 
       (.I0(\loop[34].remd_tmp_reg_n_0_[35][29] ),
        .I1(\loop[34].divisor_tmp_reg[35]_69 [30]),
        .O(\loop[35].dividend_tmp[36][0]_i_9_n_0 ));
  FDRE \loop[35].dividend_tmp_reg[36][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[35].dividend_tmp_reg[36][0]_i_1_n_2 ),
        .Q(quot_u[0]),
        .R(1'b0));
  CARRY4 \loop[35].dividend_tmp_reg[36][0]_i_1 
       (.CI(\loop[35].dividend_tmp_reg[36][0]_i_2_n_0 ),
        .CO({\NLW_loop[35].dividend_tmp_reg[36][0]_i_1_CO_UNCONNECTED [3:2],\loop[35].dividend_tmp_reg[36][0]_i_1_n_2 ,\loop[35].dividend_tmp_reg[36][0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[34].remd_tmp_reg_n_0_[35][34] ,\loop[34].remd_tmp_reg_n_0_[35][33] }),
        .O(\NLW_loop[35].dividend_tmp_reg[36][0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\loop[35].dividend_tmp[36][0]_i_3_n_0 ,\loop[35].dividend_tmp[36][0]_i_4_n_0 }));
  CARRY4 \loop[35].dividend_tmp_reg[36][0]_i_10 
       (.CI(\loop[35].dividend_tmp_reg[36][0]_i_15_n_0 ),
        .CO({\loop[35].dividend_tmp_reg[36][0]_i_10_n_0 ,\loop[35].dividend_tmp_reg[36][0]_i_10_n_1 ,\loop[35].dividend_tmp_reg[36][0]_i_10_n_2 ,\loop[35].dividend_tmp_reg[36][0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[34].remd_tmp_reg_n_0_[35][24] ,\loop[34].remd_tmp_reg_n_0_[35][23] ,\loop[34].remd_tmp_reg_n_0_[35][22] ,\loop[34].remd_tmp_reg_n_0_[35][21] }),
        .O(\NLW_loop[35].dividend_tmp_reg[36][0]_i_10_O_UNCONNECTED [3:0]),
        .S({\loop[35].dividend_tmp[36][0]_i_16_n_0 ,\loop[35].dividend_tmp[36][0]_i_17_n_0 ,\loop[35].dividend_tmp[36][0]_i_18_n_0 ,\loop[35].dividend_tmp[36][0]_i_19_n_0 }));
  CARRY4 \loop[35].dividend_tmp_reg[36][0]_i_15 
       (.CI(\loop[35].dividend_tmp_reg[36][0]_i_20_n_0 ),
        .CO({\loop[35].dividend_tmp_reg[36][0]_i_15_n_0 ,\loop[35].dividend_tmp_reg[36][0]_i_15_n_1 ,\loop[35].dividend_tmp_reg[36][0]_i_15_n_2 ,\loop[35].dividend_tmp_reg[36][0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[34].remd_tmp_reg_n_0_[35][20] ,\loop[34].remd_tmp_reg_n_0_[35][19] ,\loop[34].remd_tmp_reg_n_0_[35][18] ,\loop[34].remd_tmp_reg_n_0_[35][17] }),
        .O(\NLW_loop[35].dividend_tmp_reg[36][0]_i_15_O_UNCONNECTED [3:0]),
        .S({\loop[35].dividend_tmp[36][0]_i_21_n_0 ,\loop[35].dividend_tmp[36][0]_i_22_n_0 ,\loop[35].dividend_tmp[36][0]_i_23_n_0 ,\loop[35].dividend_tmp[36][0]_i_24_n_0 }));
  CARRY4 \loop[35].dividend_tmp_reg[36][0]_i_2 
       (.CI(\loop[35].dividend_tmp_reg[36][0]_i_5_n_0 ),
        .CO({\loop[35].dividend_tmp_reg[36][0]_i_2_n_0 ,\loop[35].dividend_tmp_reg[36][0]_i_2_n_1 ,\loop[35].dividend_tmp_reg[36][0]_i_2_n_2 ,\loop[35].dividend_tmp_reg[36][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[34].remd_tmp_reg_n_0_[35][32] ,\loop[34].remd_tmp_reg_n_0_[35][31] ,\loop[34].remd_tmp_reg_n_0_[35][30] ,\loop[34].remd_tmp_reg_n_0_[35][29] }),
        .O(\NLW_loop[35].dividend_tmp_reg[36][0]_i_2_O_UNCONNECTED [3:0]),
        .S({\loop[35].dividend_tmp[36][0]_i_6_n_0 ,\loop[35].dividend_tmp[36][0]_i_7_n_0 ,\loop[35].dividend_tmp[36][0]_i_8_n_0 ,\loop[35].dividend_tmp[36][0]_i_9_n_0 }));
  CARRY4 \loop[35].dividend_tmp_reg[36][0]_i_20 
       (.CI(\loop[35].dividend_tmp_reg[36][0]_i_25_n_0 ),
        .CO({\loop[35].dividend_tmp_reg[36][0]_i_20_n_0 ,\loop[35].dividend_tmp_reg[36][0]_i_20_n_1 ,\loop[35].dividend_tmp_reg[36][0]_i_20_n_2 ,\loop[35].dividend_tmp_reg[36][0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[34].remd_tmp_reg_n_0_[35][16] ,\loop[34].remd_tmp_reg_n_0_[35][15] ,\loop[34].remd_tmp_reg_n_0_[35][14] ,\loop[34].remd_tmp_reg_n_0_[35][13] }),
        .O(\NLW_loop[35].dividend_tmp_reg[36][0]_i_20_O_UNCONNECTED [3:0]),
        .S({\loop[35].dividend_tmp[36][0]_i_26_n_0 ,\loop[35].dividend_tmp[36][0]_i_27_n_0 ,\loop[35].dividend_tmp[36][0]_i_28_n_0 ,\loop[35].dividend_tmp[36][0]_i_29_n_0 }));
  CARRY4 \loop[35].dividend_tmp_reg[36][0]_i_25 
       (.CI(\loop[35].dividend_tmp_reg[36][0]_i_30_n_0 ),
        .CO({\loop[35].dividend_tmp_reg[36][0]_i_25_n_0 ,\loop[35].dividend_tmp_reg[36][0]_i_25_n_1 ,\loop[35].dividend_tmp_reg[36][0]_i_25_n_2 ,\loop[35].dividend_tmp_reg[36][0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[34].remd_tmp_reg_n_0_[35][12] ,\loop[34].remd_tmp_reg_n_0_[35][11] ,\loop[34].remd_tmp_reg_n_0_[35][10] ,\loop[34].remd_tmp_reg_n_0_[35][9] }),
        .O(\NLW_loop[35].dividend_tmp_reg[36][0]_i_25_O_UNCONNECTED [3:0]),
        .S({\loop[35].dividend_tmp[36][0]_i_31_n_0 ,\loop[35].dividend_tmp[36][0]_i_32_n_0 ,\loop[35].dividend_tmp[36][0]_i_33_n_0 ,\loop[35].dividend_tmp[36][0]_i_34_n_0 }));
  CARRY4 \loop[35].dividend_tmp_reg[36][0]_i_30 
       (.CI(\loop[35].dividend_tmp_reg[36][0]_i_35_n_0 ),
        .CO({\loop[35].dividend_tmp_reg[36][0]_i_30_n_0 ,\loop[35].dividend_tmp_reg[36][0]_i_30_n_1 ,\loop[35].dividend_tmp_reg[36][0]_i_30_n_2 ,\loop[35].dividend_tmp_reg[36][0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[34].remd_tmp_reg_n_0_[35][8] ,\loop[34].remd_tmp_reg_n_0_[35][7] ,\loop[34].remd_tmp_reg_n_0_[35][6] ,\loop[34].remd_tmp_reg_n_0_[35][5] }),
        .O(\NLW_loop[35].dividend_tmp_reg[36][0]_i_30_O_UNCONNECTED [3:0]),
        .S({\loop[35].dividend_tmp[36][0]_i_36_n_0 ,\loop[35].dividend_tmp[36][0]_i_37_n_0 ,\loop[35].dividend_tmp[36][0]_i_38_n_0 ,\loop[35].dividend_tmp[36][0]_i_39_n_0 }));
  CARRY4 \loop[35].dividend_tmp_reg[36][0]_i_35 
       (.CI(1'b0),
        .CO({\loop[35].dividend_tmp_reg[36][0]_i_35_n_0 ,\loop[35].dividend_tmp_reg[36][0]_i_35_n_1 ,\loop[35].dividend_tmp_reg[36][0]_i_35_n_2 ,\loop[35].dividend_tmp_reg[36][0]_i_35_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[34].remd_tmp_reg_n_0_[35][4] ,\loop[34].remd_tmp_reg_n_0_[35][3] ,\loop[34].remd_tmp_reg_n_0_[35][2] ,1'b0}),
        .O(\NLW_loop[35].dividend_tmp_reg[36][0]_i_35_O_UNCONNECTED [3:0]),
        .S({\loop[35].dividend_tmp[36][0]_i_40_n_0 ,\loop[35].dividend_tmp[36][0]_i_41_n_0 ,\loop[35].dividend_tmp[36][0]_i_42_n_0 ,\loop[35].dividend_tmp[36][0]_i_43_n_0 }));
  CARRY4 \loop[35].dividend_tmp_reg[36][0]_i_5 
       (.CI(\loop[35].dividend_tmp_reg[36][0]_i_10_n_0 ),
        .CO({\loop[35].dividend_tmp_reg[36][0]_i_5_n_0 ,\loop[35].dividend_tmp_reg[36][0]_i_5_n_1 ,\loop[35].dividend_tmp_reg[36][0]_i_5_n_2 ,\loop[35].dividend_tmp_reg[36][0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[34].remd_tmp_reg_n_0_[35][28] ,\loop[34].remd_tmp_reg_n_0_[35][27] ,\loop[34].remd_tmp_reg_n_0_[35][26] ,\loop[34].remd_tmp_reg_n_0_[35][25] }),
        .O(\NLW_loop[35].dividend_tmp_reg[36][0]_i_5_O_UNCONNECTED [3:0]),
        .S({\loop[35].dividend_tmp[36][0]_i_11_n_0 ,\loop[35].dividend_tmp[36][0]_i_12_n_0 ,\loop[35].dividend_tmp[36][0]_i_13_n_0 ,\loop[35].dividend_tmp[36][0]_i_14_n_0 }));
  FDRE \loop[35].dividend_tmp_reg[36][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].dividend_tmp_reg_n_0_[35][0] ),
        .Q(quot_u[1]),
        .R(1'b0));
  FDRE \loop[35].dividend_tmp_reg[36][2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].dividend_tmp_reg[35][1]_srl2_n_0 ),
        .Q(quot_u[2]),
        .R(1'b0));
  FDRE \loop[35].sign_tmp_reg[36][1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[34].sign_tmp_reg[35][1]_srl4_n_0 ),
        .Q(\quot_reg[2] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[3].dividend_tmp_reg[4][34]_srl5 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][34]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[25]),
        .Q(\loop[3].dividend_tmp_reg[4][34]_srl5_n_0 ));
  FDRE \loop[3].dividend_tmp_reg[4][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].dividend_tmp_reg[3][34]_srl4_n_0 ),
        .Q(\loop[3].dividend_tmp_reg[4][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [10]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [10]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [11]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [11]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [12]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [12]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [13]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [13]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [14]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [14]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [15]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [15]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [16]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [16]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [17]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [17]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [18]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [18]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [19]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [19]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [20]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [20]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [21]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [21]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [22]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [22]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [23]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [23]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [24]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [24]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [25]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [25]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [26]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [26]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [27]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [27]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [28]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [28]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [29]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [29]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [2]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [2]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [30]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [30]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [31]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [31]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [32]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [32]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [33]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [33]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [3]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [3]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [4]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [4]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [5]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [5]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [6]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [6]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [7]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [7]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [8]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [8]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[2].divisor_tmp_reg[3]_5 [9]),
        .Q(\loop[3].divisor_tmp_reg[4]_7 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][35]__0_n_0 ),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [0]),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][10]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [9]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [10]),
        .O(\loop[3].remd_tmp[4][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][11]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [10]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [11]),
        .O(\loop[3].remd_tmp[4][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][11]_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [10]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [11]),
        .O(\loop[3].remd_tmp[4][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][11]_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [9]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [10]),
        .O(\loop[3].remd_tmp[4][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][11]_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [8]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [9]),
        .O(\loop[3].remd_tmp[4][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][11]_i_6 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [7]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [8]),
        .O(\loop[3].remd_tmp[4][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][12]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [11]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [12]),
        .O(\loop[3].remd_tmp[4][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][13]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [12]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [13]),
        .O(\loop[3].remd_tmp[4][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][14]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [13]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [14]),
        .O(\loop[3].remd_tmp[4][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][15]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [14]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [15]),
        .O(\loop[3].remd_tmp[4][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][15]_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [14]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [15]),
        .O(\loop[3].remd_tmp[4][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][15]_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [13]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [14]),
        .O(\loop[3].remd_tmp[4][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][15]_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [12]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [13]),
        .O(\loop[3].remd_tmp[4][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][15]_i_6 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [11]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [12]),
        .O(\loop[3].remd_tmp[4][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][16]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [15]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [16]),
        .O(\loop[3].remd_tmp[4][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][17]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [16]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [17]),
        .O(\loop[3].remd_tmp[4][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][18]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [17]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [18]),
        .O(\loop[3].remd_tmp[4][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][19]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [18]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [19]),
        .O(\loop[3].remd_tmp[4][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][19]_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [18]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [19]),
        .O(\loop[3].remd_tmp[4][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][19]_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [17]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [18]),
        .O(\loop[3].remd_tmp[4][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][19]_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [16]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [17]),
        .O(\loop[3].remd_tmp[4][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][19]_i_6 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [15]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [16]),
        .O(\loop[3].remd_tmp[4][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [0]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [1]),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][20]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [19]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [20]),
        .O(\loop[3].remd_tmp[4][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][21]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [20]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [21]),
        .O(\loop[3].remd_tmp[4][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][22]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [21]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [22]),
        .O(\loop[3].remd_tmp[4][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][23]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [22]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [23]),
        .O(\loop[3].remd_tmp[4][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][23]_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [22]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [23]),
        .O(\loop[3].remd_tmp[4][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][23]_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [21]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [22]),
        .O(\loop[3].remd_tmp[4][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][23]_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [20]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [21]),
        .O(\loop[3].remd_tmp[4][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][23]_i_6 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [19]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [20]),
        .O(\loop[3].remd_tmp[4][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][24]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [23]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [24]),
        .O(\loop[3].remd_tmp[4][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][25]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [24]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [25]),
        .O(\loop[3].remd_tmp[4][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][26]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [25]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [26]),
        .O(\loop[3].remd_tmp[4][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][27]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [26]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [27]),
        .O(\loop[3].remd_tmp[4][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][27]_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [26]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [27]),
        .O(\loop[3].remd_tmp[4][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][27]_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [25]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [26]),
        .O(\loop[3].remd_tmp[4][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][27]_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [24]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [25]),
        .O(\loop[3].remd_tmp[4][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][27]_i_6 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [23]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [24]),
        .O(\loop[3].remd_tmp[4][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][28]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [27]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [28]),
        .O(\loop[3].remd_tmp[4][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][29]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [28]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [29]),
        .O(\loop[3].remd_tmp[4][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [1]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [2]),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][30]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [29]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [30]),
        .O(\loop[3].remd_tmp[4][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][31]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [30]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [31]),
        .O(\loop[3].remd_tmp[4][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][31]_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [30]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [31]),
        .O(\loop[3].remd_tmp[4][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][31]_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [29]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [30]),
        .O(\loop[3].remd_tmp[4][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][31]_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [28]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [29]),
        .O(\loop[3].remd_tmp[4][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][31]_i_6 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [27]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [28]),
        .O(\loop[3].remd_tmp[4][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][32]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [31]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [32]),
        .O(\loop[3].remd_tmp[4][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][33]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [32]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [33]),
        .O(\loop[3].remd_tmp[4][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][34]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [33]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [34]),
        .O(\loop[3].remd_tmp[4][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[3].remd_tmp[4][34]_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [34]),
        .O(\loop[3].remd_tmp[4][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[3].remd_tmp[4][34]_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [33]),
        .O(\loop[3].remd_tmp[4][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][34]_i_6 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [32]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [33]),
        .O(\loop[3].remd_tmp[4][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][34]_i_7 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [31]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [32]),
        .O(\loop[3].remd_tmp[4][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [2]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [3]),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][3]_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [2]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [3]),
        .O(\loop[3].remd_tmp[4][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][3]_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [1]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [2]),
        .O(\loop[3].remd_tmp[4][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[3].remd_tmp[4][3]_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [0]),
        .O(\loop[3].remd_tmp[4][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[3].remd_tmp[4][3]_i_6 
       (.I0(\loop[2].dividend_tmp_reg[3][35]__0_n_0 ),
        .O(\loop[3].remd_tmp[4][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][4]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [3]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [4]),
        .O(\loop[3].remd_tmp[4][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][5]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [4]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [5]),
        .O(\loop[3].remd_tmp[4][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][6]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [5]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [6]),
        .O(\loop[3].remd_tmp[4][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][7]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [6]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [7]),
        .O(\loop[3].remd_tmp[4][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][7]_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [6]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [7]),
        .O(\loop[3].remd_tmp[4][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][7]_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [5]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [6]),
        .O(\loop[3].remd_tmp[4][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][7]_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [4]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [5]),
        .O(\loop[3].remd_tmp[4][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[3].remd_tmp[4][7]_i_6 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [3]),
        .I1(\loop[2].divisor_tmp_reg[3]_5 [4]),
        .O(\loop[3].remd_tmp[4][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][8]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [7]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [8]),
        .O(\loop[3].remd_tmp[4][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][9]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_6 [8]),
        .I1(\cal_tmp[3]_74 ),
        .I2(\cal_tmp[3]__0 [9]),
        .O(\loop[3].remd_tmp[4][9]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [0]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][10]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [10]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][11]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [11]),
        .R(1'b0));
  CARRY4 \loop[3].remd_tmp_reg[4][11]_i_2 
       (.CI(\loop[3].remd_tmp_reg[4][7]_i_2_n_0 ),
        .CO({\loop[3].remd_tmp_reg[4][11]_i_2_n_0 ,\loop[3].remd_tmp_reg[4][11]_i_2_n_1 ,\loop[3].remd_tmp_reg[4][11]_i_2_n_2 ,\loop[3].remd_tmp_reg[4][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_6 [10:7]),
        .O(\cal_tmp[3]__0 [11:8]),
        .S({\loop[3].remd_tmp[4][11]_i_3_n_0 ,\loop[3].remd_tmp[4][11]_i_4_n_0 ,\loop[3].remd_tmp[4][11]_i_5_n_0 ,\loop[3].remd_tmp[4][11]_i_6_n_0 }));
  FDRE \loop[3].remd_tmp_reg[4][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][12]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [12]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][13]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [13]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][14]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [14]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][15]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [15]),
        .R(1'b0));
  CARRY4 \loop[3].remd_tmp_reg[4][15]_i_2 
       (.CI(\loop[3].remd_tmp_reg[4][11]_i_2_n_0 ),
        .CO({\loop[3].remd_tmp_reg[4][15]_i_2_n_0 ,\loop[3].remd_tmp_reg[4][15]_i_2_n_1 ,\loop[3].remd_tmp_reg[4][15]_i_2_n_2 ,\loop[3].remd_tmp_reg[4][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_6 [14:11]),
        .O(\cal_tmp[3]__0 [15:12]),
        .S({\loop[3].remd_tmp[4][15]_i_3_n_0 ,\loop[3].remd_tmp[4][15]_i_4_n_0 ,\loop[3].remd_tmp[4][15]_i_5_n_0 ,\loop[3].remd_tmp[4][15]_i_6_n_0 }));
  FDRE \loop[3].remd_tmp_reg[4][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][16]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [16]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][17]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [17]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][18]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [18]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][19]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [19]),
        .R(1'b0));
  CARRY4 \loop[3].remd_tmp_reg[4][19]_i_2 
       (.CI(\loop[3].remd_tmp_reg[4][15]_i_2_n_0 ),
        .CO({\loop[3].remd_tmp_reg[4][19]_i_2_n_0 ,\loop[3].remd_tmp_reg[4][19]_i_2_n_1 ,\loop[3].remd_tmp_reg[4][19]_i_2_n_2 ,\loop[3].remd_tmp_reg[4][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_6 [18:15]),
        .O(\cal_tmp[3]__0 [19:16]),
        .S({\loop[3].remd_tmp[4][19]_i_3_n_0 ,\loop[3].remd_tmp[4][19]_i_4_n_0 ,\loop[3].remd_tmp[4][19]_i_5_n_0 ,\loop[3].remd_tmp[4][19]_i_6_n_0 }));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [1]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][20]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [20]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][21]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [21]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][22]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [22]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][23]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [23]),
        .R(1'b0));
  CARRY4 \loop[3].remd_tmp_reg[4][23]_i_2 
       (.CI(\loop[3].remd_tmp_reg[4][19]_i_2_n_0 ),
        .CO({\loop[3].remd_tmp_reg[4][23]_i_2_n_0 ,\loop[3].remd_tmp_reg[4][23]_i_2_n_1 ,\loop[3].remd_tmp_reg[4][23]_i_2_n_2 ,\loop[3].remd_tmp_reg[4][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_6 [22:19]),
        .O(\cal_tmp[3]__0 [23:20]),
        .S({\loop[3].remd_tmp[4][23]_i_3_n_0 ,\loop[3].remd_tmp[4][23]_i_4_n_0 ,\loop[3].remd_tmp[4][23]_i_5_n_0 ,\loop[3].remd_tmp[4][23]_i_6_n_0 }));
  FDRE \loop[3].remd_tmp_reg[4][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][24]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [24]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][25]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [25]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][26]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [26]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][27]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [27]),
        .R(1'b0));
  CARRY4 \loop[3].remd_tmp_reg[4][27]_i_2 
       (.CI(\loop[3].remd_tmp_reg[4][23]_i_2_n_0 ),
        .CO({\loop[3].remd_tmp_reg[4][27]_i_2_n_0 ,\loop[3].remd_tmp_reg[4][27]_i_2_n_1 ,\loop[3].remd_tmp_reg[4][27]_i_2_n_2 ,\loop[3].remd_tmp_reg[4][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_6 [26:23]),
        .O(\cal_tmp[3]__0 [27:24]),
        .S({\loop[3].remd_tmp[4][27]_i_3_n_0 ,\loop[3].remd_tmp[4][27]_i_4_n_0 ,\loop[3].remd_tmp[4][27]_i_5_n_0 ,\loop[3].remd_tmp[4][27]_i_6_n_0 }));
  FDRE \loop[3].remd_tmp_reg[4][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][28]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [28]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][29]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [29]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [2]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][30]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [30]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][31]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [31]),
        .R(1'b0));
  CARRY4 \loop[3].remd_tmp_reg[4][31]_i_2 
       (.CI(\loop[3].remd_tmp_reg[4][27]_i_2_n_0 ),
        .CO({\loop[3].remd_tmp_reg[4][31]_i_2_n_0 ,\loop[3].remd_tmp_reg[4][31]_i_2_n_1 ,\loop[3].remd_tmp_reg[4][31]_i_2_n_2 ,\loop[3].remd_tmp_reg[4][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_6 [30:27]),
        .O(\cal_tmp[3]__0 [31:28]),
        .S({\loop[3].remd_tmp[4][31]_i_3_n_0 ,\loop[3].remd_tmp[4][31]_i_4_n_0 ,\loop[3].remd_tmp[4][31]_i_5_n_0 ,\loop[3].remd_tmp[4][31]_i_6_n_0 }));
  FDRE \loop[3].remd_tmp_reg[4][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][32]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [32]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][33]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [33]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][34]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [34]),
        .R(1'b0));
  CARRY4 \loop[3].remd_tmp_reg[4][34]_i_2 
       (.CI(\loop[3].remd_tmp_reg[4][34]_i_3_n_0 ),
        .CO(\NLW_loop[3].remd_tmp_reg[4][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[3].remd_tmp_reg[4][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[3]_74 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[3].remd_tmp_reg[4][34]_i_3 
       (.CI(\loop[3].remd_tmp_reg[4][31]_i_2_n_0 ),
        .CO({\loop[3].remd_tmp_reg[4][34]_i_3_n_0 ,\loop[3].remd_tmp_reg[4][34]_i_3_n_1 ,\loop[3].remd_tmp_reg[4][34]_i_3_n_2 ,\loop[3].remd_tmp_reg[4][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_6 [34:31]),
        .O({\NLW_loop[3].remd_tmp_reg[4][34]_i_3_O_UNCONNECTED [3],\cal_tmp[3]__0 [34:32]}),
        .S({\loop[3].remd_tmp[4][34]_i_4_n_0 ,\loop[3].remd_tmp[4][34]_i_5_n_0 ,\loop[3].remd_tmp[4][34]_i_6_n_0 ,\loop[3].remd_tmp[4][34]_i_7_n_0 }));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [3]),
        .R(1'b0));
  CARRY4 \loop[3].remd_tmp_reg[4][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[3].remd_tmp_reg[4][3]_i_2_n_0 ,\loop[3].remd_tmp_reg[4][3]_i_2_n_1 ,\loop[3].remd_tmp_reg[4][3]_i_2_n_2 ,\loop[3].remd_tmp_reg[4][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg[3]_6 [2:0],\loop[2].dividend_tmp_reg[3][35]__0_n_0 }),
        .O(\cal_tmp[3]__0 [3:0]),
        .S({\loop[3].remd_tmp[4][3]_i_3_n_0 ,\loop[3].remd_tmp[4][3]_i_4_n_0 ,\loop[3].remd_tmp[4][3]_i_5_n_0 ,\loop[3].remd_tmp[4][3]_i_6_n_0 }));
  FDRE \loop[3].remd_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][4]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [4]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][5]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [5]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][6]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [6]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][7]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [7]),
        .R(1'b0));
  CARRY4 \loop[3].remd_tmp_reg[4][7]_i_2 
       (.CI(\loop[3].remd_tmp_reg[4][3]_i_2_n_0 ),
        .CO({\loop[3].remd_tmp_reg[4][7]_i_2_n_0 ,\loop[3].remd_tmp_reg[4][7]_i_2_n_1 ,\loop[3].remd_tmp_reg[4][7]_i_2_n_2 ,\loop[3].remd_tmp_reg[4][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_6 [6:3]),
        .O(\cal_tmp[3]__0 [7:4]),
        .S({\loop[3].remd_tmp[4][7]_i_3_n_0 ,\loop[3].remd_tmp[4][7]_i_4_n_0 ,\loop[3].remd_tmp[4][7]_i_5_n_0 ,\loop[3].remd_tmp[4][7]_i_6_n_0 }));
  FDRE \loop[3].remd_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][8]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [8]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].remd_tmp[4][9]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_8 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[4].dividend_tmp_reg[5][34]_srl6 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][34]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[24]),
        .Q(\loop[4].dividend_tmp_reg[5][34]_srl6_n_0 ));
  FDRE \loop[4].dividend_tmp_reg[5][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].dividend_tmp_reg[4][34]_srl5_n_0 ),
        .Q(\loop[4].dividend_tmp_reg[5][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [10]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [10]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [11]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [11]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [12]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [12]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [13]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [13]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [14]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [14]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [15]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [15]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [16]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [16]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [17]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [17]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [18]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [18]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [19]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [19]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [20]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [20]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [21]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [21]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [22]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [22]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [23]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [23]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [24]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [24]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [25]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [25]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [26]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [26]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [27]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [27]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [28]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [28]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [29]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [29]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [2]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [2]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [30]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [30]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [31]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [31]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [32]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [32]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [33]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [33]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [3]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [3]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [4]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [4]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [5]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [5]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [6]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [6]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [7]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [7]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [8]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [8]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[3].divisor_tmp_reg[4]_7 [9]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].dividend_tmp_reg[4][35]__0_n_0 ),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [0]),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][10]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [9]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [10]),
        .O(\loop[4].remd_tmp[5][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][11]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [10]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [11]),
        .O(\loop[4].remd_tmp[5][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][11]_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [10]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [11]),
        .O(\loop[4].remd_tmp[5][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][11]_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [9]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [10]),
        .O(\loop[4].remd_tmp[5][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][11]_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [8]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [9]),
        .O(\loop[4].remd_tmp[5][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][11]_i_6 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [7]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [8]),
        .O(\loop[4].remd_tmp[5][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][12]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [11]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [12]),
        .O(\loop[4].remd_tmp[5][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][13]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [12]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [13]),
        .O(\loop[4].remd_tmp[5][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][14]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [13]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [14]),
        .O(\loop[4].remd_tmp[5][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][15]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [14]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [15]),
        .O(\loop[4].remd_tmp[5][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][15]_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [14]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [15]),
        .O(\loop[4].remd_tmp[5][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][15]_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [13]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [14]),
        .O(\loop[4].remd_tmp[5][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][15]_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [12]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [13]),
        .O(\loop[4].remd_tmp[5][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][15]_i_6 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [11]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [12]),
        .O(\loop[4].remd_tmp[5][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][16]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [15]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [16]),
        .O(\loop[4].remd_tmp[5][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][17]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [16]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [17]),
        .O(\loop[4].remd_tmp[5][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][18]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [17]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [18]),
        .O(\loop[4].remd_tmp[5][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][19]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [18]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [19]),
        .O(\loop[4].remd_tmp[5][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][19]_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [18]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [19]),
        .O(\loop[4].remd_tmp[5][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][19]_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [17]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [18]),
        .O(\loop[4].remd_tmp[5][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][19]_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [16]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [17]),
        .O(\loop[4].remd_tmp[5][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][19]_i_6 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [15]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [16]),
        .O(\loop[4].remd_tmp[5][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [0]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [1]),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][20]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [19]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [20]),
        .O(\loop[4].remd_tmp[5][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][21]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [20]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [21]),
        .O(\loop[4].remd_tmp[5][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][22]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [21]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [22]),
        .O(\loop[4].remd_tmp[5][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][23]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [22]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [23]),
        .O(\loop[4].remd_tmp[5][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][23]_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [22]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [23]),
        .O(\loop[4].remd_tmp[5][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][23]_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [21]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [22]),
        .O(\loop[4].remd_tmp[5][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][23]_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [20]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [21]),
        .O(\loop[4].remd_tmp[5][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][23]_i_6 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [19]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [20]),
        .O(\loop[4].remd_tmp[5][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][24]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [23]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [24]),
        .O(\loop[4].remd_tmp[5][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][25]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [24]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [25]),
        .O(\loop[4].remd_tmp[5][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][26]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [25]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [26]),
        .O(\loop[4].remd_tmp[5][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][27]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [26]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [27]),
        .O(\loop[4].remd_tmp[5][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][27]_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [26]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [27]),
        .O(\loop[4].remd_tmp[5][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][27]_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [25]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [26]),
        .O(\loop[4].remd_tmp[5][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][27]_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [24]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [25]),
        .O(\loop[4].remd_tmp[5][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][27]_i_6 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [23]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [24]),
        .O(\loop[4].remd_tmp[5][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][28]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [27]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [28]),
        .O(\loop[4].remd_tmp[5][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][29]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [28]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [29]),
        .O(\loop[4].remd_tmp[5][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [1]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [2]),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][30]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [29]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [30]),
        .O(\loop[4].remd_tmp[5][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][31]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [30]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [31]),
        .O(\loop[4].remd_tmp[5][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][31]_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [30]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [31]),
        .O(\loop[4].remd_tmp[5][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][31]_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [29]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [30]),
        .O(\loop[4].remd_tmp[5][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][31]_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [28]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [29]),
        .O(\loop[4].remd_tmp[5][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][31]_i_6 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [27]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [28]),
        .O(\loop[4].remd_tmp[5][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][32]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [31]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [32]),
        .O(\loop[4].remd_tmp[5][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][33]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [32]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [33]),
        .O(\loop[4].remd_tmp[5][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][34]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [33]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [34]),
        .O(\loop[4].remd_tmp[5][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[4].remd_tmp[5][34]_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [34]),
        .O(\loop[4].remd_tmp[5][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[4].remd_tmp[5][34]_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [33]),
        .O(\loop[4].remd_tmp[5][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][34]_i_6 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [32]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [33]),
        .O(\loop[4].remd_tmp[5][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][34]_i_7 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [31]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [32]),
        .O(\loop[4].remd_tmp[5][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [2]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [3]),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][3]_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [2]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [3]),
        .O(\loop[4].remd_tmp[5][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][3]_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [1]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [2]),
        .O(\loop[4].remd_tmp[5][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[4].remd_tmp[5][3]_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [0]),
        .O(\loop[4].remd_tmp[5][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[4].remd_tmp[5][3]_i_6 
       (.I0(\loop[3].dividend_tmp_reg[4][35]__0_n_0 ),
        .O(\loop[4].remd_tmp[5][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [3]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [4]),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][5]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [4]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [5]),
        .O(\loop[4].remd_tmp[5][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][6]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [5]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [6]),
        .O(\loop[4].remd_tmp[5][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][7]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [6]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [7]),
        .O(\loop[4].remd_tmp[5][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][7]_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [6]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [7]),
        .O(\loop[4].remd_tmp[5][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][7]_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [5]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [6]),
        .O(\loop[4].remd_tmp[5][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][7]_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [4]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [5]),
        .O(\loop[4].remd_tmp[5][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[4].remd_tmp[5][7]_i_6 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [3]),
        .I1(\loop[3].divisor_tmp_reg[4]_7 [4]),
        .O(\loop[4].remd_tmp[5][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][8]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [7]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [8]),
        .O(\loop[4].remd_tmp[5][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][9]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_8 [8]),
        .I1(\cal_tmp[4]_75 ),
        .I2(\cal_tmp[4]__0 [9]),
        .O(\loop[4].remd_tmp[5][9]_i_1_n_0 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [0]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][10]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [10]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][11]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [11]),
        .R(1'b0));
  CARRY4 \loop[4].remd_tmp_reg[5][11]_i_2 
       (.CI(\loop[4].remd_tmp_reg[5][7]_i_2_n_0 ),
        .CO({\loop[4].remd_tmp_reg[5][11]_i_2_n_0 ,\loop[4].remd_tmp_reg[5][11]_i_2_n_1 ,\loop[4].remd_tmp_reg[5][11]_i_2_n_2 ,\loop[4].remd_tmp_reg[5][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_8 [10:7]),
        .O(\cal_tmp[4]__0 [11:8]),
        .S({\loop[4].remd_tmp[5][11]_i_3_n_0 ,\loop[4].remd_tmp[5][11]_i_4_n_0 ,\loop[4].remd_tmp[5][11]_i_5_n_0 ,\loop[4].remd_tmp[5][11]_i_6_n_0 }));
  FDRE \loop[4].remd_tmp_reg[5][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][12]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [12]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][13]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [13]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][14]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [14]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][15]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [15]),
        .R(1'b0));
  CARRY4 \loop[4].remd_tmp_reg[5][15]_i_2 
       (.CI(\loop[4].remd_tmp_reg[5][11]_i_2_n_0 ),
        .CO({\loop[4].remd_tmp_reg[5][15]_i_2_n_0 ,\loop[4].remd_tmp_reg[5][15]_i_2_n_1 ,\loop[4].remd_tmp_reg[5][15]_i_2_n_2 ,\loop[4].remd_tmp_reg[5][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_8 [14:11]),
        .O(\cal_tmp[4]__0 [15:12]),
        .S({\loop[4].remd_tmp[5][15]_i_3_n_0 ,\loop[4].remd_tmp[5][15]_i_4_n_0 ,\loop[4].remd_tmp[5][15]_i_5_n_0 ,\loop[4].remd_tmp[5][15]_i_6_n_0 }));
  FDRE \loop[4].remd_tmp_reg[5][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][16]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [16]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][17]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [17]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][18]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [18]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][19]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [19]),
        .R(1'b0));
  CARRY4 \loop[4].remd_tmp_reg[5][19]_i_2 
       (.CI(\loop[4].remd_tmp_reg[5][15]_i_2_n_0 ),
        .CO({\loop[4].remd_tmp_reg[5][19]_i_2_n_0 ,\loop[4].remd_tmp_reg[5][19]_i_2_n_1 ,\loop[4].remd_tmp_reg[5][19]_i_2_n_2 ,\loop[4].remd_tmp_reg[5][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_8 [18:15]),
        .O(\cal_tmp[4]__0 [19:16]),
        .S({\loop[4].remd_tmp[5][19]_i_3_n_0 ,\loop[4].remd_tmp[5][19]_i_4_n_0 ,\loop[4].remd_tmp[5][19]_i_5_n_0 ,\loop[4].remd_tmp[5][19]_i_6_n_0 }));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [1]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][20]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [20]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][21]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [21]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][22]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [22]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][23]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [23]),
        .R(1'b0));
  CARRY4 \loop[4].remd_tmp_reg[5][23]_i_2 
       (.CI(\loop[4].remd_tmp_reg[5][19]_i_2_n_0 ),
        .CO({\loop[4].remd_tmp_reg[5][23]_i_2_n_0 ,\loop[4].remd_tmp_reg[5][23]_i_2_n_1 ,\loop[4].remd_tmp_reg[5][23]_i_2_n_2 ,\loop[4].remd_tmp_reg[5][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_8 [22:19]),
        .O(\cal_tmp[4]__0 [23:20]),
        .S({\loop[4].remd_tmp[5][23]_i_3_n_0 ,\loop[4].remd_tmp[5][23]_i_4_n_0 ,\loop[4].remd_tmp[5][23]_i_5_n_0 ,\loop[4].remd_tmp[5][23]_i_6_n_0 }));
  FDRE \loop[4].remd_tmp_reg[5][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][24]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [24]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][25]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [25]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][26]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [26]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][27]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [27]),
        .R(1'b0));
  CARRY4 \loop[4].remd_tmp_reg[5][27]_i_2 
       (.CI(\loop[4].remd_tmp_reg[5][23]_i_2_n_0 ),
        .CO({\loop[4].remd_tmp_reg[5][27]_i_2_n_0 ,\loop[4].remd_tmp_reg[5][27]_i_2_n_1 ,\loop[4].remd_tmp_reg[5][27]_i_2_n_2 ,\loop[4].remd_tmp_reg[5][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_8 [26:23]),
        .O(\cal_tmp[4]__0 [27:24]),
        .S({\loop[4].remd_tmp[5][27]_i_3_n_0 ,\loop[4].remd_tmp[5][27]_i_4_n_0 ,\loop[4].remd_tmp[5][27]_i_5_n_0 ,\loop[4].remd_tmp[5][27]_i_6_n_0 }));
  FDRE \loop[4].remd_tmp_reg[5][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][28]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [28]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][29]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [29]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [2]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][30]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [30]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][31]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [31]),
        .R(1'b0));
  CARRY4 \loop[4].remd_tmp_reg[5][31]_i_2 
       (.CI(\loop[4].remd_tmp_reg[5][27]_i_2_n_0 ),
        .CO({\loop[4].remd_tmp_reg[5][31]_i_2_n_0 ,\loop[4].remd_tmp_reg[5][31]_i_2_n_1 ,\loop[4].remd_tmp_reg[5][31]_i_2_n_2 ,\loop[4].remd_tmp_reg[5][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_8 [30:27]),
        .O(\cal_tmp[4]__0 [31:28]),
        .S({\loop[4].remd_tmp[5][31]_i_3_n_0 ,\loop[4].remd_tmp[5][31]_i_4_n_0 ,\loop[4].remd_tmp[5][31]_i_5_n_0 ,\loop[4].remd_tmp[5][31]_i_6_n_0 }));
  FDRE \loop[4].remd_tmp_reg[5][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][32]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [32]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][33]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [33]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][34]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [34]),
        .R(1'b0));
  CARRY4 \loop[4].remd_tmp_reg[5][34]_i_2 
       (.CI(\loop[4].remd_tmp_reg[5][34]_i_3_n_0 ),
        .CO(\NLW_loop[4].remd_tmp_reg[5][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[4].remd_tmp_reg[5][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[4]_75 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[4].remd_tmp_reg[5][34]_i_3 
       (.CI(\loop[4].remd_tmp_reg[5][31]_i_2_n_0 ),
        .CO({\loop[4].remd_tmp_reg[5][34]_i_3_n_0 ,\loop[4].remd_tmp_reg[5][34]_i_3_n_1 ,\loop[4].remd_tmp_reg[5][34]_i_3_n_2 ,\loop[4].remd_tmp_reg[5][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_8 [34:31]),
        .O({\NLW_loop[4].remd_tmp_reg[5][34]_i_3_O_UNCONNECTED [3],\cal_tmp[4]__0 [34:32]}),
        .S({\loop[4].remd_tmp[5][34]_i_4_n_0 ,\loop[4].remd_tmp[5][34]_i_5_n_0 ,\loop[4].remd_tmp[5][34]_i_6_n_0 ,\loop[4].remd_tmp[5][34]_i_7_n_0 }));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [3]),
        .R(1'b0));
  CARRY4 \loop[4].remd_tmp_reg[5][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[4].remd_tmp_reg[5][3]_i_2_n_0 ,\loop[4].remd_tmp_reg[5][3]_i_2_n_1 ,\loop[4].remd_tmp_reg[5][3]_i_2_n_2 ,\loop[4].remd_tmp_reg[5][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg[4]_8 [2:0],\loop[3].dividend_tmp_reg[4][35]__0_n_0 }),
        .O(\cal_tmp[4]__0 [3:0]),
        .S({\loop[4].remd_tmp[5][3]_i_3_n_0 ,\loop[4].remd_tmp[5][3]_i_4_n_0 ,\loop[4].remd_tmp[5][3]_i_5_n_0 ,\loop[4].remd_tmp[5][3]_i_6_n_0 }));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [4]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][5]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [5]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][6]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [6]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][7]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [7]),
        .R(1'b0));
  CARRY4 \loop[4].remd_tmp_reg[5][7]_i_2 
       (.CI(\loop[4].remd_tmp_reg[5][3]_i_2_n_0 ),
        .CO({\loop[4].remd_tmp_reg[5][7]_i_2_n_0 ,\loop[4].remd_tmp_reg[5][7]_i_2_n_1 ,\loop[4].remd_tmp_reg[5][7]_i_2_n_2 ,\loop[4].remd_tmp_reg[5][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_8 [6:3]),
        .O(\cal_tmp[4]__0 [7:4]),
        .S({\loop[4].remd_tmp[5][7]_i_3_n_0 ,\loop[4].remd_tmp[5][7]_i_4_n_0 ,\loop[4].remd_tmp[5][7]_i_5_n_0 ,\loop[4].remd_tmp[5][7]_i_6_n_0 }));
  FDRE \loop[4].remd_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][8]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [8]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].remd_tmp[5][9]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_10 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[5].dividend_tmp_reg[6][34]_srl7 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][34]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[23]),
        .Q(\loop[5].dividend_tmp_reg[6][34]_srl7_n_0 ));
  FDRE \loop[5].dividend_tmp_reg[6][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].dividend_tmp_reg[5][34]_srl6_n_0 ),
        .Q(\loop[5].dividend_tmp_reg[6][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [10]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [10]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [11]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [11]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [12]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [12]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [13]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [13]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [14]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [14]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [15]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [15]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [16]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [16]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [17]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [17]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [18]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [18]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [19]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [19]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [20]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [20]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [21]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [21]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [22]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [22]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [23]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [23]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [24]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [24]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [25]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [25]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [26]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [26]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [27]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [27]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [28]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [28]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [29]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [29]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [2]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [2]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [30]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [30]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [31]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [31]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [32]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [32]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [33]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [33]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [3]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [3]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [4]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [4]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [5]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [5]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [6]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [6]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [7]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [7]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [8]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [8]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[4].divisor_tmp_reg[5]_9 [9]),
        .Q(\loop[5].divisor_tmp_reg[6]_11 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].dividend_tmp_reg[5][35]__0_n_0 ),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [0]),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][10]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [9]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [10]),
        .O(\loop[5].remd_tmp[6][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][11]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [10]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [11]),
        .O(\loop[5].remd_tmp[6][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][11]_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [10]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [11]),
        .O(\loop[5].remd_tmp[6][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][11]_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [9]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [10]),
        .O(\loop[5].remd_tmp[6][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][11]_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [8]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [9]),
        .O(\loop[5].remd_tmp[6][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][11]_i_6 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [7]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [8]),
        .O(\loop[5].remd_tmp[6][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][12]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [11]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [12]),
        .O(\loop[5].remd_tmp[6][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][13]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [12]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [13]),
        .O(\loop[5].remd_tmp[6][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][14]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [13]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [14]),
        .O(\loop[5].remd_tmp[6][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][15]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [14]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [15]),
        .O(\loop[5].remd_tmp[6][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][15]_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [14]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [15]),
        .O(\loop[5].remd_tmp[6][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][15]_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [13]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [14]),
        .O(\loop[5].remd_tmp[6][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][15]_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [12]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [13]),
        .O(\loop[5].remd_tmp[6][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][15]_i_6 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [11]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [12]),
        .O(\loop[5].remd_tmp[6][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][16]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [15]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [16]),
        .O(\loop[5].remd_tmp[6][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][17]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [16]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [17]),
        .O(\loop[5].remd_tmp[6][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][18]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [17]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [18]),
        .O(\loop[5].remd_tmp[6][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][19]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [18]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [19]),
        .O(\loop[5].remd_tmp[6][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][19]_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [18]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [19]),
        .O(\loop[5].remd_tmp[6][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][19]_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [17]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [18]),
        .O(\loop[5].remd_tmp[6][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][19]_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [16]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [17]),
        .O(\loop[5].remd_tmp[6][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][19]_i_6 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [15]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [16]),
        .O(\loop[5].remd_tmp[6][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [0]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [1]),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][20]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [19]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [20]),
        .O(\loop[5].remd_tmp[6][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][21]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [20]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [21]),
        .O(\loop[5].remd_tmp[6][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][22]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [21]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [22]),
        .O(\loop[5].remd_tmp[6][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][23]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [22]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [23]),
        .O(\loop[5].remd_tmp[6][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][23]_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [22]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [23]),
        .O(\loop[5].remd_tmp[6][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][23]_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [21]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [22]),
        .O(\loop[5].remd_tmp[6][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][23]_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [20]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [21]),
        .O(\loop[5].remd_tmp[6][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][23]_i_6 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [19]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [20]),
        .O(\loop[5].remd_tmp[6][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][24]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [23]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [24]),
        .O(\loop[5].remd_tmp[6][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][25]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [24]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [25]),
        .O(\loop[5].remd_tmp[6][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][26]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [25]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [26]),
        .O(\loop[5].remd_tmp[6][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][27]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [26]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [27]),
        .O(\loop[5].remd_tmp[6][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][27]_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [26]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [27]),
        .O(\loop[5].remd_tmp[6][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][27]_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [25]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [26]),
        .O(\loop[5].remd_tmp[6][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][27]_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [24]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [25]),
        .O(\loop[5].remd_tmp[6][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][27]_i_6 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [23]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [24]),
        .O(\loop[5].remd_tmp[6][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][28]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [27]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [28]),
        .O(\loop[5].remd_tmp[6][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][29]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [28]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [29]),
        .O(\loop[5].remd_tmp[6][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [1]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [2]),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][30]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [29]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [30]),
        .O(\loop[5].remd_tmp[6][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][31]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [30]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [31]),
        .O(\loop[5].remd_tmp[6][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][31]_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [30]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [31]),
        .O(\loop[5].remd_tmp[6][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][31]_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [29]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [30]),
        .O(\loop[5].remd_tmp[6][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][31]_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [28]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [29]),
        .O(\loop[5].remd_tmp[6][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][31]_i_6 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [27]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [28]),
        .O(\loop[5].remd_tmp[6][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][32]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [31]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [32]),
        .O(\loop[5].remd_tmp[6][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][33]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [32]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [33]),
        .O(\loop[5].remd_tmp[6][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][34]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [33]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [34]),
        .O(\loop[5].remd_tmp[6][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].remd_tmp[6][34]_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [34]),
        .O(\loop[5].remd_tmp[6][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].remd_tmp[6][34]_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [33]),
        .O(\loop[5].remd_tmp[6][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][34]_i_6 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [32]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [33]),
        .O(\loop[5].remd_tmp[6][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][34]_i_7 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [31]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [32]),
        .O(\loop[5].remd_tmp[6][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [2]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [3]),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][3]_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [2]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [3]),
        .O(\loop[5].remd_tmp[6][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][3]_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [1]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [2]),
        .O(\loop[5].remd_tmp[6][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].remd_tmp[6][3]_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [0]),
        .O(\loop[5].remd_tmp[6][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].remd_tmp[6][3]_i_6 
       (.I0(\loop[4].dividend_tmp_reg[5][35]__0_n_0 ),
        .O(\loop[5].remd_tmp[6][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [3]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [4]),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [4]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [5]),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][6]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [5]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [6]),
        .O(\loop[5].remd_tmp[6][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][7]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [6]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [7]),
        .O(\loop[5].remd_tmp[6][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][7]_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [6]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [7]),
        .O(\loop[5].remd_tmp[6][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][7]_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [5]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [6]),
        .O(\loop[5].remd_tmp[6][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][7]_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [4]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [5]),
        .O(\loop[5].remd_tmp[6][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[5].remd_tmp[6][7]_i_6 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [3]),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [4]),
        .O(\loop[5].remd_tmp[6][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][8]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [7]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [8]),
        .O(\loop[5].remd_tmp[6][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][9]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_10 [8]),
        .I1(\cal_tmp[5]_76 ),
        .I2(\cal_tmp[5]__0 [9]),
        .O(\loop[5].remd_tmp[6][9]_i_1_n_0 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [0]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][10]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [10]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][11]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [11]),
        .R(1'b0));
  CARRY4 \loop[5].remd_tmp_reg[6][11]_i_2 
       (.CI(\loop[5].remd_tmp_reg[6][7]_i_2_n_0 ),
        .CO({\loop[5].remd_tmp_reg[6][11]_i_2_n_0 ,\loop[5].remd_tmp_reg[6][11]_i_2_n_1 ,\loop[5].remd_tmp_reg[6][11]_i_2_n_2 ,\loop[5].remd_tmp_reg[6][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_10 [10:7]),
        .O(\cal_tmp[5]__0 [11:8]),
        .S({\loop[5].remd_tmp[6][11]_i_3_n_0 ,\loop[5].remd_tmp[6][11]_i_4_n_0 ,\loop[5].remd_tmp[6][11]_i_5_n_0 ,\loop[5].remd_tmp[6][11]_i_6_n_0 }));
  FDRE \loop[5].remd_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][12]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [12]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][13]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [13]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][14]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [14]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][15]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [15]),
        .R(1'b0));
  CARRY4 \loop[5].remd_tmp_reg[6][15]_i_2 
       (.CI(\loop[5].remd_tmp_reg[6][11]_i_2_n_0 ),
        .CO({\loop[5].remd_tmp_reg[6][15]_i_2_n_0 ,\loop[5].remd_tmp_reg[6][15]_i_2_n_1 ,\loop[5].remd_tmp_reg[6][15]_i_2_n_2 ,\loop[5].remd_tmp_reg[6][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_10 [14:11]),
        .O(\cal_tmp[5]__0 [15:12]),
        .S({\loop[5].remd_tmp[6][15]_i_3_n_0 ,\loop[5].remd_tmp[6][15]_i_4_n_0 ,\loop[5].remd_tmp[6][15]_i_5_n_0 ,\loop[5].remd_tmp[6][15]_i_6_n_0 }));
  FDRE \loop[5].remd_tmp_reg[6][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][16]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [16]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][17]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [17]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][18]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [18]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][19]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [19]),
        .R(1'b0));
  CARRY4 \loop[5].remd_tmp_reg[6][19]_i_2 
       (.CI(\loop[5].remd_tmp_reg[6][15]_i_2_n_0 ),
        .CO({\loop[5].remd_tmp_reg[6][19]_i_2_n_0 ,\loop[5].remd_tmp_reg[6][19]_i_2_n_1 ,\loop[5].remd_tmp_reg[6][19]_i_2_n_2 ,\loop[5].remd_tmp_reg[6][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_10 [18:15]),
        .O(\cal_tmp[5]__0 [19:16]),
        .S({\loop[5].remd_tmp[6][19]_i_3_n_0 ,\loop[5].remd_tmp[6][19]_i_4_n_0 ,\loop[5].remd_tmp[6][19]_i_5_n_0 ,\loop[5].remd_tmp[6][19]_i_6_n_0 }));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [1]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][20]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [20]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][21]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [21]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][22]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [22]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][23]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [23]),
        .R(1'b0));
  CARRY4 \loop[5].remd_tmp_reg[6][23]_i_2 
       (.CI(\loop[5].remd_tmp_reg[6][19]_i_2_n_0 ),
        .CO({\loop[5].remd_tmp_reg[6][23]_i_2_n_0 ,\loop[5].remd_tmp_reg[6][23]_i_2_n_1 ,\loop[5].remd_tmp_reg[6][23]_i_2_n_2 ,\loop[5].remd_tmp_reg[6][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_10 [22:19]),
        .O(\cal_tmp[5]__0 [23:20]),
        .S({\loop[5].remd_tmp[6][23]_i_3_n_0 ,\loop[5].remd_tmp[6][23]_i_4_n_0 ,\loop[5].remd_tmp[6][23]_i_5_n_0 ,\loop[5].remd_tmp[6][23]_i_6_n_0 }));
  FDRE \loop[5].remd_tmp_reg[6][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][24]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [24]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][25]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [25]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][26]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [26]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][27]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [27]),
        .R(1'b0));
  CARRY4 \loop[5].remd_tmp_reg[6][27]_i_2 
       (.CI(\loop[5].remd_tmp_reg[6][23]_i_2_n_0 ),
        .CO({\loop[5].remd_tmp_reg[6][27]_i_2_n_0 ,\loop[5].remd_tmp_reg[6][27]_i_2_n_1 ,\loop[5].remd_tmp_reg[6][27]_i_2_n_2 ,\loop[5].remd_tmp_reg[6][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_10 [26:23]),
        .O(\cal_tmp[5]__0 [27:24]),
        .S({\loop[5].remd_tmp[6][27]_i_3_n_0 ,\loop[5].remd_tmp[6][27]_i_4_n_0 ,\loop[5].remd_tmp[6][27]_i_5_n_0 ,\loop[5].remd_tmp[6][27]_i_6_n_0 }));
  FDRE \loop[5].remd_tmp_reg[6][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][28]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [28]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][29]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [29]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [2]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][30]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [30]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][31]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [31]),
        .R(1'b0));
  CARRY4 \loop[5].remd_tmp_reg[6][31]_i_2 
       (.CI(\loop[5].remd_tmp_reg[6][27]_i_2_n_0 ),
        .CO({\loop[5].remd_tmp_reg[6][31]_i_2_n_0 ,\loop[5].remd_tmp_reg[6][31]_i_2_n_1 ,\loop[5].remd_tmp_reg[6][31]_i_2_n_2 ,\loop[5].remd_tmp_reg[6][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_10 [30:27]),
        .O(\cal_tmp[5]__0 [31:28]),
        .S({\loop[5].remd_tmp[6][31]_i_3_n_0 ,\loop[5].remd_tmp[6][31]_i_4_n_0 ,\loop[5].remd_tmp[6][31]_i_5_n_0 ,\loop[5].remd_tmp[6][31]_i_6_n_0 }));
  FDRE \loop[5].remd_tmp_reg[6][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][32]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [32]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][33]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [33]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][34]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [34]),
        .R(1'b0));
  CARRY4 \loop[5].remd_tmp_reg[6][34]_i_2 
       (.CI(\loop[5].remd_tmp_reg[6][34]_i_3_n_0 ),
        .CO(\NLW_loop[5].remd_tmp_reg[6][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[5].remd_tmp_reg[6][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[5]_76 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[5].remd_tmp_reg[6][34]_i_3 
       (.CI(\loop[5].remd_tmp_reg[6][31]_i_2_n_0 ),
        .CO({\loop[5].remd_tmp_reg[6][34]_i_3_n_0 ,\loop[5].remd_tmp_reg[6][34]_i_3_n_1 ,\loop[5].remd_tmp_reg[6][34]_i_3_n_2 ,\loop[5].remd_tmp_reg[6][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_10 [34:31]),
        .O({\NLW_loop[5].remd_tmp_reg[6][34]_i_3_O_UNCONNECTED [3],\cal_tmp[5]__0 [34:32]}),
        .S({\loop[5].remd_tmp[6][34]_i_4_n_0 ,\loop[5].remd_tmp[6][34]_i_5_n_0 ,\loop[5].remd_tmp[6][34]_i_6_n_0 ,\loop[5].remd_tmp[6][34]_i_7_n_0 }));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [3]),
        .R(1'b0));
  CARRY4 \loop[5].remd_tmp_reg[6][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[5].remd_tmp_reg[6][3]_i_2_n_0 ,\loop[5].remd_tmp_reg[6][3]_i_2_n_1 ,\loop[5].remd_tmp_reg[6][3]_i_2_n_2 ,\loop[5].remd_tmp_reg[6][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg[5]_10 [2:0],\loop[4].dividend_tmp_reg[5][35]__0_n_0 }),
        .O(\cal_tmp[5]__0 [3:0]),
        .S({\loop[5].remd_tmp[6][3]_i_3_n_0 ,\loop[5].remd_tmp[6][3]_i_4_n_0 ,\loop[5].remd_tmp[6][3]_i_5_n_0 ,\loop[5].remd_tmp[6][3]_i_6_n_0 }));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [4]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [5]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][6]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [6]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][7]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [7]),
        .R(1'b0));
  CARRY4 \loop[5].remd_tmp_reg[6][7]_i_2 
       (.CI(\loop[5].remd_tmp_reg[6][3]_i_2_n_0 ),
        .CO({\loop[5].remd_tmp_reg[6][7]_i_2_n_0 ,\loop[5].remd_tmp_reg[6][7]_i_2_n_1 ,\loop[5].remd_tmp_reg[6][7]_i_2_n_2 ,\loop[5].remd_tmp_reg[6][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_10 [6:3]),
        .O(\cal_tmp[5]__0 [7:4]),
        .S({\loop[5].remd_tmp[6][7]_i_3_n_0 ,\loop[5].remd_tmp[6][7]_i_4_n_0 ,\loop[5].remd_tmp[6][7]_i_5_n_0 ,\loop[5].remd_tmp[6][7]_i_6_n_0 }));
  FDRE \loop[5].remd_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][8]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [8]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].remd_tmp[6][9]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_12 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[6].dividend_tmp_reg[7][34]_srl8 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][34]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[22]),
        .Q(\loop[6].dividend_tmp_reg[7][34]_srl8_n_0 ));
  FDRE \loop[6].dividend_tmp_reg[7][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].dividend_tmp_reg[6][34]_srl7_n_0 ),
        .Q(\loop[6].dividend_tmp_reg[7][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [10]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [10]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [11]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [11]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [12]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [12]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [13]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [13]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [14]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [14]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [15]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [15]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [16]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [16]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [17]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [17]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [18]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [18]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [19]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [19]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [20]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [20]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [21]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [21]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [22]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [22]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [23]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [23]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [24]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [24]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [25]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [25]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [26]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [26]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [27]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [27]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [28]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [28]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [29]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [29]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [2]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [2]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [30]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [30]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [31]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [31]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [32]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [32]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [33]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [33]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [3]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [3]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [4]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [4]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [5]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [5]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [6]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [6]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [7]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [7]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [8]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [8]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[5].divisor_tmp_reg[6]_11 [9]),
        .Q(\loop[6].divisor_tmp_reg[7]_13 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[5].dividend_tmp_reg[6][35]__0_n_0 ),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [0]),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][10]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [9]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [10]),
        .O(\loop[6].remd_tmp[7][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][11]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [10]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [11]),
        .O(\loop[6].remd_tmp[7][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][11]_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [10]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [11]),
        .O(\loop[6].remd_tmp[7][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][11]_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [9]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [10]),
        .O(\loop[6].remd_tmp[7][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][11]_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [8]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [9]),
        .O(\loop[6].remd_tmp[7][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][11]_i_6 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [7]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [8]),
        .O(\loop[6].remd_tmp[7][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][12]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [11]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [12]),
        .O(\loop[6].remd_tmp[7][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][13]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [12]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [13]),
        .O(\loop[6].remd_tmp[7][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][14]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [13]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [14]),
        .O(\loop[6].remd_tmp[7][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][15]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [14]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [15]),
        .O(\loop[6].remd_tmp[7][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][15]_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [14]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [15]),
        .O(\loop[6].remd_tmp[7][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][15]_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [13]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [14]),
        .O(\loop[6].remd_tmp[7][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][15]_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [12]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [13]),
        .O(\loop[6].remd_tmp[7][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][15]_i_6 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [11]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [12]),
        .O(\loop[6].remd_tmp[7][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][16]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [15]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [16]),
        .O(\loop[6].remd_tmp[7][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][17]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [16]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [17]),
        .O(\loop[6].remd_tmp[7][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][18]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [17]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [18]),
        .O(\loop[6].remd_tmp[7][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][19]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [18]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [19]),
        .O(\loop[6].remd_tmp[7][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][19]_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [18]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [19]),
        .O(\loop[6].remd_tmp[7][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][19]_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [17]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [18]),
        .O(\loop[6].remd_tmp[7][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][19]_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [16]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [17]),
        .O(\loop[6].remd_tmp[7][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][19]_i_6 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [15]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [16]),
        .O(\loop[6].remd_tmp[7][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [0]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [1]),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][20]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [19]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [20]),
        .O(\loop[6].remd_tmp[7][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][21]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [20]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [21]),
        .O(\loop[6].remd_tmp[7][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][22]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [21]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [22]),
        .O(\loop[6].remd_tmp[7][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][23]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [22]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [23]),
        .O(\loop[6].remd_tmp[7][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][23]_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [22]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [23]),
        .O(\loop[6].remd_tmp[7][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][23]_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [21]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [22]),
        .O(\loop[6].remd_tmp[7][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][23]_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [20]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [21]),
        .O(\loop[6].remd_tmp[7][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][23]_i_6 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [19]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [20]),
        .O(\loop[6].remd_tmp[7][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][24]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [23]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [24]),
        .O(\loop[6].remd_tmp[7][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][25]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [24]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [25]),
        .O(\loop[6].remd_tmp[7][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][26]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [25]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [26]),
        .O(\loop[6].remd_tmp[7][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][27]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [26]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [27]),
        .O(\loop[6].remd_tmp[7][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][27]_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [26]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [27]),
        .O(\loop[6].remd_tmp[7][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][27]_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [25]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [26]),
        .O(\loop[6].remd_tmp[7][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][27]_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [24]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [25]),
        .O(\loop[6].remd_tmp[7][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][27]_i_6 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [23]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [24]),
        .O(\loop[6].remd_tmp[7][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][28]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [27]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [28]),
        .O(\loop[6].remd_tmp[7][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][29]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [28]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [29]),
        .O(\loop[6].remd_tmp[7][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [1]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [2]),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][30]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [29]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [30]),
        .O(\loop[6].remd_tmp[7][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][31]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [30]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [31]),
        .O(\loop[6].remd_tmp[7][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][31]_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [30]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [31]),
        .O(\loop[6].remd_tmp[7][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][31]_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [29]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [30]),
        .O(\loop[6].remd_tmp[7][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][31]_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [28]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [29]),
        .O(\loop[6].remd_tmp[7][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][31]_i_6 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [27]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [28]),
        .O(\loop[6].remd_tmp[7][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][32]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [31]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [32]),
        .O(\loop[6].remd_tmp[7][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][33]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [32]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [33]),
        .O(\loop[6].remd_tmp[7][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][34]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [33]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [34]),
        .O(\loop[6].remd_tmp[7][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[6].remd_tmp[7][34]_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [34]),
        .O(\loop[6].remd_tmp[7][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[6].remd_tmp[7][34]_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [33]),
        .O(\loop[6].remd_tmp[7][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][34]_i_6 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [32]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [33]),
        .O(\loop[6].remd_tmp[7][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][34]_i_7 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [31]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [32]),
        .O(\loop[6].remd_tmp[7][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [2]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [3]),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][3]_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [2]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [3]),
        .O(\loop[6].remd_tmp[7][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][3]_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [1]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [2]),
        .O(\loop[6].remd_tmp[7][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[6].remd_tmp[7][3]_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [0]),
        .O(\loop[6].remd_tmp[7][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[6].remd_tmp[7][3]_i_6 
       (.I0(\loop[5].dividend_tmp_reg[6][35]__0_n_0 ),
        .O(\loop[6].remd_tmp[7][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [3]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [4]),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [4]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [5]),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [5]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [6]),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][7]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [6]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [7]),
        .O(\loop[6].remd_tmp[7][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][7]_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [6]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [7]),
        .O(\loop[6].remd_tmp[7][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][7]_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [5]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [6]),
        .O(\loop[6].remd_tmp[7][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][7]_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [4]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [5]),
        .O(\loop[6].remd_tmp[7][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][7]_i_6 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [3]),
        .I1(\loop[5].divisor_tmp_reg[6]_11 [4]),
        .O(\loop[6].remd_tmp[7][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][8]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [7]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [8]),
        .O(\loop[6].remd_tmp[7][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][9]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_12 [8]),
        .I1(\cal_tmp[6]_77 ),
        .I2(\cal_tmp[6]__0 [9]),
        .O(\loop[6].remd_tmp[7][9]_i_1_n_0 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [0]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][10]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [10]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][11]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [11]),
        .R(1'b0));
  CARRY4 \loop[6].remd_tmp_reg[7][11]_i_2 
       (.CI(\loop[6].remd_tmp_reg[7][7]_i_2_n_0 ),
        .CO({\loop[6].remd_tmp_reg[7][11]_i_2_n_0 ,\loop[6].remd_tmp_reg[7][11]_i_2_n_1 ,\loop[6].remd_tmp_reg[7][11]_i_2_n_2 ,\loop[6].remd_tmp_reg[7][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_12 [10:7]),
        .O(\cal_tmp[6]__0 [11:8]),
        .S({\loop[6].remd_tmp[7][11]_i_3_n_0 ,\loop[6].remd_tmp[7][11]_i_4_n_0 ,\loop[6].remd_tmp[7][11]_i_5_n_0 ,\loop[6].remd_tmp[7][11]_i_6_n_0 }));
  FDRE \loop[6].remd_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][12]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [12]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][13]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [13]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][14]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [14]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][15]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [15]),
        .R(1'b0));
  CARRY4 \loop[6].remd_tmp_reg[7][15]_i_2 
       (.CI(\loop[6].remd_tmp_reg[7][11]_i_2_n_0 ),
        .CO({\loop[6].remd_tmp_reg[7][15]_i_2_n_0 ,\loop[6].remd_tmp_reg[7][15]_i_2_n_1 ,\loop[6].remd_tmp_reg[7][15]_i_2_n_2 ,\loop[6].remd_tmp_reg[7][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_12 [14:11]),
        .O(\cal_tmp[6]__0 [15:12]),
        .S({\loop[6].remd_tmp[7][15]_i_3_n_0 ,\loop[6].remd_tmp[7][15]_i_4_n_0 ,\loop[6].remd_tmp[7][15]_i_5_n_0 ,\loop[6].remd_tmp[7][15]_i_6_n_0 }));
  FDRE \loop[6].remd_tmp_reg[7][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][16]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [16]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][17]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [17]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][18]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [18]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][19]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [19]),
        .R(1'b0));
  CARRY4 \loop[6].remd_tmp_reg[7][19]_i_2 
       (.CI(\loop[6].remd_tmp_reg[7][15]_i_2_n_0 ),
        .CO({\loop[6].remd_tmp_reg[7][19]_i_2_n_0 ,\loop[6].remd_tmp_reg[7][19]_i_2_n_1 ,\loop[6].remd_tmp_reg[7][19]_i_2_n_2 ,\loop[6].remd_tmp_reg[7][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_12 [18:15]),
        .O(\cal_tmp[6]__0 [19:16]),
        .S({\loop[6].remd_tmp[7][19]_i_3_n_0 ,\loop[6].remd_tmp[7][19]_i_4_n_0 ,\loop[6].remd_tmp[7][19]_i_5_n_0 ,\loop[6].remd_tmp[7][19]_i_6_n_0 }));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [1]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][20]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [20]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][21]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [21]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][22]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [22]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][23]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [23]),
        .R(1'b0));
  CARRY4 \loop[6].remd_tmp_reg[7][23]_i_2 
       (.CI(\loop[6].remd_tmp_reg[7][19]_i_2_n_0 ),
        .CO({\loop[6].remd_tmp_reg[7][23]_i_2_n_0 ,\loop[6].remd_tmp_reg[7][23]_i_2_n_1 ,\loop[6].remd_tmp_reg[7][23]_i_2_n_2 ,\loop[6].remd_tmp_reg[7][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_12 [22:19]),
        .O(\cal_tmp[6]__0 [23:20]),
        .S({\loop[6].remd_tmp[7][23]_i_3_n_0 ,\loop[6].remd_tmp[7][23]_i_4_n_0 ,\loop[6].remd_tmp[7][23]_i_5_n_0 ,\loop[6].remd_tmp[7][23]_i_6_n_0 }));
  FDRE \loop[6].remd_tmp_reg[7][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][24]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [24]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][25]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [25]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][26]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [26]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][27]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [27]),
        .R(1'b0));
  CARRY4 \loop[6].remd_tmp_reg[7][27]_i_2 
       (.CI(\loop[6].remd_tmp_reg[7][23]_i_2_n_0 ),
        .CO({\loop[6].remd_tmp_reg[7][27]_i_2_n_0 ,\loop[6].remd_tmp_reg[7][27]_i_2_n_1 ,\loop[6].remd_tmp_reg[7][27]_i_2_n_2 ,\loop[6].remd_tmp_reg[7][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_12 [26:23]),
        .O(\cal_tmp[6]__0 [27:24]),
        .S({\loop[6].remd_tmp[7][27]_i_3_n_0 ,\loop[6].remd_tmp[7][27]_i_4_n_0 ,\loop[6].remd_tmp[7][27]_i_5_n_0 ,\loop[6].remd_tmp[7][27]_i_6_n_0 }));
  FDRE \loop[6].remd_tmp_reg[7][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][28]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [28]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][29]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [29]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [2]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][30]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [30]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][31]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [31]),
        .R(1'b0));
  CARRY4 \loop[6].remd_tmp_reg[7][31]_i_2 
       (.CI(\loop[6].remd_tmp_reg[7][27]_i_2_n_0 ),
        .CO({\loop[6].remd_tmp_reg[7][31]_i_2_n_0 ,\loop[6].remd_tmp_reg[7][31]_i_2_n_1 ,\loop[6].remd_tmp_reg[7][31]_i_2_n_2 ,\loop[6].remd_tmp_reg[7][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_12 [30:27]),
        .O(\cal_tmp[6]__0 [31:28]),
        .S({\loop[6].remd_tmp[7][31]_i_3_n_0 ,\loop[6].remd_tmp[7][31]_i_4_n_0 ,\loop[6].remd_tmp[7][31]_i_5_n_0 ,\loop[6].remd_tmp[7][31]_i_6_n_0 }));
  FDRE \loop[6].remd_tmp_reg[7][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][32]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [32]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][33]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [33]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][34]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [34]),
        .R(1'b0));
  CARRY4 \loop[6].remd_tmp_reg[7][34]_i_2 
       (.CI(\loop[6].remd_tmp_reg[7][34]_i_3_n_0 ),
        .CO(\NLW_loop[6].remd_tmp_reg[7][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[6].remd_tmp_reg[7][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[6]_77 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[6].remd_tmp_reg[7][34]_i_3 
       (.CI(\loop[6].remd_tmp_reg[7][31]_i_2_n_0 ),
        .CO({\loop[6].remd_tmp_reg[7][34]_i_3_n_0 ,\loop[6].remd_tmp_reg[7][34]_i_3_n_1 ,\loop[6].remd_tmp_reg[7][34]_i_3_n_2 ,\loop[6].remd_tmp_reg[7][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_12 [34:31]),
        .O({\NLW_loop[6].remd_tmp_reg[7][34]_i_3_O_UNCONNECTED [3],\cal_tmp[6]__0 [34:32]}),
        .S({\loop[6].remd_tmp[7][34]_i_4_n_0 ,\loop[6].remd_tmp[7][34]_i_5_n_0 ,\loop[6].remd_tmp[7][34]_i_6_n_0 ,\loop[6].remd_tmp[7][34]_i_7_n_0 }));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [3]),
        .R(1'b0));
  CARRY4 \loop[6].remd_tmp_reg[7][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[6].remd_tmp_reg[7][3]_i_2_n_0 ,\loop[6].remd_tmp_reg[7][3]_i_2_n_1 ,\loop[6].remd_tmp_reg[7][3]_i_2_n_2 ,\loop[6].remd_tmp_reg[7][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg[6]_12 [2:0],\loop[5].dividend_tmp_reg[6][35]__0_n_0 }),
        .O(\cal_tmp[6]__0 [3:0]),
        .S({\loop[6].remd_tmp[7][3]_i_3_n_0 ,\loop[6].remd_tmp[7][3]_i_4_n_0 ,\loop[6].remd_tmp[7][3]_i_5_n_0 ,\loop[6].remd_tmp[7][3]_i_6_n_0 }));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [4]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [5]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [6]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][7]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [7]),
        .R(1'b0));
  CARRY4 \loop[6].remd_tmp_reg[7][7]_i_2 
       (.CI(\loop[6].remd_tmp_reg[7][3]_i_2_n_0 ),
        .CO({\loop[6].remd_tmp_reg[7][7]_i_2_n_0 ,\loop[6].remd_tmp_reg[7][7]_i_2_n_1 ,\loop[6].remd_tmp_reg[7][7]_i_2_n_2 ,\loop[6].remd_tmp_reg[7][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_12 [6:3]),
        .O(\cal_tmp[6]__0 [7:4]),
        .S({\loop[6].remd_tmp[7][7]_i_3_n_0 ,\loop[6].remd_tmp[7][7]_i_4_n_0 ,\loop[6].remd_tmp[7][7]_i_5_n_0 ,\loop[6].remd_tmp[7][7]_i_6_n_0 }));
  FDRE \loop[6].remd_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][8]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [8]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].remd_tmp[7][9]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_14 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[7].dividend_tmp_reg[8][34]_srl9 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][34]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[21]),
        .Q(\loop[7].dividend_tmp_reg[8][34]_srl9_n_0 ));
  FDRE \loop[7].dividend_tmp_reg[8][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].dividend_tmp_reg[7][34]_srl8_n_0 ),
        .Q(\loop[7].dividend_tmp_reg[8][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [10]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [10]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [11]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [11]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [12]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [12]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [13]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [13]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [14]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [14]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [15]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [15]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [16]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [16]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [17]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [17]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [18]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [18]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [19]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [19]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [20]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [20]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [21]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [21]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [22]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [22]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [23]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [23]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [24]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [24]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [25]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [25]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [26]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [26]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [27]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [27]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [28]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [28]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [29]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [29]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [2]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [2]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [30]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [30]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [31]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [31]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [32]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [32]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [33]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [33]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [3]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [3]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [4]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [4]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [5]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [5]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [6]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [6]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [7]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [7]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [8]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [8]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[6].divisor_tmp_reg[7]_13 [9]),
        .Q(\loop[7].divisor_tmp_reg[8]_15 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][35]__0_n_0 ),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [0]),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][10]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [9]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [10]),
        .O(\loop[7].remd_tmp[8][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][11]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [10]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [11]),
        .O(\loop[7].remd_tmp[8][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][11]_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [10]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [11]),
        .O(\loop[7].remd_tmp[8][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][11]_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [9]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [10]),
        .O(\loop[7].remd_tmp[8][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][11]_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [8]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [9]),
        .O(\loop[7].remd_tmp[8][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][11]_i_6 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [7]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [8]),
        .O(\loop[7].remd_tmp[8][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][12]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [11]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [12]),
        .O(\loop[7].remd_tmp[8][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][13]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [12]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [13]),
        .O(\loop[7].remd_tmp[8][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][14]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [13]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [14]),
        .O(\loop[7].remd_tmp[8][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][15]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [14]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [15]),
        .O(\loop[7].remd_tmp[8][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][15]_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [14]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [15]),
        .O(\loop[7].remd_tmp[8][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][15]_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [13]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [14]),
        .O(\loop[7].remd_tmp[8][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][15]_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [12]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [13]),
        .O(\loop[7].remd_tmp[8][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][15]_i_6 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [11]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [12]),
        .O(\loop[7].remd_tmp[8][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][16]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [15]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [16]),
        .O(\loop[7].remd_tmp[8][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][17]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [16]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [17]),
        .O(\loop[7].remd_tmp[8][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][18]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [17]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [18]),
        .O(\loop[7].remd_tmp[8][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][19]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [18]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [19]),
        .O(\loop[7].remd_tmp[8][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][19]_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [18]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [19]),
        .O(\loop[7].remd_tmp[8][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][19]_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [17]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [18]),
        .O(\loop[7].remd_tmp[8][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][19]_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [16]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [17]),
        .O(\loop[7].remd_tmp[8][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][19]_i_6 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [15]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [16]),
        .O(\loop[7].remd_tmp[8][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [0]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [1]),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][20]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [19]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [20]),
        .O(\loop[7].remd_tmp[8][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][21]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [20]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [21]),
        .O(\loop[7].remd_tmp[8][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][22]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [21]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [22]),
        .O(\loop[7].remd_tmp[8][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][23]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [22]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [23]),
        .O(\loop[7].remd_tmp[8][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][23]_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [22]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [23]),
        .O(\loop[7].remd_tmp[8][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][23]_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [21]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [22]),
        .O(\loop[7].remd_tmp[8][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][23]_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [20]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [21]),
        .O(\loop[7].remd_tmp[8][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][23]_i_6 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [19]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [20]),
        .O(\loop[7].remd_tmp[8][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][24]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [23]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [24]),
        .O(\loop[7].remd_tmp[8][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][25]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [24]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [25]),
        .O(\loop[7].remd_tmp[8][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][26]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [25]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [26]),
        .O(\loop[7].remd_tmp[8][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][27]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [26]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [27]),
        .O(\loop[7].remd_tmp[8][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][27]_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [26]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [27]),
        .O(\loop[7].remd_tmp[8][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][27]_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [25]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [26]),
        .O(\loop[7].remd_tmp[8][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][27]_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [24]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [25]),
        .O(\loop[7].remd_tmp[8][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][27]_i_6 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [23]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [24]),
        .O(\loop[7].remd_tmp[8][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][28]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [27]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [28]),
        .O(\loop[7].remd_tmp[8][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][29]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [28]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [29]),
        .O(\loop[7].remd_tmp[8][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [1]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [2]),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][30]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [29]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [30]),
        .O(\loop[7].remd_tmp[8][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][31]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [30]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [31]),
        .O(\loop[7].remd_tmp[8][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][31]_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [30]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [31]),
        .O(\loop[7].remd_tmp[8][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][31]_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [29]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [30]),
        .O(\loop[7].remd_tmp[8][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][31]_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [28]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [29]),
        .O(\loop[7].remd_tmp[8][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][31]_i_6 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [27]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [28]),
        .O(\loop[7].remd_tmp[8][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][32]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [31]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [32]),
        .O(\loop[7].remd_tmp[8][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][33]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [32]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [33]),
        .O(\loop[7].remd_tmp[8][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][34]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [33]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [34]),
        .O(\loop[7].remd_tmp[8][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[7].remd_tmp[8][34]_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [34]),
        .O(\loop[7].remd_tmp[8][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[7].remd_tmp[8][34]_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [33]),
        .O(\loop[7].remd_tmp[8][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][34]_i_6 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [32]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [33]),
        .O(\loop[7].remd_tmp[8][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][34]_i_7 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [31]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [32]),
        .O(\loop[7].remd_tmp[8][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [2]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [3]),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][3]_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [2]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [3]),
        .O(\loop[7].remd_tmp[8][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][3]_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [1]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [2]),
        .O(\loop[7].remd_tmp[8][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[7].remd_tmp[8][3]_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [0]),
        .O(\loop[7].remd_tmp[8][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[7].remd_tmp[8][3]_i_6 
       (.I0(\loop[6].dividend_tmp_reg[7][35]__0_n_0 ),
        .O(\loop[7].remd_tmp[8][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [3]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [4]),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [4]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [5]),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [5]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [6]),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [6]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [7]),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][7]_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [6]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [7]),
        .O(\loop[7].remd_tmp[8][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][7]_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [5]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [6]),
        .O(\loop[7].remd_tmp[8][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][7]_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [4]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [5]),
        .O(\loop[7].remd_tmp[8][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[7].remd_tmp[8][7]_i_6 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [3]),
        .I1(\loop[6].divisor_tmp_reg[7]_13 [4]),
        .O(\loop[7].remd_tmp[8][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][8]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [7]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [8]),
        .O(\loop[7].remd_tmp[8][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][9]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_14 [8]),
        .I1(\cal_tmp[7]_78 ),
        .I2(\cal_tmp[7]__0 [9]),
        .O(\loop[7].remd_tmp[8][9]_i_1_n_0 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [0]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][10]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [10]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][11]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [11]),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][11]_i_2 
       (.CI(\loop[7].remd_tmp_reg[8][7]_i_2_n_0 ),
        .CO({\loop[7].remd_tmp_reg[8][11]_i_2_n_0 ,\loop[7].remd_tmp_reg[8][11]_i_2_n_1 ,\loop[7].remd_tmp_reg[8][11]_i_2_n_2 ,\loop[7].remd_tmp_reg[8][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_14 [10:7]),
        .O(\cal_tmp[7]__0 [11:8]),
        .S({\loop[7].remd_tmp[8][11]_i_3_n_0 ,\loop[7].remd_tmp[8][11]_i_4_n_0 ,\loop[7].remd_tmp[8][11]_i_5_n_0 ,\loop[7].remd_tmp[8][11]_i_6_n_0 }));
  FDRE \loop[7].remd_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][12]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [12]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][13]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [13]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][14]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [14]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][15]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [15]),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][15]_i_2 
       (.CI(\loop[7].remd_tmp_reg[8][11]_i_2_n_0 ),
        .CO({\loop[7].remd_tmp_reg[8][15]_i_2_n_0 ,\loop[7].remd_tmp_reg[8][15]_i_2_n_1 ,\loop[7].remd_tmp_reg[8][15]_i_2_n_2 ,\loop[7].remd_tmp_reg[8][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_14 [14:11]),
        .O(\cal_tmp[7]__0 [15:12]),
        .S({\loop[7].remd_tmp[8][15]_i_3_n_0 ,\loop[7].remd_tmp[8][15]_i_4_n_0 ,\loop[7].remd_tmp[8][15]_i_5_n_0 ,\loop[7].remd_tmp[8][15]_i_6_n_0 }));
  FDRE \loop[7].remd_tmp_reg[8][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][16]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [16]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][17]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [17]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][18]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [18]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][19]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [19]),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][19]_i_2 
       (.CI(\loop[7].remd_tmp_reg[8][15]_i_2_n_0 ),
        .CO({\loop[7].remd_tmp_reg[8][19]_i_2_n_0 ,\loop[7].remd_tmp_reg[8][19]_i_2_n_1 ,\loop[7].remd_tmp_reg[8][19]_i_2_n_2 ,\loop[7].remd_tmp_reg[8][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_14 [18:15]),
        .O(\cal_tmp[7]__0 [19:16]),
        .S({\loop[7].remd_tmp[8][19]_i_3_n_0 ,\loop[7].remd_tmp[8][19]_i_4_n_0 ,\loop[7].remd_tmp[8][19]_i_5_n_0 ,\loop[7].remd_tmp[8][19]_i_6_n_0 }));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [1]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][20]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [20]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][21]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [21]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][22]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [22]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][23]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [23]),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][23]_i_2 
       (.CI(\loop[7].remd_tmp_reg[8][19]_i_2_n_0 ),
        .CO({\loop[7].remd_tmp_reg[8][23]_i_2_n_0 ,\loop[7].remd_tmp_reg[8][23]_i_2_n_1 ,\loop[7].remd_tmp_reg[8][23]_i_2_n_2 ,\loop[7].remd_tmp_reg[8][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_14 [22:19]),
        .O(\cal_tmp[7]__0 [23:20]),
        .S({\loop[7].remd_tmp[8][23]_i_3_n_0 ,\loop[7].remd_tmp[8][23]_i_4_n_0 ,\loop[7].remd_tmp[8][23]_i_5_n_0 ,\loop[7].remd_tmp[8][23]_i_6_n_0 }));
  FDRE \loop[7].remd_tmp_reg[8][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][24]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [24]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][25]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [25]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][26]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [26]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][27]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [27]),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][27]_i_2 
       (.CI(\loop[7].remd_tmp_reg[8][23]_i_2_n_0 ),
        .CO({\loop[7].remd_tmp_reg[8][27]_i_2_n_0 ,\loop[7].remd_tmp_reg[8][27]_i_2_n_1 ,\loop[7].remd_tmp_reg[8][27]_i_2_n_2 ,\loop[7].remd_tmp_reg[8][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_14 [26:23]),
        .O(\cal_tmp[7]__0 [27:24]),
        .S({\loop[7].remd_tmp[8][27]_i_3_n_0 ,\loop[7].remd_tmp[8][27]_i_4_n_0 ,\loop[7].remd_tmp[8][27]_i_5_n_0 ,\loop[7].remd_tmp[8][27]_i_6_n_0 }));
  FDRE \loop[7].remd_tmp_reg[8][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][28]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [28]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][29]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [29]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [2]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][30]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [30]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][31]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [31]),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][31]_i_2 
       (.CI(\loop[7].remd_tmp_reg[8][27]_i_2_n_0 ),
        .CO({\loop[7].remd_tmp_reg[8][31]_i_2_n_0 ,\loop[7].remd_tmp_reg[8][31]_i_2_n_1 ,\loop[7].remd_tmp_reg[8][31]_i_2_n_2 ,\loop[7].remd_tmp_reg[8][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_14 [30:27]),
        .O(\cal_tmp[7]__0 [31:28]),
        .S({\loop[7].remd_tmp[8][31]_i_3_n_0 ,\loop[7].remd_tmp[8][31]_i_4_n_0 ,\loop[7].remd_tmp[8][31]_i_5_n_0 ,\loop[7].remd_tmp[8][31]_i_6_n_0 }));
  FDRE \loop[7].remd_tmp_reg[8][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][32]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [32]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][33]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [33]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][34]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [34]),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][34]_i_2 
       (.CI(\loop[7].remd_tmp_reg[8][34]_i_3_n_0 ),
        .CO(\NLW_loop[7].remd_tmp_reg[8][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[7].remd_tmp_reg[8][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[7]_78 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[7].remd_tmp_reg[8][34]_i_3 
       (.CI(\loop[7].remd_tmp_reg[8][31]_i_2_n_0 ),
        .CO({\loop[7].remd_tmp_reg[8][34]_i_3_n_0 ,\loop[7].remd_tmp_reg[8][34]_i_3_n_1 ,\loop[7].remd_tmp_reg[8][34]_i_3_n_2 ,\loop[7].remd_tmp_reg[8][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_14 [34:31]),
        .O({\NLW_loop[7].remd_tmp_reg[8][34]_i_3_O_UNCONNECTED [3],\cal_tmp[7]__0 [34:32]}),
        .S({\loop[7].remd_tmp[8][34]_i_4_n_0 ,\loop[7].remd_tmp[8][34]_i_5_n_0 ,\loop[7].remd_tmp[8][34]_i_6_n_0 ,\loop[7].remd_tmp[8][34]_i_7_n_0 }));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [3]),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[7].remd_tmp_reg[8][3]_i_2_n_0 ,\loop[7].remd_tmp_reg[8][3]_i_2_n_1 ,\loop[7].remd_tmp_reg[8][3]_i_2_n_2 ,\loop[7].remd_tmp_reg[8][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg[7]_14 [2:0],\loop[6].dividend_tmp_reg[7][35]__0_n_0 }),
        .O(\cal_tmp[7]__0 [3:0]),
        .S({\loop[7].remd_tmp[8][3]_i_3_n_0 ,\loop[7].remd_tmp[8][3]_i_4_n_0 ,\loop[7].remd_tmp[8][3]_i_5_n_0 ,\loop[7].remd_tmp[8][3]_i_6_n_0 }));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [4]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [5]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [6]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [7]),
        .R(1'b0));
  CARRY4 \loop[7].remd_tmp_reg[8][7]_i_2 
       (.CI(\loop[7].remd_tmp_reg[8][3]_i_2_n_0 ),
        .CO({\loop[7].remd_tmp_reg[8][7]_i_2_n_0 ,\loop[7].remd_tmp_reg[8][7]_i_2_n_1 ,\loop[7].remd_tmp_reg[8][7]_i_2_n_2 ,\loop[7].remd_tmp_reg[8][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_14 [6:3]),
        .O(\cal_tmp[7]__0 [7:4]),
        .S({\loop[7].remd_tmp[8][7]_i_3_n_0 ,\loop[7].remd_tmp[8][7]_i_4_n_0 ,\loop[7].remd_tmp[8][7]_i_5_n_0 ,\loop[7].remd_tmp[8][7]_i_6_n_0 }));
  FDRE \loop[7].remd_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][8]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [8]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].remd_tmp[8][9]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_16 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[8].dividend_tmp_reg[9] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[8].dividend_tmp_reg[9][34]_srl10 " *) 
  SRL16E \loop[8].dividend_tmp_reg[9][34]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[20]),
        .Q(\loop[8].dividend_tmp_reg[9][34]_srl10_n_0 ));
  FDRE \loop[8].dividend_tmp_reg[9][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].dividend_tmp_reg[8][34]_srl9_n_0 ),
        .Q(\loop[8].dividend_tmp_reg[9][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [10]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [10]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [11]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [11]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [12]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [12]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [13]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [13]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [14]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [14]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [15]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [15]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [16]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [16]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [17]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [17]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [18]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [18]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [19]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [19]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [20]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [20]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [21]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [21]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [22]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [22]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [23]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [23]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [24]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [24]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [25]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [25]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [26]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [26]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [27]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [27]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [28]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [28]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [29]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [29]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [2]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [2]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [30]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [30]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [31]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [31]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [32]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [32]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [33]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [33]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [3]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [3]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [4]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [4]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [5]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [5]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [6]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [6]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [7]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [7]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [8]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [8]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[7].divisor_tmp_reg[8]_15 [9]),
        .Q(\loop[8].divisor_tmp_reg[9]_17 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][35]__0_n_0 ),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [0]),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][10]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [9]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [10]),
        .O(\loop[8].remd_tmp[9][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][11]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [10]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [11]),
        .O(\loop[8].remd_tmp[9][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][11]_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [10]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [11]),
        .O(\loop[8].remd_tmp[9][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][11]_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [9]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [10]),
        .O(\loop[8].remd_tmp[9][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][11]_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [8]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [9]),
        .O(\loop[8].remd_tmp[9][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][11]_i_6 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [7]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [8]),
        .O(\loop[8].remd_tmp[9][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][12]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [11]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [12]),
        .O(\loop[8].remd_tmp[9][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][13]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [12]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [13]),
        .O(\loop[8].remd_tmp[9][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][14]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [13]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [14]),
        .O(\loop[8].remd_tmp[9][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][15]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [14]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [15]),
        .O(\loop[8].remd_tmp[9][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][15]_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [14]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [15]),
        .O(\loop[8].remd_tmp[9][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][15]_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [13]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [14]),
        .O(\loop[8].remd_tmp[9][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][15]_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [12]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [13]),
        .O(\loop[8].remd_tmp[9][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][15]_i_6 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [11]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [12]),
        .O(\loop[8].remd_tmp[9][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][16]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [15]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [16]),
        .O(\loop[8].remd_tmp[9][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][17]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [16]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [17]),
        .O(\loop[8].remd_tmp[9][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][18]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [17]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [18]),
        .O(\loop[8].remd_tmp[9][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][19]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [18]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [19]),
        .O(\loop[8].remd_tmp[9][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][19]_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [18]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [19]),
        .O(\loop[8].remd_tmp[9][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][19]_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [17]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [18]),
        .O(\loop[8].remd_tmp[9][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][19]_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [16]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [17]),
        .O(\loop[8].remd_tmp[9][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][19]_i_6 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [15]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [16]),
        .O(\loop[8].remd_tmp[9][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [0]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [1]),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][20]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [19]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [20]),
        .O(\loop[8].remd_tmp[9][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][21]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [20]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [21]),
        .O(\loop[8].remd_tmp[9][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][22]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [21]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [22]),
        .O(\loop[8].remd_tmp[9][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][23]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [22]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [23]),
        .O(\loop[8].remd_tmp[9][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][23]_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [22]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [23]),
        .O(\loop[8].remd_tmp[9][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][23]_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [21]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [22]),
        .O(\loop[8].remd_tmp[9][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][23]_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [20]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [21]),
        .O(\loop[8].remd_tmp[9][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][23]_i_6 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [19]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [20]),
        .O(\loop[8].remd_tmp[9][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][24]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [23]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [24]),
        .O(\loop[8].remd_tmp[9][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][25]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [24]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [25]),
        .O(\loop[8].remd_tmp[9][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][26]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [25]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [26]),
        .O(\loop[8].remd_tmp[9][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][27]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [26]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [27]),
        .O(\loop[8].remd_tmp[9][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][27]_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [26]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [27]),
        .O(\loop[8].remd_tmp[9][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][27]_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [25]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [26]),
        .O(\loop[8].remd_tmp[9][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][27]_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [24]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [25]),
        .O(\loop[8].remd_tmp[9][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][27]_i_6 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [23]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [24]),
        .O(\loop[8].remd_tmp[9][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][28]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [27]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [28]),
        .O(\loop[8].remd_tmp[9][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][29]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [28]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [29]),
        .O(\loop[8].remd_tmp[9][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [1]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [2]),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][30]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [29]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [30]),
        .O(\loop[8].remd_tmp[9][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][31]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [30]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [31]),
        .O(\loop[8].remd_tmp[9][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][31]_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [30]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [31]),
        .O(\loop[8].remd_tmp[9][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][31]_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [29]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [30]),
        .O(\loop[8].remd_tmp[9][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][31]_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [28]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [29]),
        .O(\loop[8].remd_tmp[9][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][31]_i_6 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [27]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [28]),
        .O(\loop[8].remd_tmp[9][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][32]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [31]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [32]),
        .O(\loop[8].remd_tmp[9][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][33]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [32]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [33]),
        .O(\loop[8].remd_tmp[9][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][34]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [33]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [34]),
        .O(\loop[8].remd_tmp[9][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[8].remd_tmp[9][34]_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [34]),
        .O(\loop[8].remd_tmp[9][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[8].remd_tmp[9][34]_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [33]),
        .O(\loop[8].remd_tmp[9][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][34]_i_6 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [32]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [33]),
        .O(\loop[8].remd_tmp[9][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][34]_i_7 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [31]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [32]),
        .O(\loop[8].remd_tmp[9][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [2]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [3]),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][3]_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [2]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [3]),
        .O(\loop[8].remd_tmp[9][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][3]_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [1]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [2]),
        .O(\loop[8].remd_tmp[9][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[8].remd_tmp[9][3]_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [0]),
        .O(\loop[8].remd_tmp[9][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[8].remd_tmp[9][3]_i_6 
       (.I0(\loop[7].dividend_tmp_reg[8][35]__0_n_0 ),
        .O(\loop[8].remd_tmp[9][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [3]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [4]),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [4]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [5]),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [5]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [6]),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [6]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [7]),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][7]_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [6]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [7]),
        .O(\loop[8].remd_tmp[9][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][7]_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [5]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [6]),
        .O(\loop[8].remd_tmp[9][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][7]_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [4]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [5]),
        .O(\loop[8].remd_tmp[9][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[8].remd_tmp[9][7]_i_6 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [3]),
        .I1(\loop[7].divisor_tmp_reg[8]_15 [4]),
        .O(\loop[8].remd_tmp[9][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [7]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [8]),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][9]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_16 [8]),
        .I1(\cal_tmp[8]_79 ),
        .I2(\cal_tmp[8]__0 [9]),
        .O(\loop[8].remd_tmp[9][9]_i_1_n_0 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [0]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][10]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [10]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][11]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [11]),
        .R(1'b0));
  CARRY4 \loop[8].remd_tmp_reg[9][11]_i_2 
       (.CI(\loop[8].remd_tmp_reg[9][7]_i_2_n_0 ),
        .CO({\loop[8].remd_tmp_reg[9][11]_i_2_n_0 ,\loop[8].remd_tmp_reg[9][11]_i_2_n_1 ,\loop[8].remd_tmp_reg[9][11]_i_2_n_2 ,\loop[8].remd_tmp_reg[9][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_16 [10:7]),
        .O(\cal_tmp[8]__0 [11:8]),
        .S({\loop[8].remd_tmp[9][11]_i_3_n_0 ,\loop[8].remd_tmp[9][11]_i_4_n_0 ,\loop[8].remd_tmp[9][11]_i_5_n_0 ,\loop[8].remd_tmp[9][11]_i_6_n_0 }));
  FDRE \loop[8].remd_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][12]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [12]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][13]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [13]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][14]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [14]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][15]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [15]),
        .R(1'b0));
  CARRY4 \loop[8].remd_tmp_reg[9][15]_i_2 
       (.CI(\loop[8].remd_tmp_reg[9][11]_i_2_n_0 ),
        .CO({\loop[8].remd_tmp_reg[9][15]_i_2_n_0 ,\loop[8].remd_tmp_reg[9][15]_i_2_n_1 ,\loop[8].remd_tmp_reg[9][15]_i_2_n_2 ,\loop[8].remd_tmp_reg[9][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_16 [14:11]),
        .O(\cal_tmp[8]__0 [15:12]),
        .S({\loop[8].remd_tmp[9][15]_i_3_n_0 ,\loop[8].remd_tmp[9][15]_i_4_n_0 ,\loop[8].remd_tmp[9][15]_i_5_n_0 ,\loop[8].remd_tmp[9][15]_i_6_n_0 }));
  FDRE \loop[8].remd_tmp_reg[9][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][16]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [16]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][17]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [17]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][18]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [18]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][19]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [19]),
        .R(1'b0));
  CARRY4 \loop[8].remd_tmp_reg[9][19]_i_2 
       (.CI(\loop[8].remd_tmp_reg[9][15]_i_2_n_0 ),
        .CO({\loop[8].remd_tmp_reg[9][19]_i_2_n_0 ,\loop[8].remd_tmp_reg[9][19]_i_2_n_1 ,\loop[8].remd_tmp_reg[9][19]_i_2_n_2 ,\loop[8].remd_tmp_reg[9][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_16 [18:15]),
        .O(\cal_tmp[8]__0 [19:16]),
        .S({\loop[8].remd_tmp[9][19]_i_3_n_0 ,\loop[8].remd_tmp[9][19]_i_4_n_0 ,\loop[8].remd_tmp[9][19]_i_5_n_0 ,\loop[8].remd_tmp[9][19]_i_6_n_0 }));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][20]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [20]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][21]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [21]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][22]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [22]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][23]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [23]),
        .R(1'b0));
  CARRY4 \loop[8].remd_tmp_reg[9][23]_i_2 
       (.CI(\loop[8].remd_tmp_reg[9][19]_i_2_n_0 ),
        .CO({\loop[8].remd_tmp_reg[9][23]_i_2_n_0 ,\loop[8].remd_tmp_reg[9][23]_i_2_n_1 ,\loop[8].remd_tmp_reg[9][23]_i_2_n_2 ,\loop[8].remd_tmp_reg[9][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_16 [22:19]),
        .O(\cal_tmp[8]__0 [23:20]),
        .S({\loop[8].remd_tmp[9][23]_i_3_n_0 ,\loop[8].remd_tmp[9][23]_i_4_n_0 ,\loop[8].remd_tmp[9][23]_i_5_n_0 ,\loop[8].remd_tmp[9][23]_i_6_n_0 }));
  FDRE \loop[8].remd_tmp_reg[9][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][24]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [24]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][25]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [25]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][26]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [26]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][27]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [27]),
        .R(1'b0));
  CARRY4 \loop[8].remd_tmp_reg[9][27]_i_2 
       (.CI(\loop[8].remd_tmp_reg[9][23]_i_2_n_0 ),
        .CO({\loop[8].remd_tmp_reg[9][27]_i_2_n_0 ,\loop[8].remd_tmp_reg[9][27]_i_2_n_1 ,\loop[8].remd_tmp_reg[9][27]_i_2_n_2 ,\loop[8].remd_tmp_reg[9][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_16 [26:23]),
        .O(\cal_tmp[8]__0 [27:24]),
        .S({\loop[8].remd_tmp[9][27]_i_3_n_0 ,\loop[8].remd_tmp[9][27]_i_4_n_0 ,\loop[8].remd_tmp[9][27]_i_5_n_0 ,\loop[8].remd_tmp[9][27]_i_6_n_0 }));
  FDRE \loop[8].remd_tmp_reg[9][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][28]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [28]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][29]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [29]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][30]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [30]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][31]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [31]),
        .R(1'b0));
  CARRY4 \loop[8].remd_tmp_reg[9][31]_i_2 
       (.CI(\loop[8].remd_tmp_reg[9][27]_i_2_n_0 ),
        .CO({\loop[8].remd_tmp_reg[9][31]_i_2_n_0 ,\loop[8].remd_tmp_reg[9][31]_i_2_n_1 ,\loop[8].remd_tmp_reg[9][31]_i_2_n_2 ,\loop[8].remd_tmp_reg[9][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_16 [30:27]),
        .O(\cal_tmp[8]__0 [31:28]),
        .S({\loop[8].remd_tmp[9][31]_i_3_n_0 ,\loop[8].remd_tmp[9][31]_i_4_n_0 ,\loop[8].remd_tmp[9][31]_i_5_n_0 ,\loop[8].remd_tmp[9][31]_i_6_n_0 }));
  FDRE \loop[8].remd_tmp_reg[9][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][32]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [32]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][33]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [33]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][34]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [34]),
        .R(1'b0));
  CARRY4 \loop[8].remd_tmp_reg[9][34]_i_2 
       (.CI(\loop[8].remd_tmp_reg[9][34]_i_3_n_0 ),
        .CO(\NLW_loop[8].remd_tmp_reg[9][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[8].remd_tmp_reg[9][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[8]_79 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[8].remd_tmp_reg[9][34]_i_3 
       (.CI(\loop[8].remd_tmp_reg[9][31]_i_2_n_0 ),
        .CO({\loop[8].remd_tmp_reg[9][34]_i_3_n_0 ,\loop[8].remd_tmp_reg[9][34]_i_3_n_1 ,\loop[8].remd_tmp_reg[9][34]_i_3_n_2 ,\loop[8].remd_tmp_reg[9][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_16 [34:31]),
        .O({\NLW_loop[8].remd_tmp_reg[9][34]_i_3_O_UNCONNECTED [3],\cal_tmp[8]__0 [34:32]}),
        .S({\loop[8].remd_tmp[9][34]_i_4_n_0 ,\loop[8].remd_tmp[9][34]_i_5_n_0 ,\loop[8].remd_tmp[9][34]_i_6_n_0 ,\loop[8].remd_tmp[9][34]_i_7_n_0 }));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [3]),
        .R(1'b0));
  CARRY4 \loop[8].remd_tmp_reg[9][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[8].remd_tmp_reg[9][3]_i_2_n_0 ,\loop[8].remd_tmp_reg[9][3]_i_2_n_1 ,\loop[8].remd_tmp_reg[9][3]_i_2_n_2 ,\loop[8].remd_tmp_reg[9][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg[8]_16 [2:0],\loop[7].dividend_tmp_reg[8][35]__0_n_0 }),
        .O(\cal_tmp[8]__0 [3:0]),
        .S({\loop[8].remd_tmp[9][3]_i_3_n_0 ,\loop[8].remd_tmp[9][3]_i_4_n_0 ,\loop[8].remd_tmp[9][3]_i_5_n_0 ,\loop[8].remd_tmp[9][3]_i_6_n_0 }));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [7]),
        .R(1'b0));
  CARRY4 \loop[8].remd_tmp_reg[9][7]_i_2 
       (.CI(\loop[8].remd_tmp_reg[9][3]_i_2_n_0 ),
        .CO({\loop[8].remd_tmp_reg[9][7]_i_2_n_0 ,\loop[8].remd_tmp_reg[9][7]_i_2_n_1 ,\loop[8].remd_tmp_reg[9][7]_i_2_n_2 ,\loop[8].remd_tmp_reg[9][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_16 [6:3]),
        .O(\cal_tmp[8]__0 [7:4]),
        .S({\loop[8].remd_tmp[9][7]_i_3_n_0 ,\loop[8].remd_tmp[9][7]_i_4_n_0 ,\loop[8].remd_tmp[9][7]_i_5_n_0 ,\loop[8].remd_tmp[9][7]_i_6_n_0 }));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].remd_tmp[9][9]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_18 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[9].dividend_tmp_reg[10] " *) 
  (* srl_name = "inst/\rc_receiver_sdiv_bkb_U1/rc_receiver_sdiv_bkb_div_U/rc_receiver_sdiv_bkb_div_u_0/loop[9].dividend_tmp_reg[10][34]_srl11 " *) 
  SRL16E \loop[9].dividend_tmp_reg[10][34]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_11001),
        .CLK(ap_clk),
        .D(dividend_u[19]),
        .Q(\loop[9].dividend_tmp_reg[10][34]_srl11_n_0 ));
  FDRE \loop[9].dividend_tmp_reg[10][35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].dividend_tmp_reg[9][34]_srl10_n_0 ),
        .Q(\loop[9].dividend_tmp_reg[10][35]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [10]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [10]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [11]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [11]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [12]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [12]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [13]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [13]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [14]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [14]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [15]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [15]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [16]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [16]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [17]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [17]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [18]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [18]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [19]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [19]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [20]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [20]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [21]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [21]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [22]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [22]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [23]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [23]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [24]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [24]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [25]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [25]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [26]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [26]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [27]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [27]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [28]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [28]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [29]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [29]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [2]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [2]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [30]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [30]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [31]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [31]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [32]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [32]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [33]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [33]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [3]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [3]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [4]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [4]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [5]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [5]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [6]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [6]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [7]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [7]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [8]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [8]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[8].divisor_tmp_reg[9]_17 [9]),
        .Q(\loop[9].divisor_tmp_reg[10]_19 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\loop[8].dividend_tmp_reg[9][35]__0_n_0 ),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [0]),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][10]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [9]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [10]),
        .O(\loop[9].remd_tmp[10][10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][11]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [10]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [11]),
        .O(\loop[9].remd_tmp[10][11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][11]_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [10]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [11]),
        .O(\loop[9].remd_tmp[10][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][11]_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [9]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [10]),
        .O(\loop[9].remd_tmp[10][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][11]_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [8]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [9]),
        .O(\loop[9].remd_tmp[10][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][11]_i_6 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [7]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [8]),
        .O(\loop[9].remd_tmp[10][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][12]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [11]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [12]),
        .O(\loop[9].remd_tmp[10][12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][13]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [12]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [13]),
        .O(\loop[9].remd_tmp[10][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][14]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [13]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [14]),
        .O(\loop[9].remd_tmp[10][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][15]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [14]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [15]),
        .O(\loop[9].remd_tmp[10][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][15]_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [14]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [15]),
        .O(\loop[9].remd_tmp[10][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][15]_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [13]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [14]),
        .O(\loop[9].remd_tmp[10][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][15]_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [12]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [13]),
        .O(\loop[9].remd_tmp[10][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][15]_i_6 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [11]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [12]),
        .O(\loop[9].remd_tmp[10][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][16]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [15]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [16]),
        .O(\loop[9].remd_tmp[10][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][17]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [16]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [17]),
        .O(\loop[9].remd_tmp[10][17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][18]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [17]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [18]),
        .O(\loop[9].remd_tmp[10][18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][19]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [18]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [19]),
        .O(\loop[9].remd_tmp[10][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][19]_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [18]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [19]),
        .O(\loop[9].remd_tmp[10][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][19]_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [17]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [18]),
        .O(\loop[9].remd_tmp[10][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][19]_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [16]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [17]),
        .O(\loop[9].remd_tmp[10][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][19]_i_6 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [15]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [16]),
        .O(\loop[9].remd_tmp[10][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [0]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [1]),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][20]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [19]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [20]),
        .O(\loop[9].remd_tmp[10][20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][21]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [20]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [21]),
        .O(\loop[9].remd_tmp[10][21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][22]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [21]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [22]),
        .O(\loop[9].remd_tmp[10][22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][23]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [22]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [23]),
        .O(\loop[9].remd_tmp[10][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][23]_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [22]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [23]),
        .O(\loop[9].remd_tmp[10][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][23]_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [21]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [22]),
        .O(\loop[9].remd_tmp[10][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][23]_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [20]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [21]),
        .O(\loop[9].remd_tmp[10][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][23]_i_6 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [19]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [20]),
        .O(\loop[9].remd_tmp[10][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][24]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [23]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [24]),
        .O(\loop[9].remd_tmp[10][24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][25]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [24]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [25]),
        .O(\loop[9].remd_tmp[10][25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][26]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [25]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [26]),
        .O(\loop[9].remd_tmp[10][26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][27]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [26]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [27]),
        .O(\loop[9].remd_tmp[10][27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][27]_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [26]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [27]),
        .O(\loop[9].remd_tmp[10][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][27]_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [25]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [26]),
        .O(\loop[9].remd_tmp[10][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][27]_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [24]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [25]),
        .O(\loop[9].remd_tmp[10][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][27]_i_6 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [23]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [24]),
        .O(\loop[9].remd_tmp[10][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][28]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [27]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [28]),
        .O(\loop[9].remd_tmp[10][28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][29]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [28]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [29]),
        .O(\loop[9].remd_tmp[10][29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [1]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [2]),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][30]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [29]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [30]),
        .O(\loop[9].remd_tmp[10][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][31]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [30]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [31]),
        .O(\loop[9].remd_tmp[10][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][31]_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [30]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [31]),
        .O(\loop[9].remd_tmp[10][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][31]_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [29]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [30]),
        .O(\loop[9].remd_tmp[10][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][31]_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [28]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [29]),
        .O(\loop[9].remd_tmp[10][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][31]_i_6 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [27]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [28]),
        .O(\loop[9].remd_tmp[10][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][32]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [31]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [32]),
        .O(\loop[9].remd_tmp[10][32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][33]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [32]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [33]),
        .O(\loop[9].remd_tmp[10][33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][34]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [33]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [34]),
        .O(\loop[9].remd_tmp[10][34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].remd_tmp[10][34]_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [34]),
        .O(\loop[9].remd_tmp[10][34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].remd_tmp[10][34]_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [33]),
        .O(\loop[9].remd_tmp[10][34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][34]_i_6 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [32]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [33]),
        .O(\loop[9].remd_tmp[10][34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][34]_i_7 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [31]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [32]),
        .O(\loop[9].remd_tmp[10][34]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [2]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [3]),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][3]_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [2]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [3]),
        .O(\loop[9].remd_tmp[10][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][3]_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [1]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [2]),
        .O(\loop[9].remd_tmp[10][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].remd_tmp[10][3]_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [0]),
        .O(\loop[9].remd_tmp[10][3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].remd_tmp[10][3]_i_6 
       (.I0(\loop[8].dividend_tmp_reg[9][35]__0_n_0 ),
        .O(\loop[9].remd_tmp[10][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [3]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [4]),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [4]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [5]),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [5]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [6]),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [6]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [7]),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][7]_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [6]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [7]),
        .O(\loop[9].remd_tmp[10][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][7]_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [5]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [6]),
        .O(\loop[9].remd_tmp[10][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][7]_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [4]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [5]),
        .O(\loop[9].remd_tmp[10][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[9].remd_tmp[10][7]_i_6 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [3]),
        .I1(\loop[8].divisor_tmp_reg[9]_17 [4]),
        .O(\loop[9].remd_tmp[10][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [7]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [8]),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_18 [8]),
        .I1(\cal_tmp[9]_80 ),
        .I2(\cal_tmp[9]__0 [9]),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_0 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][10]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [10]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][11]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [11]),
        .R(1'b0));
  CARRY4 \loop[9].remd_tmp_reg[10][11]_i_2 
       (.CI(\loop[9].remd_tmp_reg[10][7]_i_2_n_0 ),
        .CO({\loop[9].remd_tmp_reg[10][11]_i_2_n_0 ,\loop[9].remd_tmp_reg[10][11]_i_2_n_1 ,\loop[9].remd_tmp_reg[10][11]_i_2_n_2 ,\loop[9].remd_tmp_reg[10][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_18 [10:7]),
        .O(\cal_tmp[9]__0 [11:8]),
        .S({\loop[9].remd_tmp[10][11]_i_3_n_0 ,\loop[9].remd_tmp[10][11]_i_4_n_0 ,\loop[9].remd_tmp[10][11]_i_5_n_0 ,\loop[9].remd_tmp[10][11]_i_6_n_0 }));
  FDRE \loop[9].remd_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][12]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [12]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][13]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [13]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][14]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [14]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][15]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [15]),
        .R(1'b0));
  CARRY4 \loop[9].remd_tmp_reg[10][15]_i_2 
       (.CI(\loop[9].remd_tmp_reg[10][11]_i_2_n_0 ),
        .CO({\loop[9].remd_tmp_reg[10][15]_i_2_n_0 ,\loop[9].remd_tmp_reg[10][15]_i_2_n_1 ,\loop[9].remd_tmp_reg[10][15]_i_2_n_2 ,\loop[9].remd_tmp_reg[10][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_18 [14:11]),
        .O(\cal_tmp[9]__0 [15:12]),
        .S({\loop[9].remd_tmp[10][15]_i_3_n_0 ,\loop[9].remd_tmp[10][15]_i_4_n_0 ,\loop[9].remd_tmp[10][15]_i_5_n_0 ,\loop[9].remd_tmp[10][15]_i_6_n_0 }));
  FDRE \loop[9].remd_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][16]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [16]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][17]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [17]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][18]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [18]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][19]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [19]),
        .R(1'b0));
  CARRY4 \loop[9].remd_tmp_reg[10][19]_i_2 
       (.CI(\loop[9].remd_tmp_reg[10][15]_i_2_n_0 ),
        .CO({\loop[9].remd_tmp_reg[10][19]_i_2_n_0 ,\loop[9].remd_tmp_reg[10][19]_i_2_n_1 ,\loop[9].remd_tmp_reg[10][19]_i_2_n_2 ,\loop[9].remd_tmp_reg[10][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_18 [18:15]),
        .O(\cal_tmp[9]__0 [19:16]),
        .S({\loop[9].remd_tmp[10][19]_i_3_n_0 ,\loop[9].remd_tmp[10][19]_i_4_n_0 ,\loop[9].remd_tmp[10][19]_i_5_n_0 ,\loop[9].remd_tmp[10][19]_i_6_n_0 }));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][20]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [20]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][21]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [21]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][22]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [22]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][23]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [23]),
        .R(1'b0));
  CARRY4 \loop[9].remd_tmp_reg[10][23]_i_2 
       (.CI(\loop[9].remd_tmp_reg[10][19]_i_2_n_0 ),
        .CO({\loop[9].remd_tmp_reg[10][23]_i_2_n_0 ,\loop[9].remd_tmp_reg[10][23]_i_2_n_1 ,\loop[9].remd_tmp_reg[10][23]_i_2_n_2 ,\loop[9].remd_tmp_reg[10][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_18 [22:19]),
        .O(\cal_tmp[9]__0 [23:20]),
        .S({\loop[9].remd_tmp[10][23]_i_3_n_0 ,\loop[9].remd_tmp[10][23]_i_4_n_0 ,\loop[9].remd_tmp[10][23]_i_5_n_0 ,\loop[9].remd_tmp[10][23]_i_6_n_0 }));
  FDRE \loop[9].remd_tmp_reg[10][24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][24]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [24]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][25]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [25]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][26]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [26]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][27]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [27]),
        .R(1'b0));
  CARRY4 \loop[9].remd_tmp_reg[10][27]_i_2 
       (.CI(\loop[9].remd_tmp_reg[10][23]_i_2_n_0 ),
        .CO({\loop[9].remd_tmp_reg[10][27]_i_2_n_0 ,\loop[9].remd_tmp_reg[10][27]_i_2_n_1 ,\loop[9].remd_tmp_reg[10][27]_i_2_n_2 ,\loop[9].remd_tmp_reg[10][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_18 [26:23]),
        .O(\cal_tmp[9]__0 [27:24]),
        .S({\loop[9].remd_tmp[10][27]_i_3_n_0 ,\loop[9].remd_tmp[10][27]_i_4_n_0 ,\loop[9].remd_tmp[10][27]_i_5_n_0 ,\loop[9].remd_tmp[10][27]_i_6_n_0 }));
  FDRE \loop[9].remd_tmp_reg[10][28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][28]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [28]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][29]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [29]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][30]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [30]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][31]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [31]),
        .R(1'b0));
  CARRY4 \loop[9].remd_tmp_reg[10][31]_i_2 
       (.CI(\loop[9].remd_tmp_reg[10][27]_i_2_n_0 ),
        .CO({\loop[9].remd_tmp_reg[10][31]_i_2_n_0 ,\loop[9].remd_tmp_reg[10][31]_i_2_n_1 ,\loop[9].remd_tmp_reg[10][31]_i_2_n_2 ,\loop[9].remd_tmp_reg[10][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_18 [30:27]),
        .O(\cal_tmp[9]__0 [31:28]),
        .S({\loop[9].remd_tmp[10][31]_i_3_n_0 ,\loop[9].remd_tmp[10][31]_i_4_n_0 ,\loop[9].remd_tmp[10][31]_i_5_n_0 ,\loop[9].remd_tmp[10][31]_i_6_n_0 }));
  FDRE \loop[9].remd_tmp_reg[10][32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][32]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [32]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][33]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [33]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][34]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [34]),
        .R(1'b0));
  CARRY4 \loop[9].remd_tmp_reg[10][34]_i_2 
       (.CI(\loop[9].remd_tmp_reg[10][34]_i_3_n_0 ),
        .CO(\NLW_loop[9].remd_tmp_reg[10][34]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[9].remd_tmp_reg[10][34]_i_2_O_UNCONNECTED [3:1],\cal_tmp[9]_80 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \loop[9].remd_tmp_reg[10][34]_i_3 
       (.CI(\loop[9].remd_tmp_reg[10][31]_i_2_n_0 ),
        .CO({\loop[9].remd_tmp_reg[10][34]_i_3_n_0 ,\loop[9].remd_tmp_reg[10][34]_i_3_n_1 ,\loop[9].remd_tmp_reg[10][34]_i_3_n_2 ,\loop[9].remd_tmp_reg[10][34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_18 [34:31]),
        .O({\NLW_loop[9].remd_tmp_reg[10][34]_i_3_O_UNCONNECTED [3],\cal_tmp[9]__0 [34:32]}),
        .S({\loop[9].remd_tmp[10][34]_i_4_n_0 ,\loop[9].remd_tmp[10][34]_i_5_n_0 ,\loop[9].remd_tmp[10][34]_i_6_n_0 ,\loop[9].remd_tmp[10][34]_i_7_n_0 }));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [3]),
        .R(1'b0));
  CARRY4 \loop[9].remd_tmp_reg[10][3]_i_2 
       (.CI(1'b0),
        .CO({\loop[9].remd_tmp_reg[10][3]_i_2_n_0 ,\loop[9].remd_tmp_reg[10][3]_i_2_n_1 ,\loop[9].remd_tmp_reg[10][3]_i_2_n_2 ,\loop[9].remd_tmp_reg[10][3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg[9]_18 [2:0],\loop[8].dividend_tmp_reg[9][35]__0_n_0 }),
        .O(\cal_tmp[9]__0 [3:0]),
        .S({\loop[9].remd_tmp[10][3]_i_3_n_0 ,\loop[9].remd_tmp[10][3]_i_4_n_0 ,\loop[9].remd_tmp[10][3]_i_5_n_0 ,\loop[9].remd_tmp[10][3]_i_6_n_0 }));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [5]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [6]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [7]),
        .R(1'b0));
  CARRY4 \loop[9].remd_tmp_reg[10][7]_i_2 
       (.CI(\loop[9].remd_tmp_reg[10][3]_i_2_n_0 ),
        .CO({\loop[9].remd_tmp_reg[10][7]_i_2_n_0 ,\loop[9].remd_tmp_reg[10][7]_i_2_n_1 ,\loop[9].remd_tmp_reg[10][7]_i_2_n_2 ,\loop[9].remd_tmp_reg[10][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_18 [6:3]),
        .O(\cal_tmp[9]__0 [7:4]),
        .S({\loop[9].remd_tmp[10][7]_i_3_n_0 ,\loop[9].remd_tmp[10][7]_i_4_n_0 ,\loop[9].remd_tmp[10][7]_i_5_n_0 ,\loop[9].remd_tmp[10][7]_i_6_n_0 }));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [8]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_20 [9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
