ckid0_0:@|S:i_wb_clk@|E:r_PACKET_PHASE[1]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
