// Seed: 3233109436
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri1 id_2
);
  assign id_0 = 1;
  wire id_4;
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri id_6,
    output supply0 id_7,
    output supply0 id_8,
    input tri id_9,
    input tri id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    output uwire id_14,
    output uwire id_15,
    output tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    input tri0 id_19,
    input wor id_20,
    output wor id_21,
    output supply0 id_22,
    output wand id_23,
    input wand id_24,
    output tri0 id_25,
    output tri0 id_26,
    input wand id_27,
    output tri1 id_28,
    input tri1 id_29,
    input wor id_30,
    output wand id_31,
    input supply0 id_32,
    output wor id_33,
    output wor id_34
    , id_51,
    output wire id_35,
    input tri1 id_36,
    output tri1 id_37,
    input tri id_38,
    input tri0 id_39,
    output wor id_40,
    input tri id_41,
    output tri1 id_42,
    input tri id_43,
    output wire id_44
    , id_52,
    input tri1 id_45,
    output uwire id_46,
    inout tri0 id_47,
    input tri1 id_48,
    output tri0 id_49
);
  wire id_53;
  module_0 modCall_1 (
      id_40,
      id_3,
      id_43
  );
  assign modCall_1.type_2 = 0;
endmodule
