

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 15:46:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        1_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.135 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |      257|      257|         6|          4|          1|    64|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gemm.cc:12]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 0, i7 %indvar_flatten" [gemm.cc:14]   --->   Operation 19 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln14 = store i4 0, i4 %i" [gemm.cc:14]   --->   Operation 20 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln14 = store i4 0, i4 %j" [gemm.cc:14]   --->   Operation 21 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void %product" [gemm.cc:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [gemm.cc:18]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [gemm.cc:14]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i4 %i_1" [gemm.cc:18]   --->   Operation 25 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln18, i3 0" [gemm.cc:18]   --->   Operation 26 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.81ns)   --->   "%icmp_ln14 = icmp_eq  i7 %indvar_flatten_load, i7 64" [gemm.cc:14]   --->   Operation 28 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln14_1 = add i7 %indvar_flatten_load, i7 1" [gemm.cc:14]   --->   Operation 29 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc22, void %for.end24" [gemm.cc:14]   --->   Operation 30 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [gemm.cc:15]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln14 = add i4 %i_1, i4 1" [gemm.cc:14]   --->   Operation 32 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i4 %add_ln14" [gemm.cc:14]   --->   Operation 33 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%icmp_ln15 = icmp_eq  i4 %j_load, i4 8" [gemm.cc:15]   --->   Operation 34 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.39ns)   --->   "%select_ln14 = select i1 %icmp_ln15, i4 0, i4 %j_load" [gemm.cc:14]   --->   Operation 35 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln14, i3 0" [gemm.cc:18]   --->   Operation 36 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln14_1 = select i1 %icmp_ln15, i4 %add_ln14, i4 %i_1" [gemm.cc:14]   --->   Operation 37 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i4 %select_ln14_1" [gemm.cc:20]   --->   Operation 38 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%select_ln14_2 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 39 'select' 'select_ln14_2' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln14_2" [gemm.cc:14]   --->   Operation 40 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln14" [gemm.cc:18]   --->   Operation 41 'getelementptr' 'A_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%A_load = load i6 %A_addr" [gemm.cc:14]   --->   Operation 42 'load' 'A_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%select_ln14_10 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 43 'select' 'select_ln14_10' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln14 = or i6 %select_ln14_10, i6 1" [gemm.cc:14]   --->   Operation 44 'or' 'or_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %or_ln14" [gemm.cc:18]   --->   Operation 45 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18" [gemm.cc:18]   --->   Operation 46 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%A_load_1 = load i6 %A_addr_1" [gemm.cc:14]   --->   Operation 47 'load' 'A_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln14" [gemm.cc:14]   --->   Operation 48 'zext' 'j_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i4 %select_ln14" [gemm.cc:18]   --->   Operation 49 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %j_cast" [gemm.cc:18]   --->   Operation 50 'getelementptr' 'B_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln18_7 = add i5 %zext_ln18_8, i5 8" [gemm.cc:18]   --->   Operation 51 'add' 'add_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i5 %add_ln18_7" [gemm.cc:18]   --->   Operation 52 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln18_9" [gemm.cc:18]   --->   Operation 53 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%B_load = load i6 %B_addr" [gemm.cc:18]   --->   Operation 54 'load' 'B_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%B_load_1 = load i6 %B_addr_1" [gemm.cc:18]   --->   Operation 55 'load' 'B_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln15 = add i4 %select_ln14, i4 1" [gemm.cc:15]   --->   Operation 56 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln15 = store i7 %add_ln14_1, i7 %indvar_flatten" [gemm.cc:15]   --->   Operation 57 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln15 = store i4 %select_ln14_1, i4 %i" [gemm.cc:15]   --->   Operation 58 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln15 = store i4 %add_ln15, i4 %j" [gemm.cc:15]   --->   Operation 59 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%A_load = load i6 %A_addr" [gemm.cc:14]   --->   Operation 60 'load' 'A_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%A_load_1 = load i6 %A_addr_1" [gemm.cc:14]   --->   Operation 61 'load' 'A_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%select_ln14_11 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 62 'select' 'select_ln14_11' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln14_1 = or i6 %select_ln14_11, i6 2" [gemm.cc:14]   --->   Operation 63 'or' 'or_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i6 %or_ln14_1" [gemm.cc:18]   --->   Operation 64 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln18_1" [gemm.cc:18]   --->   Operation 65 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%A_load_2 = load i6 %A_addr_2" [gemm.cc:14]   --->   Operation 66 'load' 'A_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln14_12 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 67 'select' 'select_ln14_12' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln14_2 = or i6 %select_ln14_12, i6 3" [gemm.cc:14]   --->   Operation 68 'or' 'or_ln14_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i6 %or_ln14_2" [gemm.cc:18]   --->   Operation 69 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2" [gemm.cc:18]   --->   Operation 70 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%A_load_3 = load i6 %A_addr_3" [gemm.cc:14]   --->   Operation 71 'load' 'A_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i4 %select_ln14" [gemm.cc:18]   --->   Operation 72 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %select_ln14" [gemm.cc:18]   --->   Operation 73 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i5 %tmp_17_cast" [gemm.cc:18]   --->   Operation 74 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln18_10" [gemm.cc:18]   --->   Operation 75 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln18_8 = add i6 %zext_ln18_7, i6 24" [gemm.cc:18]   --->   Operation 76 'add' 'add_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i6 %add_ln18_8" [gemm.cc:18]   --->   Operation 77 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln18_11" [gemm.cc:18]   --->   Operation 78 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%B_load = load i6 %B_addr" [gemm.cc:18]   --->   Operation 79 'load' 'B_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/1] (3.42ns)   --->   "%mul_ln18 = mul i32 %B_load, i32 %A_load" [gemm.cc:18]   --->   Operation 80 'mul' 'mul_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%B_load_1 = load i6 %B_addr_1" [gemm.cc:18]   --->   Operation 81 'load' 'B_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 82 [1/1] (3.42ns)   --->   "%mul_ln18_1 = mul i32 %B_load_1, i32 %A_load_1" [gemm.cc:18]   --->   Operation 82 'mul' 'mul_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%B_load_2 = load i6 %B_addr_2" [gemm.cc:18]   --->   Operation 83 'load' 'B_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 84 [2/2] (1.23ns)   --->   "%B_load_3 = load i6 %B_addr_3" [gemm.cc:18]   --->   Operation 84 'load' 'B_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 85 [1/1] (1.01ns)   --->   "%add_ln18 = add i32 %mul_ln18_1, i32 %mul_ln18" [gemm.cc:18]   --->   Operation 85 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [gemm.cc:23]   --->   Operation 157 'ret' 'ret_ln23' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.67>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln20, i3 0" [gemm.cc:20]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (1.23ns)   --->   "%A_load_2 = load i6 %A_addr_2" [gemm.cc:14]   --->   Operation 87 'load' 'A_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 88 [1/2] (1.23ns)   --->   "%A_load_3 = load i6 %A_addr_3" [gemm.cc:14]   --->   Operation 88 'load' 'A_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 89 [1/1] (0.38ns)   --->   "%select_ln14_13 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 89 'select' 'select_ln14_13' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln14_3 = or i6 %select_ln14_13, i6 4" [gemm.cc:14]   --->   Operation 90 'or' 'or_ln14_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i6 %or_ln14_3" [gemm.cc:18]   --->   Operation 91 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln18_3" [gemm.cc:18]   --->   Operation 92 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.23ns)   --->   "%A_load_4 = load i6 %A_addr_4" [gemm.cc:14]   --->   Operation 93 'load' 'A_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 94 [1/1] (0.38ns)   --->   "%select_ln14_14 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 94 'select' 'select_ln14_14' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln14_4 = or i6 %select_ln14_14, i6 5" [gemm.cc:14]   --->   Operation 95 'or' 'or_ln14_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i6 %or_ln14_4" [gemm.cc:18]   --->   Operation 96 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln18_4" [gemm.cc:18]   --->   Operation 97 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (1.23ns)   --->   "%A_load_5 = load i6 %A_addr_5" [gemm.cc:14]   --->   Operation 98 'load' 'A_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 99 [1/1] (0.38ns)   --->   "%select_ln14_15 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 99 'select' 'select_ln14_15' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.38ns)   --->   "%select_ln14_16 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 100 'select' 'select_ln14_16' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_18_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %select_ln14" [gemm.cc:18]   --->   Operation 101 'bitconcatenate' 'tmp_18_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i6 %tmp_18_cast" [gemm.cc:18]   --->   Operation 102 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln18_12" [gemm.cc:18]   --->   Operation 103 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln18_9 = add i6 %zext_ln18_7, i6 40" [gemm.cc:18]   --->   Operation 104 'add' 'add_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i6 %add_ln18_9" [gemm.cc:18]   --->   Operation 105 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln18_13" [gemm.cc:18]   --->   Operation 106 'getelementptr' 'B_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln20 = add i6 %tmp_s, i6 %zext_ln18_7" [gemm.cc:20]   --->   Operation 107 'add' 'add_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%B_load_2 = load i6 %B_addr_2" [gemm.cc:18]   --->   Operation 108 'load' 'B_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 109 [1/1] (3.42ns)   --->   "%mul_ln18_2 = mul i32 %B_load_2, i32 %A_load_2" [gemm.cc:18]   --->   Operation 109 'mul' 'mul_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%B_load_3 = load i6 %B_addr_3" [gemm.cc:18]   --->   Operation 110 'load' 'B_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 111 [1/1] (3.42ns)   --->   "%mul_ln18_3 = mul i32 %B_load_3, i32 %A_load_3" [gemm.cc:18]   --->   Operation 111 'mul' 'mul_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [2/2] (1.23ns)   --->   "%B_load_4 = load i6 %B_addr_4" [gemm.cc:18]   --->   Operation 112 'load' 'B_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 113 [2/2] (1.23ns)   --->   "%B_load_5 = load i6 %B_addr_5" [gemm.cc:18]   --->   Operation 113 'load' 'B_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 114 [1/1] (1.01ns)   --->   "%add_ln18_1 = add i32 %mul_ln18_2, i32 %mul_ln18_3" [gemm.cc:18]   --->   Operation 114 'add' 'add_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.65>
ST_4 : Operation 115 [1/2] (1.23ns)   --->   "%A_load_4 = load i6 %A_addr_4" [gemm.cc:14]   --->   Operation 115 'load' 'A_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 116 [1/2] (1.23ns)   --->   "%A_load_5 = load i6 %A_addr_5" [gemm.cc:14]   --->   Operation 116 'load' 'A_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln14_5 = or i6 %select_ln14_15, i6 6" [gemm.cc:14]   --->   Operation 117 'or' 'or_ln14_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i6 %or_ln14_5" [gemm.cc:18]   --->   Operation 118 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln18_5" [gemm.cc:18]   --->   Operation 119 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (1.23ns)   --->   "%A_load_6 = load i6 %A_addr_6" [gemm.cc:14]   --->   Operation 120 'load' 'A_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln14_6 = or i6 %select_ln14_16, i6 7" [gemm.cc:14]   --->   Operation 121 'or' 'or_ln14_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i6 %or_ln14_6" [gemm.cc:18]   --->   Operation 122 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln18_6" [gemm.cc:18]   --->   Operation 123 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (1.23ns)   --->   "%A_load_7 = load i6 %A_addr_7" [gemm.cc:14]   --->   Operation 124 'load' 'A_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i5 %tmp_17_cast" [gemm.cc:18]   --->   Operation 125 'sext' 'sext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i6 %sext_ln18" [gemm.cc:18]   --->   Operation 126 'zext' 'zext_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln18_14" [gemm.cc:18]   --->   Operation 127 'getelementptr' 'B_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.35ns)   --->   "%xor_ln18 = xor i4 %select_ln14, i4 8" [gemm.cc:18]   --->   Operation 128 'xor' 'xor_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i4 %xor_ln18" [gemm.cc:18]   --->   Operation 129 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i6 %sext_ln18_1" [gemm.cc:18]   --->   Operation 130 'zext' 'zext_ln18_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln18_15" [gemm.cc:18]   --->   Operation 131 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 132 [1/2] (1.23ns)   --->   "%B_load_4 = load i6 %B_addr_4" [gemm.cc:18]   --->   Operation 132 'load' 'B_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 133 [1/1] (3.42ns)   --->   "%mul_ln18_4 = mul i32 %B_load_4, i32 %A_load_4" [gemm.cc:18]   --->   Operation 133 'mul' 'mul_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/2] (1.23ns)   --->   "%B_load_5 = load i6 %B_addr_5" [gemm.cc:18]   --->   Operation 134 'load' 'B_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 135 [1/1] (3.42ns)   --->   "%mul_ln18_5 = mul i32 %B_load_5, i32 %A_load_5" [gemm.cc:18]   --->   Operation 135 'mul' 'mul_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [2/2] (1.23ns)   --->   "%B_load_6 = load i6 %B_addr_6" [gemm.cc:18]   --->   Operation 136 'load' 'B_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 137 [2/2] (1.23ns)   --->   "%B_load_7 = load i6 %B_addr_7" [gemm.cc:18]   --->   Operation 137 'load' 'B_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 7.13>
ST_5 : Operation 138 [1/2] (1.23ns)   --->   "%A_load_6 = load i6 %A_addr_6" [gemm.cc:14]   --->   Operation 138 'load' 'A_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 139 [1/2] (1.23ns)   --->   "%A_load_7 = load i6 %A_addr_7" [gemm.cc:14]   --->   Operation 139 'load' 'A_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 140 [1/2] (1.23ns)   --->   "%B_load_6 = load i6 %B_addr_6" [gemm.cc:18]   --->   Operation 140 'load' 'B_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 141 [1/1] (3.42ns)   --->   "%mul_ln18_6 = mul i32 %B_load_6, i32 %A_load_6" [gemm.cc:18]   --->   Operation 141 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/2] (1.23ns)   --->   "%B_load_7 = load i6 %B_addr_7" [gemm.cc:18]   --->   Operation 142 'load' 'B_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 143 [1/1] (3.42ns)   --->   "%mul_ln18_7 = mul i32 %B_load_7, i32 %A_load_7" [gemm.cc:18]   --->   Operation 143 'mul' 'mul_ln18_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_2 = add i32 %add_ln18_1, i32 %add_ln18" [gemm.cc:18]   --->   Operation 144 'add' 'add_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_3 = add i32 %mul_ln18_4, i32 %mul_ln18_5" [gemm.cc:18]   --->   Operation 145 'add' 'add_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln18_4 = add i32 %mul_ln18_6, i32 %mul_ln18_7" [gemm.cc:18]   --->   Operation 146 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_5 = add i32 %add_ln18_4, i32 %add_ln18_3" [gemm.cc:18]   --->   Operation 147 'add' 'add_ln18_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_6 = add i32 %add_ln18_5, i32 %add_ln18_2" [gemm.cc:18]   --->   Operation 148 'add' 'add_ln18_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 150 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 151 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i6 %add_ln20" [gemm.cc:20]   --->   Operation 152 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln20" [gemm.cc:20]   --->   Operation 153 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gemm.cc:16]   --->   Operation 154 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %add_ln18_6, i6 %AB_addr" [gemm.cc:20]   --->   Operation 155 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln15 = br void %product" [gemm.cc:15]   --->   Operation 156 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.14ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j_load', gemm.cc:15) on local variable 'j' [28]  (0 ns)
	'icmp' operation ('icmp_ln15', gemm.cc:15) [33]  (0.721 ns)
	'select' operation ('select_ln14', gemm.cc:14) [34]  (0.391 ns)
	'add' operation ('add_ln18_7', gemm.cc:18) [83]  (0.789 ns)
	'getelementptr' operation ('B_addr_1', gemm.cc:18) [85]  (0 ns)
	'load' operation ('B_load_1', gemm.cc:18) on array 'B' [111]  (1.24 ns)

 <State 2>: 5.67ns
The critical path consists of the following:
	'load' operation ('A_load', gemm.cc:14) on array 'A' [42]  (1.24 ns)
	'mul' operation ('mul_ln18', gemm.cc:18) [110]  (3.42 ns)
	'add' operation ('add_ln18', gemm.cc:18) [125]  (1.02 ns)

 <State 3>: 5.67ns
The critical path consists of the following:
	'load' operation ('A_load_2', gemm.cc:14) on array 'A' [52]  (1.24 ns)
	'mul' operation ('mul_ln18_2', gemm.cc:18) [114]  (3.42 ns)
	'add' operation ('add_ln18_1', gemm.cc:18) [126]  (1.02 ns)

 <State 4>: 4.66ns
The critical path consists of the following:
	'load' operation ('A_load_4', gemm.cc:14) on array 'A' [62]  (1.24 ns)
	'mul' operation ('mul_ln18_4', gemm.cc:18) [118]  (3.42 ns)

 <State 5>: 7.13ns
The critical path consists of the following:
	'load' operation ('A_load_6', gemm.cc:14) on array 'A' [72]  (1.24 ns)
	'mul' operation ('mul_ln18_6', gemm.cc:18) [122]  (3.42 ns)
	'add' operation ('add_ln18_4', gemm.cc:18) [129]  (1.02 ns)
	'add' operation ('add_ln18_5', gemm.cc:18) [130]  (0.731 ns)
	'add' operation ('add_ln18_6', gemm.cc:18) [131]  (0.731 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('AB_addr', gemm.cc:20) [107]  (0 ns)
	'store' operation ('store_ln20', gemm.cc:20) of variable 'add_ln18_6', gemm.cc:18 on array 'AB' [132]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
