###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:39:12 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.705
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.755
- Arrival Time                  4.427
= Slack Time                   -0.672
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    0.978 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.177 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.467 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.771 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.073 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.092 | 0.240 |       |   2.986 |    2.313 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.091 |       |   3.077 |    2.404 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH   | 0.052 | 0.219 | 1.132 |   4.427 |    3.755 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | A v          | AND2X1  | 0.052 | 0.000 |       |   4.427 |    3.755 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.672 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.883 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.231 |       |   0.442 |    1.115 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.254 |       |   0.696 |    1.369 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | B ^          | AND2X1  | 0.223 | 0.008 |       |   0.705 |    1.377 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.731
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.781
- Arrival Time                  4.445
= Slack Time                   -0.664
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    0.986 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.186 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.475 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.780 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.081 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |       |   2.993 |    2.329 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.073 | 0.083 |       |   3.076 |    2.411 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH   | 0.066 | 0.213 | 1.156 |   4.444 |    3.780 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/mai | A v          | AND2X2  | 0.066 | 0.001 |       |   4.445 |    3.781 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.664 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.875 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.156 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.230 |       |   0.722 |    1.386 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/mai | B ^          | AND2X2  | 0.147 | 0.009 |       |   0.731 |    1.395 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.733
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.783
- Arrival Time                  4.429
= Slack Time                   -0.646
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.004 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.204 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.493 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.798 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.099 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |       |   2.993 |    2.347 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.074 | 0.084 |       |   3.077 |    2.431 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/lat | D v -> Q v   | LATCH   | 0.049 | 0.215 | 1.137 |   4.429 |    3.782 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/mai | A v          | AND2X1  | 0.049 | 0.000 |       |   4.429 |    3.783 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.646 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.857 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.138 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.230 |       |   0.722 |    1.368 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/mai | B ^          | AND2X1  | 0.147 | 0.011 |       |   0.733 |    1.379 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.724
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.774
- Arrival Time                  4.410
= Slack Time                   -0.636
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.014 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.213 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.503 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.808 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.064 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.238 |       |   2.938 |    2.301 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1   | 0.081 | 0.098 |       |   3.035 |    2.399 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH   | 0.106 | 0.282 | 1.088 |   4.405 |    3.769 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | A v          | AND2X1  | 0.106 | 0.005 |       |   4.410 |    3.774 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.636 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.847 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.231 |       |   0.442 |    1.079 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.254 |       |   0.696 |    1.333 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | B ^          | AND2X1  | 0.230 | 0.028 |       |   0.724 |    1.360 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.728
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.778
- Arrival Time                  4.412
= Slack Time                   -0.634
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.016 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.216 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.505 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.810 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.111 | 
     | FECTS_clks_clk___L5_I3                             | A v -> Y v   | CLKBUF1 | 0.074 | 0.232 |       |   2.977 |    2.343 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.072 | 0.078 |       |   3.056 |    2.422 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH   | 0.051 | 0.197 | 1.159 |   4.412 |    3.778 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | A v          | AND2X2  | 0.051 | 0.000 |       |   4.412 |    3.778 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.634 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.845 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.126 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.230 |       |   0.722 |    1.356 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | B ^          | AND2X2  | 0.146 | 0.006 |       |   0.728 |    1.362 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.756
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.806
- Arrival Time                  4.437
= Slack Time                   -0.631
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.019 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.219 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.508 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.789 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.091 | 
     | FECTS_clks_clk___L5_I21                            | A v -> Y v   | CLKBUF1 | 0.115 | 0.265 |       |   2.987 |    2.356 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.081 | 0.101 |       |   3.088 |    2.457 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH   | 0.051 | 0.190 | 1.159 |   4.436 |    3.806 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2  | 0.051 | 0.000 |       |   4.437 |    3.806 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.631 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.842 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.228 |       |   0.439 |    1.070 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.295 |       |   0.734 |    1.364 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2  | 0.274 | 0.022 |       |   0.756 |    1.387 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.725
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.774
- Arrival Time                  4.403
= Slack Time                   -0.629
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.021 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.221 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.510 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.815 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.071 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.238 |       |   2.938 |    2.309 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1   | 0.080 | 0.093 |       |   3.031 |    2.402 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH   | 0.092 | 0.267 | 1.102 |   4.400 |    3.771 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | A v          | AND2X1  | 0.092 | 0.004 |       |   4.403 |    3.774 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.629 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.840 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.231 |       |   0.442 |    1.071 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.254 |       |   0.696 |    1.325 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | B ^          | AND2X1  | 0.230 | 0.028 |       |   0.725 |    1.353 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.794
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.844
- Arrival Time                  4.469
= Slack Time                   -0.625
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.025 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.225 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.514 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.795 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.097 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.102 | 0.258 |       |   2.980 |    2.355 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1   | 0.077 | 0.093 |       |   3.073 |    2.448 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH   | 0.109 | 0.264 | 1.126 |   4.463 |    3.838 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | A v          | AND2X1  | 0.109 | 0.006 |       |   4.469 |    3.844 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.625 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.836 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.117 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.226 | 0.261 |       |   0.753 |    1.378 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | B ^          | AND2X1  | 0.242 | 0.041 |       |   0.794 |    1.419 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.739
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.789
- Arrival Time                  4.398
= Slack Time                   -0.610
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.040 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.240 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.529 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.810 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y v   | CLKBUF1 | 0.196 | 0.293 |       |   2.713 |    2.103 | 
     | FECTS_clks_clk___L5_I32                            | A v -> Y v   | CLKBUF1 | 0.094 | 0.249 |       |   2.962 |    2.352 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.085 |       |   3.047 |    2.437 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH   | 0.053 | 0.193 | 1.158 |   4.398 |    3.788 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | A v          | AND2X2  | 0.053 | 0.000 |       |   4.398 |    3.789 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.610 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.821 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.228 |       |   0.439 |    1.049 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.247 | 0.274 |       |   0.713 |    1.322 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | B ^          | AND2X2  | 0.260 | 0.026 |       |   0.739 |    1.348 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.733
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.783
- Arrival Time                  4.392
= Slack Time                   -0.609
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.041 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.241 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.530 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.835 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.091 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.238 |       |   2.938 |    2.329 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.077 | 0.094 |       |   3.032 |    2.423 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH   | 0.052 | 0.191 | 1.169 |   4.391 |    3.783 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | A v          | AND2X2  | 0.052 | 0.000 |       |   4.392 |    3.783 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.609 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.820 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.231 |       |   0.442 |    1.051 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.254 |       |   0.696 |    1.305 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | B ^          | AND2X2  | 0.231 | 0.036 |       |   0.733 |    1.342 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.730
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.780
- Arrival Time                  4.383
= Slack Time                   -0.603
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.047 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.247 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.537 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.841 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.097 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.238 |       |   2.938 |    2.335 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.076 | 0.089 |       |   3.027 |    2.424 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/lat | D v -> Q v   | LATCH   | 0.050 | 0.214 | 1.142 |   4.383 |    3.780 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | A v          | AND2X1  | 0.050 | 0.000 |       |   4.383 |    3.780 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.603 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.813 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.231 |       |   0.442 |    1.045 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.254 |       |   0.696 |    1.299 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | B ^          | AND2X1  | 0.231 | 0.034 |       |   0.730 |    1.333 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /\link_
addr_1_fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.756
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.806
- Arrival Time                  4.397
= Slack Time                   -0.592
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.058 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.258 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.548 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.828 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.275 |       |   2.695 |    2.103 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.097 | 0.264 |       |   2.958 |    2.367 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.075 | 0.085 |       |   3.043 |    2.452 | 
     | ta_mem_reg[0] /U2                                  |              |         |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | D v -> Q v   | LATCH   | 0.053 | 0.181 | 1.173 |   4.397 |    3.805 | 
     | ta_mem_reg[0] /latch                               |              |         |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v          | AND2X2  | 0.053 | 0.000 |       |   4.397 |    3.806 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.591 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.802 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.083 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.226 | 0.261 |       |   0.753 |    1.345 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B ^          | AND2X2  | 0.228 | 0.003 |       |   0.756 |    1.347 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /clk_
gate_link_datain_1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_link_datain_1_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_link_datain_1_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.749
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.799
- Arrival Time                  4.390
= Slack Time                   -0.591
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.059 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.259 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.548 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.829 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.215 | 0.305 |       |   2.725 |    2.134 | 
     | FECTS_clks_clk___L5_I28                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.252 |       |   2.977 |    2.386 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | A v -> Y ^   | INVX1   | 0.081 | 0.098 |       |   3.076 |    2.485 | 
     | U2                                                 |              |         |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | D v -> Q v   | LATCH   | 0.055 | 0.269 | 1.045 |   4.390 |    3.799 | 
     | latch                                              |              |         |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | A v          | AND2X1  | 0.055 | 0.000 |       |   4.390 |    3.799 | 
     | main_gate                                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.591 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.802 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.228 |       |   0.439 |    1.030 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.295 |       |   0.734 |    1.325 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | B ^          | AND2X1  | 0.272 | 0.015 |       |   0.749 |    1.340 | 
     | main_gate                                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /\link_
addr_1_fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.756
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.806
- Arrival Time                  4.395
= Slack Time                   -0.589
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.061 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.261 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.550 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.831 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.275 |       |   2.695 |    2.106 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.097 | 0.264 |       |   2.958 |    2.369 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.076 | 0.086 |       |   3.044 |    2.455 | 
     | ta_mem_reg[1] /U2                                  |              |         |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | D v -> Q v   | LATCH   | 0.049 | 0.178 | 1.173 |   4.395 |    3.806 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v          | AND2X2  | 0.049 | 0.000 |       |   4.395 |    3.806 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.589 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.800 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.081 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.226 | 0.261 |       |   0.753 |    1.342 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B ^          | AND2X2  | 0.228 | 0.003 |       |   0.756 |    1.345 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.789
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.839
- Arrival Time                  4.423
= Slack Time                   -0.584
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.066 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.266 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.555 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.836 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.138 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.102 | 0.258 |       |   2.980 |    2.396 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1   | 0.077 | 0.094 |       |   3.074 |    2.490 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH   | 0.076 | 0.252 | 1.094 |   4.421 |    3.837 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | A v          | AND2X1  | 0.076 | 0.002 |       |   4.423 |    3.839 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.584 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.795 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.076 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.226 | 0.261 |       |   0.753 |    1.337 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | B ^          | AND2X1  | 0.242 | 0.036 |       |   0.789 |    1.373 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.854
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.904
- Arrival Time                  4.481
= Slack Time                   -0.577
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.073 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.273 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.562 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.867 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.168 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |       |   2.993 |    2.416 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.076 | 0.084 |       |   3.077 |    2.500 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH   | 0.105 | 0.215 | 1.184 |   4.476 |    3.899 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2  | 0.105 | 0.005 |       |   4.481 |    3.904 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.577 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.788 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.097 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.418 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2  | 0.274 | 0.014 |       |   0.854 |    1.431 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.847
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.897
- Arrival Time                  4.468
= Slack Time                   -0.571
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.079 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.279 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.568 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.849 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.151 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.102 | 0.258 |       |   2.980 |    2.409 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.076 | 0.090 |       |   3.070 |    2.499 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH   | 0.104 | 0.225 | 1.169 |   4.464 |    3.894 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2  | 0.104 | 0.003 |       |   4.468 |    3.897 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.571 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.782 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.091 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.412 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2  | 0.273 | 0.006 |       |   0.847 |    1.418 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.815
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.865
- Arrival Time                  4.426
= Slack Time                   -0.562
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.088 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.288 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.578 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.882 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.184 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.092 | 0.240 |       |   2.986 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.087 |       |   3.073 |    2.511 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH   | 0.050 | 0.192 | 1.161 |   4.426 |    3.865 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2  | 0.050 | 0.000 |       |   4.426 |    3.865 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.562 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.772 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.053 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.278 | 0.304 |       |   0.796 |    1.357 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2  | 0.288 | 0.019 |       |   0.815 |    1.376 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.816
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.866
- Arrival Time                  4.417
= Slack Time                   -0.552
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.098 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.298 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.587 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.892 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.194 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.092 | 0.240 |       |   2.986 |    2.434 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1   | 0.074 | 0.085 |       |   3.071 |    2.519 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH   | 0.067 | 0.245 | 1.100 |   4.416 |    3.864 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | A v          | AND2X1  | 0.067 | 0.002 |       |   4.417 |    3.866 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.552 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.763 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.044 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.278 | 0.304 |       |   0.796 |    1.347 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^          | AND2X1  | 0.288 | 0.020 |       |   0.816 |    1.367 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.856
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.906
- Arrival Time                  4.455
= Slack Time                   -0.549
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.101 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.301 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.591 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.895 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.197 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |       |   2.993 |    2.444 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.074 | 0.083 |       |   3.076 |    2.528 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH   | 0.076 | 0.195 | 1.181 |   4.453 |    3.904 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2  | 0.076 | 0.002 |       |   4.455 |    3.906 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.549 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.759 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.069 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.390 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2  | 0.292 | 0.014 |       |   0.856 |    1.405 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.860
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.910
- Arrival Time                  4.455
= Slack Time                   -0.545
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.105 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.305 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.594 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.899 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.201 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.092 | 0.240 |       |   2.986 |    2.441 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.078 | 0.094 |       |   3.080 |    2.535 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH   | 0.073 | 0.197 | 1.177 |   4.454 |    3.909 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2  | 0.073 | 0.001 |       |   4.455 |    3.910 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.545 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.756 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.065 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.277 | 0.320 |       |   0.840 |    1.385 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2  | 0.288 | 0.021 |       |   0.860 |    1.405 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.859
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.909
- Arrival Time                  4.449
= Slack Time                   -0.540
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.110 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.309 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.599 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.904 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.205 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.092 | 0.240 |       |   2.986 |    2.445 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.094 |       |   3.080 |    2.539 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH   | 0.067 | 0.195 | 1.173 |   4.448 |    3.907 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2  | 0.067 | 0.001 |       |   4.449 |    3.909 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.540 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.751 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.060 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.277 | 0.320 |       |   0.840 |    1.380 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2  | 0.287 | 0.019 |       |   0.859 |    1.399 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.856
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.906
- Arrival Time                  4.435
= Slack Time                   -0.528
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.122 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.322 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.611 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.916 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.217 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.092 | 0.240 |       |   2.986 |    2.458 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.091 |       |   3.076 |    2.548 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH   | 0.054 | 0.185 | 1.173 |   4.434 |    3.906 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2  | 0.054 | 0.000 |       |   4.435 |    3.906 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.528 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.739 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.048 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.370 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2  | 0.292 | 0.015 |       |   0.856 |    1.385 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.858
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  4.435
= Slack Time                   -0.527
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.123 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.323 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.612 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.917 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.218 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |       |   2.993 |    2.466 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.084 |       |   3.077 |    2.550 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH   | 0.052 | 0.174 | 1.184 |   4.434 |    3.907 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2  | 0.052 | 0.000 |       |   4.435 |    3.908 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.527 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.738 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.047 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.277 | 0.320 |       |   0.840 |    1.367 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2  | 0.287 | 0.018 |       |   0.858 |    1.385 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.784
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  4.360
= Slack Time                   -0.526
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.124 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.324 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.613 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.894 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.196 | 
     | FECTS_clks_clk___L5_I26                            | A v -> Y v   | CLKBUF1 | 0.039 | 0.196 |       |   2.918 |    2.392 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.064 | 0.065 |       |   2.984 |    2.457 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | D v -> Q v   | LATCH   | 0.085 | 0.245 | 1.129 |   4.358 |    3.832 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | A v          | AND2X1  | 0.085 | 0.003 |       |   4.360 |    3.834 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.526 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.737 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    1.018 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.226 | 0.261 |       |   0.753 |    1.279 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | B ^          | AND2X1  | 0.242 | 0.031 |       |   0.784 |    1.310 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.867
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.917
- Arrival Time                  4.442
= Slack Time                   -0.524
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.126 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.325 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.615 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.920 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.176 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.246 |       |   2.946 |    2.422 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.078 | 0.091 |       |   3.037 |    2.513 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH   | 0.102 | 0.226 | 1.174 |   4.437 |    3.913 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2  | 0.102 | 0.005 |       |   4.442 |    3.917 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.524 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.735 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.044 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.277 | 0.320 |       |   0.840 |    1.364 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2  | 0.290 | 0.028 |       |   0.867 |    1.392 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.821
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.871
- Arrival Time                  4.395
= Slack Time                   -0.524
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.126 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.326 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.615 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.920 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.176 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.238 |       |   2.938 |    2.414 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.093 |       |   3.030 |    2.506 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH   | 0.057 | 0.179 | 1.185 |   4.394 |    3.870 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2  | 0.057 | 0.000 |       |   4.395 |    3.871 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.524 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.735 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.044 | 
     | FECTS_clks_clk___L3_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.206 | 0.272 |       |   0.792 |    1.316 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2  | 0.219 | 0.029 |       |   0.821 |    1.345 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.858
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  4.432
= Slack Time                   -0.524
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.126 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.326 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.615 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.920 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.222 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.092 | 0.240 |       |   2.986 |    2.462 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.074 | 0.089 |       |   3.075 |    2.551 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH   | 0.054 | 0.186 | 1.171 |   4.432 |    3.908 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2  | 0.054 | 0.000 |       |   4.432 |    3.908 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.524 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.735 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.044 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.277 | 0.320 |       |   0.840 |    1.364 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2  | 0.287 | 0.018 |       |   0.858 |    1.382 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.875
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.925
- Arrival Time                  4.444
= Slack Time                   -0.519
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.131 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.331 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.620 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.901 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.203 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.102 | 0.258 |       |   2.980 |    2.461 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.092 |       |   3.072 |    2.552 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/lat | D v -> Q v   | LATCH   | 0.082 | 0.245 | 1.126 |   4.442 |    3.922 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | A v          | AND2X1  | 0.082 | 0.003 |       |   4.444 |    3.925 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.519 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.730 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.039 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.360 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | B ^          | AND2X1  | 0.281 | 0.034 |       |   0.875 |    1.394 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.869
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.919
- Arrival Time                  4.435
= Slack Time                   -0.516
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.134 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.334 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.623 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.928 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.184 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.238 |       |   2.938 |    2.422 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.079 | 0.095 |       |   3.033 |    2.517 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH   | 0.097 | 0.213 | 1.184 |   4.430 |    3.915 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2  | 0.097 | 0.004 |       |   4.435 |    3.919 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.516 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.727 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.036 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.357 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2  | 0.298 | 0.027 |       |   0.869 |    1.385 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.876
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.926
- Arrival Time                  4.439
= Slack Time                   -0.513
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.137 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.337 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.626 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.931 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.187 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.246 |       |   2.946 |    2.433 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.078 | 0.090 |       |   3.037 |    2.524 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH   | 0.099 | 0.220 | 1.177 |   4.434 |    3.921 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2  | 0.099 | 0.004 |       |   4.439 |    3.926 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.513 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.724 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.033 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.355 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2  | 0.299 | 0.034 |       |   0.876 |    1.389 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.870
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.920
- Arrival Time                  4.432
= Slack Time                   -0.512
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.138 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.338 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.627 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.908 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.210 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.102 | 0.258 |       |   2.980 |    2.468 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.094 |       |   3.074 |    2.562 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH   | 0.059 | 0.182 | 1.176 |   4.431 |    3.920 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2  | 0.059 | 0.001 |       |   4.432 |    3.920 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.512 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.723 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.032 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.352 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2  | 0.281 | 0.030 |       |   0.870 |    1.382 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.872
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.922
- Arrival Time                  4.431
= Slack Time                   -0.509
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.141 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.341 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.630 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.911 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.213 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.102 | 0.258 |       |   2.980 |    2.471 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.076 | 0.090 |       |   3.070 |    2.562 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH   | 0.062 | 0.190 | 1.169 |   4.430 |    3.921 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2  | 0.062 | 0.001 |       |   4.431 |    3.922 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.509 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.720 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.029 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.349 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2  | 0.281 | 0.032 |       |   0.872 |    1.381 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.863
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.913
- Arrival Time                  4.421
= Slack Time                   -0.507
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.143 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.343 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.632 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.913 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.215 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.086 | 0.244 |       |   2.966 |    2.459 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.074 | 0.085 |       |   3.051 |    2.544 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH   | 0.072 | 0.199 | 1.169 |   4.419 |    3.912 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2  | 0.072 | 0.002 |       |   4.421 |    3.913 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.507 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.718 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.027 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.348 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2  | 0.280 | 0.023 |       |   0.863 |    1.371 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.857
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.907
- Arrival Time                  4.403
= Slack Time                   -0.497
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.153 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.353 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.642 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.947 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.183 | 0.301 |       |   2.745 |    2.249 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.092 | 0.240 |       |   2.986 |    2.489 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.074 | 0.088 |       |   3.074 |    2.577 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/lat | D v -> Q v   | LATCH   | 0.059 | 0.246 | 1.083 |   4.403 |    3.906 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | A v          | AND2X1  | 0.059 | 0.001 |       |   4.403 |    3.907 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.497 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.708 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.017 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.339 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | B ^          | AND2X1  | 0.292 | 0.015 |       |   0.857 |    1.353 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.863
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.913
- Arrival Time                  4.406
= Slack Time                   -0.493
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.157 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.356 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.646 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.926 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.228 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.086 | 0.244 |       |   2.966 |    2.473 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.073 | 0.084 |       |   3.050 |    2.557 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH   | 0.058 | 0.176 | 1.179 |   4.406 |    3.912 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2  | 0.058 | 0.001 |       |   4.406 |    3.913 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.493 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.704 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.013 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.334 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2  | 0.279 | 0.022 |       |   0.863 |    1.356 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.876
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.926
- Arrival Time                  4.417
= Slack Time                   -0.491
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.159 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.359 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.648 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.953 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.209 | 
     | FECTS_clks_clk___L5_I9                             | A v -> Y v   | CLKBUF1 | 0.125 | 0.251 |       |   2.951 |    2.460 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.082 | 0.095 |       |   3.046 |    2.555 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH   | 0.068 | 0.202 | 1.168 |   4.416 |    3.924 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2  | 0.068 | 0.001 |       |   4.417 |    3.926 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.491 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.702 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.011 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.277 | 0.320 |       |   0.840 |    1.331 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2  | 0.291 | 0.036 |       |   0.876 |    1.367 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.865
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.915
- Arrival Time                  4.406
= Slack Time                   -0.491
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.159 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.359 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.648 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.929 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.231 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.086 | 0.244 |       |   2.966 |    2.475 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.074 | 0.085 |       |   3.051 |    2.560 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH   | 0.057 | 0.185 | 1.170 |   4.406 |    3.915 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2  | 0.057 | 0.000 |       |   4.406 |    3.915 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.491 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.702 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.011 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.331 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2  | 0.280 | 0.025 |       |   0.865 |    1.356 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.883
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  4.419
= Slack Time                   -0.486
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.164 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.364 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.653 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.958 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.214 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.238 |       |   2.938 |    2.452 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.098 |       |   3.035 |    2.549 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH   | 0.078 | 0.207 | 1.175 |   4.418 |    3.932 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2  | 0.078 | 0.002 |       |   4.419 |    3.933 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.486 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.697 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.006 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.328 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2  | 0.300 | 0.041 |       |   0.883 |    1.369 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.867
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.917
- Arrival Time                  4.400
= Slack Time                   -0.483
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.167 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.366 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.656 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.936 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.238 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.086 | 0.244 |       |   2.966 |    2.483 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.074 | 0.086 |       |   3.052 |    2.568 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH   | 0.049 | 0.170 | 1.179 |   4.400 |    3.917 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2  | 0.049 | 0.000 |       |   4.400 |    3.917 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.483 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.694 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    1.003 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.324 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2  | 0.280 | 0.026 |       |   0.867 |    1.350 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.889
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  4.403
= Slack Time                   -0.464
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.186 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.385 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.675 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.980 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.236 | 
     | FECTS_clks_clk___L5_I9                             | A v -> Y v   | CLKBUF1 | 0.125 | 0.251 |       |   2.951 |    2.487 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.095 |       |   3.046 |    2.581 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH   | 0.052 | 0.177 | 1.180 |   4.403 |    3.938 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2  | 0.052 | 0.000 |       |   4.403 |    3.939 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.464 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.675 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    0.984 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.306 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2  | 0.299 | 0.047 |       |   0.889 |    1.353 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.889
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  4.396
= Slack Time                   -0.457
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.193 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.393 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.682 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.987 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.243 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.238 |       |   2.938 |    2.481 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.076 | 0.091 |       |   3.028 |    2.571 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH   | 0.060 | 0.183 | 1.184 |   4.395 |    3.938 | 
     | tch                                                |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2  | 0.060 | 0.001 |       |   4.396 |    3.939 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.457 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.668 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    0.977 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.299 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2  | 0.299 | 0.047 |       |   0.889 |    1.346 | 
     | in_gate                                            |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.883
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  4.387
= Slack Time                   -0.454
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.196 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.395 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.685 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.990 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.246 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.246 |       |   2.946 |    2.492 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.084 | 0.096 |       |   3.042 |    2.588 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/lat | D v -> Q v   | LATCH   | 0.078 | 0.264 | 1.080 |   4.385 |    3.931 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | A v          | AND2X1  | 0.078 | 0.002 |       |   4.387 |    3.933 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.454 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.665 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    0.974 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.296 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | B ^          | AND2X1  | 0.300 | 0.041 |       |   0.883 |    1.337 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.888
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.938
- Arrival Time                  4.389
= Slack Time                   -0.450
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.200 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.399 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.689 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.214 | 0.305 |       |   2.444 |    1.994 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.132 | 0.256 |       |   2.700 |    2.250 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.238 |       |   2.938 |    2.487 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.077 | 0.094 |       |   3.031 |    2.581 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH   | 0.049 | 0.196 | 1.162 |   4.389 |    3.938 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | A v          | AND2X2  | 0.049 | 0.000 |       |   4.389 |    3.938 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.450 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.661 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    0.970 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |       |   0.842 |    1.292 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^          | AND2X2  | 0.299 | 0.047 |       |   0.888 |    1.339 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /clk_
gate_pfifo_datain_1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.779
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.829
- Arrival Time                  4.273
= Slack Time                   -0.444
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.206 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.406 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.696 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.976 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y v   | CLKBUF1 | 0.196 | 0.293 |       |   2.713 |    2.269 | 
     | FECTS_clks_clk___L5_I33                            | A v -> Y v   | CLKBUF1 | 0.095 | 0.243 |       |   2.955 |    2.512 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A v -> Y ^   | INVX1   | 0.076 | 0.085 |       |   3.040 |    2.597 | 
     | /U2                                                |              |         |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | D v -> Q v   | LATCH   | 0.052 | 0.184 | 1.048 |   4.272 |    3.829 | 
     | /latch                                             |              |         |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A v          | AND2X2  | 0.052 | 0.000 |       |   4.273 |    3.829 | 
     | /main_gate                                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.444 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.654 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.281 |       |   0.492 |    0.935 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y ^   | CLKBUF1 | 0.211 | 0.276 |       |   0.768 |    1.212 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | B ^          | AND2X2  | 0.215 | 0.011 |       |   0.779 |    1.223 | 
     | /main_gate                                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.861
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.911
- Arrival Time                  4.343
= Slack Time                   -0.432
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.218 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.417 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    1.707 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    1.987 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.209 | 0.302 |       |   2.722 |    2.289 | 
     | FECTS_clks_clk___L5_I24                            | A v -> Y v   | CLKBUF1 | 0.046 | 0.196 |       |   2.917 |    2.485 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.065 | 0.070 |       |   2.987 |    2.555 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH   | 0.057 | 0.204 | 1.151 |   4.343 |    3.911 | 
     | ch                                                 |              |         |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | A v          | AND2X2  | 0.057 | 0.000 |       |   4.343 |    3.911 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.432 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.643 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |       |   0.520 |    0.952 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |       |   0.841 |    1.273 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | B ^          | AND2X2  | 0.279 | 0.020 |       |   0.861 |    1.293 | 
     | n_gate                                             |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.746
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.796
- Arrival Time                  3.919
= Slack Time                   -0.124
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.526 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.726 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    2.015 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    2.296 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.215 | 0.305 |       |   2.725 |    2.601 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.119 | 0.259 |       |   2.984 |    2.860 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.081 | 0.093 |       |   3.077 |    2.953 | 
     | ][3][head_ptr] /U2                                 |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.049 | 0.178 | 0.665 |   3.919 |    3.796 | 
     | ][3][head_ptr] /latch                              |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.049 | 0.000 |       |   3.919 |    3.796 | 
     | ][3][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.124 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.335 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.228 |       |   0.439 |    0.563 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.247 | 0.274 |       |   0.713 |    0.837 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.261 | 0.033 |       |   0.746 |    0.869 | 
     | ][3][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][4][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.751
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.801
- Arrival Time                  3.924
= Slack Time                   -0.123
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.527 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.727 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    2.016 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    2.297 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.215 | 0.305 |       |   2.725 |    2.602 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.119 | 0.259 |       |   2.984 |    2.861 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.081 | 0.100 |       |   3.084 |    2.960 | 
     | ][4][head_ptr] /U2                                 |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.049 | 0.181 | 0.659 |   3.924 |    3.801 | 
     | ][4][head_ptr] /latch                              |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.049 | 0.000 |       |   3.924 |    3.801 | 
     | ][4][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.123 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.334 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.228 |       |   0.439 |    0.562 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.247 | 0.274 |       |   0.713 |    0.836 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.262 | 0.038 |       |   0.751 |    0.874 | 
     | ][4][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][7][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.744
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.794
- Arrival Time                  3.913
= Slack Time                   -0.119
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.531 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.731 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    2.020 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    2.301 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.215 | 0.305 |       |   2.725 |    2.606 | 
     | FECTS_clks_clk___L5_I28                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.252 |       |   2.977 |    2.858 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.078 | 0.090 |       |   3.067 |    2.948 | 
     | ][7][head_ptr] /U2                                 |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.049 | 0.178 | 0.667 |   3.913 |    3.794 | 
     | ][7][head_ptr] /latch                              |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.049 | 0.000 |       |   3.913 |    3.794 | 
     | ][7][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.119 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.330 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.228 |       |   0.439 |    0.558 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.247 | 0.274 |       |   0.713 |    0.832 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.261 | 0.032 |       |   0.744 |    0.863 | 
     | ][7][head_ptr] /main_gate                          |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][13][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.748
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.798
- Arrival Time                  3.916
= Slack Time                   -0.118
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |       |   1.650 |    1.532 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.151 | 0.200 |       |   1.850 |    1.732 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.155 | 0.289 |       |   2.139 |    2.021 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.281 |       |   2.420 |    2.302 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y v   | CLKBUF1 | 0.215 | 0.305 |       |   2.725 |    2.607 | 
     | FECTS_clks_clk___L5_I27                            | A v -> Y v   | CLKBUF1 | 0.119 | 0.259 |       |   2.984 |    2.866 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1   | 0.081 | 0.098 |       |   3.082 |    2.964 | 
     | ][13][head_ptr] /U2                                |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH   | 0.049 | 0.180 | 0.654 |   3.916 |    3.798 | 
     | ][13][head_ptr] /latch                             |              |         |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1  | 0.049 | 0.000 |       |   3.916 |    3.798 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |         |       |       | Given |  Time   |   Time   | 
     |                                                    |              |         |       |       |  To   |         |          | 
     |                                                    |              |         |       |       | Start |         |          | 
     |                                                    |              |         |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+---------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |       |   0.000 |    0.118 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |       |   0.211 |    0.329 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.100 | 0.228 |       |   0.439 |    0.557 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.247 | 0.274 |       |   0.713 |    0.831 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1  | 0.261 | 0.035 |       |   0.748 |    0.866 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 

