# variablechannel_cnn_fc
  A Verilog based CNN accelerator for 1-D signal binary classfication task. The simulation is successful but it needs a little improvement in timing for its implementation.
# Overview

![image](https://github.com/user-attachments/assets/b995c34b-1d2c-4fe8-b803-105cf22cd7aa) 

                            Abnormal


![image](https://github.com/user-attachments/assets/cc3e1323-51dc-4f36-a592-ed38c7c0437c) 

                            Normal


![image](https://github.com/user-attachments/assets/d7a10792-17c2-4cad-975a-e9e76eb7206d)

                            Process

# Structure

<img src = "https://github.com/user-attachments/assets/7de69c55-7eb3-4b64-bbd1-27ef89b8720a" alt = "Structure of the whole network" width = "700"/>

*Structure of Conv1*
<img alt="Structure of Conv1" src="https://github.com/user-attachments/assets/7178b4c6-27ce-4eb1-96ba-ee9d16207702" width = "500"/>


*Structure of Conv2*
<img alt = "Structure of Conv2" src = "https://github.com/user-attachments/assets/9b1ed052-bc20-4fcf-8193-412f1f115edb" width = "500"/>


# Result

<img alt="16 chnnels result" src="https://github.com/user-attachments/assets/4a3dd5f6-3a5b-4fbd-9ea2-7b458d3b45c2" width = "500"/>
16 channels

<img alt="8 channels result" src = "https://github.com/user-attachments/assets/eb7d1e95-24ec-4f50-a17c-72fba1f445fd" width = "500"/>
8 channels











