
Controlsystem_v0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff8c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d0  08010140  08010140  00020140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010a10  08010a10  00030218  2**0
                  CONTENTS
  4 .ARM          00000008  08010a10  08010a10  00020a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010a18  08010a18  00030218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010a18  08010a18  00020a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010a1c  08010a1c  00020a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000218  20000000  08010a20  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d67c  20000218  08010c38  00030218  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000d894  08010c38  0003d894  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00036756  00000000  00000000  00030248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000670e  00000000  00000000  0006699e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b08  00000000  00000000  0006d0b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001870  00000000  00000000  0006ebb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c8a7  00000000  00000000  00070428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000280ab  00000000  00000000  0009cccf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5ae2  00000000  00000000  000c4d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001ba85c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000081a8  00000000  00000000  001ba8b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000218 	.word	0x20000218
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08010124 	.word	0x08010124

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000021c 	.word	0x2000021c
 80001ec:	08010124 	.word	0x08010124

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b96e 	b.w	8000f9c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	468c      	mov	ip, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8083 	bne.w	8000dee <__udivmoddi4+0x116>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4617      	mov	r7, r2
 8000cec:	d947      	bls.n	8000d7e <__udivmoddi4+0xa6>
 8000cee:	fab2 f282 	clz	r2, r2
 8000cf2:	b142      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	f1c2 0020 	rsb	r0, r2, #32
 8000cf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cfc:	4091      	lsls	r1, r2
 8000cfe:	4097      	lsls	r7, r2
 8000d00:	ea40 0c01 	orr.w	ip, r0, r1
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d10:	fa1f fe87 	uxth.w	lr, r7
 8000d14:	fb08 c116 	mls	r1, r8, r6, ip
 8000d18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18fb      	adds	r3, r7, r3
 8000d26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d2a:	f080 8119 	bcs.w	8000f60 <__udivmoddi4+0x288>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8116 	bls.w	8000f60 <__udivmoddi4+0x288>
 8000d34:	3e02      	subs	r6, #2
 8000d36:	443b      	add	r3, r7
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d40:	fb08 3310 	mls	r3, r8, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d4c:	45a6      	cmp	lr, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	193c      	adds	r4, r7, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8105 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d5a:	45a6      	cmp	lr, r4
 8000d5c:	f240 8102 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d60:	3802      	subs	r0, #2
 8000d62:	443c      	add	r4, r7
 8000d64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d68:	eba4 040e 	sub.w	r4, r4, lr
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	b11d      	cbz	r5, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c5 4300 	strd	r4, r3, [r5]
 8000d78:	4631      	mov	r1, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	b902      	cbnz	r2, 8000d82 <__udivmoddi4+0xaa>
 8000d80:	deff      	udf	#255	; 0xff
 8000d82:	fab2 f282 	clz	r2, r2
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	d150      	bne.n	8000e2c <__udivmoddi4+0x154>
 8000d8a:	1bcb      	subs	r3, r1, r7
 8000d8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d90:	fa1f f887 	uxth.w	r8, r7
 8000d94:	2601      	movs	r6, #1
 8000d96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d9a:	0c21      	lsrs	r1, r4, #16
 8000d9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000da0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da4:	fb08 f30c 	mul.w	r3, r8, ip
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000dac:	1879      	adds	r1, r7, r1
 8000dae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0xe2>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	f200 80e9 	bhi.w	8000f8c <__udivmoddi4+0x2b4>
 8000dba:	4684      	mov	ip, r0
 8000dbc:	1ac9      	subs	r1, r1, r3
 8000dbe:	b2a3      	uxth	r3, r4
 8000dc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dcc:	fb08 f800 	mul.w	r8, r8, r0
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x10c>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x10a>
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	f200 80d9 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000de2:	4618      	mov	r0, r3
 8000de4:	eba4 0408 	sub.w	r4, r4, r8
 8000de8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dec:	e7bf      	b.n	8000d6e <__udivmoddi4+0x96>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0x12e>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80b1 	beq.w	8000f5a <__udivmoddi4+0x282>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x1cc>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0x140>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80b8 	bhi.w	8000f88 <__udivmoddi4+0x2b0>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	468c      	mov	ip, r1
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0a8      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000e26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e2a:	e7a5      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f603 	lsr.w	r6, r0, r3
 8000e34:	4097      	lsls	r7, r2
 8000e36:	fa01 f002 	lsl.w	r0, r1, r2
 8000e3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3e:	40d9      	lsrs	r1, r3
 8000e40:	4330      	orrs	r0, r6
 8000e42:	0c03      	lsrs	r3, r0, #16
 8000e44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e48:	fa1f f887 	uxth.w	r8, r7
 8000e4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e54:	fb06 f108 	mul.w	r1, r6, r8
 8000e58:	4299      	cmp	r1, r3
 8000e5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5e:	d909      	bls.n	8000e74 <__udivmoddi4+0x19c>
 8000e60:	18fb      	adds	r3, r7, r3
 8000e62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e66:	f080 808d 	bcs.w	8000f84 <__udivmoddi4+0x2ac>
 8000e6a:	4299      	cmp	r1, r3
 8000e6c:	f240 808a 	bls.w	8000f84 <__udivmoddi4+0x2ac>
 8000e70:	3e02      	subs	r6, #2
 8000e72:	443b      	add	r3, r7
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b281      	uxth	r1, r0
 8000e78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e84:	fb00 f308 	mul.w	r3, r0, r8
 8000e88:	428b      	cmp	r3, r1
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x1c4>
 8000e8c:	1879      	adds	r1, r7, r1
 8000e8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e92:	d273      	bcs.n	8000f7c <__udivmoddi4+0x2a4>
 8000e94:	428b      	cmp	r3, r1
 8000e96:	d971      	bls.n	8000f7c <__udivmoddi4+0x2a4>
 8000e98:	3802      	subs	r0, #2
 8000e9a:	4439      	add	r1, r7
 8000e9c:	1acb      	subs	r3, r1, r3
 8000e9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ea2:	e778      	b.n	8000d96 <__udivmoddi4+0xbe>
 8000ea4:	f1c6 0c20 	rsb	ip, r6, #32
 8000ea8:	fa03 f406 	lsl.w	r4, r3, r6
 8000eac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000eb0:	431c      	orrs	r4, r3
 8000eb2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000ebe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ec2:	431f      	orrs	r7, r3
 8000ec4:	0c3b      	lsrs	r3, r7, #16
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fa1f f884 	uxth.w	r8, r4
 8000ece:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ed2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ed6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eda:	458a      	cmp	sl, r1
 8000edc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x220>
 8000ee6:	1861      	adds	r1, r4, r1
 8000ee8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eec:	d248      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000eee:	458a      	cmp	sl, r1
 8000ef0:	d946      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000ef2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef6:	4421      	add	r1, r4
 8000ef8:	eba1 010a 	sub.w	r1, r1, sl
 8000efc:	b2bf      	uxth	r7, r7
 8000efe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f0a:	fb00 f808 	mul.w	r8, r0, r8
 8000f0e:	45b8      	cmp	r8, r7
 8000f10:	d907      	bls.n	8000f22 <__udivmoddi4+0x24a>
 8000f12:	19e7      	adds	r7, r4, r7
 8000f14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f18:	d22e      	bcs.n	8000f78 <__udivmoddi4+0x2a0>
 8000f1a:	45b8      	cmp	r8, r7
 8000f1c:	d92c      	bls.n	8000f78 <__udivmoddi4+0x2a0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	4427      	add	r7, r4
 8000f22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f26:	eba7 0708 	sub.w	r7, r7, r8
 8000f2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f2e:	454f      	cmp	r7, r9
 8000f30:	46c6      	mov	lr, r8
 8000f32:	4649      	mov	r1, r9
 8000f34:	d31a      	bcc.n	8000f6c <__udivmoddi4+0x294>
 8000f36:	d017      	beq.n	8000f68 <__udivmoddi4+0x290>
 8000f38:	b15d      	cbz	r5, 8000f52 <__udivmoddi4+0x27a>
 8000f3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f46:	40f2      	lsrs	r2, r6
 8000f48:	ea4c 0202 	orr.w	r2, ip, r2
 8000f4c:	40f7      	lsrs	r7, r6
 8000f4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f52:	2600      	movs	r6, #0
 8000f54:	4631      	mov	r1, r6
 8000f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e70b      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e9      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6fd      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f68:	4543      	cmp	r3, r8
 8000f6a:	d2e5      	bcs.n	8000f38 <__udivmoddi4+0x260>
 8000f6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f70:	eb69 0104 	sbc.w	r1, r9, r4
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7df      	b.n	8000f38 <__udivmoddi4+0x260>
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e7d2      	b.n	8000f22 <__udivmoddi4+0x24a>
 8000f7c:	4660      	mov	r0, ip
 8000f7e:	e78d      	b.n	8000e9c <__udivmoddi4+0x1c4>
 8000f80:	4681      	mov	r9, r0
 8000f82:	e7b9      	b.n	8000ef8 <__udivmoddi4+0x220>
 8000f84:	4666      	mov	r6, ip
 8000f86:	e775      	b.n	8000e74 <__udivmoddi4+0x19c>
 8000f88:	4630      	mov	r0, r6
 8000f8a:	e74a      	b.n	8000e22 <__udivmoddi4+0x14a>
 8000f8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f90:	4439      	add	r1, r7
 8000f92:	e713      	b.n	8000dbc <__udivmoddi4+0xe4>
 8000f94:	3802      	subs	r0, #2
 8000f96:	443c      	add	r4, r7
 8000f98:	e724      	b.n	8000de4 <__udivmoddi4+0x10c>
 8000f9a:	bf00      	nop

08000f9c <__aeabi_idiv0>:
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fb2:	4b21      	ldr	r3, [pc, #132]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fb4:	4a21      	ldr	r2, [pc, #132]	; (800103c <MX_ADC1_Init+0x9c>)
 8000fb6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fb8:	4b1f      	ldr	r3, [pc, #124]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000fbe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fc0:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fcc:	4b1a      	ldr	r3, [pc, #104]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fd2:	4b19      	ldr	r3, [pc, #100]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fda:	4b17      	ldr	r3, [pc, #92]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fe0:	4b15      	ldr	r3, [pc, #84]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fe2:	4a17      	ldr	r2, [pc, #92]	; (8001040 <MX_ADC1_Init+0xa0>)
 8000fe4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fe6:	4b14      	ldr	r3, [pc, #80]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fec:	4b12      	ldr	r3, [pc, #72]	; (8001038 <MX_ADC1_Init+0x98>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ff2:	4b11      	ldr	r3, [pc, #68]	; (8001038 <MX_ADC1_Init+0x98>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	; (8001038 <MX_ADC1_Init+0x98>)
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001000:	480d      	ldr	r0, [pc, #52]	; (8001038 <MX_ADC1_Init+0x98>)
 8001002:	f001 fc0b 	bl	800281c <HAL_ADC_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800100c:	f000 fc16 	bl	800183c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001010:	2308      	movs	r3, #8
 8001012:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001014:	2301      	movs	r3, #1
 8001016:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001018:	2300      	movs	r3, #0
 800101a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800101c:	463b      	mov	r3, r7
 800101e:	4619      	mov	r1, r3
 8001020:	4805      	ldr	r0, [pc, #20]	; (8001038 <MX_ADC1_Init+0x98>)
 8001022:	f001 fc3f 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800102c:	f000 fc06 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	2000c698 	.word	0x2000c698
 800103c:	40012000 	.word	0x40012000
 8001040:	0f000001 	.word	0x0f000001

08001044 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	; 0x28
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a17      	ldr	r2, [pc, #92]	; (80010c0 <HAL_ADC_MspInit+0x7c>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d127      	bne.n	80010b6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	613b      	str	r3, [r7, #16]
 800106a:	4b16      	ldr	r3, [pc, #88]	; (80010c4 <HAL_ADC_MspInit+0x80>)
 800106c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800106e:	4a15      	ldr	r2, [pc, #84]	; (80010c4 <HAL_ADC_MspInit+0x80>)
 8001070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001074:	6453      	str	r3, [r2, #68]	; 0x44
 8001076:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <HAL_ADC_MspInit+0x80>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	60fb      	str	r3, [r7, #12]
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <HAL_ADC_MspInit+0x80>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	4a0e      	ldr	r2, [pc, #56]	; (80010c4 <HAL_ADC_MspInit+0x80>)
 800108c:	f043 0302 	orr.w	r3, r3, #2
 8001090:	6313      	str	r3, [r2, #48]	; 0x30
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <HAL_ADC_MspInit+0x80>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800109e:	2301      	movs	r3, #1
 80010a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010a2:	2303      	movs	r3, #3
 80010a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	4805      	ldr	r0, [pc, #20]	; (80010c8 <HAL_ADC_MspInit+0x84>)
 80010b2:	f003 f9a7 	bl	8004404 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010b6:	bf00      	nop
 80010b8:	3728      	adds	r7, #40	; 0x28
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40012000 	.word	0x40012000
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020400 	.word	0x40020400

080010cc <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80010d0:	4b17      	ldr	r3, [pc, #92]	; (8001130 <MX_CAN1_Init+0x64>)
 80010d2:	4a18      	ldr	r2, [pc, #96]	; (8001134 <MX_CAN1_Init+0x68>)
 80010d4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 80010d6:	4b16      	ldr	r3, [pc, #88]	; (8001130 <MX_CAN1_Init+0x64>)
 80010d8:	2205      	movs	r2, #5
 80010da:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80010dc:	4b14      	ldr	r3, [pc, #80]	; (8001130 <MX_CAN1_Init+0x64>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80010e2:	4b13      	ldr	r3, [pc, #76]	; (8001130 <MX_CAN1_Init+0x64>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80010e8:	4b11      	ldr	r3, [pc, #68]	; (8001130 <MX_CAN1_Init+0x64>)
 80010ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010ee:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 80010f0:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <MX_CAN1_Init+0x64>)
 80010f2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80010f6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80010f8:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <MX_CAN1_Init+0x64>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 80010fe:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <MX_CAN1_Init+0x64>)
 8001100:	2201      	movs	r2, #1
 8001102:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001104:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <MX_CAN1_Init+0x64>)
 8001106:	2200      	movs	r2, #0
 8001108:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800110a:	4b09      	ldr	r3, [pc, #36]	; (8001130 <MX_CAN1_Init+0x64>)
 800110c:	2200      	movs	r2, #0
 800110e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001110:	4b07      	ldr	r3, [pc, #28]	; (8001130 <MX_CAN1_Init+0x64>)
 8001112:	2200      	movs	r2, #0
 8001114:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001116:	4b06      	ldr	r3, [pc, #24]	; (8001130 <MX_CAN1_Init+0x64>)
 8001118:	2200      	movs	r2, #0
 800111a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800111c:	4804      	ldr	r0, [pc, #16]	; (8001130 <MX_CAN1_Init+0x64>)
 800111e:	f001 fdef 	bl	8002d00 <HAL_CAN_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001128:	f000 fb88 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	2000c6e0 	.word	0x2000c6e0
 8001134:	40006400 	.word	0x40006400

08001138 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	; 0x28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a21      	ldr	r2, [pc, #132]	; (80011dc <HAL_CAN_MspInit+0xa4>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d13b      	bne.n	80011d2 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
 800115e:	4b20      	ldr	r3, [pc, #128]	; (80011e0 <HAL_CAN_MspInit+0xa8>)
 8001160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001162:	4a1f      	ldr	r2, [pc, #124]	; (80011e0 <HAL_CAN_MspInit+0xa8>)
 8001164:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001168:	6413      	str	r3, [r2, #64]	; 0x40
 800116a:	4b1d      	ldr	r3, [pc, #116]	; (80011e0 <HAL_CAN_MspInit+0xa8>)
 800116c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001172:	613b      	str	r3, [r7, #16]
 8001174:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <HAL_CAN_MspInit+0xa8>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	4a18      	ldr	r2, [pc, #96]	; (80011e0 <HAL_CAN_MspInit+0xa8>)
 8001180:	f043 0308 	orr.w	r3, r3, #8
 8001184:	6313      	str	r3, [r2, #48]	; 0x30
 8001186:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <HAL_CAN_MspInit+0xa8>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001192:	2303      	movs	r3, #3
 8001194:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001196:	2302      	movs	r3, #2
 8001198:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119e:	2303      	movs	r3, #3
 80011a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80011a2:	2309      	movs	r3, #9
 80011a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011a6:	f107 0314 	add.w	r3, r7, #20
 80011aa:	4619      	mov	r1, r3
 80011ac:	480d      	ldr	r0, [pc, #52]	; (80011e4 <HAL_CAN_MspInit+0xac>)
 80011ae:	f003 f929 	bl	8004404 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 2, 0);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2102      	movs	r1, #2
 80011b6:	2013      	movs	r0, #19
 80011b8:	f002 fcbc 	bl	8003b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80011bc:	2013      	movs	r0, #19
 80011be:	f002 fcd5 	bl	8003b6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2102      	movs	r1, #2
 80011c6:	2014      	movs	r0, #20
 80011c8:	f002 fcb4 	bl	8003b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80011cc:	2014      	movs	r0, #20
 80011ce:	f002 fccd 	bl	8003b6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80011d2:	bf00      	nop
 80011d4:	3728      	adds	r7, #40	; 0x28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40006400 	.word	0x40006400
 80011e0:	40023800 	.word	0x40023800
 80011e4:	40020c00 	.word	0x40020c00

080011e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	4b23      	ldr	r3, [pc, #140]	; (8001280 <MX_DMA_Init+0x98>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	4a22      	ldr	r2, [pc, #136]	; (8001280 <MX_DMA_Init+0x98>)
 80011f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011fc:	6313      	str	r3, [r2, #48]	; 0x30
 80011fe:	4b20      	ldr	r3, [pc, #128]	; (8001280 <MX_DMA_Init+0x98>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	4b1c      	ldr	r3, [pc, #112]	; (8001280 <MX_DMA_Init+0x98>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a1b      	ldr	r2, [pc, #108]	; (8001280 <MX_DMA_Init+0x98>)
 8001214:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b19      	ldr	r3, [pc, #100]	; (8001280 <MX_DMA_Init+0x98>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001226:	2200      	movs	r2, #0
 8001228:	2105      	movs	r1, #5
 800122a:	200b      	movs	r0, #11
 800122c:	f002 fc82 	bl	8003b34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001230:	200b      	movs	r0, #11
 8001232:	f002 fc9b 	bl	8003b6c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001236:	2200      	movs	r2, #0
 8001238:	2105      	movs	r1, #5
 800123a:	200c      	movs	r0, #12
 800123c:	f002 fc7a 	bl	8003b34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001240:	200c      	movs	r0, #12
 8001242:	f002 fc93 	bl	8003b6c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	2105      	movs	r1, #5
 800124a:	200e      	movs	r0, #14
 800124c:	f002 fc72 	bl	8003b34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001250:	200e      	movs	r0, #14
 8001252:	f002 fc8b 	bl	8003b6c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	2105      	movs	r1, #5
 800125a:	2011      	movs	r0, #17
 800125c:	f002 fc6a 	bl	8003b34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001260:	2011      	movs	r0, #17
 8001262:	f002 fc83 	bl	8003b6c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2100      	movs	r1, #0
 800126a:	203a      	movs	r0, #58	; 0x3a
 800126c:	f002 fc62 	bl	8003b34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001270:	203a      	movs	r0, #58	; 0x3a
 8001272:	f002 fc7b 	bl	8003b6c <HAL_NVIC_EnableIRQ>

}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800

08001284 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	4a07      	ldr	r2, [pc, #28]	; (80012b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001294:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	4a06      	ldr	r2, [pc, #24]	; (80012b4 <vApplicationGetIdleTaskMemory+0x30>)
 800129a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2280      	movs	r2, #128	; 0x80
 80012a0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80012a2:	bf00      	nop
 80012a4:	3714      	adds	r7, #20
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	20000234 	.word	0x20000234
 80012b4:	200002e8 	.word	0x200002e8

080012b8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80012b8:	b5b0      	push	{r4, r5, r7, lr}
 80012ba:	b0aa      	sub	sp, #168	; 0xa8
 80012bc:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 80012be:	4b3a      	ldr	r3, [pc, #232]	; (80013a8 <MX_FREERTOS_Init+0xf0>)
 80012c0:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80012c4:	461d      	mov	r5, r3
 80012c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80012d2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f006 fb2e 	bl	800793a <osThreadCreate>
 80012de:	4603      	mov	r3, r0
 80012e0:	4a32      	ldr	r2, [pc, #200]	; (80013ac <MX_FREERTOS_Init+0xf4>)
 80012e2:	6013      	str	r3, [r2, #0]

  /* definition and creation of MotorTask */
  osThreadDef(MotorTask, Motordrive_task, osPriorityRealtime, 0, 128);
 80012e4:	4b32      	ldr	r3, [pc, #200]	; (80013b0 <MX_FREERTOS_Init+0xf8>)
 80012e6:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80012ea:	461d      	mov	r5, r3
 80012ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MotorTaskHandle = osThreadCreate(osThread(MotorTask), NULL);
 80012f8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80012fc:	2100      	movs	r1, #0
 80012fe:	4618      	mov	r0, r3
 8001300:	f006 fb1b 	bl	800793a <osThreadCreate>
 8001304:	4603      	mov	r3, r0
 8001306:	4a2b      	ldr	r2, [pc, #172]	; (80013b4 <MX_FREERTOS_Init+0xfc>)
 8001308:	6013      	str	r3, [r2, #0]

  /* definition and creation of ARHSTask */
  osThreadDef(ARHSTask, arhs_task, osPriorityHigh, 0, 512);
 800130a:	4b2b      	ldr	r3, [pc, #172]	; (80013b8 <MX_FREERTOS_Init+0x100>)
 800130c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001310:	461d      	mov	r5, r3
 8001312:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001314:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001316:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800131a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ARHSTaskHandle = osThreadCreate(osThread(ARHSTask), NULL);
 800131e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f006 fb08 	bl	800793a <osThreadCreate>
 800132a:	4603      	mov	r3, r0
 800132c:	4a23      	ldr	r2, [pc, #140]	; (80013bc <MX_FREERTOS_Init+0x104>)
 800132e:	6013      	str	r3, [r2, #0]

  /* definition and creation of GimbalTask */
  osThreadDef(GimbalTask, gimbal_task, osPriorityLow, 0, 256);
 8001330:	4b23      	ldr	r3, [pc, #140]	; (80013c0 <MX_FREERTOS_Init+0x108>)
 8001332:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001336:	461d      	mov	r5, r3
 8001338:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800133a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001340:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GimbalTaskHandle = osThreadCreate(osThread(GimbalTask), NULL);
 8001344:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f006 faf5 	bl	800793a <osThreadCreate>
 8001350:	4603      	mov	r3, r0
 8001352:	4a1c      	ldr	r2, [pc, #112]	; (80013c4 <MX_FREERTOS_Init+0x10c>)
 8001354:	6013      	str	r3, [r2, #0]

  /* definition and creation of MeasureTask */
  osThreadDef(MeasureTask, measureTask, osPriorityAboveNormal, 0, 128);
 8001356:	4b1c      	ldr	r3, [pc, #112]	; (80013c8 <MX_FREERTOS_Init+0x110>)
 8001358:	f107 041c 	add.w	r4, r7, #28
 800135c:	461d      	mov	r5, r3
 800135e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001360:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001362:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001366:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MeasureTaskHandle = osThreadCreate(osThread(MeasureTask), NULL);
 800136a:	f107 031c 	add.w	r3, r7, #28
 800136e:	2100      	movs	r1, #0
 8001370:	4618      	mov	r0, r3
 8001372:	f006 fae2 	bl	800793a <osThreadCreate>
 8001376:	4603      	mov	r3, r0
 8001378:	4a14      	ldr	r2, [pc, #80]	; (80013cc <MX_FREERTOS_Init+0x114>)
 800137a:	6013      	str	r3, [r2, #0]

  /* definition and creation of ComTask */
  osThreadDef(ComTask, comTask, osPriorityNormal, 0, 256);
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <MX_FREERTOS_Init+0x118>)
 800137e:	463c      	mov	r4, r7
 8001380:	461d      	mov	r5, r3
 8001382:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001384:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001386:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800138a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ComTaskHandle = osThreadCreate(osThread(ComTask), NULL);
 800138e:	463b      	mov	r3, r7
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f006 fad1 	bl	800793a <osThreadCreate>
 8001398:	4603      	mov	r3, r0
 800139a:	4a0e      	ldr	r2, [pc, #56]	; (80013d4 <MX_FREERTOS_Init+0x11c>)
 800139c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800139e:	bf00      	nop
 80013a0:	37a8      	adds	r7, #168	; 0xa8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bdb0      	pop	{r4, r5, r7, pc}
 80013a6:	bf00      	nop
 80013a8:	08010184 	.word	0x08010184
 80013ac:	2000c708 	.word	0x2000c708
 80013b0:	080101a0 	.word	0x080101a0
 80013b4:	2000c70c 	.word	0x2000c70c
 80013b8:	080101bc 	.word	0x080101bc
 80013bc:	2000c714 	.word	0x2000c714
 80013c0:	080101d8 	.word	0x080101d8
 80013c4:	2000c718 	.word	0x2000c718
 80013c8:	080101f4 	.word	0x080101f4
 80013cc:	2000c710 	.word	0x2000c710
 80013d0:	08010210 	.word	0x08010210
 80013d4:	2000c71c 	.word	0x2000c71c

080013d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */

  for(;;)
  {
    osDelay(1);
 80013e0:	2001      	movs	r0, #1
 80013e2:	f006 faf7 	bl	80079d4 <osDelay>
 80013e6:	e7fb      	b.n	80013e0 <StartDefaultTask+0x8>

080013e8 <arhs_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_arhs_task */
__weak void arhs_task(void const * argument)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN arhs_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80013f0:	2001      	movs	r0, #1
 80013f2:	f006 faef 	bl	80079d4 <osDelay>
 80013f6:	e7fb      	b.n	80013f0 <arhs_task+0x8>

080013f8 <gimbal_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_gimbal_task */
__weak void gimbal_task(void const * argument)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN gimbal_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001400:	2001      	movs	r0, #1
 8001402:	f006 fae7 	bl	80079d4 <osDelay>
 8001406:	e7fb      	b.n	8001400 <gimbal_task+0x8>

08001408 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08e      	sub	sp, #56	; 0x38
 800140c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
 800141c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	623b      	str	r3, [r7, #32]
 8001422:	4ba5      	ldr	r3, [pc, #660]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	4aa4      	ldr	r2, [pc, #656]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001428:	f043 0310 	orr.w	r3, r3, #16
 800142c:	6313      	str	r3, [r2, #48]	; 0x30
 800142e:	4ba2      	ldr	r3, [pc, #648]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	623b      	str	r3, [r7, #32]
 8001438:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	61fb      	str	r3, [r7, #28]
 800143e:	4b9e      	ldr	r3, [pc, #632]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	4a9d      	ldr	r2, [pc, #628]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001444:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001448:	6313      	str	r3, [r2, #48]	; 0x30
 800144a:	4b9b      	ldr	r3, [pc, #620]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001452:	61fb      	str	r3, [r7, #28]
 8001454:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
 800145a:	4b97      	ldr	r3, [pc, #604]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	4a96      	ldr	r2, [pc, #600]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001460:	f043 0302 	orr.w	r3, r3, #2
 8001464:	6313      	str	r3, [r2, #48]	; 0x30
 8001466:	4b94      	ldr	r3, [pc, #592]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	61bb      	str	r3, [r7, #24]
 8001470:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	4b90      	ldr	r3, [pc, #576]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	4a8f      	ldr	r2, [pc, #572]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 800147c:	f043 0301 	orr.w	r3, r3, #1
 8001480:	6313      	str	r3, [r2, #48]	; 0x30
 8001482:	4b8d      	ldr	r3, [pc, #564]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	617b      	str	r3, [r7, #20]
 800148c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	4b89      	ldr	r3, [pc, #548]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	4a88      	ldr	r2, [pc, #544]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001498:	f043 0308 	orr.w	r3, r3, #8
 800149c:	6313      	str	r3, [r2, #48]	; 0x30
 800149e:	4b86      	ldr	r3, [pc, #536]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	f003 0308 	and.w	r3, r3, #8
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	4b82      	ldr	r3, [pc, #520]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	4a81      	ldr	r2, [pc, #516]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014b8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ba:	4b7f      	ldr	r3, [pc, #508]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	4b7b      	ldr	r3, [pc, #492]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	4a7a      	ldr	r2, [pc, #488]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014d0:	f043 0304 	orr.w	r3, r3, #4
 80014d4:	6313      	str	r3, [r2, #48]	; 0x30
 80014d6:	4b78      	ldr	r3, [pc, #480]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	f003 0304 	and.w	r3, r3, #4
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	4b74      	ldr	r3, [pc, #464]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4a73      	ldr	r2, [pc, #460]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b71      	ldr	r3, [pc, #452]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	603b      	str	r3, [r7, #0]
 8001502:	4b6d      	ldr	r3, [pc, #436]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	4a6c      	ldr	r2, [pc, #432]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001508:	f043 0320 	orr.w	r3, r3, #32
 800150c:	6313      	str	r3, [r2, #48]	; 0x30
 800150e:	4b6a      	ldr	r3, [pc, #424]	; (80016b8 <MX_GPIO_Init+0x2b0>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	f003 0320 	and.w	r3, r3, #32
 8001516:	603b      	str	r3, [r7, #0]
 8001518:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, NRF24L01_POWER_Pin|MPU6500_LED_Pin, GPIO_PIN_RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	f242 0104 	movw	r1, #8196	; 0x2004
 8001520:	4866      	ldr	r0, [pc, #408]	; (80016bc <MX_GPIO_Init+0x2b4>)
 8001522:	f003 f91b 	bl	800475c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24L01_SPI_NSS_GPIO_Port, NRF24L01_SPI_NSS_Pin, GPIO_PIN_SET);
 8001526:	2201      	movs	r2, #1
 8001528:	2110      	movs	r1, #16
 800152a:	4865      	ldr	r0, [pc, #404]	; (80016c0 <MX_GPIO_Init+0x2b8>)
 800152c:	f003 f916 	bl	800475c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24L01_CE_GPIO_Port, NRF24L01_CE_Pin, GPIO_PIN_RESET);
 8001530:	2200      	movs	r2, #0
 8001532:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001536:	4863      	ldr	r0, [pc, #396]	; (80016c4 <MX_GPIO_Init+0x2bc>)
 8001538:	f003 f910 	bl	800475c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, VCC_OUT1_Pin|VCC_OUT2_Pin|VCC_OUT3_Pin|VCC_OUT4_Pin, GPIO_PIN_RESET);
 800153c:	2200      	movs	r2, #0
 800153e:	213c      	movs	r1, #60	; 0x3c
 8001540:	4861      	ldr	r0, [pc, #388]	; (80016c8 <MX_GPIO_Init+0x2c0>)
 8001542:	f003 f90b 	bl	800475c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI5_NSS_GPIO_Port, SPI5_NSS_Pin, GPIO_PIN_SET);
 8001546:	2201      	movs	r2, #1
 8001548:	2140      	movs	r1, #64	; 0x40
 800154a:	4860      	ldr	r0, [pc, #384]	; (80016cc <MX_GPIO_Init+0x2c4>)
 800154c:	f003 f906 	bl	800475c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, IST_LED_Pin|NRF_LED_Pin, GPIO_PIN_SET);
 8001550:	2201      	movs	r2, #1
 8001552:	210a      	movs	r1, #10
 8001554:	4859      	ldr	r0, [pc, #356]	; (80016bc <MX_GPIO_Init+0x2b4>)
 8001556:	f003 f901 	bl	800475c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800155a:	2200      	movs	r2, #0
 800155c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001560:	4857      	ldr	r0, [pc, #348]	; (80016c0 <MX_GPIO_Init+0x2b8>)
 8001562:	f003 f8fb 	bl	800475c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PRE_CLK1_GPIO_Port, PRE_CLK1_Pin, GPIO_PIN_RESET);
 8001566:	2200      	movs	r2, #0
 8001568:	2102      	movs	r1, #2
 800156a:	4859      	ldr	r0, [pc, #356]	; (80016d0 <MX_GPIO_Init+0x2c8>)
 800156c:	f003 f8f6 	bl	800475c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001576:	4855      	ldr	r0, [pc, #340]	; (80016cc <MX_GPIO_Init+0x2c4>)
 8001578:	f003 f8f0 	bl	800475c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = NRF24L01_POWER_Pin|IST_LED_Pin|MPU6500_LED_Pin|NRF_LED_Pin;
 800157c:	f242 030e 	movw	r3, #8206	; 0x200e
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001582:	2301      	movs	r3, #1
 8001584:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158a:	2300      	movs	r3, #0
 800158c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800158e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001592:	4619      	mov	r1, r3
 8001594:	4849      	ldr	r0, [pc, #292]	; (80016bc <MX_GPIO_Init+0x2b4>)
 8001596:	f002 ff35 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24L01_SPI_NSS_Pin;
 800159a:	2310      	movs	r3, #16
 800159c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159e:	2301      	movs	r3, #1
 80015a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015a2:	2301      	movs	r3, #1
 80015a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF24L01_SPI_NSS_GPIO_Port, &GPIO_InitStruct);
 80015aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ae:	4619      	mov	r1, r3
 80015b0:	4843      	ldr	r0, [pc, #268]	; (80016c0 <MX_GPIO_Init+0x2b8>)
 80015b2:	f002 ff27 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24L01_CE_Pin;
 80015b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015bc:	2301      	movs	r3, #1
 80015be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015c0:	2301      	movs	r3, #1
 80015c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c4:	2303      	movs	r3, #3
 80015c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF24L01_CE_GPIO_Port, &GPIO_InitStruct);
 80015c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015cc:	4619      	mov	r1, r3
 80015ce:	483d      	ldr	r0, [pc, #244]	; (80016c4 <MX_GPIO_Init+0x2bc>)
 80015d0:	f002 ff18 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = VCC_OUT1_Pin|VCC_OUT2_Pin|VCC_OUT3_Pin|VCC_OUT4_Pin;
 80015d4:	233c      	movs	r3, #60	; 0x3c
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d8:	2301      	movs	r3, #1
 80015da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2300      	movs	r3, #0
 80015e2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e8:	4619      	mov	r1, r3
 80015ea:	4837      	ldr	r0, [pc, #220]	; (80016c8 <MX_GPIO_Init+0x2c0>)
 80015ec:	f002 ff0a 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI5_NSS_Pin;
 80015f0:	2340      	movs	r3, #64	; 0x40
 80015f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f4:	2301      	movs	r3, #1
 80015f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80015fc:	2301      	movs	r3, #1
 80015fe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI5_NSS_GPIO_Port, &GPIO_InitStruct);
 8001600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001604:	4619      	mov	r1, r3
 8001606:	4831      	ldr	r0, [pc, #196]	; (80016cc <MX_GPIO_Init+0x2c4>)
 8001608:	f002 fefc 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24L01_IRQ_Pin;
 800160c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001610:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001612:	2300      	movs	r3, #0
 8001614:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NRF24L01_IRQ_GPIO_Port, &GPIO_InitStruct);
 800161a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800161e:	4619      	mov	r1, r3
 8001620:	482a      	ldr	r0, [pc, #168]	; (80016cc <MX_GPIO_Init+0x2c4>)
 8001622:	f002 feef 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PRE_DAT1_Pin;
 8001626:	2308      	movs	r3, #8
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162a:	2300      	movs	r3, #0
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800162e:	2301      	movs	r3, #1
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PRE_DAT1_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001636:	4619      	mov	r1, r3
 8001638:	4826      	ldr	r0, [pc, #152]	; (80016d4 <MX_GPIO_Init+0x2cc>)
 800163a:	f002 fee3 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_KEY_Pin;
 800163e:	2304      	movs	r3, #4
 8001640:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001642:	2300      	movs	r3, #0
 8001644:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001646:	2301      	movs	r3, #1
 8001648:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_KEY_GPIO_Port, &GPIO_InitStruct);
 800164a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800164e:	4619      	mov	r1, r3
 8001650:	481f      	ldr	r0, [pc, #124]	; (80016d0 <MX_GPIO_Init+0x2c8>)
 8001652:	f002 fed7 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001656:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800165a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165c:	2301      	movs	r3, #1
 800165e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001660:	2301      	movs	r3, #1
 8001662:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001664:	2300      	movs	r3, #0
 8001666:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001668:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800166c:	4619      	mov	r1, r3
 800166e:	4814      	ldr	r0, [pc, #80]	; (80016c0 <MX_GPIO_Init+0x2b8>)
 8001670:	f002 fec8 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PRE_CLK1_Pin;
 8001674:	2302      	movs	r3, #2
 8001676:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800167c:	2301      	movs	r3, #1
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(PRE_CLK1_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001688:	4619      	mov	r1, r3
 800168a:	4811      	ldr	r0, [pc, #68]	; (80016d0 <MX_GPIO_Init+0x2c8>)
 800168c:	f002 feba 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8001690:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001694:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001696:	2301      	movs	r3, #1
 8001698:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800169a:	2301      	movs	r3, #1
 800169c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80016a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016a6:	4619      	mov	r1, r3
 80016a8:	4808      	ldr	r0, [pc, #32]	; (80016cc <MX_GPIO_Init+0x2c4>)
 80016aa:	f002 feab 	bl	8004404 <HAL_GPIO_Init>

}
 80016ae:	bf00      	nop
 80016b0:	3738      	adds	r7, #56	; 0x38
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40021800 	.word	0x40021800
 80016c0:	40021000 	.word	0x40021000
 80016c4:	40022000 	.word	0x40022000
 80016c8:	40021c00 	.word	0x40021c00
 80016cc:	40021400 	.word	0x40021400
 80016d0:	40020400 	.word	0x40020400
 80016d4:	40020800 	.word	0x40020800

080016d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016dc:	f001 f838 	bl	8002750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016e0:	f000 f82a 	bl	8001738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016e4:	f7ff fe90 	bl	8001408 <MX_GPIO_Init>
  MX_DMA_Init();
 80016e8:	f7ff fd7e 	bl	80011e8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80016ec:	f000 fd72 	bl	80021d4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80016f0:	f000 fd44 	bl	800217c <MX_USART1_UART_Init>
  MX_CAN1_Init();
 80016f4:	f7ff fcea 	bl	80010cc <MX_CAN1_Init>
  MX_SPI5_Init();
 80016f8:	f000 f8de 	bl	80018b8 <MX_SPI5_Init>
  MX_TIM3_Init();
 80016fc:	f000 fb8e 	bl	8001e1c <MX_TIM3_Init>
  MX_UART7_Init();
 8001700:	f000 fce8 	bl	80020d4 <MX_UART7_Init>
  MX_USART3_UART_Init();
 8001704:	f000 fd90 	bl	8002228 <MX_USART3_UART_Init>
  MX_SPI4_Init();
 8001708:	f000 f8a0 	bl	800184c <MX_SPI4_Init>
  MX_ADC1_Init();
 800170c:	f7ff fc48 	bl	8000fa0 <MX_ADC1_Init>
  MX_TIM14_Init();
 8001710:	f000 fc34 	bl	8001f7c <MX_TIM14_Init>
  MX_TIM12_Init();
 8001714:	f000 fbd0 	bl	8001eb8 <MX_TIM12_Init>
  MX_UART8_Init();
 8001718:	f000 fd06 	bl	8002128 <MX_UART8_Init>
  /* USER CODE BEGIN 2 */
  //__HAL_UART_ENABLE_IT(&huart7, UART_IT_RXNE);
  HAL_TIM_Base_Start(&htim12);		//
 800171c:	4805      	ldr	r0, [pc, #20]	; (8001734 <main+0x5c>)
 800171e:	f003 fdd9 	bl	80052d4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);	//PWM
 8001722:	2100      	movs	r1, #0
 8001724:	4803      	ldr	r0, [pc, #12]	; (8001734 <main+0x5c>)
 8001726:	f003 ff07 	bl	8005538 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800172a:	f7ff fdc5 	bl	80012b8 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800172e:	f006 f8fd 	bl	800792c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001732:	e7fe      	b.n	8001732 <main+0x5a>
 8001734:	2000c908 	.word	0x2000c908

08001738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b094      	sub	sp, #80	; 0x50
 800173c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800173e:	f107 0320 	add.w	r3, r7, #32
 8001742:	2230      	movs	r2, #48	; 0x30
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f009 fdd1 	bl	800b2ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800174c:	f107 030c 	add.w	r3, r7, #12
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800175c:	2300      	movs	r3, #0
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	4b2b      	ldr	r3, [pc, #172]	; (8001810 <SystemClock_Config+0xd8>)
 8001762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001764:	4a2a      	ldr	r2, [pc, #168]	; (8001810 <SystemClock_Config+0xd8>)
 8001766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800176a:	6413      	str	r3, [r2, #64]	; 0x40
 800176c:	4b28      	ldr	r3, [pc, #160]	; (8001810 <SystemClock_Config+0xd8>)
 800176e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001774:	60bb      	str	r3, [r7, #8]
 8001776:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001778:	2300      	movs	r3, #0
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	4b25      	ldr	r3, [pc, #148]	; (8001814 <SystemClock_Config+0xdc>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a24      	ldr	r2, [pc, #144]	; (8001814 <SystemClock_Config+0xdc>)
 8001782:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001786:	6013      	str	r3, [r2, #0]
 8001788:	4b22      	ldr	r3, [pc, #136]	; (8001814 <SystemClock_Config+0xdc>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001790:	607b      	str	r3, [r7, #4]
 8001792:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001794:	2301      	movs	r3, #1
 8001796:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001798:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800179e:	2302      	movs	r3, #2
 80017a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80017a8:	2306      	movs	r3, #6
 80017aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80017ac:	23b4      	movs	r3, #180	; 0xb4
 80017ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017b0:	2302      	movs	r3, #2
 80017b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017b4:	2304      	movs	r3, #4
 80017b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017b8:	f107 0320 	add.w	r3, r7, #32
 80017bc:	4618      	mov	r0, r3
 80017be:	f003 f837 	bl	8004830 <HAL_RCC_OscConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017c8:	f000 f838 	bl	800183c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80017cc:	f002 ffe0 	bl	8004790 <HAL_PWREx_EnableOverDrive>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80017d6:	f000 f831 	bl	800183c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017da:	230f      	movs	r3, #15
 80017dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017de:	2302      	movs	r3, #2
 80017e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e2:	2300      	movs	r3, #0
 80017e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017f2:	f107 030c 	add.w	r3, r7, #12
 80017f6:	2105      	movs	r1, #5
 80017f8:	4618      	mov	r0, r3
 80017fa:	f003 fa91 	bl	8004d20 <HAL_RCC_ClockConfig>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001804:	f000 f81a 	bl	800183c <Error_Handler>
  }
}
 8001808:	bf00      	nop
 800180a:	3750      	adds	r7, #80	; 0x50
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40023800 	.word	0x40023800
 8001814:	40007000 	.word	0x40007000

08001818 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a04      	ldr	r2, [pc, #16]	; (8001838 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d101      	bne.n	800182e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800182a:	f000 ffb3 	bl	8002794 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800182e:	bf00      	nop
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40001000 	.word	0x40001000

0800183c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	//printf("init is error\n");
  /* USER CODE END Error_Handler_Debug */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <MX_SPI4_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001850:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001852:	4a18      	ldr	r2, [pc, #96]	; (80018b4 <MX_SPI4_Init+0x68>)
 8001854:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001856:	4b16      	ldr	r3, [pc, #88]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001858:	f44f 7282 	mov.w	r2, #260	; 0x104
 800185c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800185e:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001864:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001866:	2200      	movs	r2, #0
 8001868:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800186a:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <MX_SPI4_Init+0x64>)
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001870:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001872:	2200      	movs	r2, #0
 8001874:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001876:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001878:	f44f 7200 	mov.w	r2, #512	; 0x200
 800187c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800187e:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001880:	2238      	movs	r2, #56	; 0x38
 8001882:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001884:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001886:	2200      	movs	r2, #0
 8001888:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800188a:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <MX_SPI4_Init+0x64>)
 800188c:	2200      	movs	r2, #0
 800188e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001890:	4b07      	ldr	r3, [pc, #28]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001892:	2200      	movs	r2, #0
 8001894:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001896:	4b06      	ldr	r3, [pc, #24]	; (80018b0 <MX_SPI4_Init+0x64>)
 8001898:	220a      	movs	r2, #10
 800189a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800189c:	4804      	ldr	r0, [pc, #16]	; (80018b0 <MX_SPI4_Init+0x64>)
 800189e:	f003 fc41 	bl	8005124 <HAL_SPI_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 80018a8:	f7ff ffc8 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	2000c778 	.word	0x2000c778
 80018b4:	40013400 	.word	0x40013400

080018b8 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <MX_SPI5_Init+0x64>)
 80018be:	4a18      	ldr	r2, [pc, #96]	; (8001920 <MX_SPI5_Init+0x68>)
 80018c0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80018c2:	4b16      	ldr	r3, [pc, #88]	; (800191c <MX_SPI5_Init+0x64>)
 80018c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018c8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80018ca:	4b14      	ldr	r3, [pc, #80]	; (800191c <MX_SPI5_Init+0x64>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <MX_SPI5_Init+0x64>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <MX_SPI5_Init+0x64>)
 80018d8:	2202      	movs	r2, #2
 80018da:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 80018dc:	4b0f      	ldr	r3, [pc, #60]	; (800191c <MX_SPI5_Init+0x64>)
 80018de:	2201      	movs	r2, #1
 80018e0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	; (800191c <MX_SPI5_Init+0x64>)
 80018e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018e8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80018ea:	4b0c      	ldr	r3, [pc, #48]	; (800191c <MX_SPI5_Init+0x64>)
 80018ec:	2230      	movs	r2, #48	; 0x30
 80018ee:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018f0:	4b0a      	ldr	r3, [pc, #40]	; (800191c <MX_SPI5_Init+0x64>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <MX_SPI5_Init+0x64>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018fc:	4b07      	ldr	r3, [pc, #28]	; (800191c <MX_SPI5_Init+0x64>)
 80018fe:	2200      	movs	r2, #0
 8001900:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001902:	4b06      	ldr	r3, [pc, #24]	; (800191c <MX_SPI5_Init+0x64>)
 8001904:	220a      	movs	r2, #10
 8001906:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001908:	4804      	ldr	r0, [pc, #16]	; (800191c <MX_SPI5_Init+0x64>)
 800190a:	f003 fc0b 	bl	8005124 <HAL_SPI_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001914:	f7ff ff92 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	2000c720 	.word	0x2000c720
 8001920:	40015000 	.word	0x40015000

08001924 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08c      	sub	sp, #48	; 0x30
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 031c 	add.w	r3, r7, #28
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a33      	ldr	r2, [pc, #204]	; (8001a10 <HAL_SPI_MspInit+0xec>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d12d      	bne.n	80019a2 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	61bb      	str	r3, [r7, #24]
 800194a:	4b32      	ldr	r3, [pc, #200]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 800194c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194e:	4a31      	ldr	r2, [pc, #196]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 8001950:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001954:	6453      	str	r3, [r2, #68]	; 0x44
 8001956:	4b2f      	ldr	r3, [pc, #188]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800195e:	61bb      	str	r3, [r7, #24]
 8001960:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a2a      	ldr	r2, [pc, #168]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 800196c:	f043 0310 	orr.w	r3, r3, #16
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b28      	ldr	r3, [pc, #160]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0310 	and.w	r3, r3, #16
 800197a:	617b      	str	r3, [r7, #20]
 800197c:	697b      	ldr	r3, [r7, #20]
    /**SPI4 GPIO Configuration
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    PE12     ------> SPI4_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_12;
 800197e:	f44f 5383 	mov.w	r3, #4192	; 0x1060
 8001982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001984:	2302      	movs	r3, #2
 8001986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800198c:	2303      	movs	r3, #3
 800198e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001990:	2305      	movs	r3, #5
 8001992:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001994:	f107 031c 	add.w	r3, r7, #28
 8001998:	4619      	mov	r1, r3
 800199a:	481f      	ldr	r0, [pc, #124]	; (8001a18 <HAL_SPI_MspInit+0xf4>)
 800199c:	f002 fd32 	bl	8004404 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80019a0:	e031      	b.n	8001a06 <HAL_SPI_MspInit+0xe2>
  else if(spiHandle->Instance==SPI5)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a1d      	ldr	r2, [pc, #116]	; (8001a1c <HAL_SPI_MspInit+0xf8>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d12c      	bne.n	8001a06 <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80019ac:	2300      	movs	r3, #0
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	4b18      	ldr	r3, [pc, #96]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 80019b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b4:	4a17      	ldr	r2, [pc, #92]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 80019b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80019ba:	6453      	str	r3, [r2, #68]	; 0x44
 80019bc:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 80019be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80019c8:	2300      	movs	r3, #0
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 80019ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d0:	4a10      	ldr	r2, [pc, #64]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 80019d2:	f043 0320 	orr.w	r3, r3, #32
 80019d6:	6313      	str	r3, [r2, #48]	; 0x30
 80019d8:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <HAL_SPI_MspInit+0xf0>)
 80019da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019dc:	f003 0320 	and.w	r3, r3, #32
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 80019e4:	f44f 7360 	mov.w	r3, #896	; 0x380
 80019e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ea:	2302      	movs	r3, #2
 80019ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f2:	2303      	movs	r3, #3
 80019f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80019f6:	2305      	movs	r3, #5
 80019f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019fa:	f107 031c 	add.w	r3, r7, #28
 80019fe:	4619      	mov	r1, r3
 8001a00:	4807      	ldr	r0, [pc, #28]	; (8001a20 <HAL_SPI_MspInit+0xfc>)
 8001a02:	f002 fcff 	bl	8004404 <HAL_GPIO_Init>
}
 8001a06:	bf00      	nop
 8001a08:	3730      	adds	r7, #48	; 0x30
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40013400 	.word	0x40013400
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40015000 	.word	0x40015000
 8001a20:	40021400 	.word	0x40021400

08001a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <HAL_MspInit+0x54>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a32:	4a11      	ldr	r2, [pc, #68]	; (8001a78 <HAL_MspInit+0x54>)
 8001a34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a38:	6453      	str	r3, [r2, #68]	; 0x44
 8001a3a:	4b0f      	ldr	r3, [pc, #60]	; (8001a78 <HAL_MspInit+0x54>)
 8001a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a42:	607b      	str	r3, [r7, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	603b      	str	r3, [r7, #0]
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <HAL_MspInit+0x54>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	4a0a      	ldr	r2, [pc, #40]	; (8001a78 <HAL_MspInit+0x54>)
 8001a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a54:	6413      	str	r3, [r2, #64]	; 0x40
 8001a56:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <HAL_MspInit+0x54>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5e:	603b      	str	r3, [r7, #0]
 8001a60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	210f      	movs	r1, #15
 8001a66:	f06f 0001 	mvn.w	r0, #1
 8001a6a:	f002 f863 	bl	8003b34 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800

08001a7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08c      	sub	sp, #48	; 0x30
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a84:	2300      	movs	r3, #0
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	2036      	movs	r0, #54	; 0x36
 8001a92:	f002 f84f 	bl	8003b34 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001a96:	2036      	movs	r0, #54	; 0x36
 8001a98:	f002 f868 	bl	8003b6c <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	4b1f      	ldr	r3, [pc, #124]	; (8001b20 <HAL_InitTick+0xa4>)
 8001aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa4:	4a1e      	ldr	r2, [pc, #120]	; (8001b20 <HAL_InitTick+0xa4>)
 8001aa6:	f043 0310 	orr.w	r3, r3, #16
 8001aaa:	6413      	str	r3, [r2, #64]	; 0x40
 8001aac:	4b1c      	ldr	r3, [pc, #112]	; (8001b20 <HAL_InitTick+0xa4>)
 8001aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab0:	f003 0310 	and.w	r3, r3, #16
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ab8:	f107 0210 	add.w	r2, r7, #16
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4611      	mov	r1, r2
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f003 fafc 	bl	80050c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001ac8:	f003 fad2 	bl	8005070 <HAL_RCC_GetPCLK1Freq>
 8001acc:	4603      	mov	r3, r0
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ad4:	4a13      	ldr	r2, [pc, #76]	; (8001b24 <HAL_InitTick+0xa8>)
 8001ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8001ada:	0c9b      	lsrs	r3, r3, #18
 8001adc:	3b01      	subs	r3, #1
 8001ade:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <HAL_InitTick+0xac>)
 8001ae2:	4a12      	ldr	r2, [pc, #72]	; (8001b2c <HAL_InitTick+0xb0>)
 8001ae4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001ae6:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <HAL_InitTick+0xac>)
 8001ae8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001aec:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001aee:	4a0e      	ldr	r2, [pc, #56]	; (8001b28 <HAL_InitTick+0xac>)
 8001af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <HAL_InitTick+0xac>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afa:	4b0b      	ldr	r3, [pc, #44]	; (8001b28 <HAL_InitTick+0xac>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001b00:	4809      	ldr	r0, [pc, #36]	; (8001b28 <HAL_InitTick+0xac>)
 8001b02:	f003 fb98 	bl	8005236 <HAL_TIM_Base_Init>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d104      	bne.n	8001b16 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001b0c:	4806      	ldr	r0, [pc, #24]	; (8001b28 <HAL_InitTick+0xac>)
 8001b0e:	f003 fc49 	bl	80053a4 <HAL_TIM_Base_Start_IT>
 8001b12:	4603      	mov	r3, r0
 8001b14:	e000      	b.n	8001b18 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3730      	adds	r7, #48	; 0x30
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40023800 	.word	0x40023800
 8001b24:	431bde83 	.word	0x431bde83
 8001b28:	2000c7d0 	.word	0x2000c7d0
 8001b2c:	40001000 	.word	0x40001000

08001b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b42:	e7fe      	b.n	8001b42 <HardFault_Handler+0x4>

08001b44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <MemManage_Handler+0x4>

08001b4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b4e:	e7fe      	b.n	8001b4e <BusFault_Handler+0x4>

08001b50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b54:	e7fe      	b.n	8001b54 <UsageFault_Handler+0x4>

08001b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_tx);
 8001b68:	4802      	ldr	r0, [pc, #8]	; (8001b74 <DMA1_Stream0_IRQHandler+0x10>)
 8001b6a:	f002 f9e1 	bl	8003f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	2000cb9c 	.word	0x2000cb9c

08001b78 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001b7c:	4802      	ldr	r0, [pc, #8]	; (8001b88 <DMA1_Stream1_IRQHandler+0x10>)
 8001b7e:	f002 f9d7 	bl	8003f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	2000c994 	.word	0x2000c994

08001b8c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001b90:	4802      	ldr	r0, [pc, #8]	; (8001b9c <DMA1_Stream3_IRQHandler+0x10>)
 8001b92:	f002 f9cd 	bl	8003f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	2000ca38 	.word	0x2000ca38

08001ba0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 8001ba4:	4802      	ldr	r0, [pc, #8]	; (8001bb0 <DMA1_Stream6_IRQHandler+0x10>)
 8001ba6:	f002 f9c3 	bl	8003f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	2000caf8 	.word	0x2000caf8

08001bb4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bb8:	4802      	ldr	r0, [pc, #8]	; (8001bc4 <CAN1_TX_IRQHandler+0x10>)
 8001bba:	f001 fcd4 	bl	8003566 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	2000c6e0 	.word	0x2000c6e0

08001bc8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bcc:	4802      	ldr	r0, [pc, #8]	; (8001bd8 <CAN1_RX0_IRQHandler+0x10>)
 8001bce:	f001 fcca 	bl	8003566 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	2000c6e0 	.word	0x2000c6e0

08001bdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001be0:	4803      	ldr	r0, [pc, #12]	; (8001bf0 <USART1_IRQHandler+0x14>)
 8001be2:	f004 fdd9 	bl	8006798 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  Usart1_Recieve_IRQ_Handle(&huart1);
 8001be6:	4802      	ldr	r0, [pc, #8]	; (8001bf0 <USART1_IRQHandler+0x14>)
 8001be8:	f008 f806 	bl	8009bf8 <Usart1_Recieve_IRQ_Handle>
  /* USER CODE END USART1_IRQn 1 */
}
 8001bec:	bf00      	nop
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	2000cb58 	.word	0x2000cb58

08001bf4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001bf8:	4803      	ldr	r0, [pc, #12]	; (8001c08 <USART3_IRQHandler+0x14>)
 8001bfa:	f004 fdcd 	bl	8006798 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
    Usart3_Recieve_IRQ_Handle(&huart3);
 8001bfe:	4802      	ldr	r0, [pc, #8]	; (8001c08 <USART3_IRQHandler+0x14>)
 8001c00:	f007 fce2 	bl	80095c8 <Usart3_Recieve_IRQ_Handle>
  /* USER CODE END USART3_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	2000c9f4 	.word	0x2000c9f4

08001c0c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c10:	4802      	ldr	r0, [pc, #8]	; (8001c1c <TIM6_DAC_IRQHandler+0x10>)
 8001c12:	f003 fd59 	bl	80056c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	2000c7d0 	.word	0x2000c7d0

08001c20 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001c24:	4802      	ldr	r0, [pc, #8]	; (8001c30 <DMA2_Stream2_IRQHandler+0x10>)
 8001c26:	f002 f983 	bl	8003f30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	2000ca98 	.word	0x2000ca98

08001c34 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8001c38:	4803      	ldr	r0, [pc, #12]	; (8001c48 <UART7_IRQHandler+0x14>)
 8001c3a:	f004 fdad 	bl	8006798 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */
  myUsart7RecieveIRQHandle(&huart7);
 8001c3e:	4802      	ldr	r0, [pc, #8]	; (8001c48 <UART7_IRQHandler+0x14>)
 8001c40:	f009 f992 	bl	800af68 <myUsart7RecieveIRQHandle>
  /* USER CODE END UART7_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	2000c950 	.word	0x2000c950

08001c4c <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */
  MyUart8_DMArecieve_IRQHandle(&huart8);
 8001c50:	4803      	ldr	r0, [pc, #12]	; (8001c60 <UART8_IRQHandler+0x14>)
 8001c52:	f007 fdc5 	bl	80097e0 <MyUart8_DMArecieve_IRQHandle>
  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8001c56:	4802      	ldr	r0, [pc, #8]	; (8001c60 <UART8_IRQHandler+0x14>)
 8001c58:	f004 fd9e 	bl	8006798 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 8001c5c:	bf00      	nop
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	2000cbfc 	.word	0x2000cbfc

08001c64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
	return 1;
 8001c68:	2301      	movs	r3, #1
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <_kill>:

int _kill(int pid, int sig)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c7e:	f009 fa05 	bl	800b08c <__errno>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2216      	movs	r2, #22
 8001c86:	601a      	str	r2, [r3, #0]
	return -1;
 8001c88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <_exit>:

void _exit (int status)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff ffe7 	bl	8001c74 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ca6:	e7fe      	b.n	8001ca6 <_exit+0x12>

08001ca8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	617b      	str	r3, [r7, #20]
 8001cb8:	e00a      	b.n	8001cd0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cba:	f3af 8000 	nop.w
 8001cbe:	4601      	mov	r1, r0
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	1c5a      	adds	r2, r3, #1
 8001cc4:	60ba      	str	r2, [r7, #8]
 8001cc6:	b2ca      	uxtb	r2, r1
 8001cc8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	dbf0      	blt.n	8001cba <_read+0x12>
	}

return len;
 8001cd8:	687b      	ldr	r3, [r7, #4]
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b086      	sub	sp, #24
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	60f8      	str	r0, [r7, #12]
 8001cea:	60b9      	str	r1, [r7, #8]
 8001cec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
 8001cf2:	e009      	b.n	8001d08 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	1c5a      	adds	r2, r3, #1
 8001cf8:	60ba      	str	r2, [r7, #8]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f007 f8c3 	bl	8008e88 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	3301      	adds	r3, #1
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	dbf1      	blt.n	8001cf4 <_write+0x12>
	}
	return len;
 8001d10:	687b      	ldr	r3, [r7, #4]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3718      	adds	r7, #24
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <_close>:

int _close(int file)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	b083      	sub	sp, #12
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
	return -1;
 8001d22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d32:	b480      	push	{r7}
 8001d34:	b083      	sub	sp, #12
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
 8001d3a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d42:	605a      	str	r2, [r3, #4]
	return 0;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <_isatty>:

int _isatty(int file)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b083      	sub	sp, #12
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
	return 1;
 8001d5a:	2301      	movs	r3, #1
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
	return 0;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d8c:	4a14      	ldr	r2, [pc, #80]	; (8001de0 <_sbrk+0x5c>)
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <_sbrk+0x60>)
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d98:	4b13      	ldr	r3, [pc, #76]	; (8001de8 <_sbrk+0x64>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <_sbrk+0x64>)
 8001da2:	4a12      	ldr	r2, [pc, #72]	; (8001dec <_sbrk+0x68>)
 8001da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001da6:	4b10      	ldr	r3, [pc, #64]	; (8001de8 <_sbrk+0x64>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d207      	bcs.n	8001dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db4:	f009 f96a 	bl	800b08c <__errno>
 8001db8:	4603      	mov	r3, r0
 8001dba:	220c      	movs	r2, #12
 8001dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc2:	e009      	b.n	8001dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc4:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <_sbrk+0x64>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dca:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <_sbrk+0x64>)
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	4a05      	ldr	r2, [pc, #20]	; (8001de8 <_sbrk+0x64>)
 8001dd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3718      	adds	r7, #24
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	20030000 	.word	0x20030000
 8001de4:	00000400 	.word	0x00000400
 8001de8:	200004e8 	.word	0x200004e8
 8001dec:	2000d898 	.word	0x2000d898

08001df0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001df4:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <SystemInit+0x28>)
 8001df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfa:	4a07      	ldr	r2, [pc, #28]	; (8001e18 <SystemInit+0x28>)
 8001dfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e04:	4b04      	ldr	r3, [pc, #16]	; (8001e18 <SystemInit+0x28>)
 8001e06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e0a:	609a      	str	r2, [r3, #8]
#endif
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000ed00 	.word	0xe000ed00

08001e1c <MX_TIM3_Init>:
TIM_HandleTypeDef htim12;
TIM_HandleTypeDef htim14;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e22:	f107 0308 	add.w	r3, r7, #8
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e30:	463b      	mov	r3, r7
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e38:	4b1d      	ldr	r3, [pc, #116]	; (8001eb0 <MX_TIM3_Init+0x94>)
 8001e3a:	4a1e      	ldr	r2, [pc, #120]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e3c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001e3e:	4b1c      	ldr	r3, [pc, #112]	; (8001eb0 <MX_TIM3_Init+0x94>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e44:	4b1a      	ldr	r3, [pc, #104]	; (8001eb0 <MX_TIM3_Init+0x94>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8001e4a:	4b19      	ldr	r3, [pc, #100]	; (8001eb0 <MX_TIM3_Init+0x94>)
 8001e4c:	f241 3287 	movw	r2, #4999	; 0x1387
 8001e50:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e52:	4b17      	ldr	r3, [pc, #92]	; (8001eb0 <MX_TIM3_Init+0x94>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e58:	4b15      	ldr	r3, [pc, #84]	; (8001eb0 <MX_TIM3_Init+0x94>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e5e:	4814      	ldr	r0, [pc, #80]	; (8001eb0 <MX_TIM3_Init+0x94>)
 8001e60:	f003 f9e9 	bl	8005236 <HAL_TIM_Base_Init>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001e6a:	f7ff fce7 	bl	800183c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e74:	f107 0308 	add.w	r3, r7, #8
 8001e78:	4619      	mov	r1, r3
 8001e7a:	480d      	ldr	r0, [pc, #52]	; (8001eb0 <MX_TIM3_Init+0x94>)
 8001e7c:	f003 fdee 	bl	8005a5c <HAL_TIM_ConfigClockSource>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001e86:	f7ff fcd9 	bl	800183c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e92:	463b      	mov	r3, r7
 8001e94:	4619      	mov	r1, r3
 8001e96:	4806      	ldr	r0, [pc, #24]	; (8001eb0 <MX_TIM3_Init+0x94>)
 8001e98:	f004 f9e0 	bl	800625c <HAL_TIMEx_MasterConfigSynchronization>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001ea2:	f7ff fccb 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ea6:	bf00      	nop
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	2000c878 	.word	0x2000c878
 8001eb4:	40000400 	.word	0x40000400

08001eb8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b08c      	sub	sp, #48	; 0x30
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ebe:	f107 0320 	add.w	r3, r7, #32
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	605a      	str	r2, [r3, #4]
 8001ec8:	609a      	str	r2, [r3, #8]
 8001eca:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ecc:	1d3b      	adds	r3, r7, #4
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	60da      	str	r2, [r3, #12]
 8001ed8:	611a      	str	r2, [r3, #16]
 8001eda:	615a      	str	r2, [r3, #20]
 8001edc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001ede:	4b25      	ldr	r3, [pc, #148]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001ee0:	4a25      	ldr	r2, [pc, #148]	; (8001f78 <MX_TIM12_Init+0xc0>)
 8001ee2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001ee4:	4b23      	ldr	r3, [pc, #140]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eea:	4b22      	ldr	r3, [pc, #136]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 22499;
 8001ef0:	4b20      	ldr	r3, [pc, #128]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001ef2:	f245 72e3 	movw	r2, #22499	; 0x57e3
 8001ef6:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef8:	4b1e      	ldr	r3, [pc, #120]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001efe:	4b1d      	ldr	r3, [pc, #116]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001f04:	481b      	ldr	r0, [pc, #108]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001f06:	f003 f996 	bl	8005236 <HAL_TIM_Base_Init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001f10:	f7ff fc94 	bl	800183c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f18:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001f1a:	f107 0320 	add.w	r3, r7, #32
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4814      	ldr	r0, [pc, #80]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001f22:	f003 fd9b 	bl	8005a5c <HAL_TIM_ConfigClockSource>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001f2c:	f7ff fc86 	bl	800183c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001f30:	4810      	ldr	r0, [pc, #64]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001f32:	f003 faa7 	bl	8005484 <HAL_TIM_PWM_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001f3c:	f7ff fc7e 	bl	800183c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f40:	2360      	movs	r3, #96	; 0x60
 8001f42:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f50:	1d3b      	adds	r3, r7, #4
 8001f52:	2200      	movs	r2, #0
 8001f54:	4619      	mov	r1, r3
 8001f56:	4807      	ldr	r0, [pc, #28]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001f58:	f003 fcbe 	bl	80058d8 <HAL_TIM_PWM_ConfigChannel>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001f62:	f7ff fc6b 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001f66:	4803      	ldr	r0, [pc, #12]	; (8001f74 <MX_TIM12_Init+0xbc>)
 8001f68:	f000 f87a 	bl	8002060 <HAL_TIM_MspPostInit>

}
 8001f6c:	bf00      	nop
 8001f6e:	3730      	adds	r7, #48	; 0x30
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	2000c908 	.word	0x2000c908
 8001f78:	40001800 	.word	0x40001800

08001f7c <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001f80:	4b0e      	ldr	r3, [pc, #56]	; (8001fbc <MX_TIM14_Init+0x40>)
 8001f82:	4a0f      	ldr	r2, [pc, #60]	; (8001fc0 <MX_TIM14_Init+0x44>)
 8001f84:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 45;
 8001f86:	4b0d      	ldr	r3, [pc, #52]	; (8001fbc <MX_TIM14_Init+0x40>)
 8001f88:	222d      	movs	r2, #45	; 0x2d
 8001f8a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <MX_TIM14_Init+0x40>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8001f92:	4b0a      	ldr	r3, [pc, #40]	; (8001fbc <MX_TIM14_Init+0x40>)
 8001f94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f98:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001f9a:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <MX_TIM14_Init+0x40>)
 8001f9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fa0:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa2:	4b06      	ldr	r3, [pc, #24]	; (8001fbc <MX_TIM14_Init+0x40>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001fa8:	4804      	ldr	r0, [pc, #16]	; (8001fbc <MX_TIM14_Init+0x40>)
 8001faa:	f003 f944 	bl	8005236 <HAL_TIM_Base_Init>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8001fb4:	f7ff fc42 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001fb8:	bf00      	nop
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	2000c8c0 	.word	0x2000c8c0
 8001fc0:	40002000 	.word	0x40002000

08001fc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b087      	sub	sp, #28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a1f      	ldr	r2, [pc, #124]	; (8002050 <HAL_TIM_Base_MspInit+0x8c>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d10e      	bne.n	8001ff4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	4b1e      	ldr	r3, [pc, #120]	; (8002054 <HAL_TIM_Base_MspInit+0x90>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	4a1d      	ldr	r2, [pc, #116]	; (8002054 <HAL_TIM_Base_MspInit+0x90>)
 8001fe0:	f043 0302 	orr.w	r3, r3, #2
 8001fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fe6:	4b1b      	ldr	r3, [pc, #108]	; (8002054 <HAL_TIM_Base_MspInit+0x90>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8001ff2:	e026      	b.n	8002042 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM12)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a17      	ldr	r2, [pc, #92]	; (8002058 <HAL_TIM_Base_MspInit+0x94>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d10e      	bne.n	800201c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	4b14      	ldr	r3, [pc, #80]	; (8002054 <HAL_TIM_Base_MspInit+0x90>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	4a13      	ldr	r2, [pc, #76]	; (8002054 <HAL_TIM_Base_MspInit+0x90>)
 8002008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800200c:	6413      	str	r3, [r2, #64]	; 0x40
 800200e:	4b11      	ldr	r3, [pc, #68]	; (8002054 <HAL_TIM_Base_MspInit+0x90>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002016:	613b      	str	r3, [r7, #16]
 8002018:	693b      	ldr	r3, [r7, #16]
}
 800201a:	e012      	b.n	8002042 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM14)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0e      	ldr	r2, [pc, #56]	; (800205c <HAL_TIM_Base_MspInit+0x98>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d10d      	bne.n	8002042 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	4b0a      	ldr	r3, [pc, #40]	; (8002054 <HAL_TIM_Base_MspInit+0x90>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	4a09      	ldr	r2, [pc, #36]	; (8002054 <HAL_TIM_Base_MspInit+0x90>)
 8002030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002034:	6413      	str	r3, [r2, #64]	; 0x40
 8002036:	4b07      	ldr	r3, [pc, #28]	; (8002054 <HAL_TIM_Base_MspInit+0x90>)
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	68fb      	ldr	r3, [r7, #12]
}
 8002042:	bf00      	nop
 8002044:	371c      	adds	r7, #28
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40000400 	.word	0x40000400
 8002054:	40023800 	.word	0x40023800
 8002058:	40001800 	.word	0x40001800
 800205c:	40002000 	.word	0x40002000

08002060 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 030c 	add.w	r3, r7, #12
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a12      	ldr	r2, [pc, #72]	; (80020c8 <HAL_TIM_MspPostInit+0x68>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d11d      	bne.n	80020be <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	4b11      	ldr	r3, [pc, #68]	; (80020cc <HAL_TIM_MspPostInit+0x6c>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a10      	ldr	r2, [pc, #64]	; (80020cc <HAL_TIM_MspPostInit+0x6c>)
 800208c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <HAL_TIM_MspPostInit+0x6c>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PH6     ------> TIM12_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800209e:	2340      	movs	r3, #64	; 0x40
 80020a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80020ae:	2309      	movs	r3, #9
 80020b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80020b2:	f107 030c 	add.w	r3, r7, #12
 80020b6:	4619      	mov	r1, r3
 80020b8:	4805      	ldr	r0, [pc, #20]	; (80020d0 <HAL_TIM_MspPostInit+0x70>)
 80020ba:	f002 f9a3 	bl	8004404 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80020be:	bf00      	nop
 80020c0:	3720      	adds	r7, #32
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40001800 	.word	0x40001800
 80020cc:	40023800 	.word	0x40023800
 80020d0:	40021c00 	.word	0x40021c00

080020d4 <MX_UART7_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART7 init function */
void MX_UART7_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <MX_UART7_Init+0x4c>)
 80020da:	4a12      	ldr	r2, [pc, #72]	; (8002124 <MX_UART7_Init+0x50>)
 80020dc:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 9600;
 80020de:	4b10      	ldr	r3, [pc, #64]	; (8002120 <MX_UART7_Init+0x4c>)
 80020e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80020e4:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <MX_UART7_Init+0x4c>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <MX_UART7_Init+0x4c>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80020f2:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <MX_UART7_Init+0x4c>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80020f8:	4b09      	ldr	r3, [pc, #36]	; (8002120 <MX_UART7_Init+0x4c>)
 80020fa:	220c      	movs	r2, #12
 80020fc:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020fe:	4b08      	ldr	r3, [pc, #32]	; (8002120 <MX_UART7_Init+0x4c>)
 8002100:	2200      	movs	r2, #0
 8002102:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <MX_UART7_Init+0x4c>)
 8002106:	2200      	movs	r2, #0
 8002108:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800210a:	4805      	ldr	r0, [pc, #20]	; (8002120 <MX_UART7_Init+0x4c>)
 800210c:	f004 f936 	bl	800637c <HAL_UART_Init>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8002116:	f7ff fb91 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	2000c950 	.word	0x2000c950
 8002124:	40007800 	.word	0x40007800

08002128 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <MX_UART8_Init+0x4c>)
 800212e:	4a12      	ldr	r2, [pc, #72]	; (8002178 <MX_UART8_Init+0x50>)
 8002130:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8002132:	4b10      	ldr	r3, [pc, #64]	; (8002174 <MX_UART8_Init+0x4c>)
 8002134:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002138:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800213a:	4b0e      	ldr	r3, [pc, #56]	; (8002174 <MX_UART8_Init+0x4c>)
 800213c:	2200      	movs	r2, #0
 800213e:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002140:	4b0c      	ldr	r3, [pc, #48]	; (8002174 <MX_UART8_Init+0x4c>)
 8002142:	2200      	movs	r2, #0
 8002144:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8002146:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <MX_UART8_Init+0x4c>)
 8002148:	2200      	movs	r2, #0
 800214a:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 800214c:	4b09      	ldr	r3, [pc, #36]	; (8002174 <MX_UART8_Init+0x4c>)
 800214e:	220c      	movs	r2, #12
 8002150:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002152:	4b08      	ldr	r3, [pc, #32]	; (8002174 <MX_UART8_Init+0x4c>)
 8002154:	2200      	movs	r2, #0
 8002156:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002158:	4b06      	ldr	r3, [pc, #24]	; (8002174 <MX_UART8_Init+0x4c>)
 800215a:	2200      	movs	r2, #0
 800215c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800215e:	4805      	ldr	r0, [pc, #20]	; (8002174 <MX_UART8_Init+0x4c>)
 8002160:	f004 f90c 	bl	800637c <HAL_UART_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_UART8_Init+0x46>
  {
    Error_Handler();
 800216a:	f7ff fb67 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	2000cbfc 	.word	0x2000cbfc
 8002178:	40007c00 	.word	0x40007c00

0800217c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002180:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <MX_USART1_UART_Init+0x4c>)
 8002182:	4a12      	ldr	r2, [pc, #72]	; (80021cc <MX_USART1_UART_Init+0x50>)
 8002184:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 8002186:	4b10      	ldr	r3, [pc, #64]	; (80021c8 <MX_USART1_UART_Init+0x4c>)
 8002188:	4a11      	ldr	r2, [pc, #68]	; (80021d0 <MX_USART1_UART_Init+0x54>)
 800218a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800218c:	4b0e      	ldr	r3, [pc, #56]	; (80021c8 <MX_USART1_UART_Init+0x4c>)
 800218e:	2200      	movs	r2, #0
 8002190:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002192:	4b0d      	ldr	r3, [pc, #52]	; (80021c8 <MX_USART1_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002198:	4b0b      	ldr	r3, [pc, #44]	; (80021c8 <MX_USART1_UART_Init+0x4c>)
 800219a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800219e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021a0:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <MX_USART1_UART_Init+0x4c>)
 80021a2:	220c      	movs	r2, #12
 80021a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021a6:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <MX_USART1_UART_Init+0x4c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021ac:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <MX_USART1_UART_Init+0x4c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021b2:	4805      	ldr	r0, [pc, #20]	; (80021c8 <MX_USART1_UART_Init+0x4c>)
 80021b4:	f004 f8e2 	bl	800637c <HAL_UART_Init>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021be:	f7ff fb3d 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	2000cb58 	.word	0x2000cb58
 80021cc:	40011000 	.word	0x40011000
 80021d0:	000186a0 	.word	0x000186a0

080021d4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021d8:	4b11      	ldr	r3, [pc, #68]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021da:	4a12      	ldr	r2, [pc, #72]	; (8002224 <MX_USART2_UART_Init+0x50>)
 80021dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021de:	4b10      	ldr	r3, [pc, #64]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021e6:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021ec:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021f2:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 80021fa:	220c      	movs	r2, #12
 80021fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021fe:	4b08      	ldr	r3, [pc, #32]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 8002200:	2200      	movs	r2, #0
 8002202:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 8002206:	2200      	movs	r2, #0
 8002208:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800220a:	4805      	ldr	r0, [pc, #20]	; (8002220 <MX_USART2_UART_Init+0x4c>)
 800220c:	f004 f8b6 	bl	800637c <HAL_UART_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002216:	f7ff fb11 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	2000cc40 	.word	0x2000cc40
 8002224:	40004400 	.word	0x40004400

08002228 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <MX_USART3_UART_Init+0x4c>)
 800222e:	4a12      	ldr	r2, [pc, #72]	; (8002278 <MX_USART3_UART_Init+0x50>)
 8002230:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002232:	4b10      	ldr	r3, [pc, #64]	; (8002274 <MX_USART3_UART_Init+0x4c>)
 8002234:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002238:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <MX_USART3_UART_Init+0x4c>)
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <MX_USART3_UART_Init+0x4c>)
 8002242:	2200      	movs	r2, #0
 8002244:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002246:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <MX_USART3_UART_Init+0x4c>)
 8002248:	2200      	movs	r2, #0
 800224a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800224c:	4b09      	ldr	r3, [pc, #36]	; (8002274 <MX_USART3_UART_Init+0x4c>)
 800224e:	220c      	movs	r2, #12
 8002250:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002252:	4b08      	ldr	r3, [pc, #32]	; (8002274 <MX_USART3_UART_Init+0x4c>)
 8002254:	2200      	movs	r2, #0
 8002256:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002258:	4b06      	ldr	r3, [pc, #24]	; (8002274 <MX_USART3_UART_Init+0x4c>)
 800225a:	2200      	movs	r2, #0
 800225c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800225e:	4805      	ldr	r0, [pc, #20]	; (8002274 <MX_USART3_UART_Init+0x4c>)
 8002260:	f004 f88c 	bl	800637c <HAL_UART_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800226a:	f7ff fae7 	bl	800183c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	2000c9f4 	.word	0x2000c9f4
 8002278:	40004800 	.word	0x40004800

0800227c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b092      	sub	sp, #72	; 0x48
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002284:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	60da      	str	r2, [r3, #12]
 8002292:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a9c      	ldr	r2, [pc, #624]	; (800250c <HAL_UART_MspInit+0x290>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d135      	bne.n	800230a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	633b      	str	r3, [r7, #48]	; 0x30
 80022a2:	4b9b      	ldr	r3, [pc, #620]	; (8002510 <HAL_UART_MspInit+0x294>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a6:	4a9a      	ldr	r2, [pc, #616]	; (8002510 <HAL_UART_MspInit+0x294>)
 80022a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80022ac:	6413      	str	r3, [r2, #64]	; 0x40
 80022ae:	4b98      	ldr	r3, [pc, #608]	; (8002510 <HAL_UART_MspInit+0x294>)
 80022b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80022b6:	633b      	str	r3, [r7, #48]	; 0x30
 80022b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ba:	2300      	movs	r3, #0
 80022bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022be:	4b94      	ldr	r3, [pc, #592]	; (8002510 <HAL_UART_MspInit+0x294>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	4a93      	ldr	r2, [pc, #588]	; (8002510 <HAL_UART_MspInit+0x294>)
 80022c4:	f043 0310 	orr.w	r3, r3, #16
 80022c8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ca:	4b91      	ldr	r3, [pc, #580]	; (8002510 <HAL_UART_MspInit+0x294>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	f003 0310 	and.w	r3, r3, #16
 80022d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART7 GPIO Configuration
    PE8     ------> UART7_TX
    PE7     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 80022d6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80022da:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022dc:	2302      	movs	r3, #2
 80022de:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e4:	2303      	movs	r3, #3
 80022e6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80022e8:	2308      	movs	r3, #8
 80022ea:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022f0:	4619      	mov	r1, r3
 80022f2:	4888      	ldr	r0, [pc, #544]	; (8002514 <HAL_UART_MspInit+0x298>)
 80022f4:	f002 f886 	bl	8004404 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 4, 0);
 80022f8:	2200      	movs	r2, #0
 80022fa:	2104      	movs	r1, #4
 80022fc:	2052      	movs	r0, #82	; 0x52
 80022fe:	f001 fc19 	bl	8003b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8002302:	2052      	movs	r0, #82	; 0x52
 8002304:	f001 fc32 	bl	8003b6c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002308:	e1e3      	b.n	80026d2 <HAL_UART_MspInit+0x456>
  else if(uartHandle->Instance==UART8)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a82      	ldr	r2, [pc, #520]	; (8002518 <HAL_UART_MspInit+0x29c>)
 8002310:	4293      	cmp	r3, r2
 8002312:	f040 8091 	bne.w	8002438 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_UART8_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	62bb      	str	r3, [r7, #40]	; 0x28
 800231a:	4b7d      	ldr	r3, [pc, #500]	; (8002510 <HAL_UART_MspInit+0x294>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231e:	4a7c      	ldr	r2, [pc, #496]	; (8002510 <HAL_UART_MspInit+0x294>)
 8002320:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002324:	6413      	str	r3, [r2, #64]	; 0x40
 8002326:	4b7a      	ldr	r3, [pc, #488]	; (8002510 <HAL_UART_MspInit+0x294>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800232e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002330:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	627b      	str	r3, [r7, #36]	; 0x24
 8002336:	4b76      	ldr	r3, [pc, #472]	; (8002510 <HAL_UART_MspInit+0x294>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233a:	4a75      	ldr	r2, [pc, #468]	; (8002510 <HAL_UART_MspInit+0x294>)
 800233c:	f043 0310 	orr.w	r3, r3, #16
 8002340:	6313      	str	r3, [r2, #48]	; 0x30
 8002342:	4b73      	ldr	r3, [pc, #460]	; (8002510 <HAL_UART_MspInit+0x294>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	f003 0310 	and.w	r3, r3, #16
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
 800234c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 800234e:	2303      	movs	r3, #3
 8002350:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002352:	2302      	movs	r3, #2
 8002354:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002356:	2300      	movs	r3, #0
 8002358:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235a:	2303      	movs	r3, #3
 800235c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800235e:	2308      	movs	r3, #8
 8002360:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002362:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002366:	4619      	mov	r1, r3
 8002368:	486a      	ldr	r0, [pc, #424]	; (8002514 <HAL_UART_MspInit+0x298>)
 800236a:	f002 f84b 	bl	8004404 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA1_Stream6;
 800236e:	4b6b      	ldr	r3, [pc, #428]	; (800251c <HAL_UART_MspInit+0x2a0>)
 8002370:	4a6b      	ldr	r2, [pc, #428]	; (8002520 <HAL_UART_MspInit+0x2a4>)
 8002372:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 8002374:	4b69      	ldr	r3, [pc, #420]	; (800251c <HAL_UART_MspInit+0x2a0>)
 8002376:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800237a:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800237c:	4b67      	ldr	r3, [pc, #412]	; (800251c <HAL_UART_MspInit+0x2a0>)
 800237e:	2200      	movs	r2, #0
 8002380:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002382:	4b66      	ldr	r3, [pc, #408]	; (800251c <HAL_UART_MspInit+0x2a0>)
 8002384:	2200      	movs	r2, #0
 8002386:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002388:	4b64      	ldr	r3, [pc, #400]	; (800251c <HAL_UART_MspInit+0x2a0>)
 800238a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800238e:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002390:	4b62      	ldr	r3, [pc, #392]	; (800251c <HAL_UART_MspInit+0x2a0>)
 8002392:	2200      	movs	r2, #0
 8002394:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002396:	4b61      	ldr	r3, [pc, #388]	; (800251c <HAL_UART_MspInit+0x2a0>)
 8002398:	2200      	movs	r2, #0
 800239a:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_NORMAL;
 800239c:	4b5f      	ldr	r3, [pc, #380]	; (800251c <HAL_UART_MspInit+0x2a0>)
 800239e:	2200      	movs	r2, #0
 80023a0:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023a2:	4b5e      	ldr	r3, [pc, #376]	; (800251c <HAL_UART_MspInit+0x2a0>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023a8:	4b5c      	ldr	r3, [pc, #368]	; (800251c <HAL_UART_MspInit+0x2a0>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 80023ae:	485b      	ldr	r0, [pc, #364]	; (800251c <HAL_UART_MspInit+0x2a0>)
 80023b0:	f001 fbea 	bl	8003b88 <HAL_DMA_Init>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <HAL_UART_MspInit+0x142>
      Error_Handler();
 80023ba:	f7ff fa3f 	bl	800183c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart8_rx);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a56      	ldr	r2, [pc, #344]	; (800251c <HAL_UART_MspInit+0x2a0>)
 80023c2:	639a      	str	r2, [r3, #56]	; 0x38
 80023c4:	4a55      	ldr	r2, [pc, #340]	; (800251c <HAL_UART_MspInit+0x2a0>)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart8_tx.Instance = DMA1_Stream0;
 80023ca:	4b56      	ldr	r3, [pc, #344]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 80023cc:	4a56      	ldr	r2, [pc, #344]	; (8002528 <HAL_UART_MspInit+0x2ac>)
 80023ce:	601a      	str	r2, [r3, #0]
    hdma_uart8_tx.Init.Channel = DMA_CHANNEL_5;
 80023d0:	4b54      	ldr	r3, [pc, #336]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 80023d2:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80023d6:	605a      	str	r2, [r3, #4]
    hdma_uart8_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023d8:	4b52      	ldr	r3, [pc, #328]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 80023da:	2240      	movs	r2, #64	; 0x40
 80023dc:	609a      	str	r2, [r3, #8]
    hdma_uart8_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023de:	4b51      	ldr	r3, [pc, #324]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	60da      	str	r2, [r3, #12]
    hdma_uart8_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023e4:	4b4f      	ldr	r3, [pc, #316]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 80023e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023ea:	611a      	str	r2, [r3, #16]
    hdma_uart8_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023ec:	4b4d      	ldr	r3, [pc, #308]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	615a      	str	r2, [r3, #20]
    hdma_uart8_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023f2:	4b4c      	ldr	r3, [pc, #304]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	619a      	str	r2, [r3, #24]
    hdma_uart8_tx.Init.Mode = DMA_NORMAL;
 80023f8:	4b4a      	ldr	r3, [pc, #296]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	61da      	str	r2, [r3, #28]
    hdma_uart8_tx.Init.Priority = DMA_PRIORITY_LOW;
 80023fe:	4b49      	ldr	r3, [pc, #292]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 8002400:	2200      	movs	r2, #0
 8002402:	621a      	str	r2, [r3, #32]
    hdma_uart8_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002404:	4b47      	ldr	r3, [pc, #284]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 8002406:	2200      	movs	r2, #0
 8002408:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart8_tx) != HAL_OK)
 800240a:	4846      	ldr	r0, [pc, #280]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 800240c:	f001 fbbc 	bl	8003b88 <HAL_DMA_Init>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <HAL_UART_MspInit+0x19e>
      Error_Handler();
 8002416:	f7ff fa11 	bl	800183c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart8_tx);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a41      	ldr	r2, [pc, #260]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 800241e:	635a      	str	r2, [r3, #52]	; 0x34
 8002420:	4a40      	ldr	r2, [pc, #256]	; (8002524 <HAL_UART_MspInit+0x2a8>)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 5, 0);
 8002426:	2200      	movs	r2, #0
 8002428:	2105      	movs	r1, #5
 800242a:	2053      	movs	r0, #83	; 0x53
 800242c:	f001 fb82 	bl	8003b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8002430:	2053      	movs	r0, #83	; 0x53
 8002432:	f001 fb9b 	bl	8003b6c <HAL_NVIC_EnableIRQ>
}
 8002436:	e14c      	b.n	80026d2 <HAL_UART_MspInit+0x456>
  else if(uartHandle->Instance==USART1)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a3b      	ldr	r2, [pc, #236]	; (800252c <HAL_UART_MspInit+0x2b0>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d17c      	bne.n	800253c <HAL_UART_MspInit+0x2c0>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	623b      	str	r3, [r7, #32]
 8002446:	4b32      	ldr	r3, [pc, #200]	; (8002510 <HAL_UART_MspInit+0x294>)
 8002448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244a:	4a31      	ldr	r2, [pc, #196]	; (8002510 <HAL_UART_MspInit+0x294>)
 800244c:	f043 0310 	orr.w	r3, r3, #16
 8002450:	6453      	str	r3, [r2, #68]	; 0x44
 8002452:	4b2f      	ldr	r3, [pc, #188]	; (8002510 <HAL_UART_MspInit+0x294>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002456:	f003 0310 	and.w	r3, r3, #16
 800245a:	623b      	str	r3, [r7, #32]
 800245c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	61fb      	str	r3, [r7, #28]
 8002462:	4b2b      	ldr	r3, [pc, #172]	; (8002510 <HAL_UART_MspInit+0x294>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	4a2a      	ldr	r2, [pc, #168]	; (8002510 <HAL_UART_MspInit+0x294>)
 8002468:	f043 0302 	orr.w	r3, r3, #2
 800246c:	6313      	str	r3, [r2, #48]	; 0x30
 800246e:	4b28      	ldr	r3, [pc, #160]	; (8002510 <HAL_UART_MspInit+0x294>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	61fb      	str	r3, [r7, #28]
 8002478:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800247a:	23c0      	movs	r3, #192	; 0xc0
 800247c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247e:	2302      	movs	r3, #2
 8002480:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002486:	2303      	movs	r3, #3
 8002488:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800248a:	2307      	movs	r3, #7
 800248c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800248e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002492:	4619      	mov	r1, r3
 8002494:	4826      	ldr	r0, [pc, #152]	; (8002530 <HAL_UART_MspInit+0x2b4>)
 8002496:	f001 ffb5 	bl	8004404 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800249a:	4b26      	ldr	r3, [pc, #152]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 800249c:	4a26      	ldr	r2, [pc, #152]	; (8002538 <HAL_UART_MspInit+0x2bc>)
 800249e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80024a0:	4b24      	ldr	r3, [pc, #144]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024a6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024a8:	4b22      	ldr	r3, [pc, #136]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ae:	4b21      	ldr	r3, [pc, #132]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024b4:	4b1f      	ldr	r3, [pc, #124]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024ba:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024bc:	4b1d      	ldr	r3, [pc, #116]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024be:	2200      	movs	r2, #0
 80024c0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024c2:	4b1c      	ldr	r3, [pc, #112]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80024c8:	4b1a      	ldr	r3, [pc, #104]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024ce:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024d0:	4b18      	ldr	r3, [pc, #96]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024d6:	4b17      	ldr	r3, [pc, #92]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024d8:	2200      	movs	r2, #0
 80024da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024dc:	4815      	ldr	r0, [pc, #84]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024de:	f001 fb53 	bl	8003b88 <HAL_DMA_Init>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <HAL_UART_MspInit+0x270>
      Error_Handler();
 80024e8:	f7ff f9a8 	bl	800183c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a11      	ldr	r2, [pc, #68]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024f0:	639a      	str	r2, [r3, #56]	; 0x38
 80024f2:	4a10      	ldr	r2, [pc, #64]	; (8002534 <HAL_UART_MspInit+0x2b8>)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 80024f8:	2200      	movs	r2, #0
 80024fa:	2104      	movs	r1, #4
 80024fc:	2025      	movs	r0, #37	; 0x25
 80024fe:	f001 fb19 	bl	8003b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002502:	2025      	movs	r0, #37	; 0x25
 8002504:	f001 fb32 	bl	8003b6c <HAL_NVIC_EnableIRQ>
}
 8002508:	e0e3      	b.n	80026d2 <HAL_UART_MspInit+0x456>
 800250a:	bf00      	nop
 800250c:	40007800 	.word	0x40007800
 8002510:	40023800 	.word	0x40023800
 8002514:	40021000 	.word	0x40021000
 8002518:	40007c00 	.word	0x40007c00
 800251c:	2000caf8 	.word	0x2000caf8
 8002520:	400260a0 	.word	0x400260a0
 8002524:	2000cb9c 	.word	0x2000cb9c
 8002528:	40026010 	.word	0x40026010
 800252c:	40011000 	.word	0x40011000
 8002530:	40020400 	.word	0x40020400
 8002534:	2000ca98 	.word	0x2000ca98
 8002538:	40026440 	.word	0x40026440
  else if(uartHandle->Instance==USART2)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a66      	ldr	r2, [pc, #408]	; (80026dc <HAL_UART_MspInit+0x460>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d12c      	bne.n	80025a0 <HAL_UART_MspInit+0x324>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	61bb      	str	r3, [r7, #24]
 800254a:	4b65      	ldr	r3, [pc, #404]	; (80026e0 <HAL_UART_MspInit+0x464>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	4a64      	ldr	r2, [pc, #400]	; (80026e0 <HAL_UART_MspInit+0x464>)
 8002550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002554:	6413      	str	r3, [r2, #64]	; 0x40
 8002556:	4b62      	ldr	r3, [pc, #392]	; (80026e0 <HAL_UART_MspInit+0x464>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255e:	61bb      	str	r3, [r7, #24]
 8002560:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	4b5e      	ldr	r3, [pc, #376]	; (80026e0 <HAL_UART_MspInit+0x464>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	4a5d      	ldr	r2, [pc, #372]	; (80026e0 <HAL_UART_MspInit+0x464>)
 800256c:	f043 0308 	orr.w	r3, r3, #8
 8002570:	6313      	str	r3, [r2, #48]	; 0x30
 8002572:	4b5b      	ldr	r3, [pc, #364]	; (80026e0 <HAL_UART_MspInit+0x464>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 800257e:	2360      	movs	r3, #96	; 0x60
 8002580:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002582:	2302      	movs	r3, #2
 8002584:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800258a:	2303      	movs	r3, #3
 800258c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800258e:	2307      	movs	r3, #7
 8002590:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002592:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002596:	4619      	mov	r1, r3
 8002598:	4852      	ldr	r0, [pc, #328]	; (80026e4 <HAL_UART_MspInit+0x468>)
 800259a:	f001 ff33 	bl	8004404 <HAL_GPIO_Init>
}
 800259e:	e098      	b.n	80026d2 <HAL_UART_MspInit+0x456>
  else if(uartHandle->Instance==USART3)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a50      	ldr	r2, [pc, #320]	; (80026e8 <HAL_UART_MspInit+0x46c>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	f040 8093 	bne.w	80026d2 <HAL_UART_MspInit+0x456>
    __HAL_RCC_USART3_CLK_ENABLE();
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	4b4b      	ldr	r3, [pc, #300]	; (80026e0 <HAL_UART_MspInit+0x464>)
 80025b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b4:	4a4a      	ldr	r2, [pc, #296]	; (80026e0 <HAL_UART_MspInit+0x464>)
 80025b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025ba:	6413      	str	r3, [r2, #64]	; 0x40
 80025bc:	4b48      	ldr	r3, [pc, #288]	; (80026e0 <HAL_UART_MspInit+0x464>)
 80025be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025c4:	613b      	str	r3, [r7, #16]
 80025c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	4b44      	ldr	r3, [pc, #272]	; (80026e0 <HAL_UART_MspInit+0x464>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d0:	4a43      	ldr	r2, [pc, #268]	; (80026e0 <HAL_UART_MspInit+0x464>)
 80025d2:	f043 0308 	orr.w	r3, r3, #8
 80025d6:	6313      	str	r3, [r2, #48]	; 0x30
 80025d8:	4b41      	ldr	r3, [pc, #260]	; (80026e0 <HAL_UART_MspInit+0x464>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025dc:	f003 0308 	and.w	r3, r3, #8
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 80025e4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80025e8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ea:	2302      	movs	r3, #2
 80025ec:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f2:	2303      	movs	r3, #3
 80025f4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025f6:	2307      	movs	r3, #7
 80025f8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025fa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80025fe:	4619      	mov	r1, r3
 8002600:	4838      	ldr	r0, [pc, #224]	; (80026e4 <HAL_UART_MspInit+0x468>)
 8002602:	f001 feff 	bl	8004404 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002606:	4b39      	ldr	r3, [pc, #228]	; (80026ec <HAL_UART_MspInit+0x470>)
 8002608:	4a39      	ldr	r2, [pc, #228]	; (80026f0 <HAL_UART_MspInit+0x474>)
 800260a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800260c:	4b37      	ldr	r3, [pc, #220]	; (80026ec <HAL_UART_MspInit+0x470>)
 800260e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002612:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002614:	4b35      	ldr	r3, [pc, #212]	; (80026ec <HAL_UART_MspInit+0x470>)
 8002616:	2200      	movs	r2, #0
 8002618:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800261a:	4b34      	ldr	r3, [pc, #208]	; (80026ec <HAL_UART_MspInit+0x470>)
 800261c:	2200      	movs	r2, #0
 800261e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002620:	4b32      	ldr	r3, [pc, #200]	; (80026ec <HAL_UART_MspInit+0x470>)
 8002622:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002626:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002628:	4b30      	ldr	r3, [pc, #192]	; (80026ec <HAL_UART_MspInit+0x470>)
 800262a:	2200      	movs	r2, #0
 800262c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800262e:	4b2f      	ldr	r3, [pc, #188]	; (80026ec <HAL_UART_MspInit+0x470>)
 8002630:	2200      	movs	r2, #0
 8002632:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002634:	4b2d      	ldr	r3, [pc, #180]	; (80026ec <HAL_UART_MspInit+0x470>)
 8002636:	2200      	movs	r2, #0
 8002638:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800263a:	4b2c      	ldr	r3, [pc, #176]	; (80026ec <HAL_UART_MspInit+0x470>)
 800263c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002640:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002642:	4b2a      	ldr	r3, [pc, #168]	; (80026ec <HAL_UART_MspInit+0x470>)
 8002644:	2200      	movs	r2, #0
 8002646:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002648:	4828      	ldr	r0, [pc, #160]	; (80026ec <HAL_UART_MspInit+0x470>)
 800264a:	f001 fa9d 	bl	8003b88 <HAL_DMA_Init>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <HAL_UART_MspInit+0x3dc>
      Error_Handler();
 8002654:	f7ff f8f2 	bl	800183c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a24      	ldr	r2, [pc, #144]	; (80026ec <HAL_UART_MspInit+0x470>)
 800265c:	639a      	str	r2, [r3, #56]	; 0x38
 800265e:	4a23      	ldr	r2, [pc, #140]	; (80026ec <HAL_UART_MspInit+0x470>)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002664:	4b23      	ldr	r3, [pc, #140]	; (80026f4 <HAL_UART_MspInit+0x478>)
 8002666:	4a24      	ldr	r2, [pc, #144]	; (80026f8 <HAL_UART_MspInit+0x47c>)
 8002668:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800266a:	4b22      	ldr	r3, [pc, #136]	; (80026f4 <HAL_UART_MspInit+0x478>)
 800266c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002670:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002672:	4b20      	ldr	r3, [pc, #128]	; (80026f4 <HAL_UART_MspInit+0x478>)
 8002674:	2240      	movs	r2, #64	; 0x40
 8002676:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002678:	4b1e      	ldr	r3, [pc, #120]	; (80026f4 <HAL_UART_MspInit+0x478>)
 800267a:	2200      	movs	r2, #0
 800267c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800267e:	4b1d      	ldr	r3, [pc, #116]	; (80026f4 <HAL_UART_MspInit+0x478>)
 8002680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002684:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002686:	4b1b      	ldr	r3, [pc, #108]	; (80026f4 <HAL_UART_MspInit+0x478>)
 8002688:	2200      	movs	r2, #0
 800268a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800268c:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <HAL_UART_MspInit+0x478>)
 800268e:	2200      	movs	r2, #0
 8002690:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002692:	4b18      	ldr	r3, [pc, #96]	; (80026f4 <HAL_UART_MspInit+0x478>)
 8002694:	2200      	movs	r2, #0
 8002696:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002698:	4b16      	ldr	r3, [pc, #88]	; (80026f4 <HAL_UART_MspInit+0x478>)
 800269a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800269e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026a0:	4b14      	ldr	r3, [pc, #80]	; (80026f4 <HAL_UART_MspInit+0x478>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80026a6:	4813      	ldr	r0, [pc, #76]	; (80026f4 <HAL_UART_MspInit+0x478>)
 80026a8:	f001 fa6e 	bl	8003b88 <HAL_DMA_Init>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <HAL_UART_MspInit+0x43a>
      Error_Handler();
 80026b2:	f7ff f8c3 	bl	800183c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a0e      	ldr	r2, [pc, #56]	; (80026f4 <HAL_UART_MspInit+0x478>)
 80026ba:	635a      	str	r2, [r3, #52]	; 0x34
 80026bc:	4a0d      	ldr	r2, [pc, #52]	; (80026f4 <HAL_UART_MspInit+0x478>)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 80026c2:	2200      	movs	r2, #0
 80026c4:	2103      	movs	r1, #3
 80026c6:	2027      	movs	r0, #39	; 0x27
 80026c8:	f001 fa34 	bl	8003b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80026cc:	2027      	movs	r0, #39	; 0x27
 80026ce:	f001 fa4d 	bl	8003b6c <HAL_NVIC_EnableIRQ>
}
 80026d2:	bf00      	nop
 80026d4:	3748      	adds	r7, #72	; 0x48
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40004400 	.word	0x40004400
 80026e0:	40023800 	.word	0x40023800
 80026e4:	40020c00 	.word	0x40020c00
 80026e8:	40004800 	.word	0x40004800
 80026ec:	2000c994 	.word	0x2000c994
 80026f0:	40026028 	.word	0x40026028
 80026f4:	2000ca38 	.word	0x2000ca38
 80026f8:	40026058 	.word	0x40026058

080026fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80026fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002734 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002700:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002702:	e003      	b.n	800270c <LoopCopyDataInit>

08002704 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002704:	4b0c      	ldr	r3, [pc, #48]	; (8002738 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002706:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002708:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800270a:	3104      	adds	r1, #4

0800270c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800270c:	480b      	ldr	r0, [pc, #44]	; (800273c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800270e:	4b0c      	ldr	r3, [pc, #48]	; (8002740 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002710:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002712:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002714:	d3f6      	bcc.n	8002704 <CopyDataInit>
  ldr  r2, =_sbss
 8002716:	4a0b      	ldr	r2, [pc, #44]	; (8002744 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002718:	e002      	b.n	8002720 <LoopFillZerobss>

0800271a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800271a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800271c:	f842 3b04 	str.w	r3, [r2], #4

08002720 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002720:	4b09      	ldr	r3, [pc, #36]	; (8002748 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002722:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002724:	d3f9      	bcc.n	800271a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002726:	f7ff fb63 	bl	8001df0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800272a:	f008 fdab 	bl	800b284 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800272e:	f7fe ffd3 	bl	80016d8 <main>
  bx  lr    
 8002732:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002734:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002738:	08010a20 	.word	0x08010a20
  ldr  r0, =_sdata
 800273c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002740:	20000218 	.word	0x20000218
  ldr  r2, =_sbss
 8002744:	20000218 	.word	0x20000218
  ldr  r3, = _ebss
 8002748:	2000d894 	.word	0x2000d894

0800274c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800274c:	e7fe      	b.n	800274c <ADC_IRQHandler>
	...

08002750 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002754:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <HAL_Init+0x40>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a0d      	ldr	r2, [pc, #52]	; (8002790 <HAL_Init+0x40>)
 800275a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800275e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002760:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <HAL_Init+0x40>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a0a      	ldr	r2, [pc, #40]	; (8002790 <HAL_Init+0x40>)
 8002766:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800276a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800276c:	4b08      	ldr	r3, [pc, #32]	; (8002790 <HAL_Init+0x40>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a07      	ldr	r2, [pc, #28]	; (8002790 <HAL_Init+0x40>)
 8002772:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002776:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002778:	2003      	movs	r0, #3
 800277a:	f001 f9d0 	bl	8003b1e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800277e:	2000      	movs	r0, #0
 8002780:	f7ff f97c 	bl	8001a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002784:	f7ff f94e 	bl	8001a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40023c00 	.word	0x40023c00

08002794 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002798:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <HAL_IncTick+0x20>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	461a      	mov	r2, r3
 800279e:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <HAL_IncTick+0x24>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4413      	add	r3, r2
 80027a4:	4a04      	ldr	r2, [pc, #16]	; (80027b8 <HAL_IncTick+0x24>)
 80027a6:	6013      	str	r3, [r2, #0]
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	20000008 	.word	0x20000008
 80027b8:	2000cc84 	.word	0x2000cc84

080027bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return uwTick;
 80027c0:	4b03      	ldr	r3, [pc, #12]	; (80027d0 <HAL_GetTick+0x14>)
 80027c2:	681b      	ldr	r3, [r3, #0]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	2000cc84 	.word	0x2000cc84

080027d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027dc:	f7ff ffee 	bl	80027bc <HAL_GetTick>
 80027e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ec:	d005      	beq.n	80027fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027ee:	4b0a      	ldr	r3, [pc, #40]	; (8002818 <HAL_Delay+0x44>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4413      	add	r3, r2
 80027f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027fa:	bf00      	nop
 80027fc:	f7ff ffde 	bl	80027bc <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	429a      	cmp	r2, r3
 800280a:	d8f7      	bhi.n	80027fc <HAL_Delay+0x28>
  {
  }
}
 800280c:	bf00      	nop
 800280e:	bf00      	nop
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000008 	.word	0x20000008

0800281c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002824:	2300      	movs	r3, #0
 8002826:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e033      	b.n	800289a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	2b00      	cmp	r3, #0
 8002838:	d109      	bne.n	800284e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f7fe fc02 	bl	8001044 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002852:	f003 0310 	and.w	r3, r3, #16
 8002856:	2b00      	cmp	r3, #0
 8002858:	d118      	bne.n	800288c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002862:	f023 0302 	bic.w	r3, r3, #2
 8002866:	f043 0202 	orr.w	r2, r3, #2
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 f94a 	bl	8002b08 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	f023 0303 	bic.w	r3, r3, #3
 8002882:	f043 0201 	orr.w	r2, r3, #1
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	641a      	str	r2, [r3, #64]	; 0x40
 800288a:	e001      	b.n	8002890 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002898:	7bfb      	ldrb	r3, [r7, #15]
}
 800289a:	4618      	mov	r0, r3
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d101      	bne.n	80028c0 <HAL_ADC_ConfigChannel+0x1c>
 80028bc:	2302      	movs	r3, #2
 80028be:	e113      	b.n	8002ae8 <HAL_ADC_ConfigChannel+0x244>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2b09      	cmp	r3, #9
 80028ce:	d925      	bls.n	800291c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68d9      	ldr	r1, [r3, #12]
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	b29b      	uxth	r3, r3
 80028dc:	461a      	mov	r2, r3
 80028de:	4613      	mov	r3, r2
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	4413      	add	r3, r2
 80028e4:	3b1e      	subs	r3, #30
 80028e6:	2207      	movs	r2, #7
 80028e8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ec:	43da      	mvns	r2, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	400a      	ands	r2, r1
 80028f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68d9      	ldr	r1, [r3, #12]
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	b29b      	uxth	r3, r3
 8002906:	4618      	mov	r0, r3
 8002908:	4603      	mov	r3, r0
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4403      	add	r3, r0
 800290e:	3b1e      	subs	r3, #30
 8002910:	409a      	lsls	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	60da      	str	r2, [r3, #12]
 800291a:	e022      	b.n	8002962 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	6919      	ldr	r1, [r3, #16]
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	b29b      	uxth	r3, r3
 8002928:	461a      	mov	r2, r3
 800292a:	4613      	mov	r3, r2
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	4413      	add	r3, r2
 8002930:	2207      	movs	r2, #7
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	43da      	mvns	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	400a      	ands	r2, r1
 800293e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6919      	ldr	r1, [r3, #16]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	689a      	ldr	r2, [r3, #8]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	b29b      	uxth	r3, r3
 8002950:	4618      	mov	r0, r3
 8002952:	4603      	mov	r3, r0
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	4403      	add	r3, r0
 8002958:	409a      	lsls	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2b06      	cmp	r3, #6
 8002968:	d824      	bhi.n	80029b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	4613      	mov	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	4413      	add	r3, r2
 800297a:	3b05      	subs	r3, #5
 800297c:	221f      	movs	r2, #31
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43da      	mvns	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	400a      	ands	r2, r1
 800298a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	b29b      	uxth	r3, r3
 8002998:	4618      	mov	r0, r3
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685a      	ldr	r2, [r3, #4]
 800299e:	4613      	mov	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4413      	add	r3, r2
 80029a4:	3b05      	subs	r3, #5
 80029a6:	fa00 f203 	lsl.w	r2, r0, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	635a      	str	r2, [r3, #52]	; 0x34
 80029b2:	e04c      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2b0c      	cmp	r3, #12
 80029ba:	d824      	bhi.n	8002a06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685a      	ldr	r2, [r3, #4]
 80029c6:	4613      	mov	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	3b23      	subs	r3, #35	; 0x23
 80029ce:	221f      	movs	r2, #31
 80029d0:	fa02 f303 	lsl.w	r3, r2, r3
 80029d4:	43da      	mvns	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	400a      	ands	r2, r1
 80029dc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	4618      	mov	r0, r3
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685a      	ldr	r2, [r3, #4]
 80029f0:	4613      	mov	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	4413      	add	r3, r2
 80029f6:	3b23      	subs	r3, #35	; 0x23
 80029f8:	fa00 f203 	lsl.w	r2, r0, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	631a      	str	r2, [r3, #48]	; 0x30
 8002a04:	e023      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685a      	ldr	r2, [r3, #4]
 8002a10:	4613      	mov	r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	4413      	add	r3, r2
 8002a16:	3b41      	subs	r3, #65	; 0x41
 8002a18:	221f      	movs	r2, #31
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43da      	mvns	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	400a      	ands	r2, r1
 8002a26:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	4618      	mov	r0, r3
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	3b41      	subs	r3, #65	; 0x41
 8002a42:	fa00 f203 	lsl.w	r2, r0, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a4e:	4b29      	ldr	r3, [pc, #164]	; (8002af4 <HAL_ADC_ConfigChannel+0x250>)
 8002a50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a28      	ldr	r2, [pc, #160]	; (8002af8 <HAL_ADC_ConfigChannel+0x254>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d10f      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x1d8>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2b12      	cmp	r3, #18
 8002a62:	d10b      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a1d      	ldr	r2, [pc, #116]	; (8002af8 <HAL_ADC_ConfigChannel+0x254>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d12b      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x23a>
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a1c      	ldr	r2, [pc, #112]	; (8002afc <HAL_ADC_ConfigChannel+0x258>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d003      	beq.n	8002a98 <HAL_ADC_ConfigChannel+0x1f4>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b11      	cmp	r3, #17
 8002a96:	d122      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a11      	ldr	r2, [pc, #68]	; (8002afc <HAL_ADC_ConfigChannel+0x258>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d111      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aba:	4b11      	ldr	r3, [pc, #68]	; (8002b00 <HAL_ADC_ConfigChannel+0x25c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a11      	ldr	r2, [pc, #68]	; (8002b04 <HAL_ADC_ConfigChannel+0x260>)
 8002ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac4:	0c9a      	lsrs	r2, r3, #18
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ad0:	e002      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1f9      	bne.n	8002ad2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	40012300 	.word	0x40012300
 8002af8:	40012000 	.word	0x40012000
 8002afc:	10000012 	.word	0x10000012
 8002b00:	20000000 	.word	0x20000000
 8002b04:	431bde83 	.word	0x431bde83

08002b08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b10:	4b79      	ldr	r3, [pc, #484]	; (8002cf8 <ADC_Init+0x1f0>)
 8002b12:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6859      	ldr	r1, [r3, #4]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	021a      	lsls	r2, r3, #8
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002b60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	6859      	ldr	r1, [r3, #4]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6899      	ldr	r1, [r3, #8]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9a:	4a58      	ldr	r2, [pc, #352]	; (8002cfc <ADC_Init+0x1f4>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d022      	beq.n	8002be6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689a      	ldr	r2, [r3, #8]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002bae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6899      	ldr	r1, [r3, #8]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6899      	ldr	r1, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	e00f      	b.n	8002c06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002bf4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c04:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0202 	bic.w	r2, r2, #2
 8002c14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6899      	ldr	r1, [r3, #8]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	7e1b      	ldrb	r3, [r3, #24]
 8002c20:	005a      	lsls	r2, r3, #1
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d01b      	beq.n	8002c6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	685a      	ldr	r2, [r3, #4]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c42:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685a      	ldr	r2, [r3, #4]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002c52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6859      	ldr	r1, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	035a      	lsls	r2, r3, #13
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	605a      	str	r2, [r3, #4]
 8002c6a:	e007      	b.n	8002c7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	685a      	ldr	r2, [r3, #4]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002c8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69db      	ldr	r3, [r3, #28]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	051a      	lsls	r2, r3, #20
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	689a      	ldr	r2, [r3, #8]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002cb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6899      	ldr	r1, [r3, #8]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002cbe:	025a      	lsls	r2, r3, #9
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6899      	ldr	r1, [r3, #8]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	029a      	lsls	r2, r3, #10
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	609a      	str	r2, [r3, #8]
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	40012300 	.word	0x40012300
 8002cfc:	0f000001 	.word	0x0f000001

08002d00 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e0ed      	b.n	8002eee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d102      	bne.n	8002d24 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f7fe fa0a 	bl	8001138 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 0201 	orr.w	r2, r2, #1
 8002d32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d34:	f7ff fd42 	bl	80027bc <HAL_GetTick>
 8002d38:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d3a:	e012      	b.n	8002d62 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d3c:	f7ff fd3e 	bl	80027bc <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b0a      	cmp	r3, #10
 8002d48:	d90b      	bls.n	8002d62 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2205      	movs	r2, #5
 8002d5a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e0c5      	b.n	8002eee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d0e5      	beq.n	8002d3c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 0202 	bic.w	r2, r2, #2
 8002d7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d80:	f7ff fd1c 	bl	80027bc <HAL_GetTick>
 8002d84:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d86:	e012      	b.n	8002dae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d88:	f7ff fd18 	bl	80027bc <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b0a      	cmp	r3, #10
 8002d94:	d90b      	bls.n	8002dae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2205      	movs	r2, #5
 8002da6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e09f      	b.n	8002eee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1e5      	bne.n	8002d88 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	7e1b      	ldrb	r3, [r3, #24]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d108      	bne.n	8002dd6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	e007      	b.n	8002de6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002de4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	7e5b      	ldrb	r3, [r3, #25]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d108      	bne.n	8002e00 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dfc:	601a      	str	r2, [r3, #0]
 8002dfe:	e007      	b.n	8002e10 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	7e9b      	ldrb	r3, [r3, #26]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d108      	bne.n	8002e2a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f042 0220 	orr.w	r2, r2, #32
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	e007      	b.n	8002e3a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0220 	bic.w	r2, r2, #32
 8002e38:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	7edb      	ldrb	r3, [r3, #27]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d108      	bne.n	8002e54 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 0210 	bic.w	r2, r2, #16
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	e007      	b.n	8002e64 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0210 	orr.w	r2, r2, #16
 8002e62:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	7f1b      	ldrb	r3, [r3, #28]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d108      	bne.n	8002e7e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f042 0208 	orr.w	r2, r2, #8
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	e007      	b.n	8002e8e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0208 	bic.w	r2, r2, #8
 8002e8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	7f5b      	ldrb	r3, [r3, #29]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d108      	bne.n	8002ea8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f042 0204 	orr.w	r2, r2, #4
 8002ea4:	601a      	str	r2, [r3, #0]
 8002ea6:	e007      	b.n	8002eb8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0204 	bic.w	r2, r2, #4
 8002eb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	695b      	ldr	r3, [r3, #20]
 8002ecc:	ea42 0103 	orr.w	r1, r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	1e5a      	subs	r2, r3, #1
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b087      	sub	sp, #28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f0e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002f10:	7cfb      	ldrb	r3, [r7, #19]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d003      	beq.n	8002f1e <HAL_CAN_ConfigFilter+0x26>
 8002f16:	7cfb      	ldrb	r3, [r7, #19]
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	f040 80be 	bne.w	800309a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002f1e:	4b65      	ldr	r3, [pc, #404]	; (80030b4 <HAL_CAN_ConfigFilter+0x1bc>)
 8002f20:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f28:	f043 0201 	orr.w	r2, r3, #1
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f38:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4c:	021b      	lsls	r3, r3, #8
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	f003 031f 	and.w	r3, r3, #31
 8002f5e:	2201      	movs	r2, #1
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	401a      	ands	r2, r3
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	69db      	ldr	r3, [r3, #28]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d123      	bne.n	8002fc8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	401a      	ands	r2, r3
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002fa2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	3248      	adds	r2, #72	; 0x48
 8002fa8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002fbc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002fbe:	6979      	ldr	r1, [r7, #20]
 8002fc0:	3348      	adds	r3, #72	; 0x48
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	440b      	add	r3, r1
 8002fc6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	69db      	ldr	r3, [r3, #28]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d122      	bne.n	8003016 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	431a      	orrs	r2, r3
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002ff0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	3248      	adds	r2, #72	; 0x48
 8002ff6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800300a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800300c:	6979      	ldr	r1, [r7, #20]
 800300e:	3348      	adds	r3, #72	; 0x48
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	440b      	add	r3, r1
 8003014:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d109      	bne.n	8003032 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	43db      	mvns	r3, r3
 8003028:	401a      	ands	r2, r3
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003030:	e007      	b.n	8003042 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	431a      	orrs	r2, r3
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d109      	bne.n	800305e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	43db      	mvns	r3, r3
 8003054:	401a      	ands	r2, r3
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800305c:	e007      	b.n	800306e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	431a      	orrs	r2, r3
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d107      	bne.n	8003086 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	431a      	orrs	r2, r3
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800308c:	f023 0201 	bic.w	r2, r3, #1
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003096:	2300      	movs	r3, #0
 8003098:	e006      	b.n	80030a8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
  }
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	371c      	adds	r7, #28
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	40006400 	.word	0x40006400

080030b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d12e      	bne.n	800312a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2202      	movs	r2, #2
 80030d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0201 	bic.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80030e4:	f7ff fb6a 	bl	80027bc <HAL_GetTick>
 80030e8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80030ea:	e012      	b.n	8003112 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030ec:	f7ff fb66 	bl	80027bc <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b0a      	cmp	r3, #10
 80030f8:	d90b      	bls.n	8003112 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2205      	movs	r2, #5
 800310a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e012      	b.n	8003138 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 0301 	and.w	r3, r3, #1
 800311c:	2b00      	cmp	r3, #0
 800311e:	d1e5      	bne.n	80030ec <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003126:	2300      	movs	r3, #0
 8003128:	e006      	b.n	8003138 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
  }
}
 8003138:	4618      	mov	r0, r3
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003140:	b480      	push	{r7}
 8003142:	b089      	sub	sp, #36	; 0x24
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
 800314c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003154:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800315e:	7ffb      	ldrb	r3, [r7, #31]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d003      	beq.n	800316c <HAL_CAN_AddTxMessage+0x2c>
 8003164:	7ffb      	ldrb	r3, [r7, #31]
 8003166:	2b02      	cmp	r3, #2
 8003168:	f040 80b8 	bne.w	80032dc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10a      	bne.n	800318c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800317c:	2b00      	cmp	r3, #0
 800317e:	d105      	bne.n	800318c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003186:	2b00      	cmp	r3, #0
 8003188:	f000 80a0 	beq.w	80032cc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	0e1b      	lsrs	r3, r3, #24
 8003190:	f003 0303 	and.w	r3, r3, #3
 8003194:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2b02      	cmp	r3, #2
 800319a:	d907      	bls.n	80031ac <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e09e      	b.n	80032ea <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80031ac:	2201      	movs	r2, #1
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	409a      	lsls	r2, r3
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10d      	bne.n	80031da <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80031c8:	68f9      	ldr	r1, [r7, #12]
 80031ca:	6809      	ldr	r1, [r1, #0]
 80031cc:	431a      	orrs	r2, r3
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	3318      	adds	r3, #24
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	440b      	add	r3, r1
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	e00f      	b.n	80031fa <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80031e4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80031ea:	68f9      	ldr	r1, [r7, #12]
 80031ec:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80031ee:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	3318      	adds	r3, #24
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	440b      	add	r3, r1
 80031f8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6819      	ldr	r1, [r3, #0]
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	691a      	ldr	r2, [r3, #16]
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	3318      	adds	r3, #24
 8003206:	011b      	lsls	r3, r3, #4
 8003208:	440b      	add	r3, r1
 800320a:	3304      	adds	r3, #4
 800320c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	7d1b      	ldrb	r3, [r3, #20]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d111      	bne.n	800323a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	3318      	adds	r3, #24
 800321e:	011b      	lsls	r3, r3, #4
 8003220:	4413      	add	r3, r2
 8003222:	3304      	adds	r3, #4
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	6811      	ldr	r1, [r2, #0]
 800322a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	3318      	adds	r3, #24
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	440b      	add	r3, r1
 8003236:	3304      	adds	r3, #4
 8003238:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3307      	adds	r3, #7
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	061a      	lsls	r2, r3, #24
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	3306      	adds	r3, #6
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	041b      	lsls	r3, r3, #16
 800324a:	431a      	orrs	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	3305      	adds	r3, #5
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	021b      	lsls	r3, r3, #8
 8003254:	4313      	orrs	r3, r2
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	3204      	adds	r2, #4
 800325a:	7812      	ldrb	r2, [r2, #0]
 800325c:	4610      	mov	r0, r2
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	6811      	ldr	r1, [r2, #0]
 8003262:	ea43 0200 	orr.w	r2, r3, r0
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	011b      	lsls	r3, r3, #4
 800326a:	440b      	add	r3, r1
 800326c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003270:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	3303      	adds	r3, #3
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	061a      	lsls	r2, r3, #24
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	3302      	adds	r3, #2
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	041b      	lsls	r3, r3, #16
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	3301      	adds	r3, #1
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	021b      	lsls	r3, r3, #8
 800328c:	4313      	orrs	r3, r2
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	7812      	ldrb	r2, [r2, #0]
 8003292:	4610      	mov	r0, r2
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	6811      	ldr	r1, [r2, #0]
 8003298:	ea43 0200 	orr.w	r2, r3, r0
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	011b      	lsls	r3, r3, #4
 80032a0:	440b      	add	r3, r1
 80032a2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80032a6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	3318      	adds	r3, #24
 80032b0:	011b      	lsls	r3, r3, #4
 80032b2:	4413      	add	r3, r2
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	6811      	ldr	r1, [r2, #0]
 80032ba:	f043 0201 	orr.w	r2, r3, #1
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	3318      	adds	r3, #24
 80032c2:	011b      	lsls	r3, r3, #4
 80032c4:	440b      	add	r3, r1
 80032c6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80032c8:	2300      	movs	r3, #0
 80032ca:	e00e      	b.n	80032ea <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e006      	b.n	80032ea <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
  }
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3724      	adds	r7, #36	; 0x24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr

080032f6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80032f6:	b480      	push	{r7}
 80032f8:	b087      	sub	sp, #28
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	60f8      	str	r0, [r7, #12]
 80032fe:	60b9      	str	r1, [r7, #8]
 8003300:	607a      	str	r2, [r7, #4]
 8003302:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f893 3020 	ldrb.w	r3, [r3, #32]
 800330a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800330c:	7dfb      	ldrb	r3, [r7, #23]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d003      	beq.n	800331a <HAL_CAN_GetRxMessage+0x24>
 8003312:	7dfb      	ldrb	r3, [r7, #23]
 8003314:	2b02      	cmp	r3, #2
 8003316:	f040 80f3 	bne.w	8003500 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d10e      	bne.n	800333e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	f003 0303 	and.w	r3, r3, #3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d116      	bne.n	800335c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003332:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e0e7      	b.n	800350e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	f003 0303 	and.w	r3, r3, #3
 8003348:	2b00      	cmp	r3, #0
 800334a:	d107      	bne.n	800335c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003350:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0d8      	b.n	800350e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	331b      	adds	r3, #27
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	4413      	add	r3, r2
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0204 	and.w	r2, r3, #4
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10c      	bne.n	8003394 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	331b      	adds	r3, #27
 8003382:	011b      	lsls	r3, r3, #4
 8003384:	4413      	add	r3, r2
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	0d5b      	lsrs	r3, r3, #21
 800338a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	601a      	str	r2, [r3, #0]
 8003392:	e00b      	b.n	80033ac <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	331b      	adds	r3, #27
 800339c:	011b      	lsls	r3, r3, #4
 800339e:	4413      	add	r3, r2
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	08db      	lsrs	r3, r3, #3
 80033a4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	331b      	adds	r3, #27
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	4413      	add	r3, r2
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0202 	and.w	r2, r3, #2
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	331b      	adds	r3, #27
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	4413      	add	r3, r2
 80033ce:	3304      	adds	r3, #4
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 020f 	and.w	r2, r3, #15
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	331b      	adds	r3, #27
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	4413      	add	r3, r2
 80033e6:	3304      	adds	r3, #4
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	0a1b      	lsrs	r3, r3, #8
 80033ec:	b2da      	uxtb	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	331b      	adds	r3, #27
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	4413      	add	r3, r2
 80033fe:	3304      	adds	r3, #4
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	0c1b      	lsrs	r3, r3, #16
 8003404:	b29a      	uxth	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	4413      	add	r3, r2
 8003414:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	b2da      	uxtb	r2, r3
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	011b      	lsls	r3, r3, #4
 8003428:	4413      	add	r3, r2
 800342a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	0a1a      	lsrs	r2, r3, #8
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	3301      	adds	r3, #1
 8003436:	b2d2      	uxtb	r2, r2
 8003438:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	4413      	add	r3, r2
 8003444:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	0c1a      	lsrs	r2, r3, #16
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	3302      	adds	r3, #2
 8003450:	b2d2      	uxtb	r2, r2
 8003452:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	4413      	add	r3, r2
 800345e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	0e1a      	lsrs	r2, r3, #24
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	3303      	adds	r3, #3
 800346a:	b2d2      	uxtb	r2, r2
 800346c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	011b      	lsls	r3, r3, #4
 8003476:	4413      	add	r3, r2
 8003478:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	3304      	adds	r3, #4
 8003482:	b2d2      	uxtb	r2, r2
 8003484:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	011b      	lsls	r3, r3, #4
 800348e:	4413      	add	r3, r2
 8003490:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	0a1a      	lsrs	r2, r3, #8
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	3305      	adds	r3, #5
 800349c:	b2d2      	uxtb	r2, r2
 800349e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	011b      	lsls	r3, r3, #4
 80034a8:	4413      	add	r3, r2
 80034aa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	0c1a      	lsrs	r2, r3, #16
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	3306      	adds	r3, #6
 80034b6:	b2d2      	uxtb	r2, r2
 80034b8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	4413      	add	r3, r2
 80034c4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	0e1a      	lsrs	r2, r3, #24
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	3307      	adds	r3, #7
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d108      	bne.n	80034ec <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f042 0220 	orr.w	r2, r2, #32
 80034e8:	60da      	str	r2, [r3, #12]
 80034ea:	e007      	b.n	80034fc <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	691a      	ldr	r2, [r3, #16]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f042 0220 	orr.w	r2, r2, #32
 80034fa:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80034fc:	2300      	movs	r3, #0
 80034fe:	e006      	b.n	800350e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003504:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
  }
}
 800350e:	4618      	mov	r0, r3
 8003510:	371c      	adds	r7, #28
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800351a:	b480      	push	{r7}
 800351c:	b085      	sub	sp, #20
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
 8003522:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f893 3020 	ldrb.w	r3, [r3, #32]
 800352a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800352c:	7bfb      	ldrb	r3, [r7, #15]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d002      	beq.n	8003538 <HAL_CAN_ActivateNotification+0x1e>
 8003532:	7bfb      	ldrb	r3, [r7, #15]
 8003534:	2b02      	cmp	r3, #2
 8003536:	d109      	bne.n	800354c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6959      	ldr	r1, [r3, #20]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003548:	2300      	movs	r3, #0
 800354a:	e006      	b.n	800355a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003550:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
  }
}
 800355a:	4618      	mov	r0, r3
 800355c:	3714      	adds	r7, #20
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b08a      	sub	sp, #40	; 0x28
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800356e:	2300      	movs	r3, #0
 8003570:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	f003 0301 	and.w	r3, r3, #1
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d07c      	beq.n	80036a6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d023      	beq.n	80035fe <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2201      	movs	r2, #1
 80035bc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d003      	beq.n	80035d0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 f983 	bl	80038d4 <HAL_CAN_TxMailbox0CompleteCallback>
 80035ce:	e016      	b.n	80035fe <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	f003 0304 	and.w	r3, r3, #4
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d004      	beq.n	80035e4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035e0:	627b      	str	r3, [r7, #36]	; 0x24
 80035e2:	e00c      	b.n	80035fe <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	f003 0308 	and.w	r3, r3, #8
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d004      	beq.n	80035f8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80035ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035f4:	627b      	str	r3, [r7, #36]	; 0x24
 80035f6:	e002      	b.n	80035fe <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f989 	bl	8003910 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003604:	2b00      	cmp	r3, #0
 8003606:	d024      	beq.n	8003652 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003610:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003618:	2b00      	cmp	r3, #0
 800361a:	d003      	beq.n	8003624 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f963 	bl	80038e8 <HAL_CAN_TxMailbox1CompleteCallback>
 8003622:	e016      	b.n	8003652 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800362a:	2b00      	cmp	r3, #0
 800362c:	d004      	beq.n	8003638 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800362e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003630:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003634:	627b      	str	r3, [r7, #36]	; 0x24
 8003636:	e00c      	b.n	8003652 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800363e:	2b00      	cmp	r3, #0
 8003640:	d004      	beq.n	800364c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003644:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003648:	627b      	str	r3, [r7, #36]	; 0x24
 800364a:	e002      	b.n	8003652 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 f969 	bl	8003924 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d024      	beq.n	80036a6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003664:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d003      	beq.n	8003678 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f000 f943 	bl	80038fc <HAL_CAN_TxMailbox2CompleteCallback>
 8003676:	e016      	b.n	80036a6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d004      	beq.n	800368c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003684:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003688:	627b      	str	r3, [r7, #36]	; 0x24
 800368a:	e00c      	b.n	80036a6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d004      	beq.n	80036a0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800369c:	627b      	str	r3, [r7, #36]	; 0x24
 800369e:	e002      	b.n	80036a6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f000 f949 	bl	8003938 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80036a6:	6a3b      	ldr	r3, [r7, #32]
 80036a8:	f003 0308 	and.w	r3, r3, #8
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00c      	beq.n	80036ca <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	f003 0310 	and.w	r3, r3, #16
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d007      	beq.n	80036ca <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80036ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036c0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2210      	movs	r2, #16
 80036c8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80036ca:	6a3b      	ldr	r3, [r7, #32]
 80036cc:	f003 0304 	and.w	r3, r3, #4
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00b      	beq.n	80036ec <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	f003 0308 	and.w	r3, r3, #8
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d006      	beq.n	80036ec <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2208      	movs	r2, #8
 80036e4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f930 	bl	800394c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d009      	beq.n	800370a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	f003 0303 	and.w	r3, r3, #3
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f005 fe71 	bl	80093ec <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00c      	beq.n	800372e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	f003 0310 	and.w	r3, r3, #16
 800371a:	2b00      	cmp	r3, #0
 800371c:	d007      	beq.n	800372e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800371e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003720:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003724:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2210      	movs	r2, #16
 800372c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800372e:	6a3b      	ldr	r3, [r7, #32]
 8003730:	f003 0320 	and.w	r3, r3, #32
 8003734:	2b00      	cmp	r3, #0
 8003736:	d00b      	beq.n	8003750 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d006      	beq.n	8003750 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2208      	movs	r2, #8
 8003748:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f912 	bl	8003974 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003750:	6a3b      	ldr	r3, [r7, #32]
 8003752:	f003 0310 	and.w	r3, r3, #16
 8003756:	2b00      	cmp	r3, #0
 8003758:	d009      	beq.n	800376e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	f003 0303 	and.w	r3, r3, #3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d002      	beq.n	800376e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f000 f8f9 	bl	8003960 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800376e:	6a3b      	ldr	r3, [r7, #32]
 8003770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00b      	beq.n	8003790 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	f003 0310 	and.w	r3, r3, #16
 800377e:	2b00      	cmp	r3, #0
 8003780:	d006      	beq.n	8003790 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2210      	movs	r2, #16
 8003788:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f8fc 	bl	8003988 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00b      	beq.n	80037b2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	f003 0308 	and.w	r3, r3, #8
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d006      	beq.n	80037b2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2208      	movs	r2, #8
 80037aa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f8f5 	bl	800399c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80037b2:	6a3b      	ldr	r3, [r7, #32]
 80037b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d07b      	beq.n	80038b4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	f003 0304 	and.w	r3, r3, #4
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d072      	beq.n	80038ac <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80037c6:	6a3b      	ldr	r3, [r7, #32]
 80037c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d008      	beq.n	80037e2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	f043 0301 	orr.w	r3, r3, #1
 80037e0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80037e2:	6a3b      	ldr	r3, [r7, #32]
 80037e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d008      	beq.n	80037fe <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80037f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f8:	f043 0302 	orr.w	r3, r3, #2
 80037fc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003804:	2b00      	cmp	r3, #0
 8003806:	d008      	beq.n	800381a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003814:	f043 0304 	orr.w	r3, r3, #4
 8003818:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800381a:	6a3b      	ldr	r3, [r7, #32]
 800381c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003820:	2b00      	cmp	r3, #0
 8003822:	d043      	beq.n	80038ac <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800382a:	2b00      	cmp	r3, #0
 800382c:	d03e      	beq.n	80038ac <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003834:	2b60      	cmp	r3, #96	; 0x60
 8003836:	d02b      	beq.n	8003890 <HAL_CAN_IRQHandler+0x32a>
 8003838:	2b60      	cmp	r3, #96	; 0x60
 800383a:	d82e      	bhi.n	800389a <HAL_CAN_IRQHandler+0x334>
 800383c:	2b50      	cmp	r3, #80	; 0x50
 800383e:	d022      	beq.n	8003886 <HAL_CAN_IRQHandler+0x320>
 8003840:	2b50      	cmp	r3, #80	; 0x50
 8003842:	d82a      	bhi.n	800389a <HAL_CAN_IRQHandler+0x334>
 8003844:	2b40      	cmp	r3, #64	; 0x40
 8003846:	d019      	beq.n	800387c <HAL_CAN_IRQHandler+0x316>
 8003848:	2b40      	cmp	r3, #64	; 0x40
 800384a:	d826      	bhi.n	800389a <HAL_CAN_IRQHandler+0x334>
 800384c:	2b30      	cmp	r3, #48	; 0x30
 800384e:	d010      	beq.n	8003872 <HAL_CAN_IRQHandler+0x30c>
 8003850:	2b30      	cmp	r3, #48	; 0x30
 8003852:	d822      	bhi.n	800389a <HAL_CAN_IRQHandler+0x334>
 8003854:	2b10      	cmp	r3, #16
 8003856:	d002      	beq.n	800385e <HAL_CAN_IRQHandler+0x2f8>
 8003858:	2b20      	cmp	r3, #32
 800385a:	d005      	beq.n	8003868 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800385c:	e01d      	b.n	800389a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800385e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003860:	f043 0308 	orr.w	r3, r3, #8
 8003864:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003866:	e019      	b.n	800389c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386a:	f043 0310 	orr.w	r3, r3, #16
 800386e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003870:	e014      	b.n	800389c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003874:	f043 0320 	orr.w	r3, r3, #32
 8003878:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800387a:	e00f      	b.n	800389c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800387c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003882:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003884:	e00a      	b.n	800389c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003888:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800388c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800388e:	e005      	b.n	800389c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003896:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003898:	e000      	b.n	800389c <HAL_CAN_IRQHandler+0x336>
            break;
 800389a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699a      	ldr	r2, [r3, #24]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80038aa:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2204      	movs	r2, #4
 80038b2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80038b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d008      	beq.n	80038cc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c0:	431a      	orrs	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f000 f872 	bl	80039b0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80038cc:	bf00      	nop
 80038ce:	3728      	adds	r7, #40	; 0x28
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80038f0:	bf00      	nop
 80038f2:	370c      	adds	r7, #12
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr

080038fc <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039d4:	4b0c      	ldr	r3, [pc, #48]	; (8003a08 <__NVIC_SetPriorityGrouping+0x44>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039e0:	4013      	ands	r3, r2
 80039e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039f6:	4a04      	ldr	r2, [pc, #16]	; (8003a08 <__NVIC_SetPriorityGrouping+0x44>)
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	60d3      	str	r3, [r2, #12]
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	e000ed00 	.word	0xe000ed00

08003a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a10:	4b04      	ldr	r3, [pc, #16]	; (8003a24 <__NVIC_GetPriorityGrouping+0x18>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	0a1b      	lsrs	r3, r3, #8
 8003a16:	f003 0307 	and.w	r3, r3, #7
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr
 8003a24:	e000ed00 	.word	0xe000ed00

08003a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	db0b      	blt.n	8003a52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	f003 021f 	and.w	r2, r3, #31
 8003a40:	4907      	ldr	r1, [pc, #28]	; (8003a60 <__NVIC_EnableIRQ+0x38>)
 8003a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a46:	095b      	lsrs	r3, r3, #5
 8003a48:	2001      	movs	r0, #1
 8003a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	e000e100 	.word	0xe000e100

08003a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	6039      	str	r1, [r7, #0]
 8003a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	db0a      	blt.n	8003a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	b2da      	uxtb	r2, r3
 8003a7c:	490c      	ldr	r1, [pc, #48]	; (8003ab0 <__NVIC_SetPriority+0x4c>)
 8003a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a82:	0112      	lsls	r2, r2, #4
 8003a84:	b2d2      	uxtb	r2, r2
 8003a86:	440b      	add	r3, r1
 8003a88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a8c:	e00a      	b.n	8003aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	4908      	ldr	r1, [pc, #32]	; (8003ab4 <__NVIC_SetPriority+0x50>)
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	f003 030f 	and.w	r3, r3, #15
 8003a9a:	3b04      	subs	r3, #4
 8003a9c:	0112      	lsls	r2, r2, #4
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	440b      	add	r3, r1
 8003aa2:	761a      	strb	r2, [r3, #24]
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	e000e100 	.word	0xe000e100
 8003ab4:	e000ed00 	.word	0xe000ed00

08003ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b089      	sub	sp, #36	; 0x24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f1c3 0307 	rsb	r3, r3, #7
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	bf28      	it	cs
 8003ad6:	2304      	movcs	r3, #4
 8003ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	3304      	adds	r3, #4
 8003ade:	2b06      	cmp	r3, #6
 8003ae0:	d902      	bls.n	8003ae8 <NVIC_EncodePriority+0x30>
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	3b03      	subs	r3, #3
 8003ae6:	e000      	b.n	8003aea <NVIC_EncodePriority+0x32>
 8003ae8:	2300      	movs	r3, #0
 8003aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aec:	f04f 32ff 	mov.w	r2, #4294967295
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	43da      	mvns	r2, r3
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	401a      	ands	r2, r3
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b00:	f04f 31ff 	mov.w	r1, #4294967295
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	fa01 f303 	lsl.w	r3, r1, r3
 8003b0a:	43d9      	mvns	r1, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b10:	4313      	orrs	r3, r2
         );
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3724      	adds	r7, #36	; 0x24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b082      	sub	sp, #8
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7ff ff4c 	bl	80039c4 <__NVIC_SetPriorityGrouping>
}
 8003b2c:	bf00      	nop
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b086      	sub	sp, #24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
 8003b40:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b46:	f7ff ff61 	bl	8003a0c <__NVIC_GetPriorityGrouping>
 8003b4a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	68b9      	ldr	r1, [r7, #8]
 8003b50:	6978      	ldr	r0, [r7, #20]
 8003b52:	f7ff ffb1 	bl	8003ab8 <NVIC_EncodePriority>
 8003b56:	4602      	mov	r2, r0
 8003b58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b5c:	4611      	mov	r1, r2
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff ff80 	bl	8003a64 <__NVIC_SetPriority>
}
 8003b64:	bf00      	nop
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	4603      	mov	r3, r0
 8003b74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7ff ff54 	bl	8003a28 <__NVIC_EnableIRQ>
}
 8003b80:	bf00      	nop
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b94:	f7fe fe12 	bl	80027bc <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e099      	b.n	8003cd8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 0201 	bic.w	r2, r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bc4:	e00f      	b.n	8003be6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bc6:	f7fe fdf9 	bl	80027bc <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	2b05      	cmp	r3, #5
 8003bd2:	d908      	bls.n	8003be6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2203      	movs	r2, #3
 8003bde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e078      	b.n	8003cd8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1e8      	bne.n	8003bc6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003bfc:	697a      	ldr	r2, [r7, #20]
 8003bfe:	4b38      	ldr	r3, [pc, #224]	; (8003ce0 <HAL_DMA_Init+0x158>)
 8003c00:	4013      	ands	r3, r2
 8003c02:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c12:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3c:	2b04      	cmp	r3, #4
 8003c3e:	d107      	bne.n	8003c50 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	f023 0307 	bic.w	r3, r3, #7
 8003c66:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d117      	bne.n	8003caa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00e      	beq.n	8003caa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 fb3d 	bl	800430c <DMA_CheckFifoParam>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d008      	beq.n	8003caa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2240      	movs	r2, #64	; 0x40
 8003c9c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e016      	b.n	8003cd8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	697a      	ldr	r2, [r7, #20]
 8003cb0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 faf4 	bl	80042a0 <DMA_CalcBaseAndBitshift>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc0:	223f      	movs	r2, #63	; 0x3f
 8003cc2:	409a      	lsls	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3718      	adds	r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	f010803f 	.word	0xf010803f

08003ce4 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
 8003cf0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d101      	bne.n	8003d04 <HAL_DMA_Start+0x20>
 8003d00:	2302      	movs	r3, #2
 8003d02:	e026      	b.n	8003d52 <HAL_DMA_Start+0x6e>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d115      	bne.n	8003d44 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	68b9      	ldr	r1, [r7, #8]
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f000 fa89 	bl	8004244 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f042 0201 	orr.w	r2, r2, #1
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	e005      	b.n	8003d50 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8003d50:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b086      	sub	sp, #24
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	60f8      	str	r0, [r7, #12]
 8003d62:	60b9      	str	r1, [r7, #8]
 8003d64:	607a      	str	r2, [r7, #4]
 8003d66:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d70:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d101      	bne.n	8003d80 <HAL_DMA_Start_IT+0x26>
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	e040      	b.n	8003e02 <HAL_DMA_Start_IT+0xa8>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d12f      	bne.n	8003df4 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2202      	movs	r2, #2
 8003d98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	68b9      	ldr	r1, [r7, #8]
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 fa4b 	bl	8004244 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db2:	223f      	movs	r2, #63	; 0x3f
 8003db4:	409a      	lsls	r2, r3
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0216 	orr.w	r2, r2, #22
 8003dc8:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d007      	beq.n	8003de2 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f042 0208 	orr.w	r2, r2, #8
 8003de0:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f042 0201 	orr.w	r2, r2, #1
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	e005      	b.n	8003e00 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3718      	adds	r7, #24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e0a:	b580      	push	{r7, lr}
 8003e0c:	b084      	sub	sp, #16
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e16:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e18:	f7fe fcd0 	bl	80027bc <HAL_GetTick>
 8003e1c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b02      	cmp	r3, #2
 8003e28:	d008      	beq.n	8003e3c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2280      	movs	r2, #128	; 0x80
 8003e2e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e052      	b.n	8003ee2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 0216 	bic.w	r2, r2, #22
 8003e4a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	695a      	ldr	r2, [r3, #20]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e5a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d103      	bne.n	8003e6c <HAL_DMA_Abort+0x62>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d007      	beq.n	8003e7c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0208 	bic.w	r2, r2, #8
 8003e7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0201 	bic.w	r2, r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e8c:	e013      	b.n	8003eb6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e8e:	f7fe fc95 	bl	80027bc <HAL_GetTick>
 8003e92:	4602      	mov	r2, r0
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	2b05      	cmp	r3, #5
 8003e9a:	d90c      	bls.n	8003eb6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2220      	movs	r2, #32
 8003ea0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2203      	movs	r2, #3
 8003ea6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e015      	b.n	8003ee2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1e4      	bne.n	8003e8e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec8:	223f      	movs	r2, #63	; 0x3f
 8003eca:	409a      	lsls	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d004      	beq.n	8003f08 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2280      	movs	r2, #128	; 0x80
 8003f02:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e00c      	b.n	8003f22 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2205      	movs	r2, #5
 8003f0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 0201 	bic.w	r2, r2, #1
 8003f1e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
	...

08003f30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f3c:	4b92      	ldr	r3, [pc, #584]	; (8004188 <HAL_DMA_IRQHandler+0x258>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a92      	ldr	r2, [pc, #584]	; (800418c <HAL_DMA_IRQHandler+0x25c>)
 8003f42:	fba2 2303 	umull	r2, r3, r2, r3
 8003f46:	0a9b      	lsrs	r3, r3, #10
 8003f48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f5a:	2208      	movs	r2, #8
 8003f5c:	409a      	lsls	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4013      	ands	r3, r2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d01a      	beq.n	8003f9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d013      	beq.n	8003f9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 0204 	bic.w	r2, r2, #4
 8003f82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f88:	2208      	movs	r2, #8
 8003f8a:	409a      	lsls	r2, r3
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f94:	f043 0201 	orr.w	r2, r3, #1
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	409a      	lsls	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d012      	beq.n	8003fd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00b      	beq.n	8003fd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	409a      	lsls	r2, r3
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fca:	f043 0202 	orr.w	r2, r3, #2
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd6:	2204      	movs	r2, #4
 8003fd8:	409a      	lsls	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d012      	beq.n	8004008 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00b      	beq.n	8004008 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ff4:	2204      	movs	r2, #4
 8003ff6:	409a      	lsls	r2, r3
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004000:	f043 0204 	orr.w	r2, r3, #4
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800400c:	2210      	movs	r2, #16
 800400e:	409a      	lsls	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	4013      	ands	r3, r2
 8004014:	2b00      	cmp	r3, #0
 8004016:	d043      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0308 	and.w	r3, r3, #8
 8004022:	2b00      	cmp	r3, #0
 8004024:	d03c      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800402a:	2210      	movs	r2, #16
 800402c:	409a      	lsls	r2, r3
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d018      	beq.n	8004072 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d108      	bne.n	8004060 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004052:	2b00      	cmp	r3, #0
 8004054:	d024      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	4798      	blx	r3
 800405e:	e01f      	b.n	80040a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004064:	2b00      	cmp	r3, #0
 8004066:	d01b      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	4798      	blx	r3
 8004070:	e016      	b.n	80040a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800407c:	2b00      	cmp	r3, #0
 800407e:	d107      	bne.n	8004090 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 0208 	bic.w	r2, r2, #8
 800408e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004094:	2b00      	cmp	r3, #0
 8004096:	d003      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a4:	2220      	movs	r2, #32
 80040a6:	409a      	lsls	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	4013      	ands	r3, r2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 808e 	beq.w	80041ce <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0310 	and.w	r3, r3, #16
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 8086 	beq.w	80041ce <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040c6:	2220      	movs	r2, #32
 80040c8:	409a      	lsls	r2, r3
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b05      	cmp	r3, #5
 80040d8:	d136      	bne.n	8004148 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0216 	bic.w	r2, r2, #22
 80040e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	695a      	ldr	r2, [r3, #20]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d103      	bne.n	800410a <HAL_DMA_IRQHandler+0x1da>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004106:	2b00      	cmp	r3, #0
 8004108:	d007      	beq.n	800411a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 0208 	bic.w	r2, r2, #8
 8004118:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800411e:	223f      	movs	r2, #63	; 0x3f
 8004120:	409a      	lsls	r2, r3
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800413a:	2b00      	cmp	r3, #0
 800413c:	d07d      	beq.n	800423a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	4798      	blx	r3
        }
        return;
 8004146:	e078      	b.n	800423a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d01c      	beq.n	8004190 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d108      	bne.n	8004176 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004168:	2b00      	cmp	r3, #0
 800416a:	d030      	beq.n	80041ce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	4798      	blx	r3
 8004174:	e02b      	b.n	80041ce <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800417a:	2b00      	cmp	r3, #0
 800417c:	d027      	beq.n	80041ce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	4798      	blx	r3
 8004186:	e022      	b.n	80041ce <HAL_DMA_IRQHandler+0x29e>
 8004188:	20000000 	.word	0x20000000
 800418c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10f      	bne.n	80041be <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0210 	bic.w	r2, r2, #16
 80041ac:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d032      	beq.n	800423c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041da:	f003 0301 	and.w	r3, r3, #1
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d022      	beq.n	8004228 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2205      	movs	r2, #5
 80041e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 0201 	bic.w	r2, r2, #1
 80041f8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	3301      	adds	r3, #1
 80041fe:	60bb      	str	r3, [r7, #8]
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	429a      	cmp	r2, r3
 8004204:	d307      	bcc.n	8004216 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1f2      	bne.n	80041fa <HAL_DMA_IRQHandler+0x2ca>
 8004214:	e000      	b.n	8004218 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004216:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800422c:	2b00      	cmp	r3, #0
 800422e:	d005      	beq.n	800423c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	4798      	blx	r3
 8004238:	e000      	b.n	800423c <HAL_DMA_IRQHandler+0x30c>
        return;
 800423a:	bf00      	nop
    }
  }
}
 800423c:	3718      	adds	r7, #24
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop

08004244 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004260:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	2b40      	cmp	r3, #64	; 0x40
 8004270:	d108      	bne.n	8004284 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68ba      	ldr	r2, [r7, #8]
 8004280:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004282:	e007      	b.n	8004294 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	60da      	str	r2, [r3, #12]
}
 8004294:	bf00      	nop
 8004296:	3714      	adds	r7, #20
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b085      	sub	sp, #20
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	3b10      	subs	r3, #16
 80042b0:	4a14      	ldr	r2, [pc, #80]	; (8004304 <DMA_CalcBaseAndBitshift+0x64>)
 80042b2:	fba2 2303 	umull	r2, r3, r2, r3
 80042b6:	091b      	lsrs	r3, r3, #4
 80042b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042ba:	4a13      	ldr	r2, [pc, #76]	; (8004308 <DMA_CalcBaseAndBitshift+0x68>)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	4413      	add	r3, r2
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	461a      	mov	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2b03      	cmp	r3, #3
 80042cc:	d909      	bls.n	80042e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042d6:	f023 0303 	bic.w	r3, r3, #3
 80042da:	1d1a      	adds	r2, r3, #4
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	659a      	str	r2, [r3, #88]	; 0x58
 80042e0:	e007      	b.n	80042f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042ea:	f023 0303 	bic.w	r3, r3, #3
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	aaaaaaab 	.word	0xaaaaaaab
 8004308:	08010378 	.word	0x08010378

0800430c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004314:	2300      	movs	r3, #0
 8004316:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d11f      	bne.n	8004366 <DMA_CheckFifoParam+0x5a>
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	2b03      	cmp	r3, #3
 800432a:	d856      	bhi.n	80043da <DMA_CheckFifoParam+0xce>
 800432c:	a201      	add	r2, pc, #4	; (adr r2, 8004334 <DMA_CheckFifoParam+0x28>)
 800432e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004332:	bf00      	nop
 8004334:	08004345 	.word	0x08004345
 8004338:	08004357 	.word	0x08004357
 800433c:	08004345 	.word	0x08004345
 8004340:	080043db 	.word	0x080043db
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004348:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d046      	beq.n	80043de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004354:	e043      	b.n	80043de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800435a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800435e:	d140      	bne.n	80043e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004364:	e03d      	b.n	80043e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800436e:	d121      	bne.n	80043b4 <DMA_CheckFifoParam+0xa8>
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2b03      	cmp	r3, #3
 8004374:	d837      	bhi.n	80043e6 <DMA_CheckFifoParam+0xda>
 8004376:	a201      	add	r2, pc, #4	; (adr r2, 800437c <DMA_CheckFifoParam+0x70>)
 8004378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800437c:	0800438d 	.word	0x0800438d
 8004380:	08004393 	.word	0x08004393
 8004384:	0800438d 	.word	0x0800438d
 8004388:	080043a5 	.word	0x080043a5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	73fb      	strb	r3, [r7, #15]
      break;
 8004390:	e030      	b.n	80043f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004396:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d025      	beq.n	80043ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043a2:	e022      	b.n	80043ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043ac:	d11f      	bne.n	80043ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043b2:	e01c      	b.n	80043ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d903      	bls.n	80043c2 <DMA_CheckFifoParam+0xb6>
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2b03      	cmp	r3, #3
 80043be:	d003      	beq.n	80043c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043c0:	e018      	b.n	80043f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	73fb      	strb	r3, [r7, #15]
      break;
 80043c6:	e015      	b.n	80043f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00e      	beq.n	80043f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	73fb      	strb	r3, [r7, #15]
      break;
 80043d8:	e00b      	b.n	80043f2 <DMA_CheckFifoParam+0xe6>
      break;
 80043da:	bf00      	nop
 80043dc:	e00a      	b.n	80043f4 <DMA_CheckFifoParam+0xe8>
      break;
 80043de:	bf00      	nop
 80043e0:	e008      	b.n	80043f4 <DMA_CheckFifoParam+0xe8>
      break;
 80043e2:	bf00      	nop
 80043e4:	e006      	b.n	80043f4 <DMA_CheckFifoParam+0xe8>
      break;
 80043e6:	bf00      	nop
 80043e8:	e004      	b.n	80043f4 <DMA_CheckFifoParam+0xe8>
      break;
 80043ea:	bf00      	nop
 80043ec:	e002      	b.n	80043f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80043ee:	bf00      	nop
 80043f0:	e000      	b.n	80043f4 <DMA_CheckFifoParam+0xe8>
      break;
 80043f2:	bf00      	nop
    }
  } 
  
  return status; 
 80043f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3714      	adds	r7, #20
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop

08004404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004404:	b480      	push	{r7}
 8004406:	b089      	sub	sp, #36	; 0x24
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800440e:	2300      	movs	r3, #0
 8004410:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004412:	2300      	movs	r3, #0
 8004414:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004416:	2300      	movs	r3, #0
 8004418:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800441a:	2300      	movs	r3, #0
 800441c:	61fb      	str	r3, [r7, #28]
 800441e:	e177      	b.n	8004710 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004420:	2201      	movs	r2, #1
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	fa02 f303 	lsl.w	r3, r2, r3
 8004428:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	4013      	ands	r3, r2
 8004432:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	429a      	cmp	r2, r3
 800443a:	f040 8166 	bne.w	800470a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f003 0303 	and.w	r3, r3, #3
 8004446:	2b01      	cmp	r3, #1
 8004448:	d005      	beq.n	8004456 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004452:	2b02      	cmp	r3, #2
 8004454:	d130      	bne.n	80044b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	2203      	movs	r2, #3
 8004462:	fa02 f303 	lsl.w	r3, r2, r3
 8004466:	43db      	mvns	r3, r3
 8004468:	69ba      	ldr	r2, [r7, #24]
 800446a:	4013      	ands	r3, r2
 800446c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	69ba      	ldr	r2, [r7, #24]
 800447c:	4313      	orrs	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800448c:	2201      	movs	r2, #1
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	43db      	mvns	r3, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	4013      	ands	r3, r2
 800449a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	091b      	lsrs	r3, r3, #4
 80044a2:	f003 0201 	and.w	r2, r3, #1
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f003 0303 	and.w	r3, r3, #3
 80044c0:	2b03      	cmp	r3, #3
 80044c2:	d017      	beq.n	80044f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	2203      	movs	r2, #3
 80044d0:	fa02 f303 	lsl.w	r3, r2, r3
 80044d4:	43db      	mvns	r3, r3
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	4013      	ands	r3, r2
 80044da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	689a      	ldr	r2, [r3, #8]
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	69ba      	ldr	r2, [r7, #24]
 80044f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f003 0303 	and.w	r3, r3, #3
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d123      	bne.n	8004548 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	08da      	lsrs	r2, r3, #3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3208      	adds	r2, #8
 8004508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800450c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	f003 0307 	and.w	r3, r3, #7
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	220f      	movs	r2, #15
 8004518:	fa02 f303 	lsl.w	r3, r2, r3
 800451c:	43db      	mvns	r3, r3
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	4013      	ands	r3, r2
 8004522:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	691a      	ldr	r2, [r3, #16]
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	fa02 f303 	lsl.w	r3, r2, r3
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	4313      	orrs	r3, r2
 8004538:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	08da      	lsrs	r2, r3, #3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	3208      	adds	r2, #8
 8004542:	69b9      	ldr	r1, [r7, #24]
 8004544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	2203      	movs	r2, #3
 8004554:	fa02 f303 	lsl.w	r3, r2, r3
 8004558:	43db      	mvns	r3, r3
 800455a:	69ba      	ldr	r2, [r7, #24]
 800455c:	4013      	ands	r3, r2
 800455e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f003 0203 	and.w	r2, r3, #3
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	005b      	lsls	r3, r3, #1
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	4313      	orrs	r3, r2
 8004574:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004584:	2b00      	cmp	r3, #0
 8004586:	f000 80c0 	beq.w	800470a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800458a:	2300      	movs	r3, #0
 800458c:	60fb      	str	r3, [r7, #12]
 800458e:	4b66      	ldr	r3, [pc, #408]	; (8004728 <HAL_GPIO_Init+0x324>)
 8004590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004592:	4a65      	ldr	r2, [pc, #404]	; (8004728 <HAL_GPIO_Init+0x324>)
 8004594:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004598:	6453      	str	r3, [r2, #68]	; 0x44
 800459a:	4b63      	ldr	r3, [pc, #396]	; (8004728 <HAL_GPIO_Init+0x324>)
 800459c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045a2:	60fb      	str	r3, [r7, #12]
 80045a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045a6:	4a61      	ldr	r2, [pc, #388]	; (800472c <HAL_GPIO_Init+0x328>)
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	089b      	lsrs	r3, r3, #2
 80045ac:	3302      	adds	r3, #2
 80045ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	220f      	movs	r2, #15
 80045be:	fa02 f303 	lsl.w	r3, r2, r3
 80045c2:	43db      	mvns	r3, r3
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	4013      	ands	r3, r2
 80045c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a58      	ldr	r2, [pc, #352]	; (8004730 <HAL_GPIO_Init+0x32c>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d037      	beq.n	8004642 <HAL_GPIO_Init+0x23e>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a57      	ldr	r2, [pc, #348]	; (8004734 <HAL_GPIO_Init+0x330>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d031      	beq.n	800463e <HAL_GPIO_Init+0x23a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a56      	ldr	r2, [pc, #344]	; (8004738 <HAL_GPIO_Init+0x334>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d02b      	beq.n	800463a <HAL_GPIO_Init+0x236>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a55      	ldr	r2, [pc, #340]	; (800473c <HAL_GPIO_Init+0x338>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d025      	beq.n	8004636 <HAL_GPIO_Init+0x232>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a54      	ldr	r2, [pc, #336]	; (8004740 <HAL_GPIO_Init+0x33c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d01f      	beq.n	8004632 <HAL_GPIO_Init+0x22e>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a53      	ldr	r2, [pc, #332]	; (8004744 <HAL_GPIO_Init+0x340>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d019      	beq.n	800462e <HAL_GPIO_Init+0x22a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a52      	ldr	r2, [pc, #328]	; (8004748 <HAL_GPIO_Init+0x344>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d013      	beq.n	800462a <HAL_GPIO_Init+0x226>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a51      	ldr	r2, [pc, #324]	; (800474c <HAL_GPIO_Init+0x348>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d00d      	beq.n	8004626 <HAL_GPIO_Init+0x222>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a50      	ldr	r2, [pc, #320]	; (8004750 <HAL_GPIO_Init+0x34c>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d007      	beq.n	8004622 <HAL_GPIO_Init+0x21e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a4f      	ldr	r2, [pc, #316]	; (8004754 <HAL_GPIO_Init+0x350>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d101      	bne.n	800461e <HAL_GPIO_Init+0x21a>
 800461a:	2309      	movs	r3, #9
 800461c:	e012      	b.n	8004644 <HAL_GPIO_Init+0x240>
 800461e:	230a      	movs	r3, #10
 8004620:	e010      	b.n	8004644 <HAL_GPIO_Init+0x240>
 8004622:	2308      	movs	r3, #8
 8004624:	e00e      	b.n	8004644 <HAL_GPIO_Init+0x240>
 8004626:	2307      	movs	r3, #7
 8004628:	e00c      	b.n	8004644 <HAL_GPIO_Init+0x240>
 800462a:	2306      	movs	r3, #6
 800462c:	e00a      	b.n	8004644 <HAL_GPIO_Init+0x240>
 800462e:	2305      	movs	r3, #5
 8004630:	e008      	b.n	8004644 <HAL_GPIO_Init+0x240>
 8004632:	2304      	movs	r3, #4
 8004634:	e006      	b.n	8004644 <HAL_GPIO_Init+0x240>
 8004636:	2303      	movs	r3, #3
 8004638:	e004      	b.n	8004644 <HAL_GPIO_Init+0x240>
 800463a:	2302      	movs	r3, #2
 800463c:	e002      	b.n	8004644 <HAL_GPIO_Init+0x240>
 800463e:	2301      	movs	r3, #1
 8004640:	e000      	b.n	8004644 <HAL_GPIO_Init+0x240>
 8004642:	2300      	movs	r3, #0
 8004644:	69fa      	ldr	r2, [r7, #28]
 8004646:	f002 0203 	and.w	r2, r2, #3
 800464a:	0092      	lsls	r2, r2, #2
 800464c:	4093      	lsls	r3, r2
 800464e:	69ba      	ldr	r2, [r7, #24]
 8004650:	4313      	orrs	r3, r2
 8004652:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004654:	4935      	ldr	r1, [pc, #212]	; (800472c <HAL_GPIO_Init+0x328>)
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	089b      	lsrs	r3, r3, #2
 800465a:	3302      	adds	r3, #2
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004662:	4b3d      	ldr	r3, [pc, #244]	; (8004758 <HAL_GPIO_Init+0x354>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	43db      	mvns	r3, r3
 800466c:	69ba      	ldr	r2, [r7, #24]
 800466e:	4013      	ands	r3, r2
 8004670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	4313      	orrs	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004686:	4a34      	ldr	r2, [pc, #208]	; (8004758 <HAL_GPIO_Init+0x354>)
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800468c:	4b32      	ldr	r3, [pc, #200]	; (8004758 <HAL_GPIO_Init+0x354>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	43db      	mvns	r3, r3
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	4013      	ands	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d003      	beq.n	80046b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046b0:	4a29      	ldr	r2, [pc, #164]	; (8004758 <HAL_GPIO_Init+0x354>)
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046b6:	4b28      	ldr	r3, [pc, #160]	; (8004758 <HAL_GPIO_Init+0x354>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	43db      	mvns	r3, r3
 80046c0:	69ba      	ldr	r2, [r7, #24]
 80046c2:	4013      	ands	r3, r2
 80046c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80046d2:	69ba      	ldr	r2, [r7, #24]
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80046da:	4a1f      	ldr	r2, [pc, #124]	; (8004758 <HAL_GPIO_Init+0x354>)
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046e0:	4b1d      	ldr	r3, [pc, #116]	; (8004758 <HAL_GPIO_Init+0x354>)
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	43db      	mvns	r3, r3
 80046ea:	69ba      	ldr	r2, [r7, #24]
 80046ec:	4013      	ands	r3, r2
 80046ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80046fc:	69ba      	ldr	r2, [r7, #24]
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	4313      	orrs	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004704:	4a14      	ldr	r2, [pc, #80]	; (8004758 <HAL_GPIO_Init+0x354>)
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	3301      	adds	r3, #1
 800470e:	61fb      	str	r3, [r7, #28]
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	2b0f      	cmp	r3, #15
 8004714:	f67f ae84 	bls.w	8004420 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004718:	bf00      	nop
 800471a:	bf00      	nop
 800471c:	3724      	adds	r7, #36	; 0x24
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	40023800 	.word	0x40023800
 800472c:	40013800 	.word	0x40013800
 8004730:	40020000 	.word	0x40020000
 8004734:	40020400 	.word	0x40020400
 8004738:	40020800 	.word	0x40020800
 800473c:	40020c00 	.word	0x40020c00
 8004740:	40021000 	.word	0x40021000
 8004744:	40021400 	.word	0x40021400
 8004748:	40021800 	.word	0x40021800
 800474c:	40021c00 	.word	0x40021c00
 8004750:	40022000 	.word	0x40022000
 8004754:	40022400 	.word	0x40022400
 8004758:	40013c00 	.word	0x40013c00

0800475c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	460b      	mov	r3, r1
 8004766:	807b      	strh	r3, [r7, #2]
 8004768:	4613      	mov	r3, r2
 800476a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800476c:	787b      	ldrb	r3, [r7, #1]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d003      	beq.n	800477a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004772:	887a      	ldrh	r2, [r7, #2]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004778:	e003      	b.n	8004782 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800477a:	887b      	ldrh	r3, [r7, #2]
 800477c:	041a      	lsls	r2, r3, #16
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	619a      	str	r2, [r3, #24]
}
 8004782:	bf00      	nop
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
	...

08004790 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800479a:	2300      	movs	r3, #0
 800479c:	603b      	str	r3, [r7, #0]
 800479e:	4b20      	ldr	r3, [pc, #128]	; (8004820 <HAL_PWREx_EnableOverDrive+0x90>)
 80047a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a2:	4a1f      	ldr	r2, [pc, #124]	; (8004820 <HAL_PWREx_EnableOverDrive+0x90>)
 80047a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047a8:	6413      	str	r3, [r2, #64]	; 0x40
 80047aa:	4b1d      	ldr	r3, [pc, #116]	; (8004820 <HAL_PWREx_EnableOverDrive+0x90>)
 80047ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047b2:	603b      	str	r3, [r7, #0]
 80047b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80047b6:	4b1b      	ldr	r3, [pc, #108]	; (8004824 <HAL_PWREx_EnableOverDrive+0x94>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047bc:	f7fd fffe 	bl	80027bc <HAL_GetTick>
 80047c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80047c2:	e009      	b.n	80047d8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80047c4:	f7fd fffa 	bl	80027bc <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047d2:	d901      	bls.n	80047d8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e01f      	b.n	8004818 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80047d8:	4b13      	ldr	r3, [pc, #76]	; (8004828 <HAL_PWREx_EnableOverDrive+0x98>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047e4:	d1ee      	bne.n	80047c4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80047e6:	4b11      	ldr	r3, [pc, #68]	; (800482c <HAL_PWREx_EnableOverDrive+0x9c>)
 80047e8:	2201      	movs	r2, #1
 80047ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047ec:	f7fd ffe6 	bl	80027bc <HAL_GetTick>
 80047f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80047f2:	e009      	b.n	8004808 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80047f4:	f7fd ffe2 	bl	80027bc <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004802:	d901      	bls.n	8004808 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e007      	b.n	8004818 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004808:	4b07      	ldr	r3, [pc, #28]	; (8004828 <HAL_PWREx_EnableOverDrive+0x98>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004810:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004814:	d1ee      	bne.n	80047f4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3708      	adds	r7, #8
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40023800 	.word	0x40023800
 8004824:	420e0040 	.word	0x420e0040
 8004828:	40007000 	.word	0x40007000
 800482c:	420e0044 	.word	0x420e0044

08004830 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e264      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	2b00      	cmp	r3, #0
 800484c:	d075      	beq.n	800493a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800484e:	4ba3      	ldr	r3, [pc, #652]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f003 030c 	and.w	r3, r3, #12
 8004856:	2b04      	cmp	r3, #4
 8004858:	d00c      	beq.n	8004874 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800485a:	4ba0      	ldr	r3, [pc, #640]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004862:	2b08      	cmp	r3, #8
 8004864:	d112      	bne.n	800488c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004866:	4b9d      	ldr	r3, [pc, #628]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800486e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004872:	d10b      	bne.n	800488c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004874:	4b99      	ldr	r3, [pc, #612]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d05b      	beq.n	8004938 <HAL_RCC_OscConfig+0x108>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d157      	bne.n	8004938 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e23f      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004894:	d106      	bne.n	80048a4 <HAL_RCC_OscConfig+0x74>
 8004896:	4b91      	ldr	r3, [pc, #580]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a90      	ldr	r2, [pc, #576]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 800489c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048a0:	6013      	str	r3, [r2, #0]
 80048a2:	e01d      	b.n	80048e0 <HAL_RCC_OscConfig+0xb0>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048ac:	d10c      	bne.n	80048c8 <HAL_RCC_OscConfig+0x98>
 80048ae:	4b8b      	ldr	r3, [pc, #556]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a8a      	ldr	r2, [pc, #552]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b8:	6013      	str	r3, [r2, #0]
 80048ba:	4b88      	ldr	r3, [pc, #544]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a87      	ldr	r2, [pc, #540]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048c4:	6013      	str	r3, [r2, #0]
 80048c6:	e00b      	b.n	80048e0 <HAL_RCC_OscConfig+0xb0>
 80048c8:	4b84      	ldr	r3, [pc, #528]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a83      	ldr	r2, [pc, #524]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048d2:	6013      	str	r3, [r2, #0]
 80048d4:	4b81      	ldr	r3, [pc, #516]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a80      	ldr	r2, [pc, #512]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d013      	beq.n	8004910 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e8:	f7fd ff68 	bl	80027bc <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048f0:	f7fd ff64 	bl	80027bc <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b64      	cmp	r3, #100	; 0x64
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e204      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004902:	4b76      	ldr	r3, [pc, #472]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d0f0      	beq.n	80048f0 <HAL_RCC_OscConfig+0xc0>
 800490e:	e014      	b.n	800493a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004910:	f7fd ff54 	bl	80027bc <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004918:	f7fd ff50 	bl	80027bc <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b64      	cmp	r3, #100	; 0x64
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e1f0      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492a:	4b6c      	ldr	r3, [pc, #432]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1f0      	bne.n	8004918 <HAL_RCC_OscConfig+0xe8>
 8004936:	e000      	b.n	800493a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d063      	beq.n	8004a0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004946:	4b65      	ldr	r3, [pc, #404]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f003 030c 	and.w	r3, r3, #12
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00b      	beq.n	800496a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004952:	4b62      	ldr	r3, [pc, #392]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800495a:	2b08      	cmp	r3, #8
 800495c:	d11c      	bne.n	8004998 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800495e:	4b5f      	ldr	r3, [pc, #380]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d116      	bne.n	8004998 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800496a:	4b5c      	ldr	r3, [pc, #368]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d005      	beq.n	8004982 <HAL_RCC_OscConfig+0x152>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d001      	beq.n	8004982 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e1c4      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004982:	4b56      	ldr	r3, [pc, #344]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	00db      	lsls	r3, r3, #3
 8004990:	4952      	ldr	r1, [pc, #328]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004992:	4313      	orrs	r3, r2
 8004994:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004996:	e03a      	b.n	8004a0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d020      	beq.n	80049e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a0:	4b4f      	ldr	r3, [pc, #316]	; (8004ae0 <HAL_RCC_OscConfig+0x2b0>)
 80049a2:	2201      	movs	r2, #1
 80049a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a6:	f7fd ff09 	bl	80027bc <HAL_GetTick>
 80049aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ac:	e008      	b.n	80049c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049ae:	f7fd ff05 	bl	80027bc <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d901      	bls.n	80049c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e1a5      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c0:	4b46      	ldr	r3, [pc, #280]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d0f0      	beq.n	80049ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049cc:	4b43      	ldr	r3, [pc, #268]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	00db      	lsls	r3, r3, #3
 80049da:	4940      	ldr	r1, [pc, #256]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	600b      	str	r3, [r1, #0]
 80049e0:	e015      	b.n	8004a0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049e2:	4b3f      	ldr	r3, [pc, #252]	; (8004ae0 <HAL_RCC_OscConfig+0x2b0>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e8:	f7fd fee8 	bl	80027bc <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ee:	e008      	b.n	8004a02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049f0:	f7fd fee4 	bl	80027bc <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e184      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a02:	4b36      	ldr	r3, [pc, #216]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1f0      	bne.n	80049f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0308 	and.w	r3, r3, #8
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d030      	beq.n	8004a7c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d016      	beq.n	8004a50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a22:	4b30      	ldr	r3, [pc, #192]	; (8004ae4 <HAL_RCC_OscConfig+0x2b4>)
 8004a24:	2201      	movs	r2, #1
 8004a26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a28:	f7fd fec8 	bl	80027bc <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a30:	f7fd fec4 	bl	80027bc <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e164      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a42:	4b26      	ldr	r3, [pc, #152]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0f0      	beq.n	8004a30 <HAL_RCC_OscConfig+0x200>
 8004a4e:	e015      	b.n	8004a7c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a50:	4b24      	ldr	r3, [pc, #144]	; (8004ae4 <HAL_RCC_OscConfig+0x2b4>)
 8004a52:	2200      	movs	r2, #0
 8004a54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a56:	f7fd feb1 	bl	80027bc <HAL_GetTick>
 8004a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a5c:	e008      	b.n	8004a70 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a5e:	f7fd fead 	bl	80027bc <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d901      	bls.n	8004a70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e14d      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a70:	4b1a      	ldr	r3, [pc, #104]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d1f0      	bne.n	8004a5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0304 	and.w	r3, r3, #4
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f000 80a0 	beq.w	8004bca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a8e:	4b13      	ldr	r3, [pc, #76]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d10f      	bne.n	8004aba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	60bb      	str	r3, [r7, #8]
 8004a9e:	4b0f      	ldr	r3, [pc, #60]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	4a0e      	ldr	r2, [pc, #56]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8004aaa:	4b0c      	ldr	r3, [pc, #48]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab2:	60bb      	str	r3, [r7, #8]
 8004ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aba:	4b0b      	ldr	r3, [pc, #44]	; (8004ae8 <HAL_RCC_OscConfig+0x2b8>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d121      	bne.n	8004b0a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ac6:	4b08      	ldr	r3, [pc, #32]	; (8004ae8 <HAL_RCC_OscConfig+0x2b8>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a07      	ldr	r2, [pc, #28]	; (8004ae8 <HAL_RCC_OscConfig+0x2b8>)
 8004acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ad0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ad2:	f7fd fe73 	bl	80027bc <HAL_GetTick>
 8004ad6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ad8:	e011      	b.n	8004afe <HAL_RCC_OscConfig+0x2ce>
 8004ada:	bf00      	nop
 8004adc:	40023800 	.word	0x40023800
 8004ae0:	42470000 	.word	0x42470000
 8004ae4:	42470e80 	.word	0x42470e80
 8004ae8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aec:	f7fd fe66 	bl	80027bc <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e106      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004afe:	4b85      	ldr	r3, [pc, #532]	; (8004d14 <HAL_RCC_OscConfig+0x4e4>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d0f0      	beq.n	8004aec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d106      	bne.n	8004b20 <HAL_RCC_OscConfig+0x2f0>
 8004b12:	4b81      	ldr	r3, [pc, #516]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b16:	4a80      	ldr	r2, [pc, #512]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b18:	f043 0301 	orr.w	r3, r3, #1
 8004b1c:	6713      	str	r3, [r2, #112]	; 0x70
 8004b1e:	e01c      	b.n	8004b5a <HAL_RCC_OscConfig+0x32a>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b05      	cmp	r3, #5
 8004b26:	d10c      	bne.n	8004b42 <HAL_RCC_OscConfig+0x312>
 8004b28:	4b7b      	ldr	r3, [pc, #492]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2c:	4a7a      	ldr	r2, [pc, #488]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b2e:	f043 0304 	orr.w	r3, r3, #4
 8004b32:	6713      	str	r3, [r2, #112]	; 0x70
 8004b34:	4b78      	ldr	r3, [pc, #480]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b38:	4a77      	ldr	r2, [pc, #476]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b3a:	f043 0301 	orr.w	r3, r3, #1
 8004b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8004b40:	e00b      	b.n	8004b5a <HAL_RCC_OscConfig+0x32a>
 8004b42:	4b75      	ldr	r3, [pc, #468]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b46:	4a74      	ldr	r2, [pc, #464]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b48:	f023 0301 	bic.w	r3, r3, #1
 8004b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8004b4e:	4b72      	ldr	r3, [pc, #456]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b52:	4a71      	ldr	r2, [pc, #452]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b54:	f023 0304 	bic.w	r3, r3, #4
 8004b58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d015      	beq.n	8004b8e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b62:	f7fd fe2b 	bl	80027bc <HAL_GetTick>
 8004b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b68:	e00a      	b.n	8004b80 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b6a:	f7fd fe27 	bl	80027bc <HAL_GetTick>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e0c5      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b80:	4b65      	ldr	r3, [pc, #404]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d0ee      	beq.n	8004b6a <HAL_RCC_OscConfig+0x33a>
 8004b8c:	e014      	b.n	8004bb8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b8e:	f7fd fe15 	bl	80027bc <HAL_GetTick>
 8004b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b94:	e00a      	b.n	8004bac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b96:	f7fd fe11 	bl	80027bc <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e0af      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bac:	4b5a      	ldr	r3, [pc, #360]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bb0:	f003 0302 	and.w	r3, r3, #2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1ee      	bne.n	8004b96 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bb8:	7dfb      	ldrb	r3, [r7, #23]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d105      	bne.n	8004bca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bbe:	4b56      	ldr	r3, [pc, #344]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	4a55      	ldr	r2, [pc, #340]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004bc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bc8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	f000 809b 	beq.w	8004d0a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bd4:	4b50      	ldr	r3, [pc, #320]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f003 030c 	and.w	r3, r3, #12
 8004bdc:	2b08      	cmp	r3, #8
 8004bde:	d05c      	beq.n	8004c9a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d141      	bne.n	8004c6c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004be8:	4b4c      	ldr	r3, [pc, #304]	; (8004d1c <HAL_RCC_OscConfig+0x4ec>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bee:	f7fd fde5 	bl	80027bc <HAL_GetTick>
 8004bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bf4:	e008      	b.n	8004c08 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bf6:	f7fd fde1 	bl	80027bc <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d901      	bls.n	8004c08 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e081      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c08:	4b43      	ldr	r3, [pc, #268]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1f0      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	69da      	ldr	r2, [r3, #28]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	431a      	orrs	r2, r3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c22:	019b      	lsls	r3, r3, #6
 8004c24:	431a      	orrs	r2, r3
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2a:	085b      	lsrs	r3, r3, #1
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	041b      	lsls	r3, r3, #16
 8004c30:	431a      	orrs	r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c36:	061b      	lsls	r3, r3, #24
 8004c38:	4937      	ldr	r1, [pc, #220]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c3e:	4b37      	ldr	r3, [pc, #220]	; (8004d1c <HAL_RCC_OscConfig+0x4ec>)
 8004c40:	2201      	movs	r2, #1
 8004c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c44:	f7fd fdba 	bl	80027bc <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c4c:	f7fd fdb6 	bl	80027bc <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e056      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c5e:	4b2e      	ldr	r3, [pc, #184]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d0f0      	beq.n	8004c4c <HAL_RCC_OscConfig+0x41c>
 8004c6a:	e04e      	b.n	8004d0a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c6c:	4b2b      	ldr	r3, [pc, #172]	; (8004d1c <HAL_RCC_OscConfig+0x4ec>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c72:	f7fd fda3 	bl	80027bc <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c78:	e008      	b.n	8004c8c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c7a:	f7fd fd9f 	bl	80027bc <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e03f      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c8c:	4b22      	ldr	r3, [pc, #136]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1f0      	bne.n	8004c7a <HAL_RCC_OscConfig+0x44a>
 8004c98:	e037      	b.n	8004d0a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d101      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e032      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ca6:	4b1c      	ldr	r3, [pc, #112]	; (8004d18 <HAL_RCC_OscConfig+0x4e8>)
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	699b      	ldr	r3, [r3, #24]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d028      	beq.n	8004d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d121      	bne.n	8004d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d11a      	bne.n	8004d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004cdc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d111      	bne.n	8004d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cec:	085b      	lsrs	r3, r3, #1
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d107      	bne.n	8004d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d00:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d001      	beq.n	8004d0a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e000      	b.n	8004d0c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3718      	adds	r7, #24
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	40007000 	.word	0x40007000
 8004d18:	40023800 	.word	0x40023800
 8004d1c:	42470060 	.word	0x42470060

08004d20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e0cc      	b.n	8004ece <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d34:	4b68      	ldr	r3, [pc, #416]	; (8004ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 030f 	and.w	r3, r3, #15
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d90c      	bls.n	8004d5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d42:	4b65      	ldr	r3, [pc, #404]	; (8004ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	b2d2      	uxtb	r2, r2
 8004d48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d4a:	4b63      	ldr	r3, [pc, #396]	; (8004ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 030f 	and.w	r3, r3, #15
 8004d52:	683a      	ldr	r2, [r7, #0]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d001      	beq.n	8004d5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e0b8      	b.n	8004ece <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d020      	beq.n	8004daa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0304 	and.w	r3, r3, #4
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d005      	beq.n	8004d80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d74:	4b59      	ldr	r3, [pc, #356]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	4a58      	ldr	r2, [pc, #352]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004d7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0308 	and.w	r3, r3, #8
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d005      	beq.n	8004d98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d8c:	4b53      	ldr	r3, [pc, #332]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	4a52      	ldr	r2, [pc, #328]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004d92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d98:	4b50      	ldr	r3, [pc, #320]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	494d      	ldr	r1, [pc, #308]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d044      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d107      	bne.n	8004dce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dbe:	4b47      	ldr	r3, [pc, #284]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d119      	bne.n	8004dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e07f      	b.n	8004ece <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d003      	beq.n	8004dde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	d107      	bne.n	8004dee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dde:	4b3f      	ldr	r3, [pc, #252]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d109      	bne.n	8004dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e06f      	b.n	8004ece <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dee:	4b3b      	ldr	r3, [pc, #236]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e067      	b.n	8004ece <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dfe:	4b37      	ldr	r3, [pc, #220]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f023 0203 	bic.w	r2, r3, #3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	4934      	ldr	r1, [pc, #208]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e10:	f7fd fcd4 	bl	80027bc <HAL_GetTick>
 8004e14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e16:	e00a      	b.n	8004e2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e18:	f7fd fcd0 	bl	80027bc <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e04f      	b.n	8004ece <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e2e:	4b2b      	ldr	r3, [pc, #172]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f003 020c 	and.w	r2, r3, #12
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d1eb      	bne.n	8004e18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e40:	4b25      	ldr	r3, [pc, #148]	; (8004ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 030f 	and.w	r3, r3, #15
 8004e48:	683a      	ldr	r2, [r7, #0]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d20c      	bcs.n	8004e68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e4e:	4b22      	ldr	r3, [pc, #136]	; (8004ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	b2d2      	uxtb	r2, r2
 8004e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e56:	4b20      	ldr	r3, [pc, #128]	; (8004ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 030f 	and.w	r3, r3, #15
 8004e5e:	683a      	ldr	r2, [r7, #0]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d001      	beq.n	8004e68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e032      	b.n	8004ece <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d008      	beq.n	8004e86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e74:	4b19      	ldr	r3, [pc, #100]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	4916      	ldr	r1, [pc, #88]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d009      	beq.n	8004ea6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e92:	4b12      	ldr	r3, [pc, #72]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	00db      	lsls	r3, r3, #3
 8004ea0:	490e      	ldr	r1, [pc, #56]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ea6:	f000 f821 	bl	8004eec <HAL_RCC_GetSysClockFreq>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	4b0b      	ldr	r3, [pc, #44]	; (8004edc <HAL_RCC_ClockConfig+0x1bc>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	091b      	lsrs	r3, r3, #4
 8004eb2:	f003 030f 	and.w	r3, r3, #15
 8004eb6:	490a      	ldr	r1, [pc, #40]	; (8004ee0 <HAL_RCC_ClockConfig+0x1c0>)
 8004eb8:	5ccb      	ldrb	r3, [r1, r3]
 8004eba:	fa22 f303 	lsr.w	r3, r2, r3
 8004ebe:	4a09      	ldr	r2, [pc, #36]	; (8004ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ec0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ec2:	4b09      	ldr	r3, [pc, #36]	; (8004ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7fc fdd8 	bl	8001a7c <HAL_InitTick>

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	40023c00 	.word	0x40023c00
 8004edc:	40023800 	.word	0x40023800
 8004ee0:	08010360 	.word	0x08010360
 8004ee4:	20000000 	.word	0x20000000
 8004ee8:	20000004 	.word	0x20000004

08004eec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eec:	b5b0      	push	{r4, r5, r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	6079      	str	r1, [r7, #4]
 8004ef6:	2100      	movs	r1, #0
 8004ef8:	60f9      	str	r1, [r7, #12]
 8004efa:	2100      	movs	r1, #0
 8004efc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004efe:	2100      	movs	r1, #0
 8004f00:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f02:	4952      	ldr	r1, [pc, #328]	; (800504c <HAL_RCC_GetSysClockFreq+0x160>)
 8004f04:	6889      	ldr	r1, [r1, #8]
 8004f06:	f001 010c 	and.w	r1, r1, #12
 8004f0a:	2908      	cmp	r1, #8
 8004f0c:	d00d      	beq.n	8004f2a <HAL_RCC_GetSysClockFreq+0x3e>
 8004f0e:	2908      	cmp	r1, #8
 8004f10:	f200 8094 	bhi.w	800503c <HAL_RCC_GetSysClockFreq+0x150>
 8004f14:	2900      	cmp	r1, #0
 8004f16:	d002      	beq.n	8004f1e <HAL_RCC_GetSysClockFreq+0x32>
 8004f18:	2904      	cmp	r1, #4
 8004f1a:	d003      	beq.n	8004f24 <HAL_RCC_GetSysClockFreq+0x38>
 8004f1c:	e08e      	b.n	800503c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f1e:	4b4c      	ldr	r3, [pc, #304]	; (8005050 <HAL_RCC_GetSysClockFreq+0x164>)
 8004f20:	60bb      	str	r3, [r7, #8]
       break;
 8004f22:	e08e      	b.n	8005042 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f24:	4b4b      	ldr	r3, [pc, #300]	; (8005054 <HAL_RCC_GetSysClockFreq+0x168>)
 8004f26:	60bb      	str	r3, [r7, #8]
      break;
 8004f28:	e08b      	b.n	8005042 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f2a:	4948      	ldr	r1, [pc, #288]	; (800504c <HAL_RCC_GetSysClockFreq+0x160>)
 8004f2c:	6849      	ldr	r1, [r1, #4]
 8004f2e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004f32:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f34:	4945      	ldr	r1, [pc, #276]	; (800504c <HAL_RCC_GetSysClockFreq+0x160>)
 8004f36:	6849      	ldr	r1, [r1, #4]
 8004f38:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004f3c:	2900      	cmp	r1, #0
 8004f3e:	d024      	beq.n	8004f8a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f40:	4942      	ldr	r1, [pc, #264]	; (800504c <HAL_RCC_GetSysClockFreq+0x160>)
 8004f42:	6849      	ldr	r1, [r1, #4]
 8004f44:	0989      	lsrs	r1, r1, #6
 8004f46:	4608      	mov	r0, r1
 8004f48:	f04f 0100 	mov.w	r1, #0
 8004f4c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004f50:	f04f 0500 	mov.w	r5, #0
 8004f54:	ea00 0204 	and.w	r2, r0, r4
 8004f58:	ea01 0305 	and.w	r3, r1, r5
 8004f5c:	493d      	ldr	r1, [pc, #244]	; (8005054 <HAL_RCC_GetSysClockFreq+0x168>)
 8004f5e:	fb01 f003 	mul.w	r0, r1, r3
 8004f62:	2100      	movs	r1, #0
 8004f64:	fb01 f102 	mul.w	r1, r1, r2
 8004f68:	1844      	adds	r4, r0, r1
 8004f6a:	493a      	ldr	r1, [pc, #232]	; (8005054 <HAL_RCC_GetSysClockFreq+0x168>)
 8004f6c:	fba2 0101 	umull	r0, r1, r2, r1
 8004f70:	1863      	adds	r3, r4, r1
 8004f72:	4619      	mov	r1, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	461a      	mov	r2, r3
 8004f78:	f04f 0300 	mov.w	r3, #0
 8004f7c:	f7fb fe94 	bl	8000ca8 <__aeabi_uldivmod>
 8004f80:	4602      	mov	r2, r0
 8004f82:	460b      	mov	r3, r1
 8004f84:	4613      	mov	r3, r2
 8004f86:	60fb      	str	r3, [r7, #12]
 8004f88:	e04a      	b.n	8005020 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f8a:	4b30      	ldr	r3, [pc, #192]	; (800504c <HAL_RCC_GetSysClockFreq+0x160>)
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	099b      	lsrs	r3, r3, #6
 8004f90:	461a      	mov	r2, r3
 8004f92:	f04f 0300 	mov.w	r3, #0
 8004f96:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004f9a:	f04f 0100 	mov.w	r1, #0
 8004f9e:	ea02 0400 	and.w	r4, r2, r0
 8004fa2:	ea03 0501 	and.w	r5, r3, r1
 8004fa6:	4620      	mov	r0, r4
 8004fa8:	4629      	mov	r1, r5
 8004faa:	f04f 0200 	mov.w	r2, #0
 8004fae:	f04f 0300 	mov.w	r3, #0
 8004fb2:	014b      	lsls	r3, r1, #5
 8004fb4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004fb8:	0142      	lsls	r2, r0, #5
 8004fba:	4610      	mov	r0, r2
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	1b00      	subs	r0, r0, r4
 8004fc0:	eb61 0105 	sbc.w	r1, r1, r5
 8004fc4:	f04f 0200 	mov.w	r2, #0
 8004fc8:	f04f 0300 	mov.w	r3, #0
 8004fcc:	018b      	lsls	r3, r1, #6
 8004fce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004fd2:	0182      	lsls	r2, r0, #6
 8004fd4:	1a12      	subs	r2, r2, r0
 8004fd6:	eb63 0301 	sbc.w	r3, r3, r1
 8004fda:	f04f 0000 	mov.w	r0, #0
 8004fde:	f04f 0100 	mov.w	r1, #0
 8004fe2:	00d9      	lsls	r1, r3, #3
 8004fe4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004fe8:	00d0      	lsls	r0, r2, #3
 8004fea:	4602      	mov	r2, r0
 8004fec:	460b      	mov	r3, r1
 8004fee:	1912      	adds	r2, r2, r4
 8004ff0:	eb45 0303 	adc.w	r3, r5, r3
 8004ff4:	f04f 0000 	mov.w	r0, #0
 8004ff8:	f04f 0100 	mov.w	r1, #0
 8004ffc:	0299      	lsls	r1, r3, #10
 8004ffe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005002:	0290      	lsls	r0, r2, #10
 8005004:	4602      	mov	r2, r0
 8005006:	460b      	mov	r3, r1
 8005008:	4610      	mov	r0, r2
 800500a:	4619      	mov	r1, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	461a      	mov	r2, r3
 8005010:	f04f 0300 	mov.w	r3, #0
 8005014:	f7fb fe48 	bl	8000ca8 <__aeabi_uldivmod>
 8005018:	4602      	mov	r2, r0
 800501a:	460b      	mov	r3, r1
 800501c:	4613      	mov	r3, r2
 800501e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005020:	4b0a      	ldr	r3, [pc, #40]	; (800504c <HAL_RCC_GetSysClockFreq+0x160>)
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	0c1b      	lsrs	r3, r3, #16
 8005026:	f003 0303 	and.w	r3, r3, #3
 800502a:	3301      	adds	r3, #1
 800502c:	005b      	lsls	r3, r3, #1
 800502e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	fbb2 f3f3 	udiv	r3, r2, r3
 8005038:	60bb      	str	r3, [r7, #8]
      break;
 800503a:	e002      	b.n	8005042 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800503c:	4b04      	ldr	r3, [pc, #16]	; (8005050 <HAL_RCC_GetSysClockFreq+0x164>)
 800503e:	60bb      	str	r3, [r7, #8]
      break;
 8005040:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005042:	68bb      	ldr	r3, [r7, #8]
}
 8005044:	4618      	mov	r0, r3
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bdb0      	pop	{r4, r5, r7, pc}
 800504c:	40023800 	.word	0x40023800
 8005050:	00f42400 	.word	0x00f42400
 8005054:	00b71b00 	.word	0x00b71b00

08005058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800505c:	4b03      	ldr	r3, [pc, #12]	; (800506c <HAL_RCC_GetHCLKFreq+0x14>)
 800505e:	681b      	ldr	r3, [r3, #0]
}
 8005060:	4618      	mov	r0, r3
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	20000000 	.word	0x20000000

08005070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005074:	f7ff fff0 	bl	8005058 <HAL_RCC_GetHCLKFreq>
 8005078:	4602      	mov	r2, r0
 800507a:	4b05      	ldr	r3, [pc, #20]	; (8005090 <HAL_RCC_GetPCLK1Freq+0x20>)
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	0a9b      	lsrs	r3, r3, #10
 8005080:	f003 0307 	and.w	r3, r3, #7
 8005084:	4903      	ldr	r1, [pc, #12]	; (8005094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005086:	5ccb      	ldrb	r3, [r1, r3]
 8005088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800508c:	4618      	mov	r0, r3
 800508e:	bd80      	pop	{r7, pc}
 8005090:	40023800 	.word	0x40023800
 8005094:	08010370 	.word	0x08010370

08005098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800509c:	f7ff ffdc 	bl	8005058 <HAL_RCC_GetHCLKFreq>
 80050a0:	4602      	mov	r2, r0
 80050a2:	4b05      	ldr	r3, [pc, #20]	; (80050b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	0b5b      	lsrs	r3, r3, #13
 80050a8:	f003 0307 	and.w	r3, r3, #7
 80050ac:	4903      	ldr	r1, [pc, #12]	; (80050bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80050ae:	5ccb      	ldrb	r3, [r1, r3]
 80050b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	40023800 	.word	0x40023800
 80050bc:	08010370 	.word	0x08010370

080050c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	220f      	movs	r2, #15
 80050ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80050d0:	4b12      	ldr	r3, [pc, #72]	; (800511c <HAL_RCC_GetClockConfig+0x5c>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	f003 0203 	and.w	r2, r3, #3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80050dc:	4b0f      	ldr	r3, [pc, #60]	; (800511c <HAL_RCC_GetClockConfig+0x5c>)
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80050e8:	4b0c      	ldr	r3, [pc, #48]	; (800511c <HAL_RCC_GetClockConfig+0x5c>)
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80050f4:	4b09      	ldr	r3, [pc, #36]	; (800511c <HAL_RCC_GetClockConfig+0x5c>)
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	08db      	lsrs	r3, r3, #3
 80050fa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005102:	4b07      	ldr	r3, [pc, #28]	; (8005120 <HAL_RCC_GetClockConfig+0x60>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 020f 	and.w	r2, r3, #15
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	601a      	str	r2, [r3, #0]
}
 800510e:	bf00      	nop
 8005110:	370c      	adds	r7, #12
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	40023800 	.word	0x40023800
 8005120:	40023c00 	.word	0x40023c00

08005124 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e07b      	b.n	800522e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	2b00      	cmp	r3, #0
 800513c:	d108      	bne.n	8005150 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005146:	d009      	beq.n	800515c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	61da      	str	r2, [r3, #28]
 800514e:	e005      	b.n	800515c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d106      	bne.n	800517c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7fc fbd4 	bl	8001924 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005192:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80051a4:	431a      	orrs	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	f003 0302 	and.w	r3, r3, #2
 80051b8:	431a      	orrs	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	431a      	orrs	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	69db      	ldr	r3, [r3, #28]
 80051d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051d6:	431a      	orrs	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a1b      	ldr	r3, [r3, #32]
 80051dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051e0:	ea42 0103 	orr.w	r1, r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	699b      	ldr	r3, [r3, #24]
 80051f8:	0c1b      	lsrs	r3, r3, #16
 80051fa:	f003 0104 	and.w	r1, r3, #4
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005202:	f003 0210 	and.w	r2, r3, #16
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	430a      	orrs	r2, r1
 800520c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	69da      	ldr	r2, [r3, #28]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800521c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005236:	b580      	push	{r7, lr}
 8005238:	b082      	sub	sp, #8
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d101      	bne.n	8005248 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e041      	b.n	80052cc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b00      	cmp	r3, #0
 8005252:	d106      	bne.n	8005262 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7fc feb1 	bl	8001fc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2202      	movs	r2, #2
 8005266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	3304      	adds	r3, #4
 8005272:	4619      	mov	r1, r3
 8005274:	4610      	mov	r0, r2
 8005276:	f000 fce1 	bl	8005c3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2201      	movs	r2, #1
 8005286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2201      	movs	r2, #1
 800528e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2201      	movs	r2, #1
 800529e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2201      	movs	r2, #1
 80052a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2201      	movs	r2, #1
 80052c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052ca:	2300      	movs	r3, #0
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3708      	adds	r7, #8
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d001      	beq.n	80052ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e046      	b.n	800537a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a23      	ldr	r2, [pc, #140]	; (8005388 <HAL_TIM_Base_Start+0xb4>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d022      	beq.n	8005344 <HAL_TIM_Base_Start+0x70>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005306:	d01d      	beq.n	8005344 <HAL_TIM_Base_Start+0x70>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a1f      	ldr	r2, [pc, #124]	; (800538c <HAL_TIM_Base_Start+0xb8>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d018      	beq.n	8005344 <HAL_TIM_Base_Start+0x70>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a1e      	ldr	r2, [pc, #120]	; (8005390 <HAL_TIM_Base_Start+0xbc>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d013      	beq.n	8005344 <HAL_TIM_Base_Start+0x70>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a1c      	ldr	r2, [pc, #112]	; (8005394 <HAL_TIM_Base_Start+0xc0>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d00e      	beq.n	8005344 <HAL_TIM_Base_Start+0x70>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a1b      	ldr	r2, [pc, #108]	; (8005398 <HAL_TIM_Base_Start+0xc4>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d009      	beq.n	8005344 <HAL_TIM_Base_Start+0x70>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a19      	ldr	r2, [pc, #100]	; (800539c <HAL_TIM_Base_Start+0xc8>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d004      	beq.n	8005344 <HAL_TIM_Base_Start+0x70>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a18      	ldr	r2, [pc, #96]	; (80053a0 <HAL_TIM_Base_Start+0xcc>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d111      	bne.n	8005368 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2b06      	cmp	r3, #6
 8005354:	d010      	beq.n	8005378 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f042 0201 	orr.w	r2, r2, #1
 8005364:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005366:	e007      	b.n	8005378 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f042 0201 	orr.w	r2, r2, #1
 8005376:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3714      	adds	r7, #20
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	40010000 	.word	0x40010000
 800538c:	40000400 	.word	0x40000400
 8005390:	40000800 	.word	0x40000800
 8005394:	40000c00 	.word	0x40000c00
 8005398:	40010400 	.word	0x40010400
 800539c:	40014000 	.word	0x40014000
 80053a0:	40001800 	.word	0x40001800

080053a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d001      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e04e      	b.n	800545a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2202      	movs	r2, #2
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68da      	ldr	r2, [r3, #12]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0201 	orr.w	r2, r2, #1
 80053d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a23      	ldr	r2, [pc, #140]	; (8005468 <HAL_TIM_Base_Start_IT+0xc4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d022      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0x80>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053e6:	d01d      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0x80>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a1f      	ldr	r2, [pc, #124]	; (800546c <HAL_TIM_Base_Start_IT+0xc8>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d018      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0x80>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a1e      	ldr	r2, [pc, #120]	; (8005470 <HAL_TIM_Base_Start_IT+0xcc>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d013      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0x80>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a1c      	ldr	r2, [pc, #112]	; (8005474 <HAL_TIM_Base_Start_IT+0xd0>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d00e      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0x80>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a1b      	ldr	r2, [pc, #108]	; (8005478 <HAL_TIM_Base_Start_IT+0xd4>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d009      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0x80>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a19      	ldr	r2, [pc, #100]	; (800547c <HAL_TIM_Base_Start_IT+0xd8>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d004      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0x80>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a18      	ldr	r2, [pc, #96]	; (8005480 <HAL_TIM_Base_Start_IT+0xdc>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d111      	bne.n	8005448 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	f003 0307 	and.w	r3, r3, #7
 800542e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2b06      	cmp	r3, #6
 8005434:	d010      	beq.n	8005458 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f042 0201 	orr.w	r2, r2, #1
 8005444:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005446:	e007      	b.n	8005458 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f042 0201 	orr.w	r2, r2, #1
 8005456:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3714      	adds	r7, #20
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	40010000 	.word	0x40010000
 800546c:	40000400 	.word	0x40000400
 8005470:	40000800 	.word	0x40000800
 8005474:	40000c00 	.word	0x40000c00
 8005478:	40010400 	.word	0x40010400
 800547c:	40014000 	.word	0x40014000
 8005480:	40001800 	.word	0x40001800

08005484 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e041      	b.n	800551a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d106      	bne.n	80054b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f839 	bl	8005522 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2202      	movs	r2, #2
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	3304      	adds	r3, #4
 80054c0:	4619      	mov	r1, r3
 80054c2:	4610      	mov	r0, r2
 80054c4:	f000 fbba 	bl	8005c3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3708      	adds	r7, #8
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005522:	b480      	push	{r7}
 8005524:	b083      	sub	sp, #12
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
	...

08005538 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d109      	bne.n	800555c <HAL_TIM_PWM_Start+0x24>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b01      	cmp	r3, #1
 8005552:	bf14      	ite	ne
 8005554:	2301      	movne	r3, #1
 8005556:	2300      	moveq	r3, #0
 8005558:	b2db      	uxtb	r3, r3
 800555a:	e022      	b.n	80055a2 <HAL_TIM_PWM_Start+0x6a>
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	2b04      	cmp	r3, #4
 8005560:	d109      	bne.n	8005576 <HAL_TIM_PWM_Start+0x3e>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b01      	cmp	r3, #1
 800556c:	bf14      	ite	ne
 800556e:	2301      	movne	r3, #1
 8005570:	2300      	moveq	r3, #0
 8005572:	b2db      	uxtb	r3, r3
 8005574:	e015      	b.n	80055a2 <HAL_TIM_PWM_Start+0x6a>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b08      	cmp	r3, #8
 800557a:	d109      	bne.n	8005590 <HAL_TIM_PWM_Start+0x58>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005582:	b2db      	uxtb	r3, r3
 8005584:	2b01      	cmp	r3, #1
 8005586:	bf14      	ite	ne
 8005588:	2301      	movne	r3, #1
 800558a:	2300      	moveq	r3, #0
 800558c:	b2db      	uxtb	r3, r3
 800558e:	e008      	b.n	80055a2 <HAL_TIM_PWM_Start+0x6a>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005596:	b2db      	uxtb	r3, r3
 8005598:	2b01      	cmp	r3, #1
 800559a:	bf14      	ite	ne
 800559c:	2301      	movne	r3, #1
 800559e:	2300      	moveq	r3, #0
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e07c      	b.n	80056a4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d104      	bne.n	80055ba <HAL_TIM_PWM_Start+0x82>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2202      	movs	r2, #2
 80055b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055b8:	e013      	b.n	80055e2 <HAL_TIM_PWM_Start+0xaa>
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d104      	bne.n	80055ca <HAL_TIM_PWM_Start+0x92>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055c8:	e00b      	b.n	80055e2 <HAL_TIM_PWM_Start+0xaa>
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	2b08      	cmp	r3, #8
 80055ce:	d104      	bne.n	80055da <HAL_TIM_PWM_Start+0xa2>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2202      	movs	r2, #2
 80055d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055d8:	e003      	b.n	80055e2 <HAL_TIM_PWM_Start+0xaa>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2202      	movs	r2, #2
 80055de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2201      	movs	r2, #1
 80055e8:	6839      	ldr	r1, [r7, #0]
 80055ea:	4618      	mov	r0, r3
 80055ec:	f000 fe10 	bl	8006210 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a2d      	ldr	r2, [pc, #180]	; (80056ac <HAL_TIM_PWM_Start+0x174>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d004      	beq.n	8005604 <HAL_TIM_PWM_Start+0xcc>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a2c      	ldr	r2, [pc, #176]	; (80056b0 <HAL_TIM_PWM_Start+0x178>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d101      	bne.n	8005608 <HAL_TIM_PWM_Start+0xd0>
 8005604:	2301      	movs	r3, #1
 8005606:	e000      	b.n	800560a <HAL_TIM_PWM_Start+0xd2>
 8005608:	2300      	movs	r3, #0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d007      	beq.n	800561e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800561c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a22      	ldr	r2, [pc, #136]	; (80056ac <HAL_TIM_PWM_Start+0x174>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d022      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005630:	d01d      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a1f      	ldr	r2, [pc, #124]	; (80056b4 <HAL_TIM_PWM_Start+0x17c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d018      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a1d      	ldr	r2, [pc, #116]	; (80056b8 <HAL_TIM_PWM_Start+0x180>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d013      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a1c      	ldr	r2, [pc, #112]	; (80056bc <HAL_TIM_PWM_Start+0x184>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d00e      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a16      	ldr	r2, [pc, #88]	; (80056b0 <HAL_TIM_PWM_Start+0x178>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d009      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a18      	ldr	r2, [pc, #96]	; (80056c0 <HAL_TIM_PWM_Start+0x188>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d004      	beq.n	800566e <HAL_TIM_PWM_Start+0x136>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a16      	ldr	r2, [pc, #88]	; (80056c4 <HAL_TIM_PWM_Start+0x18c>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d111      	bne.n	8005692 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f003 0307 	and.w	r3, r3, #7
 8005678:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2b06      	cmp	r3, #6
 800567e:	d010      	beq.n	80056a2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0201 	orr.w	r2, r2, #1
 800568e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005690:	e007      	b.n	80056a2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f042 0201 	orr.w	r2, r2, #1
 80056a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3710      	adds	r7, #16
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	40010000 	.word	0x40010000
 80056b0:	40010400 	.word	0x40010400
 80056b4:	40000400 	.word	0x40000400
 80056b8:	40000800 	.word	0x40000800
 80056bc:	40000c00 	.word	0x40000c00
 80056c0:	40014000 	.word	0x40014000
 80056c4:	40001800 	.word	0x40001800

080056c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	f003 0302 	and.w	r3, r3, #2
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d122      	bne.n	8005724 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	f003 0302 	and.w	r3, r3, #2
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d11b      	bne.n	8005724 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f06f 0202 	mvn.w	r2, #2
 80056f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2201      	movs	r2, #1
 80056fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699b      	ldr	r3, [r3, #24]
 8005702:	f003 0303 	and.w	r3, r3, #3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 fa77 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005710:	e005      	b.n	800571e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 fa69 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 fa7a 	bl	8005c12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	f003 0304 	and.w	r3, r3, #4
 800572e:	2b04      	cmp	r3, #4
 8005730:	d122      	bne.n	8005778 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	2b04      	cmp	r3, #4
 800573e:	d11b      	bne.n	8005778 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f06f 0204 	mvn.w	r2, #4
 8005748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2202      	movs	r2, #2
 800574e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800575a:	2b00      	cmp	r3, #0
 800575c:	d003      	beq.n	8005766 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 fa4d 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005764:	e005      	b.n	8005772 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 fa3f 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 fa50 	bl	8005c12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	f003 0308 	and.w	r3, r3, #8
 8005782:	2b08      	cmp	r3, #8
 8005784:	d122      	bne.n	80057cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f003 0308 	and.w	r3, r3, #8
 8005790:	2b08      	cmp	r3, #8
 8005792:	d11b      	bne.n	80057cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f06f 0208 	mvn.w	r2, #8
 800579c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2204      	movs	r2, #4
 80057a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	f003 0303 	and.w	r3, r3, #3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d003      	beq.n	80057ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fa23 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 80057b8:	e005      	b.n	80057c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fa15 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fa26 	bl	8005c12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	f003 0310 	and.w	r3, r3, #16
 80057d6:	2b10      	cmp	r3, #16
 80057d8:	d122      	bne.n	8005820 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	f003 0310 	and.w	r3, r3, #16
 80057e4:	2b10      	cmp	r3, #16
 80057e6:	d11b      	bne.n	8005820 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f06f 0210 	mvn.w	r2, #16
 80057f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2208      	movs	r2, #8
 80057f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f9f9 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 800580c:	e005      	b.n	800581a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 f9eb 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 f9fc 	bl	8005c12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b01      	cmp	r3, #1
 800582c:	d10e      	bne.n	800584c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	2b01      	cmp	r3, #1
 800583a:	d107      	bne.n	800584c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f06f 0201 	mvn.w	r2, #1
 8005844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7fb ffe6 	bl	8001818 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005856:	2b80      	cmp	r3, #128	; 0x80
 8005858:	d10e      	bne.n	8005878 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005864:	2b80      	cmp	r3, #128	; 0x80
 8005866:	d107      	bne.n	8005878 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fd78 	bl	8006368 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005882:	2b40      	cmp	r3, #64	; 0x40
 8005884:	d10e      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005890:	2b40      	cmp	r3, #64	; 0x40
 8005892:	d107      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800589c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f9c1 	bl	8005c26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	f003 0320 	and.w	r3, r3, #32
 80058ae:	2b20      	cmp	r3, #32
 80058b0:	d10e      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f003 0320 	and.w	r3, r3, #32
 80058bc:	2b20      	cmp	r3, #32
 80058be:	d107      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0220 	mvn.w	r2, #32
 80058c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 fd42 	bl	8006354 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058d0:	bf00      	nop
 80058d2:	3708      	adds	r7, #8
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b086      	sub	sp, #24
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058e4:	2300      	movs	r3, #0
 80058e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d101      	bne.n	80058f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058f2:	2302      	movs	r3, #2
 80058f4:	e0ae      	b.n	8005a54 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b0c      	cmp	r3, #12
 8005902:	f200 809f 	bhi.w	8005a44 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005906:	a201      	add	r2, pc, #4	; (adr r2, 800590c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800590c:	08005941 	.word	0x08005941
 8005910:	08005a45 	.word	0x08005a45
 8005914:	08005a45 	.word	0x08005a45
 8005918:	08005a45 	.word	0x08005a45
 800591c:	08005981 	.word	0x08005981
 8005920:	08005a45 	.word	0x08005a45
 8005924:	08005a45 	.word	0x08005a45
 8005928:	08005a45 	.word	0x08005a45
 800592c:	080059c3 	.word	0x080059c3
 8005930:	08005a45 	.word	0x08005a45
 8005934:	08005a45 	.word	0x08005a45
 8005938:	08005a45 	.word	0x08005a45
 800593c:	08005a03 	.word	0x08005a03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68b9      	ldr	r1, [r7, #8]
 8005946:	4618      	mov	r0, r3
 8005948:	f000 fa18 	bl	8005d7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	699a      	ldr	r2, [r3, #24]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f042 0208 	orr.w	r2, r2, #8
 800595a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699a      	ldr	r2, [r3, #24]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f022 0204 	bic.w	r2, r2, #4
 800596a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6999      	ldr	r1, [r3, #24]
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	691a      	ldr	r2, [r3, #16]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	430a      	orrs	r2, r1
 800597c:	619a      	str	r2, [r3, #24]
      break;
 800597e:	e064      	b.n	8005a4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68b9      	ldr	r1, [r7, #8]
 8005986:	4618      	mov	r0, r3
 8005988:	f000 fa68 	bl	8005e5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	699a      	ldr	r2, [r3, #24]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800599a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	699a      	ldr	r2, [r3, #24]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6999      	ldr	r1, [r3, #24]
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	021a      	lsls	r2, r3, #8
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	430a      	orrs	r2, r1
 80059be:	619a      	str	r2, [r3, #24]
      break;
 80059c0:	e043      	b.n	8005a4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68b9      	ldr	r1, [r7, #8]
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fabd 	bl	8005f48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69da      	ldr	r2, [r3, #28]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f042 0208 	orr.w	r2, r2, #8
 80059dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	69da      	ldr	r2, [r3, #28]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 0204 	bic.w	r2, r2, #4
 80059ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69d9      	ldr	r1, [r3, #28]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	691a      	ldr	r2, [r3, #16]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	430a      	orrs	r2, r1
 80059fe:	61da      	str	r2, [r3, #28]
      break;
 8005a00:	e023      	b.n	8005a4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68b9      	ldr	r1, [r7, #8]
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f000 fb11 	bl	8006030 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	69da      	ldr	r2, [r3, #28]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	69da      	ldr	r2, [r3, #28]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	69d9      	ldr	r1, [r3, #28]
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	021a      	lsls	r2, r3, #8
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	61da      	str	r2, [r3, #28]
      break;
 8005a42:	e002      	b.n	8005a4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	75fb      	strb	r3, [r7, #23]
      break;
 8005a48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3718      	adds	r7, #24
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a66:	2300      	movs	r3, #0
 8005a68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d101      	bne.n	8005a78 <HAL_TIM_ConfigClockSource+0x1c>
 8005a74:	2302      	movs	r3, #2
 8005a76:	e0b4      	b.n	8005be2 <HAL_TIM_ConfigClockSource+0x186>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ab0:	d03e      	beq.n	8005b30 <HAL_TIM_ConfigClockSource+0xd4>
 8005ab2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ab6:	f200 8087 	bhi.w	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005aba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005abe:	f000 8086 	beq.w	8005bce <HAL_TIM_ConfigClockSource+0x172>
 8005ac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ac6:	d87f      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac8:	2b70      	cmp	r3, #112	; 0x70
 8005aca:	d01a      	beq.n	8005b02 <HAL_TIM_ConfigClockSource+0xa6>
 8005acc:	2b70      	cmp	r3, #112	; 0x70
 8005ace:	d87b      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ad0:	2b60      	cmp	r3, #96	; 0x60
 8005ad2:	d050      	beq.n	8005b76 <HAL_TIM_ConfigClockSource+0x11a>
 8005ad4:	2b60      	cmp	r3, #96	; 0x60
 8005ad6:	d877      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ad8:	2b50      	cmp	r3, #80	; 0x50
 8005ada:	d03c      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0xfa>
 8005adc:	2b50      	cmp	r3, #80	; 0x50
 8005ade:	d873      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ae0:	2b40      	cmp	r3, #64	; 0x40
 8005ae2:	d058      	beq.n	8005b96 <HAL_TIM_ConfigClockSource+0x13a>
 8005ae4:	2b40      	cmp	r3, #64	; 0x40
 8005ae6:	d86f      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ae8:	2b30      	cmp	r3, #48	; 0x30
 8005aea:	d064      	beq.n	8005bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8005aec:	2b30      	cmp	r3, #48	; 0x30
 8005aee:	d86b      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005af0:	2b20      	cmp	r3, #32
 8005af2:	d060      	beq.n	8005bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8005af4:	2b20      	cmp	r3, #32
 8005af6:	d867      	bhi.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d05c      	beq.n	8005bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8005afc:	2b10      	cmp	r3, #16
 8005afe:	d05a      	beq.n	8005bb6 <HAL_TIM_ConfigClockSource+0x15a>
 8005b00:	e062      	b.n	8005bc8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6818      	ldr	r0, [r3, #0]
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	6899      	ldr	r1, [r3, #8]
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	f000 fb5d 	bl	80061d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	609a      	str	r2, [r3, #8]
      break;
 8005b2e:	e04f      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6818      	ldr	r0, [r3, #0]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	6899      	ldr	r1, [r3, #8]
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	685a      	ldr	r2, [r3, #4]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	f000 fb46 	bl	80061d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689a      	ldr	r2, [r3, #8]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b52:	609a      	str	r2, [r3, #8]
      break;
 8005b54:	e03c      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6818      	ldr	r0, [r3, #0]
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	6859      	ldr	r1, [r3, #4]
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	461a      	mov	r2, r3
 8005b64:	f000 faba 	bl	80060dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2150      	movs	r1, #80	; 0x50
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f000 fb13 	bl	800619a <TIM_ITRx_SetConfig>
      break;
 8005b74:	e02c      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6818      	ldr	r0, [r3, #0]
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	6859      	ldr	r1, [r3, #4]
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	461a      	mov	r2, r3
 8005b84:	f000 fad9 	bl	800613a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2160      	movs	r1, #96	; 0x60
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 fb03 	bl	800619a <TIM_ITRx_SetConfig>
      break;
 8005b94:	e01c      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6818      	ldr	r0, [r3, #0]
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	6859      	ldr	r1, [r3, #4]
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	f000 fa9a 	bl	80060dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	2140      	movs	r1, #64	; 0x40
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f000 faf3 	bl	800619a <TIM_ITRx_SetConfig>
      break;
 8005bb4:	e00c      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	4610      	mov	r0, r2
 8005bc2:	f000 faea 	bl	800619a <TIM_ITRx_SetConfig>
      break;
 8005bc6:	e003      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	73fb      	strb	r3, [r7, #15]
      break;
 8005bcc:	e000      	b.n	8005bd0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005bce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bea:	b480      	push	{r7}
 8005bec:	b083      	sub	sp, #12
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bf2:	bf00      	nop
 8005bf4:	370c      	adds	r7, #12
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr

08005bfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bfe:	b480      	push	{r7}
 8005c00:	b083      	sub	sp, #12
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr

08005c12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c12:	b480      	push	{r7}
 8005c14:	b083      	sub	sp, #12
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c1a:	bf00      	nop
 8005c1c:	370c      	adds	r7, #12
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr

08005c26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b083      	sub	sp, #12
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c2e:	bf00      	nop
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
	...

08005c3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a40      	ldr	r2, [pc, #256]	; (8005d50 <TIM_Base_SetConfig+0x114>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d013      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c5a:	d00f      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a3d      	ldr	r2, [pc, #244]	; (8005d54 <TIM_Base_SetConfig+0x118>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d00b      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a3c      	ldr	r2, [pc, #240]	; (8005d58 <TIM_Base_SetConfig+0x11c>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d007      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a3b      	ldr	r2, [pc, #236]	; (8005d5c <TIM_Base_SetConfig+0x120>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d003      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a3a      	ldr	r2, [pc, #232]	; (8005d60 <TIM_Base_SetConfig+0x124>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d108      	bne.n	8005c8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a2f      	ldr	r2, [pc, #188]	; (8005d50 <TIM_Base_SetConfig+0x114>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d02b      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c9c:	d027      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a2c      	ldr	r2, [pc, #176]	; (8005d54 <TIM_Base_SetConfig+0x118>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d023      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a2b      	ldr	r2, [pc, #172]	; (8005d58 <TIM_Base_SetConfig+0x11c>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d01f      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a2a      	ldr	r2, [pc, #168]	; (8005d5c <TIM_Base_SetConfig+0x120>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d01b      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	4a29      	ldr	r2, [pc, #164]	; (8005d60 <TIM_Base_SetConfig+0x124>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d017      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4a28      	ldr	r2, [pc, #160]	; (8005d64 <TIM_Base_SetConfig+0x128>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d013      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a27      	ldr	r2, [pc, #156]	; (8005d68 <TIM_Base_SetConfig+0x12c>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d00f      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a26      	ldr	r2, [pc, #152]	; (8005d6c <TIM_Base_SetConfig+0x130>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d00b      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a25      	ldr	r2, [pc, #148]	; (8005d70 <TIM_Base_SetConfig+0x134>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d007      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a24      	ldr	r2, [pc, #144]	; (8005d74 <TIM_Base_SetConfig+0x138>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d003      	beq.n	8005cee <TIM_Base_SetConfig+0xb2>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a23      	ldr	r2, [pc, #140]	; (8005d78 <TIM_Base_SetConfig+0x13c>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d108      	bne.n	8005d00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a0a      	ldr	r2, [pc, #40]	; (8005d50 <TIM_Base_SetConfig+0x114>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d003      	beq.n	8005d34 <TIM_Base_SetConfig+0xf8>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a0c      	ldr	r2, [pc, #48]	; (8005d60 <TIM_Base_SetConfig+0x124>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d103      	bne.n	8005d3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	691a      	ldr	r2, [r3, #16]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	615a      	str	r2, [r3, #20]
}
 8005d42:	bf00      	nop
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	40010000 	.word	0x40010000
 8005d54:	40000400 	.word	0x40000400
 8005d58:	40000800 	.word	0x40000800
 8005d5c:	40000c00 	.word	0x40000c00
 8005d60:	40010400 	.word	0x40010400
 8005d64:	40014000 	.word	0x40014000
 8005d68:	40014400 	.word	0x40014400
 8005d6c:	40014800 	.word	0x40014800
 8005d70:	40001800 	.word	0x40001800
 8005d74:	40001c00 	.word	0x40001c00
 8005d78:	40002000 	.word	0x40002000

08005d7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	f023 0201 	bic.w	r2, r3, #1
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	699b      	ldr	r3, [r3, #24]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 0303 	bic.w	r3, r3, #3
 8005db2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	f023 0302 	bic.w	r3, r3, #2
 8005dc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a20      	ldr	r2, [pc, #128]	; (8005e54 <TIM_OC1_SetConfig+0xd8>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d003      	beq.n	8005de0 <TIM_OC1_SetConfig+0x64>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a1f      	ldr	r2, [pc, #124]	; (8005e58 <TIM_OC1_SetConfig+0xdc>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d10c      	bne.n	8005dfa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	f023 0308 	bic.w	r3, r3, #8
 8005de6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f023 0304 	bic.w	r3, r3, #4
 8005df8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a15      	ldr	r2, [pc, #84]	; (8005e54 <TIM_OC1_SetConfig+0xd8>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d003      	beq.n	8005e0a <TIM_OC1_SetConfig+0x8e>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a14      	ldr	r2, [pc, #80]	; (8005e58 <TIM_OC1_SetConfig+0xdc>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d111      	bne.n	8005e2e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	693a      	ldr	r2, [r7, #16]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	621a      	str	r2, [r3, #32]
}
 8005e48:	bf00      	nop
 8005e4a:	371c      	adds	r7, #28
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr
 8005e54:	40010000 	.word	0x40010000
 8005e58:	40010400 	.word	0x40010400

08005e5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b087      	sub	sp, #28
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	f023 0210 	bic.w	r2, r3, #16
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	021b      	lsls	r3, r3, #8
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f023 0320 	bic.w	r3, r3, #32
 8005ea6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	011b      	lsls	r3, r3, #4
 8005eae:	697a      	ldr	r2, [r7, #20]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a22      	ldr	r2, [pc, #136]	; (8005f40 <TIM_OC2_SetConfig+0xe4>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d003      	beq.n	8005ec4 <TIM_OC2_SetConfig+0x68>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4a21      	ldr	r2, [pc, #132]	; (8005f44 <TIM_OC2_SetConfig+0xe8>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d10d      	bne.n	8005ee0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005eca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	011b      	lsls	r3, r3, #4
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ede:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a17      	ldr	r2, [pc, #92]	; (8005f40 <TIM_OC2_SetConfig+0xe4>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d003      	beq.n	8005ef0 <TIM_OC2_SetConfig+0x94>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a16      	ldr	r2, [pc, #88]	; (8005f44 <TIM_OC2_SetConfig+0xe8>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d113      	bne.n	8005f18 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ef6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005efe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	685a      	ldr	r2, [r3, #4]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	621a      	str	r2, [r3, #32]
}
 8005f32:	bf00      	nop
 8005f34:	371c      	adds	r7, #28
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	40010000 	.word	0x40010000
 8005f44:	40010400 	.word	0x40010400

08005f48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	69db      	ldr	r3, [r3, #28]
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f023 0303 	bic.w	r3, r3, #3
 8005f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	021b      	lsls	r3, r3, #8
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a21      	ldr	r2, [pc, #132]	; (8006028 <TIM_OC3_SetConfig+0xe0>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d003      	beq.n	8005fae <TIM_OC3_SetConfig+0x66>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a20      	ldr	r2, [pc, #128]	; (800602c <TIM_OC3_SetConfig+0xe4>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d10d      	bne.n	8005fca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	021b      	lsls	r3, r3, #8
 8005fbc:	697a      	ldr	r2, [r7, #20]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a16      	ldr	r2, [pc, #88]	; (8006028 <TIM_OC3_SetConfig+0xe0>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d003      	beq.n	8005fda <TIM_OC3_SetConfig+0x92>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a15      	ldr	r2, [pc, #84]	; (800602c <TIM_OC3_SetConfig+0xe4>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d113      	bne.n	8006002 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fe0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fe8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	695b      	ldr	r3, [r3, #20]
 8005fee:	011b      	lsls	r3, r3, #4
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	011b      	lsls	r3, r3, #4
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	685a      	ldr	r2, [r3, #4]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	697a      	ldr	r2, [r7, #20]
 800601a:	621a      	str	r2, [r3, #32]
}
 800601c:	bf00      	nop
 800601e:	371c      	adds	r7, #28
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr
 8006028:	40010000 	.word	0x40010000
 800602c:	40010400 	.word	0x40010400

08006030 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006030:	b480      	push	{r7}
 8006032:	b087      	sub	sp, #28
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	69db      	ldr	r3, [r3, #28]
 8006056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800605e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006066:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	021b      	lsls	r3, r3, #8
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	4313      	orrs	r3, r2
 8006072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800607a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	031b      	lsls	r3, r3, #12
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	4313      	orrs	r3, r2
 8006086:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a12      	ldr	r2, [pc, #72]	; (80060d4 <TIM_OC4_SetConfig+0xa4>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d003      	beq.n	8006098 <TIM_OC4_SetConfig+0x68>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a11      	ldr	r2, [pc, #68]	; (80060d8 <TIM_OC4_SetConfig+0xa8>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d109      	bne.n	80060ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800609e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	019b      	lsls	r3, r3, #6
 80060a6:	697a      	ldr	r2, [r7, #20]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	621a      	str	r2, [r3, #32]
}
 80060c6:	bf00      	nop
 80060c8:	371c      	adds	r7, #28
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	40010000 	.word	0x40010000
 80060d8:	40010400 	.word	0x40010400

080060dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060dc:	b480      	push	{r7}
 80060de:	b087      	sub	sp, #28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6a1b      	ldr	r3, [r3, #32]
 80060ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6a1b      	ldr	r3, [r3, #32]
 80060f2:	f023 0201 	bic.w	r2, r3, #1
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	699b      	ldr	r3, [r3, #24]
 80060fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006106:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	011b      	lsls	r3, r3, #4
 800610c:	693a      	ldr	r2, [r7, #16]
 800610e:	4313      	orrs	r3, r2
 8006110:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	f023 030a 	bic.w	r3, r3, #10
 8006118:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800611a:	697a      	ldr	r2, [r7, #20]
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	4313      	orrs	r3, r2
 8006120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	621a      	str	r2, [r3, #32]
}
 800612e:	bf00      	nop
 8006130:	371c      	adds	r7, #28
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr

0800613a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800613a:	b480      	push	{r7}
 800613c:	b087      	sub	sp, #28
 800613e:	af00      	add	r7, sp, #0
 8006140:	60f8      	str	r0, [r7, #12]
 8006142:	60b9      	str	r1, [r7, #8]
 8006144:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6a1b      	ldr	r3, [r3, #32]
 800614a:	f023 0210 	bic.w	r2, r3, #16
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006164:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	031b      	lsls	r3, r3, #12
 800616a:	697a      	ldr	r2, [r7, #20]
 800616c:	4313      	orrs	r3, r2
 800616e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006176:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	011b      	lsls	r3, r3, #4
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	4313      	orrs	r3, r2
 8006180:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	621a      	str	r2, [r3, #32]
}
 800618e:	bf00      	nop
 8006190:	371c      	adds	r7, #28
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr

0800619a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800619a:	b480      	push	{r7}
 800619c:	b085      	sub	sp, #20
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
 80061a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061b2:	683a      	ldr	r2, [r7, #0]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	f043 0307 	orr.w	r3, r3, #7
 80061bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	609a      	str	r2, [r3, #8]
}
 80061c4:	bf00      	nop
 80061c6:	3714      	adds	r7, #20
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b087      	sub	sp, #28
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	607a      	str	r2, [r7, #4]
 80061dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	021a      	lsls	r2, r3, #8
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	431a      	orrs	r2, r3
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	697a      	ldr	r2, [r7, #20]
 8006202:	609a      	str	r2, [r3, #8]
}
 8006204:	bf00      	nop
 8006206:	371c      	adds	r7, #28
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr

08006210 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006210:	b480      	push	{r7}
 8006212:	b087      	sub	sp, #28
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	f003 031f 	and.w	r3, r3, #31
 8006222:	2201      	movs	r2, #1
 8006224:	fa02 f303 	lsl.w	r3, r2, r3
 8006228:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	6a1a      	ldr	r2, [r3, #32]
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	43db      	mvns	r3, r3
 8006232:	401a      	ands	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6a1a      	ldr	r2, [r3, #32]
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	f003 031f 	and.w	r3, r3, #31
 8006242:	6879      	ldr	r1, [r7, #4]
 8006244:	fa01 f303 	lsl.w	r3, r1, r3
 8006248:	431a      	orrs	r2, r3
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	621a      	str	r2, [r3, #32]
}
 800624e:	bf00      	nop
 8006250:	371c      	adds	r7, #28
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
	...

0800625c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800626c:	2b01      	cmp	r3, #1
 800626e:	d101      	bne.n	8006274 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006270:	2302      	movs	r3, #2
 8006272:	e05a      	b.n	800632a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800629a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a21      	ldr	r2, [pc, #132]	; (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d022      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062c0:	d01d      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a1d      	ldr	r2, [pc, #116]	; (800633c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d018      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a1b      	ldr	r2, [pc, #108]	; (8006340 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d013      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a1a      	ldr	r2, [pc, #104]	; (8006344 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d00e      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a18      	ldr	r2, [pc, #96]	; (8006348 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d009      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a17      	ldr	r2, [pc, #92]	; (800634c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d004      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a15      	ldr	r2, [pc, #84]	; (8006350 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d10c      	bne.n	8006318 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006304:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	4313      	orrs	r3, r2
 800630e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3714      	adds	r7, #20
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	40010000 	.word	0x40010000
 800633c:	40000400 	.word	0x40000400
 8006340:	40000800 	.word	0x40000800
 8006344:	40000c00 	.word	0x40000c00
 8006348:	40010400 	.word	0x40010400
 800634c:	40014000 	.word	0x40014000
 8006350:	40001800 	.word	0x40001800

08006354 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006368:	b480      	push	{r7}
 800636a:	b083      	sub	sp, #12
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006370:	bf00      	nop
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b082      	sub	sp, #8
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d101      	bne.n	800638e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e03f      	b.n	800640e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006394:	b2db      	uxtb	r3, r3
 8006396:	2b00      	cmp	r3, #0
 8006398:	d106      	bne.n	80063a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f7fb ff6a 	bl	800227c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2224      	movs	r2, #36	; 0x24
 80063ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68da      	ldr	r2, [r3, #12]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f001 f8d3 	bl	800756c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	691a      	ldr	r2, [r3, #16]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	695a      	ldr	r2, [r3, #20]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68da      	ldr	r2, [r3, #12]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2220      	movs	r2, #32
 8006400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2220      	movs	r2, #32
 8006408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3708      	adds	r7, #8
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006416:	b580      	push	{r7, lr}
 8006418:	b08a      	sub	sp, #40	; 0x28
 800641a:	af02      	add	r7, sp, #8
 800641c:	60f8      	str	r0, [r7, #12]
 800641e:	60b9      	str	r1, [r7, #8]
 8006420:	603b      	str	r3, [r7, #0]
 8006422:	4613      	mov	r3, r2
 8006424:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006426:	2300      	movs	r3, #0
 8006428:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b20      	cmp	r3, #32
 8006434:	d17c      	bne.n	8006530 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <HAL_UART_Transmit+0x2c>
 800643c:	88fb      	ldrh	r3, [r7, #6]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d101      	bne.n	8006446 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e075      	b.n	8006532 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800644c:	2b01      	cmp	r3, #1
 800644e:	d101      	bne.n	8006454 <HAL_UART_Transmit+0x3e>
 8006450:	2302      	movs	r3, #2
 8006452:	e06e      	b.n	8006532 <HAL_UART_Transmit+0x11c>
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2221      	movs	r2, #33	; 0x21
 8006466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800646a:	f7fc f9a7 	bl	80027bc <HAL_GetTick>
 800646e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	88fa      	ldrh	r2, [r7, #6]
 8006474:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	88fa      	ldrh	r2, [r7, #6]
 800647a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006484:	d108      	bne.n	8006498 <HAL_UART_Transmit+0x82>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	691b      	ldr	r3, [r3, #16]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d104      	bne.n	8006498 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800648e:	2300      	movs	r3, #0
 8006490:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	61bb      	str	r3, [r7, #24]
 8006496:	e003      	b.n	80064a0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800649c:	2300      	movs	r3, #0
 800649e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80064a8:	e02a      	b.n	8006500 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	2200      	movs	r2, #0
 80064b2:	2180      	movs	r1, #128	; 0x80
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f000 fd8e 	bl	8006fd6 <UART_WaitOnFlagUntilTimeout>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80064c0:	2303      	movs	r3, #3
 80064c2:	e036      	b.n	8006532 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d10b      	bne.n	80064e2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	881b      	ldrh	r3, [r3, #0]
 80064ce:	461a      	mov	r2, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	3302      	adds	r3, #2
 80064de:	61bb      	str	r3, [r7, #24]
 80064e0:	e007      	b.n	80064f2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	781a      	ldrb	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	3301      	adds	r3, #1
 80064f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	3b01      	subs	r3, #1
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006504:	b29b      	uxth	r3, r3
 8006506:	2b00      	cmp	r3, #0
 8006508:	d1cf      	bne.n	80064aa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	2200      	movs	r2, #0
 8006512:	2140      	movs	r1, #64	; 0x40
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 fd5e 	bl	8006fd6 <UART_WaitOnFlagUntilTimeout>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d001      	beq.n	8006524 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	e006      	b.n	8006532 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2220      	movs	r2, #32
 8006528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800652c:	2300      	movs	r3, #0
 800652e:	e000      	b.n	8006532 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006530:	2302      	movs	r3, #2
  }
}
 8006532:	4618      	mov	r0, r3
 8006534:	3720      	adds	r7, #32
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
	...

0800653c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b08c      	sub	sp, #48	; 0x30
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	4613      	mov	r3, r2
 8006548:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b20      	cmp	r3, #32
 8006554:	d165      	bne.n	8006622 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d002      	beq.n	8006562 <HAL_UART_Transmit_DMA+0x26>
 800655c:	88fb      	ldrh	r3, [r7, #6]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d101      	bne.n	8006566 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e05e      	b.n	8006624 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800656c:	2b01      	cmp	r3, #1
 800656e:	d101      	bne.n	8006574 <HAL_UART_Transmit_DMA+0x38>
 8006570:	2302      	movs	r3, #2
 8006572:	e057      	b.n	8006624 <HAL_UART_Transmit_DMA+0xe8>
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	88fa      	ldrh	r2, [r7, #6]
 8006586:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	88fa      	ldrh	r2, [r7, #6]
 800658c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2200      	movs	r2, #0
 8006592:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2221      	movs	r2, #33	; 0x21
 8006598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065a0:	4a22      	ldr	r2, [pc, #136]	; (800662c <HAL_UART_Transmit_DMA+0xf0>)
 80065a2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065a8:	4a21      	ldr	r2, [pc, #132]	; (8006630 <HAL_UART_Transmit_DMA+0xf4>)
 80065aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065b0:	4a20      	ldr	r2, [pc, #128]	; (8006634 <HAL_UART_Transmit_DMA+0xf8>)
 80065b2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065b8:	2200      	movs	r2, #0
 80065ba:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80065bc:	f107 0308 	add.w	r3, r7, #8
 80065c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80065c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c8:	6819      	ldr	r1, [r3, #0]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	3304      	adds	r3, #4
 80065d0:	461a      	mov	r2, r3
 80065d2:	88fb      	ldrh	r3, [r7, #6]
 80065d4:	f7fd fbc1 	bl	8003d5a <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80065e0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	3314      	adds	r3, #20
 80065f0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	e853 3f00 	ldrex	r3, [r3]
 80065f8:	617b      	str	r3, [r7, #20]
   return(result);
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006600:	62bb      	str	r3, [r7, #40]	; 0x28
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	3314      	adds	r3, #20
 8006608:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800660a:	627a      	str	r2, [r7, #36]	; 0x24
 800660c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660e:	6a39      	ldr	r1, [r7, #32]
 8006610:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006612:	e841 2300 	strex	r3, r2, [r1]
 8006616:	61fb      	str	r3, [r7, #28]
   return(result);
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1e5      	bne.n	80065ea <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800661e:	2300      	movs	r3, #0
 8006620:	e000      	b.n	8006624 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8006622:	2302      	movs	r3, #2
  }
}
 8006624:	4618      	mov	r0, r3
 8006626:	3730      	adds	r7, #48	; 0x30
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}
 800662c:	08006d31 	.word	0x08006d31
 8006630:	08006dcb 	.word	0x08006dcb
 8006634:	08006f43 	.word	0x08006f43

08006638 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	4613      	mov	r3, r2
 8006644:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b20      	cmp	r3, #32
 8006650:	d11d      	bne.n	800668e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d002      	beq.n	800665e <HAL_UART_Receive_DMA+0x26>
 8006658:	88fb      	ldrh	r3, [r7, #6]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e016      	b.n	8006690 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006668:	2b01      	cmp	r3, #1
 800666a:	d101      	bne.n	8006670 <HAL_UART_Receive_DMA+0x38>
 800666c:	2302      	movs	r3, #2
 800666e:	e00f      	b.n	8006690 <HAL_UART_Receive_DMA+0x58>
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800667e:	88fb      	ldrh	r3, [r7, #6]
 8006680:	461a      	mov	r2, r3
 8006682:	68b9      	ldr	r1, [r7, #8]
 8006684:	68f8      	ldr	r0, [r7, #12]
 8006686:	f000 fd15 	bl	80070b4 <UART_Start_Receive_DMA>
 800668a:	4603      	mov	r3, r0
 800668c:	e000      	b.n	8006690 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800668e:	2302      	movs	r3, #2
  }
}
 8006690:	4618      	mov	r0, r3
 8006692:	3710      	adds	r7, #16
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b090      	sub	sp, #64	; 0x40
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80066a0:	2300      	movs	r3, #0
 80066a2:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ae:	2b80      	cmp	r3, #128	; 0x80
 80066b0:	bf0c      	ite	eq
 80066b2:	2301      	moveq	r3, #1
 80066b4:	2300      	movne	r3, #0
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b21      	cmp	r3, #33	; 0x21
 80066c4:	d128      	bne.n	8006718 <HAL_UART_DMAStop+0x80>
 80066c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d025      	beq.n	8006718 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	3314      	adds	r3, #20
 80066d2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d6:	e853 3f00 	ldrex	r3, [r3]
 80066da:	623b      	str	r3, [r7, #32]
   return(result);
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3314      	adds	r3, #20
 80066ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066ec:	633a      	str	r2, [r7, #48]	; 0x30
 80066ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066f4:	e841 2300 	strex	r3, r2, [r1]
 80066f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80066fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1e5      	bne.n	80066cc <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006704:	2b00      	cmp	r3, #0
 8006706:	d004      	beq.n	8006712 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670c:	4618      	mov	r0, r3
 800670e:	f7fd fb7c 	bl	8003e0a <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 fd68 	bl	80071e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006722:	2b40      	cmp	r3, #64	; 0x40
 8006724:	bf0c      	ite	eq
 8006726:	2301      	moveq	r3, #1
 8006728:	2300      	movne	r3, #0
 800672a:	b2db      	uxtb	r3, r3
 800672c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006734:	b2db      	uxtb	r3, r3
 8006736:	2b22      	cmp	r3, #34	; 0x22
 8006738:	d128      	bne.n	800678c <HAL_UART_DMAStop+0xf4>
 800673a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800673c:	2b00      	cmp	r3, #0
 800673e:	d025      	beq.n	800678c <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	3314      	adds	r3, #20
 8006746:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	e853 3f00 	ldrex	r3, [r3]
 800674e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006756:	637b      	str	r3, [r7, #52]	; 0x34
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	3314      	adds	r3, #20
 800675e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006760:	61fa      	str	r2, [r7, #28]
 8006762:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006764:	69b9      	ldr	r1, [r7, #24]
 8006766:	69fa      	ldr	r2, [r7, #28]
 8006768:	e841 2300 	strex	r3, r2, [r1]
 800676c:	617b      	str	r3, [r7, #20]
   return(result);
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1e5      	bne.n	8006740 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006778:	2b00      	cmp	r3, #0
 800677a:	d004      	beq.n	8006786 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006780:	4618      	mov	r0, r3
 8006782:	f7fd fb42 	bl	8003e0a <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 fd56 	bl	8007238 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3740      	adds	r7, #64	; 0x40
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
	...

08006798 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b0ba      	sub	sp, #232	; 0xe8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	695b      	ldr	r3, [r3, #20]
 80067ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80067be:	2300      	movs	r3, #0
 80067c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80067c4:	2300      	movs	r3, #0
 80067c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80067ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ce:	f003 030f 	and.w	r3, r3, #15
 80067d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80067d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d10f      	bne.n	80067fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067e2:	f003 0320 	and.w	r3, r3, #32
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d009      	beq.n	80067fe <HAL_UART_IRQHandler+0x66>
 80067ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067ee:	f003 0320 	and.w	r3, r3, #32
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d003      	beq.n	80067fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 fdfd 	bl	80073f6 <UART_Receive_IT>
      return;
 80067fc:	e256      	b.n	8006cac <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80067fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006802:	2b00      	cmp	r3, #0
 8006804:	f000 80de 	beq.w	80069c4 <HAL_UART_IRQHandler+0x22c>
 8006808:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800680c:	f003 0301 	and.w	r3, r3, #1
 8006810:	2b00      	cmp	r3, #0
 8006812:	d106      	bne.n	8006822 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006818:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800681c:	2b00      	cmp	r3, #0
 800681e:	f000 80d1 	beq.w	80069c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00b      	beq.n	8006846 <HAL_UART_IRQHandler+0xae>
 800682e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006832:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006836:	2b00      	cmp	r3, #0
 8006838:	d005      	beq.n	8006846 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683e:	f043 0201 	orr.w	r2, r3, #1
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800684a:	f003 0304 	and.w	r3, r3, #4
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00b      	beq.n	800686a <HAL_UART_IRQHandler+0xd2>
 8006852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d005      	beq.n	800686a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006862:	f043 0202 	orr.w	r2, r3, #2
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800686a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00b      	beq.n	800688e <HAL_UART_IRQHandler+0xf6>
 8006876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800687a:	f003 0301 	and.w	r3, r3, #1
 800687e:	2b00      	cmp	r3, #0
 8006880:	d005      	beq.n	800688e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006886:	f043 0204 	orr.w	r2, r3, #4
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800688e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006892:	f003 0308 	and.w	r3, r3, #8
 8006896:	2b00      	cmp	r3, #0
 8006898:	d011      	beq.n	80068be <HAL_UART_IRQHandler+0x126>
 800689a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800689e:	f003 0320 	and.w	r3, r3, #32
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d105      	bne.n	80068b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80068a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d005      	beq.n	80068be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b6:	f043 0208 	orr.w	r2, r3, #8
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f000 81ed 	beq.w	8006ca2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068cc:	f003 0320 	and.w	r3, r3, #32
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d008      	beq.n	80068e6 <HAL_UART_IRQHandler+0x14e>
 80068d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068d8:	f003 0320 	and.w	r3, r3, #32
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d002      	beq.n	80068e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 fd88 	bl	80073f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f0:	2b40      	cmp	r3, #64	; 0x40
 80068f2:	bf0c      	ite	eq
 80068f4:	2301      	moveq	r3, #1
 80068f6:	2300      	movne	r3, #0
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006902:	f003 0308 	and.w	r3, r3, #8
 8006906:	2b00      	cmp	r3, #0
 8006908:	d103      	bne.n	8006912 <HAL_UART_IRQHandler+0x17a>
 800690a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800690e:	2b00      	cmp	r3, #0
 8006910:	d04f      	beq.n	80069b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 fc90 	bl	8007238 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006922:	2b40      	cmp	r3, #64	; 0x40
 8006924:	d141      	bne.n	80069aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	3314      	adds	r3, #20
 800692c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006930:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006934:	e853 3f00 	ldrex	r3, [r3]
 8006938:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800693c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006940:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006944:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3314      	adds	r3, #20
 800694e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006952:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006956:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800695e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006962:	e841 2300 	strex	r3, r2, [r1]
 8006966:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800696a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d1d9      	bne.n	8006926 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006976:	2b00      	cmp	r3, #0
 8006978:	d013      	beq.n	80069a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697e:	4a7d      	ldr	r2, [pc, #500]	; (8006b74 <HAL_UART_IRQHandler+0x3dc>)
 8006980:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006986:	4618      	mov	r0, r3
 8006988:	f7fd faaf 	bl	8003eea <HAL_DMA_Abort_IT>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d016      	beq.n	80069c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800699c:	4610      	mov	r0, r2
 800699e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a0:	e00e      	b.n	80069c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f9ae 	bl	8006d04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a8:	e00a      	b.n	80069c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f9aa 	bl	8006d04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069b0:	e006      	b.n	80069c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 f9a6 	bl	8006d04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80069be:	e170      	b.n	8006ca2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c0:	bf00      	nop
    return;
 80069c2:	e16e      	b.n	8006ca2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	f040 814a 	bne.w	8006c62 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80069ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069d2:	f003 0310 	and.w	r3, r3, #16
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f000 8143 	beq.w	8006c62 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80069dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069e0:	f003 0310 	and.w	r3, r3, #16
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f000 813c 	beq.w	8006c62 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069ea:	2300      	movs	r3, #0
 80069ec:	60bb      	str	r3, [r7, #8]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	60bb      	str	r3, [r7, #8]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	60bb      	str	r3, [r7, #8]
 80069fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	695b      	ldr	r3, [r3, #20]
 8006a06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a0a:	2b40      	cmp	r3, #64	; 0x40
 8006a0c:	f040 80b4 	bne.w	8006b78 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f000 8140 	beq.w	8006ca6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006a2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	f080 8139 	bcs.w	8006ca6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a3a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a40:	69db      	ldr	r3, [r3, #28]
 8006a42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a46:	f000 8088 	beq.w	8006b5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	330c      	adds	r3, #12
 8006a50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006a60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	330c      	adds	r3, #12
 8006a72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006a76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006a82:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006a86:	e841 2300 	strex	r3, r2, [r1]
 8006a8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006a8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1d9      	bne.n	8006a4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	3314      	adds	r3, #20
 8006a9c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006aa0:	e853 3f00 	ldrex	r3, [r3]
 8006aa4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006aa6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006aa8:	f023 0301 	bic.w	r3, r3, #1
 8006aac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3314      	adds	r3, #20
 8006ab6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006aba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006abe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006ac2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006ac6:	e841 2300 	strex	r3, r2, [r1]
 8006aca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006acc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1e1      	bne.n	8006a96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	3314      	adds	r3, #20
 8006ad8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ada:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006adc:	e853 3f00 	ldrex	r3, [r3]
 8006ae0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006ae2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ae4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	3314      	adds	r3, #20
 8006af2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006af6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006af8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006afc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006afe:	e841 2300 	strex	r3, r2, [r1]
 8006b02:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d1e3      	bne.n	8006ad2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2220      	movs	r2, #32
 8006b0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	330c      	adds	r3, #12
 8006b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b22:	e853 3f00 	ldrex	r3, [r3]
 8006b26:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b2a:	f023 0310 	bic.w	r3, r3, #16
 8006b2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	330c      	adds	r3, #12
 8006b38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006b3c:	65ba      	str	r2, [r7, #88]	; 0x58
 8006b3e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b40:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b42:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b44:	e841 2300 	strex	r3, r2, [r1]
 8006b48:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1e3      	bne.n	8006b18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b54:	4618      	mov	r0, r3
 8006b56:	f7fd f958 	bl	8003e0a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	1ad3      	subs	r3, r2, r3
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	4619      	mov	r1, r3
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f8d4 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b70:	e099      	b.n	8006ca6 <HAL_UART_IRQHandler+0x50e>
 8006b72:	bf00      	nop
 8006b74:	080072ff 	.word	0x080072ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	f000 808b 	beq.w	8006caa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006b94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	f000 8086 	beq.w	8006caa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	330c      	adds	r3, #12
 8006ba4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba8:	e853 3f00 	ldrex	r3, [r3]
 8006bac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bb0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006bb4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	330c      	adds	r3, #12
 8006bbe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006bc2:	647a      	str	r2, [r7, #68]	; 0x44
 8006bc4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006bc8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006bca:	e841 2300 	strex	r3, r2, [r1]
 8006bce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006bd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1e3      	bne.n	8006b9e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	3314      	adds	r3, #20
 8006bdc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be0:	e853 3f00 	ldrex	r3, [r3]
 8006be4:	623b      	str	r3, [r7, #32]
   return(result);
 8006be6:	6a3b      	ldr	r3, [r7, #32]
 8006be8:	f023 0301 	bic.w	r3, r3, #1
 8006bec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	3314      	adds	r3, #20
 8006bf6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006bfa:	633a      	str	r2, [r7, #48]	; 0x30
 8006bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c02:	e841 2300 	strex	r3, r2, [r1]
 8006c06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d1e3      	bne.n	8006bd6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2220      	movs	r2, #32
 8006c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	330c      	adds	r3, #12
 8006c22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	e853 3f00 	ldrex	r3, [r3]
 8006c2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f023 0310 	bic.w	r3, r3, #16
 8006c32:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	330c      	adds	r3, #12
 8006c3c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006c40:	61fa      	str	r2, [r7, #28]
 8006c42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c44:	69b9      	ldr	r1, [r7, #24]
 8006c46:	69fa      	ldr	r2, [r7, #28]
 8006c48:	e841 2300 	strex	r3, r2, [r1]
 8006c4c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1e3      	bne.n	8006c1c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c58:	4619      	mov	r1, r3
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 f85c 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c60:	e023      	b.n	8006caa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d009      	beq.n	8006c82 <HAL_UART_IRQHandler+0x4ea>
 8006c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d003      	beq.n	8006c82 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 fb53 	bl	8007326 <UART_Transmit_IT>
    return;
 8006c80:	e014      	b.n	8006cac <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00e      	beq.n	8006cac <HAL_UART_IRQHandler+0x514>
 8006c8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d008      	beq.n	8006cac <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 fb93 	bl	80073c6 <UART_EndTransmit_IT>
    return;
 8006ca0:	e004      	b.n	8006cac <HAL_UART_IRQHandler+0x514>
    return;
 8006ca2:	bf00      	nop
 8006ca4:	e002      	b.n	8006cac <HAL_UART_IRQHandler+0x514>
      return;
 8006ca6:	bf00      	nop
 8006ca8:	e000      	b.n	8006cac <HAL_UART_IRQHandler+0x514>
      return;
 8006caa:	bf00      	nop
  }
}
 8006cac:	37e8      	adds	r7, #232	; 0xe8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop

08006cb4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006cbc:	bf00      	nop
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006ce4:	bf00      	nop
 8006ce6:	370c      	adds	r7, #12
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b083      	sub	sp, #12
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006cf8:	bf00      	nop
 8006cfa:	370c      	adds	r7, #12
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr

08006d04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d0c:	bf00      	nop
 8006d0e:	370c      	adds	r7, #12
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	460b      	mov	r3, r1
 8006d22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b090      	sub	sp, #64	; 0x40
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d137      	bne.n	8006dbc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006d4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d4e:	2200      	movs	r2, #0
 8006d50:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	3314      	adds	r3, #20
 8006d58:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5c:	e853 3f00 	ldrex	r3, [r3]
 8006d60:	623b      	str	r3, [r7, #32]
   return(result);
 8006d62:	6a3b      	ldr	r3, [r7, #32]
 8006d64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d68:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	3314      	adds	r3, #20
 8006d70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d72:	633a      	str	r2, [r7, #48]	; 0x30
 8006d74:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d7a:	e841 2300 	strex	r3, r2, [r1]
 8006d7e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d1e5      	bne.n	8006d52 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	330c      	adds	r3, #12
 8006d8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	e853 3f00 	ldrex	r3, [r3]
 8006d94:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d9c:	637b      	str	r3, [r7, #52]	; 0x34
 8006d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	330c      	adds	r3, #12
 8006da4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006da6:	61fa      	str	r2, [r7, #28]
 8006da8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006daa:	69b9      	ldr	r1, [r7, #24]
 8006dac:	69fa      	ldr	r2, [r7, #28]
 8006dae:	e841 2300 	strex	r3, r2, [r1]
 8006db2:	617b      	str	r3, [r7, #20]
   return(result);
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1e5      	bne.n	8006d86 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006dba:	e002      	b.n	8006dc2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006dbc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006dbe:	f7ff ff79 	bl	8006cb4 <HAL_UART_TxCpltCallback>
}
 8006dc2:	bf00      	nop
 8006dc4:	3740      	adds	r7, #64	; 0x40
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b084      	sub	sp, #16
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006dd8:	68f8      	ldr	r0, [r7, #12]
 8006dda:	f7ff ff75 	bl	8006cc8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dde:	bf00      	nop
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006de6:	b580      	push	{r7, lr}
 8006de8:	b09c      	sub	sp, #112	; 0x70
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006df2:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d172      	bne.n	8006ee8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006e02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e04:	2200      	movs	r2, #0
 8006e06:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	330c      	adds	r3, #12
 8006e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e12:	e853 3f00 	ldrex	r3, [r3]
 8006e16:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006e18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006e20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	330c      	adds	r3, #12
 8006e26:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006e28:	65ba      	str	r2, [r7, #88]	; 0x58
 8006e2a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006e2e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006e30:	e841 2300 	strex	r3, r2, [r1]
 8006e34:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006e36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1e5      	bne.n	8006e08 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3314      	adds	r3, #20
 8006e42:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e46:	e853 3f00 	ldrex	r3, [r3]
 8006e4a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e4e:	f023 0301 	bic.w	r3, r3, #1
 8006e52:	667b      	str	r3, [r7, #100]	; 0x64
 8006e54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	3314      	adds	r3, #20
 8006e5a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006e5c:	647a      	str	r2, [r7, #68]	; 0x44
 8006e5e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e60:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e64:	e841 2300 	strex	r3, r2, [r1]
 8006e68:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1e5      	bne.n	8006e3c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3314      	adds	r3, #20
 8006e76:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7a:	e853 3f00 	ldrex	r3, [r3]
 8006e7e:	623b      	str	r3, [r7, #32]
   return(result);
 8006e80:	6a3b      	ldr	r3, [r7, #32]
 8006e82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e86:	663b      	str	r3, [r7, #96]	; 0x60
 8006e88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3314      	adds	r3, #20
 8006e8e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006e90:	633a      	str	r2, [r7, #48]	; 0x30
 8006e92:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e94:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e98:	e841 2300 	strex	r3, r2, [r1]
 8006e9c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1e5      	bne.n	8006e70 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d119      	bne.n	8006ee8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	330c      	adds	r3, #12
 8006eba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	e853 3f00 	ldrex	r3, [r3]
 8006ec2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f023 0310 	bic.w	r3, r3, #16
 8006eca:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ecc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	330c      	adds	r3, #12
 8006ed2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006ed4:	61fa      	str	r2, [r7, #28]
 8006ed6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed8:	69b9      	ldr	r1, [r7, #24]
 8006eda:	69fa      	ldr	r2, [r7, #28]
 8006edc:	e841 2300 	strex	r3, r2, [r1]
 8006ee0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d1e5      	bne.n	8006eb4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ee8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d106      	bne.n	8006efe <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ef0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ef2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006ef8:	f7ff ff0e 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006efc:	e002      	b.n	8006f04 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006efe:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006f00:	f7ff feec 	bl	8006cdc <HAL_UART_RxCpltCallback>
}
 8006f04:	bf00      	nop
 8006f06:	3770      	adds	r7, #112	; 0x70
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f18:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d108      	bne.n	8006f34 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f26:	085b      	lsrs	r3, r3, #1
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	68f8      	ldr	r0, [r7, #12]
 8006f2e:	f7ff fef3 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f32:	e002      	b.n	8006f3a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f7ff fedb 	bl	8006cf0 <HAL_UART_RxHalfCpltCallback>
}
 8006f3a:	bf00      	nop
 8006f3c:	3710      	adds	r7, #16
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b084      	sub	sp, #16
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f52:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f5e:	2b80      	cmp	r3, #128	; 0x80
 8006f60:	bf0c      	ite	eq
 8006f62:	2301      	moveq	r3, #1
 8006f64:	2300      	movne	r3, #0
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	2b21      	cmp	r3, #33	; 0x21
 8006f74:	d108      	bne.n	8006f88 <UART_DMAError+0x46>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d005      	beq.n	8006f88 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006f82:	68b8      	ldr	r0, [r7, #8]
 8006f84:	f000 f930 	bl	80071e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	695b      	ldr	r3, [r3, #20]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f92:	2b40      	cmp	r3, #64	; 0x40
 8006f94:	bf0c      	ite	eq
 8006f96:	2301      	moveq	r3, #1
 8006f98:	2300      	movne	r3, #0
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	2b22      	cmp	r3, #34	; 0x22
 8006fa8:	d108      	bne.n	8006fbc <UART_DMAError+0x7a>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d005      	beq.n	8006fbc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006fb6:	68b8      	ldr	r0, [r7, #8]
 8006fb8:	f000 f93e 	bl	8007238 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc0:	f043 0210 	orr.w	r2, r3, #16
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fc8:	68b8      	ldr	r0, [r7, #8]
 8006fca:	f7ff fe9b 	bl	8006d04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fce:	bf00      	nop
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b090      	sub	sp, #64	; 0x40
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	60f8      	str	r0, [r7, #12]
 8006fde:	60b9      	str	r1, [r7, #8]
 8006fe0:	603b      	str	r3, [r7, #0]
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fe6:	e050      	b.n	800708a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fe8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fee:	d04c      	beq.n	800708a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006ff0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d007      	beq.n	8007006 <UART_WaitOnFlagUntilTimeout+0x30>
 8006ff6:	f7fb fbe1 	bl	80027bc <HAL_GetTick>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007002:	429a      	cmp	r2, r3
 8007004:	d241      	bcs.n	800708a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	330c      	adds	r3, #12
 800700c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007010:	e853 3f00 	ldrex	r3, [r3]
 8007014:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007018:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800701c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	330c      	adds	r3, #12
 8007024:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007026:	637a      	str	r2, [r7, #52]	; 0x34
 8007028:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800702c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800702e:	e841 2300 	strex	r3, r2, [r1]
 8007032:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1e5      	bne.n	8007006 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	3314      	adds	r3, #20
 8007040:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	e853 3f00 	ldrex	r3, [r3]
 8007048:	613b      	str	r3, [r7, #16]
   return(result);
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	f023 0301 	bic.w	r3, r3, #1
 8007050:	63bb      	str	r3, [r7, #56]	; 0x38
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3314      	adds	r3, #20
 8007058:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800705a:	623a      	str	r2, [r7, #32]
 800705c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705e:	69f9      	ldr	r1, [r7, #28]
 8007060:	6a3a      	ldr	r2, [r7, #32]
 8007062:	e841 2300 	strex	r3, r2, [r1]
 8007066:	61bb      	str	r3, [r7, #24]
   return(result);
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1e5      	bne.n	800703a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2220      	movs	r2, #32
 8007072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2220      	movs	r2, #32
 800707a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	e00f      	b.n	80070aa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	4013      	ands	r3, r2
 8007094:	68ba      	ldr	r2, [r7, #8]
 8007096:	429a      	cmp	r2, r3
 8007098:	bf0c      	ite	eq
 800709a:	2301      	moveq	r3, #1
 800709c:	2300      	movne	r3, #0
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	461a      	mov	r2, r3
 80070a2:	79fb      	ldrb	r3, [r7, #7]
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d09f      	beq.n	8006fe8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3740      	adds	r7, #64	; 0x40
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
	...

080070b4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b098      	sub	sp, #96	; 0x60
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	4613      	mov	r3, r2
 80070c0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80070c2:	68ba      	ldr	r2, [r7, #8]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	88fa      	ldrh	r2, [r7, #6]
 80070cc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2222      	movs	r2, #34	; 0x22
 80070d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e0:	4a3e      	ldr	r2, [pc, #248]	; (80071dc <UART_Start_Receive_DMA+0x128>)
 80070e2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e8:	4a3d      	ldr	r2, [pc, #244]	; (80071e0 <UART_Start_Receive_DMA+0x12c>)
 80070ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f0:	4a3c      	ldr	r2, [pc, #240]	; (80071e4 <UART_Start_Receive_DMA+0x130>)
 80070f2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f8:	2200      	movs	r2, #0
 80070fa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80070fc:	f107 0308 	add.w	r3, r7, #8
 8007100:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	3304      	adds	r3, #4
 800710c:	4619      	mov	r1, r3
 800710e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	88fb      	ldrh	r3, [r7, #6]
 8007114:	f7fc fe21 	bl	8003d5a <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007118:	2300      	movs	r3, #0
 800711a:	613b      	str	r3, [r7, #16]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	613b      	str	r3, [r7, #16]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	613b      	str	r3, [r7, #16]
 800712c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	330c      	adds	r3, #12
 800713c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007140:	e853 3f00 	ldrex	r3, [r3]
 8007144:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007146:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800714c:	65bb      	str	r3, [r7, #88]	; 0x58
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	330c      	adds	r3, #12
 8007154:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007156:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007158:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800715a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800715c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800715e:	e841 2300 	strex	r3, r2, [r1]
 8007162:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007164:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1e5      	bne.n	8007136 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	3314      	adds	r3, #20
 8007170:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007174:	e853 3f00 	ldrex	r3, [r3]
 8007178:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800717a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800717c:	f043 0301 	orr.w	r3, r3, #1
 8007180:	657b      	str	r3, [r7, #84]	; 0x54
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	3314      	adds	r3, #20
 8007188:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800718a:	63ba      	str	r2, [r7, #56]	; 0x38
 800718c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007190:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007192:	e841 2300 	strex	r3, r2, [r1]
 8007196:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1e5      	bne.n	800716a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	3314      	adds	r3, #20
 80071a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	e853 3f00 	ldrex	r3, [r3]
 80071ac:	617b      	str	r3, [r7, #20]
   return(result);
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071b4:	653b      	str	r3, [r7, #80]	; 0x50
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	3314      	adds	r3, #20
 80071bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80071be:	627a      	str	r2, [r7, #36]	; 0x24
 80071c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c2:	6a39      	ldr	r1, [r7, #32]
 80071c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071c6:	e841 2300 	strex	r3, r2, [r1]
 80071ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1e5      	bne.n	800719e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3760      	adds	r7, #96	; 0x60
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	08006de7 	.word	0x08006de7
 80071e0:	08006f0d 	.word	0x08006f0d
 80071e4:	08006f43 	.word	0x08006f43

080071e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b089      	sub	sp, #36	; 0x24
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	330c      	adds	r3, #12
 80071f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	e853 3f00 	ldrex	r3, [r3]
 80071fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007206:	61fb      	str	r3, [r7, #28]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	330c      	adds	r3, #12
 800720e:	69fa      	ldr	r2, [r7, #28]
 8007210:	61ba      	str	r2, [r7, #24]
 8007212:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007214:	6979      	ldr	r1, [r7, #20]
 8007216:	69ba      	ldr	r2, [r7, #24]
 8007218:	e841 2300 	strex	r3, r2, [r1]
 800721c:	613b      	str	r3, [r7, #16]
   return(result);
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d1e5      	bne.n	80071f0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2220      	movs	r2, #32
 8007228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800722c:	bf00      	nop
 800722e:	3724      	adds	r7, #36	; 0x24
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007238:	b480      	push	{r7}
 800723a:	b095      	sub	sp, #84	; 0x54
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	330c      	adds	r3, #12
 8007246:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800724a:	e853 3f00 	ldrex	r3, [r3]
 800724e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007252:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007256:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	330c      	adds	r3, #12
 800725e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007260:	643a      	str	r2, [r7, #64]	; 0x40
 8007262:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007264:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007266:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007268:	e841 2300 	strex	r3, r2, [r1]
 800726c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800726e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007270:	2b00      	cmp	r3, #0
 8007272:	d1e5      	bne.n	8007240 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	3314      	adds	r3, #20
 800727a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727c:	6a3b      	ldr	r3, [r7, #32]
 800727e:	e853 3f00 	ldrex	r3, [r3]
 8007282:	61fb      	str	r3, [r7, #28]
   return(result);
 8007284:	69fb      	ldr	r3, [r7, #28]
 8007286:	f023 0301 	bic.w	r3, r3, #1
 800728a:	64bb      	str	r3, [r7, #72]	; 0x48
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	3314      	adds	r3, #20
 8007292:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007294:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007296:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007298:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800729a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800729c:	e841 2300 	strex	r3, r2, [r1]
 80072a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80072a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d1e5      	bne.n	8007274 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d119      	bne.n	80072e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	330c      	adds	r3, #12
 80072b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	e853 3f00 	ldrex	r3, [r3]
 80072be:	60bb      	str	r3, [r7, #8]
   return(result);
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	f023 0310 	bic.w	r3, r3, #16
 80072c6:	647b      	str	r3, [r7, #68]	; 0x44
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	330c      	adds	r3, #12
 80072ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072d0:	61ba      	str	r2, [r7, #24]
 80072d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d4:	6979      	ldr	r1, [r7, #20]
 80072d6:	69ba      	ldr	r2, [r7, #24]
 80072d8:	e841 2300 	strex	r3, r2, [r1]
 80072dc:	613b      	str	r3, [r7, #16]
   return(result);
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d1e5      	bne.n	80072b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2220      	movs	r2, #32
 80072e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80072f2:	bf00      	nop
 80072f4:	3754      	adds	r7, #84	; 0x54
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr

080072fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b084      	sub	sp, #16
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800730a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2200      	movs	r2, #0
 8007310:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2200      	movs	r2, #0
 8007316:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007318:	68f8      	ldr	r0, [r7, #12]
 800731a:	f7ff fcf3 	bl	8006d04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800731e:	bf00      	nop
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}

08007326 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007326:	b480      	push	{r7}
 8007328:	b085      	sub	sp, #20
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b21      	cmp	r3, #33	; 0x21
 8007338:	d13e      	bne.n	80073b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007342:	d114      	bne.n	800736e <UART_Transmit_IT+0x48>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	691b      	ldr	r3, [r3, #16]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d110      	bne.n	800736e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6a1b      	ldr	r3, [r3, #32]
 8007350:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	881b      	ldrh	r3, [r3, #0]
 8007356:	461a      	mov	r2, r3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007360:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6a1b      	ldr	r3, [r3, #32]
 8007366:	1c9a      	adds	r2, r3, #2
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	621a      	str	r2, [r3, #32]
 800736c:	e008      	b.n	8007380 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a1b      	ldr	r3, [r3, #32]
 8007372:	1c59      	adds	r1, r3, #1
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	6211      	str	r1, [r2, #32]
 8007378:	781a      	ldrb	r2, [r3, #0]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007384:	b29b      	uxth	r3, r3
 8007386:	3b01      	subs	r3, #1
 8007388:	b29b      	uxth	r3, r3
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	4619      	mov	r1, r3
 800738e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007390:	2b00      	cmp	r3, #0
 8007392:	d10f      	bne.n	80073b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	68da      	ldr	r2, [r3, #12]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68da      	ldr	r2, [r3, #12]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80073b4:	2300      	movs	r3, #0
 80073b6:	e000      	b.n	80073ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80073b8:	2302      	movs	r3, #2
  }
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3714      	adds	r7, #20
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b082      	sub	sp, #8
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68da      	ldr	r2, [r3, #12]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2220      	movs	r2, #32
 80073e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f7ff fc64 	bl	8006cb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3708      	adds	r7, #8
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}

080073f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80073f6:	b580      	push	{r7, lr}
 80073f8:	b08c      	sub	sp, #48	; 0x30
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007404:	b2db      	uxtb	r3, r3
 8007406:	2b22      	cmp	r3, #34	; 0x22
 8007408:	f040 80ab 	bne.w	8007562 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007414:	d117      	bne.n	8007446 <UART_Receive_IT+0x50>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d113      	bne.n	8007446 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800741e:	2300      	movs	r3, #0
 8007420:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007426:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	b29b      	uxth	r3, r3
 8007430:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007434:	b29a      	uxth	r2, r3
 8007436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007438:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800743e:	1c9a      	adds	r2, r3, #2
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	629a      	str	r2, [r3, #40]	; 0x28
 8007444:	e026      	b.n	8007494 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800744a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800744c:	2300      	movs	r3, #0
 800744e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007458:	d007      	beq.n	800746a <UART_Receive_IT+0x74>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d10a      	bne.n	8007478 <UART_Receive_IT+0x82>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	691b      	ldr	r3, [r3, #16]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d106      	bne.n	8007478 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	b2da      	uxtb	r2, r3
 8007472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007474:	701a      	strb	r2, [r3, #0]
 8007476:	e008      	b.n	800748a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	b2db      	uxtb	r3, r3
 8007480:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007484:	b2da      	uxtb	r2, r3
 8007486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007488:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800748e:	1c5a      	adds	r2, r3, #1
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007498:	b29b      	uxth	r3, r3
 800749a:	3b01      	subs	r3, #1
 800749c:	b29b      	uxth	r3, r3
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	4619      	mov	r1, r3
 80074a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d15a      	bne.n	800755e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68da      	ldr	r2, [r3, #12]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f022 0220 	bic.w	r2, r2, #32
 80074b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68da      	ldr	r2, [r3, #12]
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80074c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	695a      	ldr	r2, [r3, #20]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f022 0201 	bic.w	r2, r2, #1
 80074d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2220      	movs	r2, #32
 80074dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d135      	bne.n	8007554 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	330c      	adds	r3, #12
 80074f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	e853 3f00 	ldrex	r3, [r3]
 80074fc:	613b      	str	r3, [r7, #16]
   return(result);
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	f023 0310 	bic.w	r3, r3, #16
 8007504:	627b      	str	r3, [r7, #36]	; 0x24
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	330c      	adds	r3, #12
 800750c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800750e:	623a      	str	r2, [r7, #32]
 8007510:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007512:	69f9      	ldr	r1, [r7, #28]
 8007514:	6a3a      	ldr	r2, [r7, #32]
 8007516:	e841 2300 	strex	r3, r2, [r1]
 800751a:	61bb      	str	r3, [r7, #24]
   return(result);
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1e5      	bne.n	80074ee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 0310 	and.w	r3, r3, #16
 800752c:	2b10      	cmp	r3, #16
 800752e:	d10a      	bne.n	8007546 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007530:	2300      	movs	r3, #0
 8007532:	60fb      	str	r3, [r7, #12]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	60fb      	str	r3, [r7, #12]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	60fb      	str	r3, [r7, #12]
 8007544:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800754a:	4619      	mov	r1, r3
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f7ff fbe3 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
 8007552:	e002      	b.n	800755a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f7ff fbc1 	bl	8006cdc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800755a:	2300      	movs	r3, #0
 800755c:	e002      	b.n	8007564 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800755e:	2300      	movs	r3, #0
 8007560:	e000      	b.n	8007564 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007562:	2302      	movs	r3, #2
  }
}
 8007564:	4618      	mov	r0, r3
 8007566:	3730      	adds	r7, #48	; 0x30
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800756c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007570:	b09f      	sub	sp, #124	; 0x7c
 8007572:	af00      	add	r7, sp, #0
 8007574:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007576:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	691b      	ldr	r3, [r3, #16]
 800757c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007582:	68d9      	ldr	r1, [r3, #12]
 8007584:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	ea40 0301 	orr.w	r3, r0, r1
 800758c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800758e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007590:	689a      	ldr	r2, [r3, #8]
 8007592:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	431a      	orrs	r2, r3
 8007598:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800759a:	695b      	ldr	r3, [r3, #20]
 800759c:	431a      	orrs	r2, r3
 800759e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075a0:	69db      	ldr	r3, [r3, #28]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80075a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80075b0:	f021 010c 	bic.w	r1, r1, #12
 80075b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80075ba:	430b      	orrs	r3, r1
 80075bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	695b      	ldr	r3, [r3, #20]
 80075c4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80075c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075ca:	6999      	ldr	r1, [r3, #24]
 80075cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	ea40 0301 	orr.w	r3, r0, r1
 80075d4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	4bc5      	ldr	r3, [pc, #788]	; (80078f0 <UART_SetConfig+0x384>)
 80075dc:	429a      	cmp	r2, r3
 80075de:	d004      	beq.n	80075ea <UART_SetConfig+0x7e>
 80075e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	4bc3      	ldr	r3, [pc, #780]	; (80078f4 <UART_SetConfig+0x388>)
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d103      	bne.n	80075f2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80075ea:	f7fd fd55 	bl	8005098 <HAL_RCC_GetPCLK2Freq>
 80075ee:	6778      	str	r0, [r7, #116]	; 0x74
 80075f0:	e002      	b.n	80075f8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80075f2:	f7fd fd3d 	bl	8005070 <HAL_RCC_GetPCLK1Freq>
 80075f6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075fa:	69db      	ldr	r3, [r3, #28]
 80075fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007600:	f040 80b6 	bne.w	8007770 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007604:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007606:	461c      	mov	r4, r3
 8007608:	f04f 0500 	mov.w	r5, #0
 800760c:	4622      	mov	r2, r4
 800760e:	462b      	mov	r3, r5
 8007610:	1891      	adds	r1, r2, r2
 8007612:	6439      	str	r1, [r7, #64]	; 0x40
 8007614:	415b      	adcs	r3, r3
 8007616:	647b      	str	r3, [r7, #68]	; 0x44
 8007618:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800761c:	1912      	adds	r2, r2, r4
 800761e:	eb45 0303 	adc.w	r3, r5, r3
 8007622:	f04f 0000 	mov.w	r0, #0
 8007626:	f04f 0100 	mov.w	r1, #0
 800762a:	00d9      	lsls	r1, r3, #3
 800762c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007630:	00d0      	lsls	r0, r2, #3
 8007632:	4602      	mov	r2, r0
 8007634:	460b      	mov	r3, r1
 8007636:	1911      	adds	r1, r2, r4
 8007638:	6639      	str	r1, [r7, #96]	; 0x60
 800763a:	416b      	adcs	r3, r5
 800763c:	667b      	str	r3, [r7, #100]	; 0x64
 800763e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	461a      	mov	r2, r3
 8007644:	f04f 0300 	mov.w	r3, #0
 8007648:	1891      	adds	r1, r2, r2
 800764a:	63b9      	str	r1, [r7, #56]	; 0x38
 800764c:	415b      	adcs	r3, r3
 800764e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007650:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007654:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007658:	f7f9 fb26 	bl	8000ca8 <__aeabi_uldivmod>
 800765c:	4602      	mov	r2, r0
 800765e:	460b      	mov	r3, r1
 8007660:	4ba5      	ldr	r3, [pc, #660]	; (80078f8 <UART_SetConfig+0x38c>)
 8007662:	fba3 2302 	umull	r2, r3, r3, r2
 8007666:	095b      	lsrs	r3, r3, #5
 8007668:	011e      	lsls	r6, r3, #4
 800766a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800766c:	461c      	mov	r4, r3
 800766e:	f04f 0500 	mov.w	r5, #0
 8007672:	4622      	mov	r2, r4
 8007674:	462b      	mov	r3, r5
 8007676:	1891      	adds	r1, r2, r2
 8007678:	6339      	str	r1, [r7, #48]	; 0x30
 800767a:	415b      	adcs	r3, r3
 800767c:	637b      	str	r3, [r7, #52]	; 0x34
 800767e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007682:	1912      	adds	r2, r2, r4
 8007684:	eb45 0303 	adc.w	r3, r5, r3
 8007688:	f04f 0000 	mov.w	r0, #0
 800768c:	f04f 0100 	mov.w	r1, #0
 8007690:	00d9      	lsls	r1, r3, #3
 8007692:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007696:	00d0      	lsls	r0, r2, #3
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	1911      	adds	r1, r2, r4
 800769e:	65b9      	str	r1, [r7, #88]	; 0x58
 80076a0:	416b      	adcs	r3, r5
 80076a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	461a      	mov	r2, r3
 80076aa:	f04f 0300 	mov.w	r3, #0
 80076ae:	1891      	adds	r1, r2, r2
 80076b0:	62b9      	str	r1, [r7, #40]	; 0x28
 80076b2:	415b      	adcs	r3, r3
 80076b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80076b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80076ba:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80076be:	f7f9 faf3 	bl	8000ca8 <__aeabi_uldivmod>
 80076c2:	4602      	mov	r2, r0
 80076c4:	460b      	mov	r3, r1
 80076c6:	4b8c      	ldr	r3, [pc, #560]	; (80078f8 <UART_SetConfig+0x38c>)
 80076c8:	fba3 1302 	umull	r1, r3, r3, r2
 80076cc:	095b      	lsrs	r3, r3, #5
 80076ce:	2164      	movs	r1, #100	; 0x64
 80076d0:	fb01 f303 	mul.w	r3, r1, r3
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	00db      	lsls	r3, r3, #3
 80076d8:	3332      	adds	r3, #50	; 0x32
 80076da:	4a87      	ldr	r2, [pc, #540]	; (80078f8 <UART_SetConfig+0x38c>)
 80076dc:	fba2 2303 	umull	r2, r3, r2, r3
 80076e0:	095b      	lsrs	r3, r3, #5
 80076e2:	005b      	lsls	r3, r3, #1
 80076e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80076e8:	441e      	add	r6, r3
 80076ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076ec:	4618      	mov	r0, r3
 80076ee:	f04f 0100 	mov.w	r1, #0
 80076f2:	4602      	mov	r2, r0
 80076f4:	460b      	mov	r3, r1
 80076f6:	1894      	adds	r4, r2, r2
 80076f8:	623c      	str	r4, [r7, #32]
 80076fa:	415b      	adcs	r3, r3
 80076fc:	627b      	str	r3, [r7, #36]	; 0x24
 80076fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007702:	1812      	adds	r2, r2, r0
 8007704:	eb41 0303 	adc.w	r3, r1, r3
 8007708:	f04f 0400 	mov.w	r4, #0
 800770c:	f04f 0500 	mov.w	r5, #0
 8007710:	00dd      	lsls	r5, r3, #3
 8007712:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007716:	00d4      	lsls	r4, r2, #3
 8007718:	4622      	mov	r2, r4
 800771a:	462b      	mov	r3, r5
 800771c:	1814      	adds	r4, r2, r0
 800771e:	653c      	str	r4, [r7, #80]	; 0x50
 8007720:	414b      	adcs	r3, r1
 8007722:	657b      	str	r3, [r7, #84]	; 0x54
 8007724:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	461a      	mov	r2, r3
 800772a:	f04f 0300 	mov.w	r3, #0
 800772e:	1891      	adds	r1, r2, r2
 8007730:	61b9      	str	r1, [r7, #24]
 8007732:	415b      	adcs	r3, r3
 8007734:	61fb      	str	r3, [r7, #28]
 8007736:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800773a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800773e:	f7f9 fab3 	bl	8000ca8 <__aeabi_uldivmod>
 8007742:	4602      	mov	r2, r0
 8007744:	460b      	mov	r3, r1
 8007746:	4b6c      	ldr	r3, [pc, #432]	; (80078f8 <UART_SetConfig+0x38c>)
 8007748:	fba3 1302 	umull	r1, r3, r3, r2
 800774c:	095b      	lsrs	r3, r3, #5
 800774e:	2164      	movs	r1, #100	; 0x64
 8007750:	fb01 f303 	mul.w	r3, r1, r3
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	00db      	lsls	r3, r3, #3
 8007758:	3332      	adds	r3, #50	; 0x32
 800775a:	4a67      	ldr	r2, [pc, #412]	; (80078f8 <UART_SetConfig+0x38c>)
 800775c:	fba2 2303 	umull	r2, r3, r2, r3
 8007760:	095b      	lsrs	r3, r3, #5
 8007762:	f003 0207 	and.w	r2, r3, #7
 8007766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4432      	add	r2, r6
 800776c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800776e:	e0b9      	b.n	80078e4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007770:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007772:	461c      	mov	r4, r3
 8007774:	f04f 0500 	mov.w	r5, #0
 8007778:	4622      	mov	r2, r4
 800777a:	462b      	mov	r3, r5
 800777c:	1891      	adds	r1, r2, r2
 800777e:	6139      	str	r1, [r7, #16]
 8007780:	415b      	adcs	r3, r3
 8007782:	617b      	str	r3, [r7, #20]
 8007784:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007788:	1912      	adds	r2, r2, r4
 800778a:	eb45 0303 	adc.w	r3, r5, r3
 800778e:	f04f 0000 	mov.w	r0, #0
 8007792:	f04f 0100 	mov.w	r1, #0
 8007796:	00d9      	lsls	r1, r3, #3
 8007798:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800779c:	00d0      	lsls	r0, r2, #3
 800779e:	4602      	mov	r2, r0
 80077a0:	460b      	mov	r3, r1
 80077a2:	eb12 0804 	adds.w	r8, r2, r4
 80077a6:	eb43 0905 	adc.w	r9, r3, r5
 80077aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	4618      	mov	r0, r3
 80077b0:	f04f 0100 	mov.w	r1, #0
 80077b4:	f04f 0200 	mov.w	r2, #0
 80077b8:	f04f 0300 	mov.w	r3, #0
 80077bc:	008b      	lsls	r3, r1, #2
 80077be:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80077c2:	0082      	lsls	r2, r0, #2
 80077c4:	4640      	mov	r0, r8
 80077c6:	4649      	mov	r1, r9
 80077c8:	f7f9 fa6e 	bl	8000ca8 <__aeabi_uldivmod>
 80077cc:	4602      	mov	r2, r0
 80077ce:	460b      	mov	r3, r1
 80077d0:	4b49      	ldr	r3, [pc, #292]	; (80078f8 <UART_SetConfig+0x38c>)
 80077d2:	fba3 2302 	umull	r2, r3, r3, r2
 80077d6:	095b      	lsrs	r3, r3, #5
 80077d8:	011e      	lsls	r6, r3, #4
 80077da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80077dc:	4618      	mov	r0, r3
 80077de:	f04f 0100 	mov.w	r1, #0
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	1894      	adds	r4, r2, r2
 80077e8:	60bc      	str	r4, [r7, #8]
 80077ea:	415b      	adcs	r3, r3
 80077ec:	60fb      	str	r3, [r7, #12]
 80077ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80077f2:	1812      	adds	r2, r2, r0
 80077f4:	eb41 0303 	adc.w	r3, r1, r3
 80077f8:	f04f 0400 	mov.w	r4, #0
 80077fc:	f04f 0500 	mov.w	r5, #0
 8007800:	00dd      	lsls	r5, r3, #3
 8007802:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007806:	00d4      	lsls	r4, r2, #3
 8007808:	4622      	mov	r2, r4
 800780a:	462b      	mov	r3, r5
 800780c:	1814      	adds	r4, r2, r0
 800780e:	64bc      	str	r4, [r7, #72]	; 0x48
 8007810:	414b      	adcs	r3, r1
 8007812:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007814:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	4618      	mov	r0, r3
 800781a:	f04f 0100 	mov.w	r1, #0
 800781e:	f04f 0200 	mov.w	r2, #0
 8007822:	f04f 0300 	mov.w	r3, #0
 8007826:	008b      	lsls	r3, r1, #2
 8007828:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800782c:	0082      	lsls	r2, r0, #2
 800782e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007832:	f7f9 fa39 	bl	8000ca8 <__aeabi_uldivmod>
 8007836:	4602      	mov	r2, r0
 8007838:	460b      	mov	r3, r1
 800783a:	4b2f      	ldr	r3, [pc, #188]	; (80078f8 <UART_SetConfig+0x38c>)
 800783c:	fba3 1302 	umull	r1, r3, r3, r2
 8007840:	095b      	lsrs	r3, r3, #5
 8007842:	2164      	movs	r1, #100	; 0x64
 8007844:	fb01 f303 	mul.w	r3, r1, r3
 8007848:	1ad3      	subs	r3, r2, r3
 800784a:	011b      	lsls	r3, r3, #4
 800784c:	3332      	adds	r3, #50	; 0x32
 800784e:	4a2a      	ldr	r2, [pc, #168]	; (80078f8 <UART_SetConfig+0x38c>)
 8007850:	fba2 2303 	umull	r2, r3, r2, r3
 8007854:	095b      	lsrs	r3, r3, #5
 8007856:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800785a:	441e      	add	r6, r3
 800785c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800785e:	4618      	mov	r0, r3
 8007860:	f04f 0100 	mov.w	r1, #0
 8007864:	4602      	mov	r2, r0
 8007866:	460b      	mov	r3, r1
 8007868:	1894      	adds	r4, r2, r2
 800786a:	603c      	str	r4, [r7, #0]
 800786c:	415b      	adcs	r3, r3
 800786e:	607b      	str	r3, [r7, #4]
 8007870:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007874:	1812      	adds	r2, r2, r0
 8007876:	eb41 0303 	adc.w	r3, r1, r3
 800787a:	f04f 0400 	mov.w	r4, #0
 800787e:	f04f 0500 	mov.w	r5, #0
 8007882:	00dd      	lsls	r5, r3, #3
 8007884:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007888:	00d4      	lsls	r4, r2, #3
 800788a:	4622      	mov	r2, r4
 800788c:	462b      	mov	r3, r5
 800788e:	eb12 0a00 	adds.w	sl, r2, r0
 8007892:	eb43 0b01 	adc.w	fp, r3, r1
 8007896:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	4618      	mov	r0, r3
 800789c:	f04f 0100 	mov.w	r1, #0
 80078a0:	f04f 0200 	mov.w	r2, #0
 80078a4:	f04f 0300 	mov.w	r3, #0
 80078a8:	008b      	lsls	r3, r1, #2
 80078aa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80078ae:	0082      	lsls	r2, r0, #2
 80078b0:	4650      	mov	r0, sl
 80078b2:	4659      	mov	r1, fp
 80078b4:	f7f9 f9f8 	bl	8000ca8 <__aeabi_uldivmod>
 80078b8:	4602      	mov	r2, r0
 80078ba:	460b      	mov	r3, r1
 80078bc:	4b0e      	ldr	r3, [pc, #56]	; (80078f8 <UART_SetConfig+0x38c>)
 80078be:	fba3 1302 	umull	r1, r3, r3, r2
 80078c2:	095b      	lsrs	r3, r3, #5
 80078c4:	2164      	movs	r1, #100	; 0x64
 80078c6:	fb01 f303 	mul.w	r3, r1, r3
 80078ca:	1ad3      	subs	r3, r2, r3
 80078cc:	011b      	lsls	r3, r3, #4
 80078ce:	3332      	adds	r3, #50	; 0x32
 80078d0:	4a09      	ldr	r2, [pc, #36]	; (80078f8 <UART_SetConfig+0x38c>)
 80078d2:	fba2 2303 	umull	r2, r3, r2, r3
 80078d6:	095b      	lsrs	r3, r3, #5
 80078d8:	f003 020f 	and.w	r2, r3, #15
 80078dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4432      	add	r2, r6
 80078e2:	609a      	str	r2, [r3, #8]
}
 80078e4:	bf00      	nop
 80078e6:	377c      	adds	r7, #124	; 0x7c
 80078e8:	46bd      	mov	sp, r7
 80078ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ee:	bf00      	nop
 80078f0:	40011000 	.word	0x40011000
 80078f4:	40011400 	.word	0x40011400
 80078f8:	51eb851f 	.word	0x51eb851f

080078fc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	4603      	mov	r3, r0
 8007904:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007906:	2300      	movs	r3, #0
 8007908:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800790a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800790e:	2b84      	cmp	r3, #132	; 0x84
 8007910:	d005      	beq.n	800791e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007912:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	4413      	add	r3, r2
 800791a:	3303      	adds	r3, #3
 800791c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800791e:	68fb      	ldr	r3, [r7, #12]
}
 8007920:	4618      	mov	r0, r3
 8007922:	3714      	adds	r7, #20
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007930:	f000 fafc 	bl	8007f2c <vTaskStartScheduler>
  
  return osOK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	bd80      	pop	{r7, pc}

0800793a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800793a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800793c:	b089      	sub	sp, #36	; 0x24
 800793e:	af04      	add	r7, sp, #16
 8007940:	6078      	str	r0, [r7, #4]
 8007942:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	695b      	ldr	r3, [r3, #20]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d020      	beq.n	800798e <osThreadCreate+0x54>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d01c      	beq.n	800798e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	685c      	ldr	r4, [r3, #4]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681d      	ldr	r5, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	691e      	ldr	r6, [r3, #16]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007966:	4618      	mov	r0, r3
 8007968:	f7ff ffc8 	bl	80078fc <makeFreeRtosPriority>
 800796c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	695b      	ldr	r3, [r3, #20]
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007976:	9202      	str	r2, [sp, #8]
 8007978:	9301      	str	r3, [sp, #4]
 800797a:	9100      	str	r1, [sp, #0]
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	4632      	mov	r2, r6
 8007980:	4629      	mov	r1, r5
 8007982:	4620      	mov	r0, r4
 8007984:	f000 f8f4 	bl	8007b70 <xTaskCreateStatic>
 8007988:	4603      	mov	r3, r0
 800798a:	60fb      	str	r3, [r7, #12]
 800798c:	e01c      	b.n	80079c8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	685c      	ldr	r4, [r3, #4]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800799a:	b29e      	uxth	r6, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80079a2:	4618      	mov	r0, r3
 80079a4:	f7ff ffaa 	bl	80078fc <makeFreeRtosPriority>
 80079a8:	4602      	mov	r2, r0
 80079aa:	f107 030c 	add.w	r3, r7, #12
 80079ae:	9301      	str	r3, [sp, #4]
 80079b0:	9200      	str	r2, [sp, #0]
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	4632      	mov	r2, r6
 80079b6:	4629      	mov	r1, r5
 80079b8:	4620      	mov	r0, r4
 80079ba:	f000 f936 	bl	8007c2a <xTaskCreate>
 80079be:	4603      	mov	r3, r0
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d001      	beq.n	80079c8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80079c4:	2300      	movs	r3, #0
 80079c6:	e000      	b.n	80079ca <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80079c8:	68fb      	ldr	r3, [r7, #12]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3714      	adds	r7, #20
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080079d4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b084      	sub	sp, #16
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a09      	ldr	r2, [pc, #36]	; (8007a04 <osDelay+0x30>)
 80079e0:	fba2 2303 	umull	r2, r3, r2, r3
 80079e4:	08db      	lsrs	r3, r3, #3
 80079e6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d001      	beq.n	80079f2 <osDelay+0x1e>
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	e000      	b.n	80079f4 <osDelay+0x20>
 80079f2:	2301      	movs	r3, #1
 80079f4:	4618      	mov	r0, r3
 80079f6:	f000 fa65 	bl	8007ec4 <vTaskDelay>
  
  return osOK;
 80079fa:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3710      	adds	r7, #16
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bd80      	pop	{r7, pc}
 8007a04:	cccccccd 	.word	0xcccccccd

08007a08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f103 0208 	add.w	r2, r3, #8
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f103 0208 	add.w	r2, r3, #8
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f103 0208 	add.w	r2, r3, #8
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a56:	bf00      	nop
 8007a58:	370c      	adds	r7, #12
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a60:	4770      	bx	lr

08007a62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a62:	b480      	push	{r7}
 8007a64:	b085      	sub	sp, #20
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
 8007a6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	68fa      	ldr	r2, [r7, #12]
 8007a76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	689a      	ldr	r2, [r3, #8]
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	683a      	ldr	r2, [r7, #0]
 8007a86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	683a      	ldr	r2, [r7, #0]
 8007a8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	1c5a      	adds	r2, r3, #1
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	601a      	str	r2, [r3, #0]
}
 8007a9e:	bf00      	nop
 8007aa0:	3714      	adds	r7, #20
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr

08007aaa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007aaa:	b480      	push	{r7}
 8007aac:	b085      	sub	sp, #20
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
 8007ab2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ac0:	d103      	bne.n	8007aca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	60fb      	str	r3, [r7, #12]
 8007ac8:	e00c      	b.n	8007ae4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	3308      	adds	r3, #8
 8007ace:	60fb      	str	r3, [r7, #12]
 8007ad0:	e002      	b.n	8007ad8 <vListInsert+0x2e>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	60fb      	str	r3, [r7, #12]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	68ba      	ldr	r2, [r7, #8]
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d2f6      	bcs.n	8007ad2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	683a      	ldr	r2, [r7, #0]
 8007af2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	68fa      	ldr	r2, [r7, #12]
 8007af8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	683a      	ldr	r2, [r7, #0]
 8007afe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	1c5a      	adds	r2, r3, #1
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	601a      	str	r2, [r3, #0]
}
 8007b10:	bf00      	nop
 8007b12:	3714      	adds	r7, #20
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr

08007b1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b085      	sub	sp, #20
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	691b      	ldr	r3, [r3, #16]
 8007b28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	6892      	ldr	r2, [r2, #8]
 8007b32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	6852      	ldr	r2, [r2, #4]
 8007b3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d103      	bne.n	8007b50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	689a      	ldr	r2, [r3, #8]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2200      	movs	r2, #0
 8007b54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	1e5a      	subs	r2, r3, #1
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b08e      	sub	sp, #56	; 0x38
 8007b74:	af04      	add	r7, sp, #16
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]
 8007b7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d10a      	bne.n	8007b9a <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b88:	f383 8811 	msr	BASEPRI, r3
 8007b8c:	f3bf 8f6f 	isb	sy
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007b96:	bf00      	nop
 8007b98:	e7fe      	b.n	8007b98 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d10a      	bne.n	8007bb6 <xTaskCreateStatic+0x46>
	__asm volatile
 8007ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba4:	f383 8811 	msr	BASEPRI, r3
 8007ba8:	f3bf 8f6f 	isb	sy
 8007bac:	f3bf 8f4f 	dsb	sy
 8007bb0:	61fb      	str	r3, [r7, #28]
}
 8007bb2:	bf00      	nop
 8007bb4:	e7fe      	b.n	8007bb4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007bb6:	23b4      	movs	r3, #180	; 0xb4
 8007bb8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	2bb4      	cmp	r3, #180	; 0xb4
 8007bbe:	d00a      	beq.n	8007bd6 <xTaskCreateStatic+0x66>
	__asm volatile
 8007bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc4:	f383 8811 	msr	BASEPRI, r3
 8007bc8:	f3bf 8f6f 	isb	sy
 8007bcc:	f3bf 8f4f 	dsb	sy
 8007bd0:	61bb      	str	r3, [r7, #24]
}
 8007bd2:	bf00      	nop
 8007bd4:	e7fe      	b.n	8007bd4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007bd6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d01e      	beq.n	8007c1c <xTaskCreateStatic+0xac>
 8007bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d01b      	beq.n	8007c1c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bec:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf0:	2202      	movs	r2, #2
 8007bf2:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	9303      	str	r3, [sp, #12]
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bfc:	9302      	str	r3, [sp, #8]
 8007bfe:	f107 0314 	add.w	r3, r7, #20
 8007c02:	9301      	str	r3, [sp, #4]
 8007c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c06:	9300      	str	r3, [sp, #0]
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	68b9      	ldr	r1, [r7, #8]
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f000 f850 	bl	8007cb4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c16:	f000 f8eb 	bl	8007df0 <prvAddNewTaskToReadyList>
 8007c1a:	e001      	b.n	8007c20 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007c20:	697b      	ldr	r3, [r7, #20]
	}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3728      	adds	r7, #40	; 0x28
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c2a:	b580      	push	{r7, lr}
 8007c2c:	b08c      	sub	sp, #48	; 0x30
 8007c2e:	af04      	add	r7, sp, #16
 8007c30:	60f8      	str	r0, [r7, #12]
 8007c32:	60b9      	str	r1, [r7, #8]
 8007c34:	603b      	str	r3, [r7, #0]
 8007c36:	4613      	mov	r3, r2
 8007c38:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c3a:	88fb      	ldrh	r3, [r7, #6]
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f000 fef2 	bl	8008a28 <pvPortMalloc>
 8007c44:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00e      	beq.n	8007c6a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c4c:	20b4      	movs	r0, #180	; 0xb4
 8007c4e:	f000 feeb 	bl	8008a28 <pvPortMalloc>
 8007c52:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d003      	beq.n	8007c62 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c5a:	69fb      	ldr	r3, [r7, #28]
 8007c5c:	697a      	ldr	r2, [r7, #20]
 8007c5e:	631a      	str	r2, [r3, #48]	; 0x30
 8007c60:	e005      	b.n	8007c6e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c62:	6978      	ldr	r0, [r7, #20]
 8007c64:	f000 ffac 	bl	8008bc0 <vPortFree>
 8007c68:	e001      	b.n	8007c6e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c6e:	69fb      	ldr	r3, [r7, #28]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d017      	beq.n	8007ca4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c7c:	88fa      	ldrh	r2, [r7, #6]
 8007c7e:	2300      	movs	r3, #0
 8007c80:	9303      	str	r3, [sp, #12]
 8007c82:	69fb      	ldr	r3, [r7, #28]
 8007c84:	9302      	str	r3, [sp, #8]
 8007c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c88:	9301      	str	r3, [sp, #4]
 8007c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c8c:	9300      	str	r3, [sp, #0]
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	68b9      	ldr	r1, [r7, #8]
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f000 f80e 	bl	8007cb4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c98:	69f8      	ldr	r0, [r7, #28]
 8007c9a:	f000 f8a9 	bl	8007df0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	61bb      	str	r3, [r7, #24]
 8007ca2:	e002      	b.n	8007caa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ca8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007caa:	69bb      	ldr	r3, [r7, #24]
	}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3720      	adds	r7, #32
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b088      	sub	sp, #32
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
 8007cc0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	4413      	add	r3, r2
 8007cd2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007cd4:	69bb      	ldr	r3, [r7, #24]
 8007cd6:	f023 0307 	bic.w	r3, r3, #7
 8007cda:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007cdc:	69bb      	ldr	r3, [r7, #24]
 8007cde:	f003 0307 	and.w	r3, r3, #7
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00a      	beq.n	8007cfc <prvInitialiseNewTask+0x48>
	__asm volatile
 8007ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cea:	f383 8811 	msr	BASEPRI, r3
 8007cee:	f3bf 8f6f 	isb	sy
 8007cf2:	f3bf 8f4f 	dsb	sy
 8007cf6:	617b      	str	r3, [r7, #20]
}
 8007cf8:	bf00      	nop
 8007cfa:	e7fe      	b.n	8007cfa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d01f      	beq.n	8007d42 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d02:	2300      	movs	r3, #0
 8007d04:	61fb      	str	r3, [r7, #28]
 8007d06:	e012      	b.n	8007d2e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d08:	68ba      	ldr	r2, [r7, #8]
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	7819      	ldrb	r1, [r3, #0]
 8007d10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	4413      	add	r3, r2
 8007d16:	3334      	adds	r3, #52	; 0x34
 8007d18:	460a      	mov	r2, r1
 8007d1a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	69fb      	ldr	r3, [r7, #28]
 8007d20:	4413      	add	r3, r2
 8007d22:	781b      	ldrb	r3, [r3, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d006      	beq.n	8007d36 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	3301      	adds	r3, #1
 8007d2c:	61fb      	str	r3, [r7, #28]
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	2b0f      	cmp	r3, #15
 8007d32:	d9e9      	bls.n	8007d08 <prvInitialiseNewTask+0x54>
 8007d34:	e000      	b.n	8007d38 <prvInitialiseNewTask+0x84>
			{
				break;
 8007d36:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d40:	e003      	b.n	8007d4a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d4c:	2b06      	cmp	r3, #6
 8007d4e:	d901      	bls.n	8007d54 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d50:	2306      	movs	r3, #6
 8007d52:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d58:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d5e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d62:	2200      	movs	r2, #0
 8007d64:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d68:	3304      	adds	r3, #4
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f7ff fe6c 	bl	8007a48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d72:	3318      	adds	r3, #24
 8007d74:	4618      	mov	r0, r3
 8007d76:	f7ff fe67 	bl	8007a48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d7e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d82:	f1c3 0207 	rsb	r2, r3, #7
 8007d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d88:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d8e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d92:	2200      	movs	r2, #0
 8007d94:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da2:	334c      	adds	r3, #76	; 0x4c
 8007da4:	2260      	movs	r2, #96	; 0x60
 8007da6:	2100      	movs	r1, #0
 8007da8:	4618      	mov	r0, r3
 8007daa:	f003 faa0 	bl	800b2ee <memset>
 8007dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007db0:	4a0c      	ldr	r2, [pc, #48]	; (8007de4 <prvInitialiseNewTask+0x130>)
 8007db2:	651a      	str	r2, [r3, #80]	; 0x50
 8007db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007db6:	4a0c      	ldr	r2, [pc, #48]	; (8007de8 <prvInitialiseNewTask+0x134>)
 8007db8:	655a      	str	r2, [r3, #84]	; 0x54
 8007dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dbc:	4a0b      	ldr	r2, [pc, #44]	; (8007dec <prvInitialiseNewTask+0x138>)
 8007dbe:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007dc0:	683a      	ldr	r2, [r7, #0]
 8007dc2:	68f9      	ldr	r1, [r7, #12]
 8007dc4:	69b8      	ldr	r0, [r7, #24]
 8007dc6:	f000 fc1f 	bl	8008608 <pxPortInitialiseStack>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dce:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d002      	beq.n	8007ddc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007dda:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ddc:	bf00      	nop
 8007dde:	3720      	adds	r7, #32
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}
 8007de4:	080103c0 	.word	0x080103c0
 8007de8:	080103e0 	.word	0x080103e0
 8007dec:	080103a0 	.word	0x080103a0

08007df0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007df8:	f000 fd34 	bl	8008864 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007dfc:	4b2a      	ldr	r3, [pc, #168]	; (8007ea8 <prvAddNewTaskToReadyList+0xb8>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3301      	adds	r3, #1
 8007e02:	4a29      	ldr	r2, [pc, #164]	; (8007ea8 <prvAddNewTaskToReadyList+0xb8>)
 8007e04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007e06:	4b29      	ldr	r3, [pc, #164]	; (8007eac <prvAddNewTaskToReadyList+0xbc>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d109      	bne.n	8007e22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007e0e:	4a27      	ldr	r2, [pc, #156]	; (8007eac <prvAddNewTaskToReadyList+0xbc>)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007e14:	4b24      	ldr	r3, [pc, #144]	; (8007ea8 <prvAddNewTaskToReadyList+0xb8>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d110      	bne.n	8007e3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007e1c:	f000 facc 	bl	80083b8 <prvInitialiseTaskLists>
 8007e20:	e00d      	b.n	8007e3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007e22:	4b23      	ldr	r3, [pc, #140]	; (8007eb0 <prvAddNewTaskToReadyList+0xc0>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d109      	bne.n	8007e3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e2a:	4b20      	ldr	r3, [pc, #128]	; (8007eac <prvAddNewTaskToReadyList+0xbc>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d802      	bhi.n	8007e3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007e38:	4a1c      	ldr	r2, [pc, #112]	; (8007eac <prvAddNewTaskToReadyList+0xbc>)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007e3e:	4b1d      	ldr	r3, [pc, #116]	; (8007eb4 <prvAddNewTaskToReadyList+0xc4>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	3301      	adds	r3, #1
 8007e44:	4a1b      	ldr	r2, [pc, #108]	; (8007eb4 <prvAddNewTaskToReadyList+0xc4>)
 8007e46:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	409a      	lsls	r2, r3
 8007e50:	4b19      	ldr	r3, [pc, #100]	; (8007eb8 <prvAddNewTaskToReadyList+0xc8>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	4a18      	ldr	r2, [pc, #96]	; (8007eb8 <prvAddNewTaskToReadyList+0xc8>)
 8007e58:	6013      	str	r3, [r2, #0]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e5e:	4613      	mov	r3, r2
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	4413      	add	r3, r2
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	4a15      	ldr	r2, [pc, #84]	; (8007ebc <prvAddNewTaskToReadyList+0xcc>)
 8007e68:	441a      	add	r2, r3
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	4619      	mov	r1, r3
 8007e70:	4610      	mov	r0, r2
 8007e72:	f7ff fdf6 	bl	8007a62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e76:	f000 fd25 	bl	80088c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e7a:	4b0d      	ldr	r3, [pc, #52]	; (8007eb0 <prvAddNewTaskToReadyList+0xc0>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d00e      	beq.n	8007ea0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e82:	4b0a      	ldr	r3, [pc, #40]	; (8007eac <prvAddNewTaskToReadyList+0xbc>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d207      	bcs.n	8007ea0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e90:	4b0b      	ldr	r3, [pc, #44]	; (8007ec0 <prvAddNewTaskToReadyList+0xd0>)
 8007e92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e96:	601a      	str	r2, [r3, #0]
 8007e98:	f3bf 8f4f 	dsb	sy
 8007e9c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ea0:	bf00      	nop
 8007ea2:	3708      	adds	r7, #8
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}
 8007ea8:	200005ec 	.word	0x200005ec
 8007eac:	200004ec 	.word	0x200004ec
 8007eb0:	200005f8 	.word	0x200005f8
 8007eb4:	20000608 	.word	0x20000608
 8007eb8:	200005f4 	.word	0x200005f4
 8007ebc:	200004f0 	.word	0x200004f0
 8007ec0:	e000ed04 	.word	0xe000ed04

08007ec4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b084      	sub	sp, #16
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d017      	beq.n	8007f06 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007ed6:	4b13      	ldr	r3, [pc, #76]	; (8007f24 <vTaskDelay+0x60>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00a      	beq.n	8007ef4 <vTaskDelay+0x30>
	__asm volatile
 8007ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee2:	f383 8811 	msr	BASEPRI, r3
 8007ee6:	f3bf 8f6f 	isb	sy
 8007eea:	f3bf 8f4f 	dsb	sy
 8007eee:	60bb      	str	r3, [r7, #8]
}
 8007ef0:	bf00      	nop
 8007ef2:	e7fe      	b.n	8007ef2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ef4:	f000 f884 	bl	8008000 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ef8:	2100      	movs	r1, #0
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 fb1e 	bl	800853c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007f00:	f000 f88c 	bl	800801c <xTaskResumeAll>
 8007f04:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d107      	bne.n	8007f1c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007f0c:	4b06      	ldr	r3, [pc, #24]	; (8007f28 <vTaskDelay+0x64>)
 8007f0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f12:	601a      	str	r2, [r3, #0]
 8007f14:	f3bf 8f4f 	dsb	sy
 8007f18:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f1c:	bf00      	nop
 8007f1e:	3710      	adds	r7, #16
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	20000614 	.word	0x20000614
 8007f28:	e000ed04 	.word	0xe000ed04

08007f2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b08a      	sub	sp, #40	; 0x28
 8007f30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007f32:	2300      	movs	r3, #0
 8007f34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007f36:	2300      	movs	r3, #0
 8007f38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007f3a:	463a      	mov	r2, r7
 8007f3c:	1d39      	adds	r1, r7, #4
 8007f3e:	f107 0308 	add.w	r3, r7, #8
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7f9 f99e 	bl	8001284 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007f48:	6839      	ldr	r1, [r7, #0]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	68ba      	ldr	r2, [r7, #8]
 8007f4e:	9202      	str	r2, [sp, #8]
 8007f50:	9301      	str	r3, [sp, #4]
 8007f52:	2300      	movs	r3, #0
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	2300      	movs	r3, #0
 8007f58:	460a      	mov	r2, r1
 8007f5a:	4921      	ldr	r1, [pc, #132]	; (8007fe0 <vTaskStartScheduler+0xb4>)
 8007f5c:	4821      	ldr	r0, [pc, #132]	; (8007fe4 <vTaskStartScheduler+0xb8>)
 8007f5e:	f7ff fe07 	bl	8007b70 <xTaskCreateStatic>
 8007f62:	4603      	mov	r3, r0
 8007f64:	4a20      	ldr	r2, [pc, #128]	; (8007fe8 <vTaskStartScheduler+0xbc>)
 8007f66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f68:	4b1f      	ldr	r3, [pc, #124]	; (8007fe8 <vTaskStartScheduler+0xbc>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d002      	beq.n	8007f76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f70:	2301      	movs	r3, #1
 8007f72:	617b      	str	r3, [r7, #20]
 8007f74:	e001      	b.n	8007f7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f76:	2300      	movs	r3, #0
 8007f78:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d11b      	bne.n	8007fb8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f84:	f383 8811 	msr	BASEPRI, r3
 8007f88:	f3bf 8f6f 	isb	sy
 8007f8c:	f3bf 8f4f 	dsb	sy
 8007f90:	613b      	str	r3, [r7, #16]
}
 8007f92:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007f94:	4b15      	ldr	r3, [pc, #84]	; (8007fec <vTaskStartScheduler+0xc0>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	334c      	adds	r3, #76	; 0x4c
 8007f9a:	4a15      	ldr	r2, [pc, #84]	; (8007ff0 <vTaskStartScheduler+0xc4>)
 8007f9c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007f9e:	4b15      	ldr	r3, [pc, #84]	; (8007ff4 <vTaskStartScheduler+0xc8>)
 8007fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8007fa4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007fa6:	4b14      	ldr	r3, [pc, #80]	; (8007ff8 <vTaskStartScheduler+0xcc>)
 8007fa8:	2201      	movs	r2, #1
 8007faa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007fac:	4b13      	ldr	r3, [pc, #76]	; (8007ffc <vTaskStartScheduler+0xd0>)
 8007fae:	2200      	movs	r2, #0
 8007fb0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007fb2:	f000 fbb5 	bl	8008720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007fb6:	e00e      	b.n	8007fd6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fbe:	d10a      	bne.n	8007fd6 <vTaskStartScheduler+0xaa>
	__asm volatile
 8007fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc4:	f383 8811 	msr	BASEPRI, r3
 8007fc8:	f3bf 8f6f 	isb	sy
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	60fb      	str	r3, [r7, #12]
}
 8007fd2:	bf00      	nop
 8007fd4:	e7fe      	b.n	8007fd4 <vTaskStartScheduler+0xa8>
}
 8007fd6:	bf00      	nop
 8007fd8:	3718      	adds	r7, #24
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop
 8007fe0:	0801022c 	.word	0x0801022c
 8007fe4:	08008389 	.word	0x08008389
 8007fe8:	20000610 	.word	0x20000610
 8007fec:	200004ec 	.word	0x200004ec
 8007ff0:	20000044 	.word	0x20000044
 8007ff4:	2000060c 	.word	0x2000060c
 8007ff8:	200005f8 	.word	0x200005f8
 8007ffc:	200005f0 	.word	0x200005f0

08008000 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008000:	b480      	push	{r7}
 8008002:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008004:	4b04      	ldr	r3, [pc, #16]	; (8008018 <vTaskSuspendAll+0x18>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	3301      	adds	r3, #1
 800800a:	4a03      	ldr	r2, [pc, #12]	; (8008018 <vTaskSuspendAll+0x18>)
 800800c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800800e:	bf00      	nop
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr
 8008018:	20000614 	.word	0x20000614

0800801c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008022:	2300      	movs	r3, #0
 8008024:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008026:	2300      	movs	r3, #0
 8008028:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800802a:	4b41      	ldr	r3, [pc, #260]	; (8008130 <xTaskResumeAll+0x114>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d10a      	bne.n	8008048 <xTaskResumeAll+0x2c>
	__asm volatile
 8008032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008036:	f383 8811 	msr	BASEPRI, r3
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	f3bf 8f4f 	dsb	sy
 8008042:	603b      	str	r3, [r7, #0]
}
 8008044:	bf00      	nop
 8008046:	e7fe      	b.n	8008046 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008048:	f000 fc0c 	bl	8008864 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800804c:	4b38      	ldr	r3, [pc, #224]	; (8008130 <xTaskResumeAll+0x114>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	3b01      	subs	r3, #1
 8008052:	4a37      	ldr	r2, [pc, #220]	; (8008130 <xTaskResumeAll+0x114>)
 8008054:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008056:	4b36      	ldr	r3, [pc, #216]	; (8008130 <xTaskResumeAll+0x114>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d161      	bne.n	8008122 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800805e:	4b35      	ldr	r3, [pc, #212]	; (8008134 <xTaskResumeAll+0x118>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d05d      	beq.n	8008122 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008066:	e02e      	b.n	80080c6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008068:	4b33      	ldr	r3, [pc, #204]	; (8008138 <xTaskResumeAll+0x11c>)
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	68db      	ldr	r3, [r3, #12]
 800806e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	3318      	adds	r3, #24
 8008074:	4618      	mov	r0, r3
 8008076:	f7ff fd51 	bl	8007b1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	3304      	adds	r3, #4
 800807e:	4618      	mov	r0, r3
 8008080:	f7ff fd4c 	bl	8007b1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008088:	2201      	movs	r2, #1
 800808a:	409a      	lsls	r2, r3
 800808c:	4b2b      	ldr	r3, [pc, #172]	; (800813c <xTaskResumeAll+0x120>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4313      	orrs	r3, r2
 8008092:	4a2a      	ldr	r2, [pc, #168]	; (800813c <xTaskResumeAll+0x120>)
 8008094:	6013      	str	r3, [r2, #0]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800809a:	4613      	mov	r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4413      	add	r3, r2
 80080a0:	009b      	lsls	r3, r3, #2
 80080a2:	4a27      	ldr	r2, [pc, #156]	; (8008140 <xTaskResumeAll+0x124>)
 80080a4:	441a      	add	r2, r3
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	3304      	adds	r3, #4
 80080aa:	4619      	mov	r1, r3
 80080ac:	4610      	mov	r0, r2
 80080ae:	f7ff fcd8 	bl	8007a62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080b6:	4b23      	ldr	r3, [pc, #140]	; (8008144 <xTaskResumeAll+0x128>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080bc:	429a      	cmp	r2, r3
 80080be:	d302      	bcc.n	80080c6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80080c0:	4b21      	ldr	r3, [pc, #132]	; (8008148 <xTaskResumeAll+0x12c>)
 80080c2:	2201      	movs	r2, #1
 80080c4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080c6:	4b1c      	ldr	r3, [pc, #112]	; (8008138 <xTaskResumeAll+0x11c>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1cc      	bne.n	8008068 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d001      	beq.n	80080d8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80080d4:	f000 fa12 	bl	80084fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80080d8:	4b1c      	ldr	r3, [pc, #112]	; (800814c <xTaskResumeAll+0x130>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d010      	beq.n	8008106 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80080e4:	f000 f836 	bl	8008154 <xTaskIncrementTick>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d002      	beq.n	80080f4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80080ee:	4b16      	ldr	r3, [pc, #88]	; (8008148 <xTaskResumeAll+0x12c>)
 80080f0:	2201      	movs	r2, #1
 80080f2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	3b01      	subs	r3, #1
 80080f8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1f1      	bne.n	80080e4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8008100:	4b12      	ldr	r3, [pc, #72]	; (800814c <xTaskResumeAll+0x130>)
 8008102:	2200      	movs	r2, #0
 8008104:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008106:	4b10      	ldr	r3, [pc, #64]	; (8008148 <xTaskResumeAll+0x12c>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d009      	beq.n	8008122 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800810e:	2301      	movs	r3, #1
 8008110:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008112:	4b0f      	ldr	r3, [pc, #60]	; (8008150 <xTaskResumeAll+0x134>)
 8008114:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008118:	601a      	str	r2, [r3, #0]
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008122:	f000 fbcf 	bl	80088c4 <vPortExitCritical>

	return xAlreadyYielded;
 8008126:	68bb      	ldr	r3, [r7, #8]
}
 8008128:	4618      	mov	r0, r3
 800812a:	3710      	adds	r7, #16
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}
 8008130:	20000614 	.word	0x20000614
 8008134:	200005ec 	.word	0x200005ec
 8008138:	200005ac 	.word	0x200005ac
 800813c:	200005f4 	.word	0x200005f4
 8008140:	200004f0 	.word	0x200004f0
 8008144:	200004ec 	.word	0x200004ec
 8008148:	20000600 	.word	0x20000600
 800814c:	200005fc 	.word	0x200005fc
 8008150:	e000ed04 	.word	0xe000ed04

08008154 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b086      	sub	sp, #24
 8008158:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800815a:	2300      	movs	r3, #0
 800815c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800815e:	4b4e      	ldr	r3, [pc, #312]	; (8008298 <xTaskIncrementTick+0x144>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	2b00      	cmp	r3, #0
 8008164:	f040 808e 	bne.w	8008284 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008168:	4b4c      	ldr	r3, [pc, #304]	; (800829c <xTaskIncrementTick+0x148>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	3301      	adds	r3, #1
 800816e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008170:	4a4a      	ldr	r2, [pc, #296]	; (800829c <xTaskIncrementTick+0x148>)
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d120      	bne.n	80081be <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800817c:	4b48      	ldr	r3, [pc, #288]	; (80082a0 <xTaskIncrementTick+0x14c>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00a      	beq.n	800819c <xTaskIncrementTick+0x48>
	__asm volatile
 8008186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800818a:	f383 8811 	msr	BASEPRI, r3
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f3bf 8f4f 	dsb	sy
 8008196:	603b      	str	r3, [r7, #0]
}
 8008198:	bf00      	nop
 800819a:	e7fe      	b.n	800819a <xTaskIncrementTick+0x46>
 800819c:	4b40      	ldr	r3, [pc, #256]	; (80082a0 <xTaskIncrementTick+0x14c>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	60fb      	str	r3, [r7, #12]
 80081a2:	4b40      	ldr	r3, [pc, #256]	; (80082a4 <xTaskIncrementTick+0x150>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a3e      	ldr	r2, [pc, #248]	; (80082a0 <xTaskIncrementTick+0x14c>)
 80081a8:	6013      	str	r3, [r2, #0]
 80081aa:	4a3e      	ldr	r2, [pc, #248]	; (80082a4 <xTaskIncrementTick+0x150>)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6013      	str	r3, [r2, #0]
 80081b0:	4b3d      	ldr	r3, [pc, #244]	; (80082a8 <xTaskIncrementTick+0x154>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	3301      	adds	r3, #1
 80081b6:	4a3c      	ldr	r2, [pc, #240]	; (80082a8 <xTaskIncrementTick+0x154>)
 80081b8:	6013      	str	r3, [r2, #0]
 80081ba:	f000 f99f 	bl	80084fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80081be:	4b3b      	ldr	r3, [pc, #236]	; (80082ac <xTaskIncrementTick+0x158>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	693a      	ldr	r2, [r7, #16]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d348      	bcc.n	800825a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081c8:	4b35      	ldr	r3, [pc, #212]	; (80082a0 <xTaskIncrementTick+0x14c>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d104      	bne.n	80081dc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081d2:	4b36      	ldr	r3, [pc, #216]	; (80082ac <xTaskIncrementTick+0x158>)
 80081d4:	f04f 32ff 	mov.w	r2, #4294967295
 80081d8:	601a      	str	r2, [r3, #0]
					break;
 80081da:	e03e      	b.n	800825a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081dc:	4b30      	ldr	r3, [pc, #192]	; (80082a0 <xTaskIncrementTick+0x14c>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	68db      	ldr	r3, [r3, #12]
 80081e2:	68db      	ldr	r3, [r3, #12]
 80081e4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80081ec:	693a      	ldr	r2, [r7, #16]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d203      	bcs.n	80081fc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80081f4:	4a2d      	ldr	r2, [pc, #180]	; (80082ac <xTaskIncrementTick+0x158>)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80081fa:	e02e      	b.n	800825a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	3304      	adds	r3, #4
 8008200:	4618      	mov	r0, r3
 8008202:	f7ff fc8b 	bl	8007b1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800820a:	2b00      	cmp	r3, #0
 800820c:	d004      	beq.n	8008218 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	3318      	adds	r3, #24
 8008212:	4618      	mov	r0, r3
 8008214:	f7ff fc82 	bl	8007b1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800821c:	2201      	movs	r2, #1
 800821e:	409a      	lsls	r2, r3
 8008220:	4b23      	ldr	r3, [pc, #140]	; (80082b0 <xTaskIncrementTick+0x15c>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4313      	orrs	r3, r2
 8008226:	4a22      	ldr	r2, [pc, #136]	; (80082b0 <xTaskIncrementTick+0x15c>)
 8008228:	6013      	str	r3, [r2, #0]
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800822e:	4613      	mov	r3, r2
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	4413      	add	r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	4a1f      	ldr	r2, [pc, #124]	; (80082b4 <xTaskIncrementTick+0x160>)
 8008238:	441a      	add	r2, r3
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	3304      	adds	r3, #4
 800823e:	4619      	mov	r1, r3
 8008240:	4610      	mov	r0, r2
 8008242:	f7ff fc0e 	bl	8007a62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800824a:	4b1b      	ldr	r3, [pc, #108]	; (80082b8 <xTaskIncrementTick+0x164>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008250:	429a      	cmp	r2, r3
 8008252:	d3b9      	bcc.n	80081c8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008254:	2301      	movs	r3, #1
 8008256:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008258:	e7b6      	b.n	80081c8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800825a:	4b17      	ldr	r3, [pc, #92]	; (80082b8 <xTaskIncrementTick+0x164>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008260:	4914      	ldr	r1, [pc, #80]	; (80082b4 <xTaskIncrementTick+0x160>)
 8008262:	4613      	mov	r3, r2
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	4413      	add	r3, r2
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	440b      	add	r3, r1
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	2b01      	cmp	r3, #1
 8008270:	d901      	bls.n	8008276 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8008272:	2301      	movs	r3, #1
 8008274:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008276:	4b11      	ldr	r3, [pc, #68]	; (80082bc <xTaskIncrementTick+0x168>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d007      	beq.n	800828e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800827e:	2301      	movs	r3, #1
 8008280:	617b      	str	r3, [r7, #20]
 8008282:	e004      	b.n	800828e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008284:	4b0e      	ldr	r3, [pc, #56]	; (80082c0 <xTaskIncrementTick+0x16c>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	3301      	adds	r3, #1
 800828a:	4a0d      	ldr	r2, [pc, #52]	; (80082c0 <xTaskIncrementTick+0x16c>)
 800828c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800828e:	697b      	ldr	r3, [r7, #20]
}
 8008290:	4618      	mov	r0, r3
 8008292:	3718      	adds	r7, #24
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	20000614 	.word	0x20000614
 800829c:	200005f0 	.word	0x200005f0
 80082a0:	200005a4 	.word	0x200005a4
 80082a4:	200005a8 	.word	0x200005a8
 80082a8:	20000604 	.word	0x20000604
 80082ac:	2000060c 	.word	0x2000060c
 80082b0:	200005f4 	.word	0x200005f4
 80082b4:	200004f0 	.word	0x200004f0
 80082b8:	200004ec 	.word	0x200004ec
 80082bc:	20000600 	.word	0x20000600
 80082c0:	200005fc 	.word	0x200005fc

080082c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80082c4:	b480      	push	{r7}
 80082c6:	b087      	sub	sp, #28
 80082c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80082ca:	4b29      	ldr	r3, [pc, #164]	; (8008370 <vTaskSwitchContext+0xac>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d003      	beq.n	80082da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80082d2:	4b28      	ldr	r3, [pc, #160]	; (8008374 <vTaskSwitchContext+0xb0>)
 80082d4:	2201      	movs	r2, #1
 80082d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80082d8:	e044      	b.n	8008364 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80082da:	4b26      	ldr	r3, [pc, #152]	; (8008374 <vTaskSwitchContext+0xb0>)
 80082dc:	2200      	movs	r2, #0
 80082de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082e0:	4b25      	ldr	r3, [pc, #148]	; (8008378 <vTaskSwitchContext+0xb4>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	fab3 f383 	clz	r3, r3
 80082ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80082ee:	7afb      	ldrb	r3, [r7, #11]
 80082f0:	f1c3 031f 	rsb	r3, r3, #31
 80082f4:	617b      	str	r3, [r7, #20]
 80082f6:	4921      	ldr	r1, [pc, #132]	; (800837c <vTaskSwitchContext+0xb8>)
 80082f8:	697a      	ldr	r2, [r7, #20]
 80082fa:	4613      	mov	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	4413      	add	r3, r2
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	440b      	add	r3, r1
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d10a      	bne.n	8008320 <vTaskSwitchContext+0x5c>
	__asm volatile
 800830a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800830e:	f383 8811 	msr	BASEPRI, r3
 8008312:	f3bf 8f6f 	isb	sy
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	607b      	str	r3, [r7, #4]
}
 800831c:	bf00      	nop
 800831e:	e7fe      	b.n	800831e <vTaskSwitchContext+0x5a>
 8008320:	697a      	ldr	r2, [r7, #20]
 8008322:	4613      	mov	r3, r2
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	4413      	add	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	4a14      	ldr	r2, [pc, #80]	; (800837c <vTaskSwitchContext+0xb8>)
 800832c:	4413      	add	r3, r2
 800832e:	613b      	str	r3, [r7, #16]
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	685a      	ldr	r2, [r3, #4]
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	605a      	str	r2, [r3, #4]
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	685a      	ldr	r2, [r3, #4]
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	3308      	adds	r3, #8
 8008342:	429a      	cmp	r2, r3
 8008344:	d104      	bne.n	8008350 <vTaskSwitchContext+0x8c>
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	685a      	ldr	r2, [r3, #4]
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	605a      	str	r2, [r3, #4]
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	4a0a      	ldr	r2, [pc, #40]	; (8008380 <vTaskSwitchContext+0xbc>)
 8008358:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800835a:	4b09      	ldr	r3, [pc, #36]	; (8008380 <vTaskSwitchContext+0xbc>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	334c      	adds	r3, #76	; 0x4c
 8008360:	4a08      	ldr	r2, [pc, #32]	; (8008384 <vTaskSwitchContext+0xc0>)
 8008362:	6013      	str	r3, [r2, #0]
}
 8008364:	bf00      	nop
 8008366:	371c      	adds	r7, #28
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr
 8008370:	20000614 	.word	0x20000614
 8008374:	20000600 	.word	0x20000600
 8008378:	200005f4 	.word	0x200005f4
 800837c:	200004f0 	.word	0x200004f0
 8008380:	200004ec 	.word	0x200004ec
 8008384:	20000044 	.word	0x20000044

08008388 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008390:	f000 f852 	bl	8008438 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008394:	4b06      	ldr	r3, [pc, #24]	; (80083b0 <prvIdleTask+0x28>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2b01      	cmp	r3, #1
 800839a:	d9f9      	bls.n	8008390 <prvIdleTask+0x8>
			{
				taskYIELD();
 800839c:	4b05      	ldr	r3, [pc, #20]	; (80083b4 <prvIdleTask+0x2c>)
 800839e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083a2:	601a      	str	r2, [r3, #0]
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80083ac:	e7f0      	b.n	8008390 <prvIdleTask+0x8>
 80083ae:	bf00      	nop
 80083b0:	200004f0 	.word	0x200004f0
 80083b4:	e000ed04 	.word	0xe000ed04

080083b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083be:	2300      	movs	r3, #0
 80083c0:	607b      	str	r3, [r7, #4]
 80083c2:	e00c      	b.n	80083de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	4613      	mov	r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	4413      	add	r3, r2
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	4a12      	ldr	r2, [pc, #72]	; (8008418 <prvInitialiseTaskLists+0x60>)
 80083d0:	4413      	add	r3, r2
 80083d2:	4618      	mov	r0, r3
 80083d4:	f7ff fb18 	bl	8007a08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	3301      	adds	r3, #1
 80083dc:	607b      	str	r3, [r7, #4]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2b06      	cmp	r3, #6
 80083e2:	d9ef      	bls.n	80083c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80083e4:	480d      	ldr	r0, [pc, #52]	; (800841c <prvInitialiseTaskLists+0x64>)
 80083e6:	f7ff fb0f 	bl	8007a08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80083ea:	480d      	ldr	r0, [pc, #52]	; (8008420 <prvInitialiseTaskLists+0x68>)
 80083ec:	f7ff fb0c 	bl	8007a08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80083f0:	480c      	ldr	r0, [pc, #48]	; (8008424 <prvInitialiseTaskLists+0x6c>)
 80083f2:	f7ff fb09 	bl	8007a08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80083f6:	480c      	ldr	r0, [pc, #48]	; (8008428 <prvInitialiseTaskLists+0x70>)
 80083f8:	f7ff fb06 	bl	8007a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80083fc:	480b      	ldr	r0, [pc, #44]	; (800842c <prvInitialiseTaskLists+0x74>)
 80083fe:	f7ff fb03 	bl	8007a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008402:	4b0b      	ldr	r3, [pc, #44]	; (8008430 <prvInitialiseTaskLists+0x78>)
 8008404:	4a05      	ldr	r2, [pc, #20]	; (800841c <prvInitialiseTaskLists+0x64>)
 8008406:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008408:	4b0a      	ldr	r3, [pc, #40]	; (8008434 <prvInitialiseTaskLists+0x7c>)
 800840a:	4a05      	ldr	r2, [pc, #20]	; (8008420 <prvInitialiseTaskLists+0x68>)
 800840c:	601a      	str	r2, [r3, #0]
}
 800840e:	bf00      	nop
 8008410:	3708      	adds	r7, #8
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	200004f0 	.word	0x200004f0
 800841c:	2000057c 	.word	0x2000057c
 8008420:	20000590 	.word	0x20000590
 8008424:	200005ac 	.word	0x200005ac
 8008428:	200005c0 	.word	0x200005c0
 800842c:	200005d8 	.word	0x200005d8
 8008430:	200005a4 	.word	0x200005a4
 8008434:	200005a8 	.word	0x200005a8

08008438 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b082      	sub	sp, #8
 800843c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800843e:	e019      	b.n	8008474 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008440:	f000 fa10 	bl	8008864 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008444:	4b10      	ldr	r3, [pc, #64]	; (8008488 <prvCheckTasksWaitingTermination+0x50>)
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	3304      	adds	r3, #4
 8008450:	4618      	mov	r0, r3
 8008452:	f7ff fb63 	bl	8007b1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008456:	4b0d      	ldr	r3, [pc, #52]	; (800848c <prvCheckTasksWaitingTermination+0x54>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	3b01      	subs	r3, #1
 800845c:	4a0b      	ldr	r2, [pc, #44]	; (800848c <prvCheckTasksWaitingTermination+0x54>)
 800845e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008460:	4b0b      	ldr	r3, [pc, #44]	; (8008490 <prvCheckTasksWaitingTermination+0x58>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	3b01      	subs	r3, #1
 8008466:	4a0a      	ldr	r2, [pc, #40]	; (8008490 <prvCheckTasksWaitingTermination+0x58>)
 8008468:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800846a:	f000 fa2b 	bl	80088c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f810 	bl	8008494 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008474:	4b06      	ldr	r3, [pc, #24]	; (8008490 <prvCheckTasksWaitingTermination+0x58>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d1e1      	bne.n	8008440 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800847c:	bf00      	nop
 800847e:	bf00      	nop
 8008480:	3708      	adds	r7, #8
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	200005c0 	.word	0x200005c0
 800848c:	200005ec 	.word	0x200005ec
 8008490:	200005d4 	.word	0x200005d4

08008494 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008494:	b580      	push	{r7, lr}
 8008496:	b084      	sub	sp, #16
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	334c      	adds	r3, #76	; 0x4c
 80084a0:	4618      	mov	r0, r3
 80084a2:	f003 fc8d 	bl	800bdc0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d108      	bne.n	80084c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084b4:	4618      	mov	r0, r3
 80084b6:	f000 fb83 	bl	8008bc0 <vPortFree>
				vPortFree( pxTCB );
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f000 fb80 	bl	8008bc0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80084c0:	e018      	b.n	80084f4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d103      	bne.n	80084d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f000 fb77 	bl	8008bc0 <vPortFree>
	}
 80084d2:	e00f      	b.n	80084f4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80084da:	2b02      	cmp	r3, #2
 80084dc:	d00a      	beq.n	80084f4 <prvDeleteTCB+0x60>
	__asm volatile
 80084de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e2:	f383 8811 	msr	BASEPRI, r3
 80084e6:	f3bf 8f6f 	isb	sy
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	60fb      	str	r3, [r7, #12]
}
 80084f0:	bf00      	nop
 80084f2:	e7fe      	b.n	80084f2 <prvDeleteTCB+0x5e>
	}
 80084f4:	bf00      	nop
 80084f6:	3710      	adds	r7, #16
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008502:	4b0c      	ldr	r3, [pc, #48]	; (8008534 <prvResetNextTaskUnblockTime+0x38>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d104      	bne.n	8008516 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800850c:	4b0a      	ldr	r3, [pc, #40]	; (8008538 <prvResetNextTaskUnblockTime+0x3c>)
 800850e:	f04f 32ff 	mov.w	r2, #4294967295
 8008512:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008514:	e008      	b.n	8008528 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008516:	4b07      	ldr	r3, [pc, #28]	; (8008534 <prvResetNextTaskUnblockTime+0x38>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68db      	ldr	r3, [r3, #12]
 800851c:	68db      	ldr	r3, [r3, #12]
 800851e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	4a04      	ldr	r2, [pc, #16]	; (8008538 <prvResetNextTaskUnblockTime+0x3c>)
 8008526:	6013      	str	r3, [r2, #0]
}
 8008528:	bf00      	nop
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr
 8008534:	200005a4 	.word	0x200005a4
 8008538:	2000060c 	.word	0x2000060c

0800853c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008546:	4b29      	ldr	r3, [pc, #164]	; (80085ec <prvAddCurrentTaskToDelayedList+0xb0>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800854c:	4b28      	ldr	r3, [pc, #160]	; (80085f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	3304      	adds	r3, #4
 8008552:	4618      	mov	r0, r3
 8008554:	f7ff fae2 	bl	8007b1c <uxListRemove>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d10b      	bne.n	8008576 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800855e:	4b24      	ldr	r3, [pc, #144]	; (80085f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008564:	2201      	movs	r2, #1
 8008566:	fa02 f303 	lsl.w	r3, r2, r3
 800856a:	43da      	mvns	r2, r3
 800856c:	4b21      	ldr	r3, [pc, #132]	; (80085f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4013      	ands	r3, r2
 8008572:	4a20      	ldr	r2, [pc, #128]	; (80085f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008574:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857c:	d10a      	bne.n	8008594 <prvAddCurrentTaskToDelayedList+0x58>
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d007      	beq.n	8008594 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008584:	4b1a      	ldr	r3, [pc, #104]	; (80085f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	3304      	adds	r3, #4
 800858a:	4619      	mov	r1, r3
 800858c:	481a      	ldr	r0, [pc, #104]	; (80085f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800858e:	f7ff fa68 	bl	8007a62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008592:	e026      	b.n	80085e2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008594:	68fa      	ldr	r2, [r7, #12]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4413      	add	r3, r2
 800859a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800859c:	4b14      	ldr	r3, [pc, #80]	; (80085f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	68ba      	ldr	r2, [r7, #8]
 80085a2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80085a4:	68ba      	ldr	r2, [r7, #8]
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	429a      	cmp	r2, r3
 80085aa:	d209      	bcs.n	80085c0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085ac:	4b13      	ldr	r3, [pc, #76]	; (80085fc <prvAddCurrentTaskToDelayedList+0xc0>)
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	4b0f      	ldr	r3, [pc, #60]	; (80085f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	3304      	adds	r3, #4
 80085b6:	4619      	mov	r1, r3
 80085b8:	4610      	mov	r0, r2
 80085ba:	f7ff fa76 	bl	8007aaa <vListInsert>
}
 80085be:	e010      	b.n	80085e2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085c0:	4b0f      	ldr	r3, [pc, #60]	; (8008600 <prvAddCurrentTaskToDelayedList+0xc4>)
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	4b0a      	ldr	r3, [pc, #40]	; (80085f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	3304      	adds	r3, #4
 80085ca:	4619      	mov	r1, r3
 80085cc:	4610      	mov	r0, r2
 80085ce:	f7ff fa6c 	bl	8007aaa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80085d2:	4b0c      	ldr	r3, [pc, #48]	; (8008604 <prvAddCurrentTaskToDelayedList+0xc8>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	68ba      	ldr	r2, [r7, #8]
 80085d8:	429a      	cmp	r2, r3
 80085da:	d202      	bcs.n	80085e2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80085dc:	4a09      	ldr	r2, [pc, #36]	; (8008604 <prvAddCurrentTaskToDelayedList+0xc8>)
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	6013      	str	r3, [r2, #0]
}
 80085e2:	bf00      	nop
 80085e4:	3710      	adds	r7, #16
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
 80085ea:	bf00      	nop
 80085ec:	200005f0 	.word	0x200005f0
 80085f0:	200004ec 	.word	0x200004ec
 80085f4:	200005f4 	.word	0x200005f4
 80085f8:	200005d8 	.word	0x200005d8
 80085fc:	200005a8 	.word	0x200005a8
 8008600:	200005a4 	.word	0x200005a4
 8008604:	2000060c 	.word	0x2000060c

08008608 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008608:	b480      	push	{r7}
 800860a:	b085      	sub	sp, #20
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	3b04      	subs	r3, #4
 8008618:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008620:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	3b04      	subs	r3, #4
 8008626:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	f023 0201 	bic.w	r2, r3, #1
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	3b04      	subs	r3, #4
 8008636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008638:	4a0c      	ldr	r2, [pc, #48]	; (800866c <pxPortInitialiseStack+0x64>)
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	3b14      	subs	r3, #20
 8008642:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	3b04      	subs	r3, #4
 800864e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f06f 0202 	mvn.w	r2, #2
 8008656:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	3b20      	subs	r3, #32
 800865c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800865e:	68fb      	ldr	r3, [r7, #12]
}
 8008660:	4618      	mov	r0, r3
 8008662:	3714      	adds	r7, #20
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	08008671 	.word	0x08008671

08008670 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008670:	b480      	push	{r7}
 8008672:	b085      	sub	sp, #20
 8008674:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008676:	2300      	movs	r3, #0
 8008678:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800867a:	4b12      	ldr	r3, [pc, #72]	; (80086c4 <prvTaskExitError+0x54>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008682:	d00a      	beq.n	800869a <prvTaskExitError+0x2a>
	__asm volatile
 8008684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008688:	f383 8811 	msr	BASEPRI, r3
 800868c:	f3bf 8f6f 	isb	sy
 8008690:	f3bf 8f4f 	dsb	sy
 8008694:	60fb      	str	r3, [r7, #12]
}
 8008696:	bf00      	nop
 8008698:	e7fe      	b.n	8008698 <prvTaskExitError+0x28>
	__asm volatile
 800869a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800869e:	f383 8811 	msr	BASEPRI, r3
 80086a2:	f3bf 8f6f 	isb	sy
 80086a6:	f3bf 8f4f 	dsb	sy
 80086aa:	60bb      	str	r3, [r7, #8]
}
 80086ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80086ae:	bf00      	nop
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d0fc      	beq.n	80086b0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80086b6:	bf00      	nop
 80086b8:	bf00      	nop
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr
 80086c4:	2000000c 	.word	0x2000000c
	...

080086d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80086d0:	4b07      	ldr	r3, [pc, #28]	; (80086f0 <pxCurrentTCBConst2>)
 80086d2:	6819      	ldr	r1, [r3, #0]
 80086d4:	6808      	ldr	r0, [r1, #0]
 80086d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086da:	f380 8809 	msr	PSP, r0
 80086de:	f3bf 8f6f 	isb	sy
 80086e2:	f04f 0000 	mov.w	r0, #0
 80086e6:	f380 8811 	msr	BASEPRI, r0
 80086ea:	4770      	bx	lr
 80086ec:	f3af 8000 	nop.w

080086f0 <pxCurrentTCBConst2>:
 80086f0:	200004ec 	.word	0x200004ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80086f4:	bf00      	nop
 80086f6:	bf00      	nop

080086f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80086f8:	4808      	ldr	r0, [pc, #32]	; (800871c <prvPortStartFirstTask+0x24>)
 80086fa:	6800      	ldr	r0, [r0, #0]
 80086fc:	6800      	ldr	r0, [r0, #0]
 80086fe:	f380 8808 	msr	MSP, r0
 8008702:	f04f 0000 	mov.w	r0, #0
 8008706:	f380 8814 	msr	CONTROL, r0
 800870a:	b662      	cpsie	i
 800870c:	b661      	cpsie	f
 800870e:	f3bf 8f4f 	dsb	sy
 8008712:	f3bf 8f6f 	isb	sy
 8008716:	df00      	svc	0
 8008718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800871a:	bf00      	nop
 800871c:	e000ed08 	.word	0xe000ed08

08008720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b086      	sub	sp, #24
 8008724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008726:	4b46      	ldr	r3, [pc, #280]	; (8008840 <xPortStartScheduler+0x120>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a46      	ldr	r2, [pc, #280]	; (8008844 <xPortStartScheduler+0x124>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d10a      	bne.n	8008746 <xPortStartScheduler+0x26>
	__asm volatile
 8008730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008734:	f383 8811 	msr	BASEPRI, r3
 8008738:	f3bf 8f6f 	isb	sy
 800873c:	f3bf 8f4f 	dsb	sy
 8008740:	613b      	str	r3, [r7, #16]
}
 8008742:	bf00      	nop
 8008744:	e7fe      	b.n	8008744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008746:	4b3e      	ldr	r3, [pc, #248]	; (8008840 <xPortStartScheduler+0x120>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a3f      	ldr	r2, [pc, #252]	; (8008848 <xPortStartScheduler+0x128>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d10a      	bne.n	8008766 <xPortStartScheduler+0x46>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	60fb      	str	r3, [r7, #12]
}
 8008762:	bf00      	nop
 8008764:	e7fe      	b.n	8008764 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008766:	4b39      	ldr	r3, [pc, #228]	; (800884c <xPortStartScheduler+0x12c>)
 8008768:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	b2db      	uxtb	r3, r3
 8008770:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	22ff      	movs	r2, #255	; 0xff
 8008776:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	b2db      	uxtb	r3, r3
 800877e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008780:	78fb      	ldrb	r3, [r7, #3]
 8008782:	b2db      	uxtb	r3, r3
 8008784:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008788:	b2da      	uxtb	r2, r3
 800878a:	4b31      	ldr	r3, [pc, #196]	; (8008850 <xPortStartScheduler+0x130>)
 800878c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800878e:	4b31      	ldr	r3, [pc, #196]	; (8008854 <xPortStartScheduler+0x134>)
 8008790:	2207      	movs	r2, #7
 8008792:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008794:	e009      	b.n	80087aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008796:	4b2f      	ldr	r3, [pc, #188]	; (8008854 <xPortStartScheduler+0x134>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	3b01      	subs	r3, #1
 800879c:	4a2d      	ldr	r2, [pc, #180]	; (8008854 <xPortStartScheduler+0x134>)
 800879e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80087a0:	78fb      	ldrb	r3, [r7, #3]
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	005b      	lsls	r3, r3, #1
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087aa:	78fb      	ldrb	r3, [r7, #3]
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087b2:	2b80      	cmp	r3, #128	; 0x80
 80087b4:	d0ef      	beq.n	8008796 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80087b6:	4b27      	ldr	r3, [pc, #156]	; (8008854 <xPortStartScheduler+0x134>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f1c3 0307 	rsb	r3, r3, #7
 80087be:	2b04      	cmp	r3, #4
 80087c0:	d00a      	beq.n	80087d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80087c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c6:	f383 8811 	msr	BASEPRI, r3
 80087ca:	f3bf 8f6f 	isb	sy
 80087ce:	f3bf 8f4f 	dsb	sy
 80087d2:	60bb      	str	r3, [r7, #8]
}
 80087d4:	bf00      	nop
 80087d6:	e7fe      	b.n	80087d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80087d8:	4b1e      	ldr	r3, [pc, #120]	; (8008854 <xPortStartScheduler+0x134>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	021b      	lsls	r3, r3, #8
 80087de:	4a1d      	ldr	r2, [pc, #116]	; (8008854 <xPortStartScheduler+0x134>)
 80087e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80087e2:	4b1c      	ldr	r3, [pc, #112]	; (8008854 <xPortStartScheduler+0x134>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80087ea:	4a1a      	ldr	r2, [pc, #104]	; (8008854 <xPortStartScheduler+0x134>)
 80087ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	b2da      	uxtb	r2, r3
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80087f6:	4b18      	ldr	r3, [pc, #96]	; (8008858 <xPortStartScheduler+0x138>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a17      	ldr	r2, [pc, #92]	; (8008858 <xPortStartScheduler+0x138>)
 80087fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008800:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008802:	4b15      	ldr	r3, [pc, #84]	; (8008858 <xPortStartScheduler+0x138>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a14      	ldr	r2, [pc, #80]	; (8008858 <xPortStartScheduler+0x138>)
 8008808:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800880c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800880e:	f000 f8dd 	bl	80089cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008812:	4b12      	ldr	r3, [pc, #72]	; (800885c <xPortStartScheduler+0x13c>)
 8008814:	2200      	movs	r2, #0
 8008816:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008818:	f000 f8fc 	bl	8008a14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800881c:	4b10      	ldr	r3, [pc, #64]	; (8008860 <xPortStartScheduler+0x140>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4a0f      	ldr	r2, [pc, #60]	; (8008860 <xPortStartScheduler+0x140>)
 8008822:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008826:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008828:	f7ff ff66 	bl	80086f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800882c:	f7ff fd4a 	bl	80082c4 <vTaskSwitchContext>
	prvTaskExitError();
 8008830:	f7ff ff1e 	bl	8008670 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	3718      	adds	r7, #24
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
 800883e:	bf00      	nop
 8008840:	e000ed00 	.word	0xe000ed00
 8008844:	410fc271 	.word	0x410fc271
 8008848:	410fc270 	.word	0x410fc270
 800884c:	e000e400 	.word	0xe000e400
 8008850:	20000618 	.word	0x20000618
 8008854:	2000061c 	.word	0x2000061c
 8008858:	e000ed20 	.word	0xe000ed20
 800885c:	2000000c 	.word	0x2000000c
 8008860:	e000ef34 	.word	0xe000ef34

08008864 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
	__asm volatile
 800886a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886e:	f383 8811 	msr	BASEPRI, r3
 8008872:	f3bf 8f6f 	isb	sy
 8008876:	f3bf 8f4f 	dsb	sy
 800887a:	607b      	str	r3, [r7, #4]
}
 800887c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800887e:	4b0f      	ldr	r3, [pc, #60]	; (80088bc <vPortEnterCritical+0x58>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	3301      	adds	r3, #1
 8008884:	4a0d      	ldr	r2, [pc, #52]	; (80088bc <vPortEnterCritical+0x58>)
 8008886:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008888:	4b0c      	ldr	r3, [pc, #48]	; (80088bc <vPortEnterCritical+0x58>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2b01      	cmp	r3, #1
 800888e:	d10f      	bne.n	80088b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008890:	4b0b      	ldr	r3, [pc, #44]	; (80088c0 <vPortEnterCritical+0x5c>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00a      	beq.n	80088b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800889a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800889e:	f383 8811 	msr	BASEPRI, r3
 80088a2:	f3bf 8f6f 	isb	sy
 80088a6:	f3bf 8f4f 	dsb	sy
 80088aa:	603b      	str	r3, [r7, #0]
}
 80088ac:	bf00      	nop
 80088ae:	e7fe      	b.n	80088ae <vPortEnterCritical+0x4a>
	}
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr
 80088bc:	2000000c 	.word	0x2000000c
 80088c0:	e000ed04 	.word	0xe000ed04

080088c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80088ca:	4b12      	ldr	r3, [pc, #72]	; (8008914 <vPortExitCritical+0x50>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10a      	bne.n	80088e8 <vPortExitCritical+0x24>
	__asm volatile
 80088d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	607b      	str	r3, [r7, #4]
}
 80088e4:	bf00      	nop
 80088e6:	e7fe      	b.n	80088e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80088e8:	4b0a      	ldr	r3, [pc, #40]	; (8008914 <vPortExitCritical+0x50>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	4a09      	ldr	r2, [pc, #36]	; (8008914 <vPortExitCritical+0x50>)
 80088f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80088f2:	4b08      	ldr	r3, [pc, #32]	; (8008914 <vPortExitCritical+0x50>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d105      	bne.n	8008906 <vPortExitCritical+0x42>
 80088fa:	2300      	movs	r3, #0
 80088fc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008904:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008906:	bf00      	nop
 8008908:	370c      	adds	r7, #12
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	2000000c 	.word	0x2000000c
	...

08008920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008920:	f3ef 8009 	mrs	r0, PSP
 8008924:	f3bf 8f6f 	isb	sy
 8008928:	4b15      	ldr	r3, [pc, #84]	; (8008980 <pxCurrentTCBConst>)
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	f01e 0f10 	tst.w	lr, #16
 8008930:	bf08      	it	eq
 8008932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800893a:	6010      	str	r0, [r2, #0]
 800893c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008940:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008944:	f380 8811 	msr	BASEPRI, r0
 8008948:	f3bf 8f4f 	dsb	sy
 800894c:	f3bf 8f6f 	isb	sy
 8008950:	f7ff fcb8 	bl	80082c4 <vTaskSwitchContext>
 8008954:	f04f 0000 	mov.w	r0, #0
 8008958:	f380 8811 	msr	BASEPRI, r0
 800895c:	bc09      	pop	{r0, r3}
 800895e:	6819      	ldr	r1, [r3, #0]
 8008960:	6808      	ldr	r0, [r1, #0]
 8008962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008966:	f01e 0f10 	tst.w	lr, #16
 800896a:	bf08      	it	eq
 800896c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008970:	f380 8809 	msr	PSP, r0
 8008974:	f3bf 8f6f 	isb	sy
 8008978:	4770      	bx	lr
 800897a:	bf00      	nop
 800897c:	f3af 8000 	nop.w

08008980 <pxCurrentTCBConst>:
 8008980:	200004ec 	.word	0x200004ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008984:	bf00      	nop
 8008986:	bf00      	nop

08008988 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b082      	sub	sp, #8
 800898c:	af00      	add	r7, sp, #0
	__asm volatile
 800898e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008992:	f383 8811 	msr	BASEPRI, r3
 8008996:	f3bf 8f6f 	isb	sy
 800899a:	f3bf 8f4f 	dsb	sy
 800899e:	607b      	str	r3, [r7, #4]
}
 80089a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80089a2:	f7ff fbd7 	bl	8008154 <xTaskIncrementTick>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d003      	beq.n	80089b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80089ac:	4b06      	ldr	r3, [pc, #24]	; (80089c8 <SysTick_Handler+0x40>)
 80089ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089b2:	601a      	str	r2, [r3, #0]
 80089b4:	2300      	movs	r3, #0
 80089b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	f383 8811 	msr	BASEPRI, r3
}
 80089be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80089c0:	bf00      	nop
 80089c2:	3708      	adds	r7, #8
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd80      	pop	{r7, pc}
 80089c8:	e000ed04 	.word	0xe000ed04

080089cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80089cc:	b480      	push	{r7}
 80089ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80089d0:	4b0b      	ldr	r3, [pc, #44]	; (8008a00 <vPortSetupTimerInterrupt+0x34>)
 80089d2:	2200      	movs	r2, #0
 80089d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80089d6:	4b0b      	ldr	r3, [pc, #44]	; (8008a04 <vPortSetupTimerInterrupt+0x38>)
 80089d8:	2200      	movs	r2, #0
 80089da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80089dc:	4b0a      	ldr	r3, [pc, #40]	; (8008a08 <vPortSetupTimerInterrupt+0x3c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a0a      	ldr	r2, [pc, #40]	; (8008a0c <vPortSetupTimerInterrupt+0x40>)
 80089e2:	fba2 2303 	umull	r2, r3, r2, r3
 80089e6:	095b      	lsrs	r3, r3, #5
 80089e8:	4a09      	ldr	r2, [pc, #36]	; (8008a10 <vPortSetupTimerInterrupt+0x44>)
 80089ea:	3b01      	subs	r3, #1
 80089ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80089ee:	4b04      	ldr	r3, [pc, #16]	; (8008a00 <vPortSetupTimerInterrupt+0x34>)
 80089f0:	2207      	movs	r2, #7
 80089f2:	601a      	str	r2, [r3, #0]
}
 80089f4:	bf00      	nop
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	e000e010 	.word	0xe000e010
 8008a04:	e000e018 	.word	0xe000e018
 8008a08:	20000000 	.word	0x20000000
 8008a0c:	51eb851f 	.word	0x51eb851f
 8008a10:	e000e014 	.word	0xe000e014

08008a14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008a24 <vPortEnableVFP+0x10>
 8008a18:	6801      	ldr	r1, [r0, #0]
 8008a1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008a1e:	6001      	str	r1, [r0, #0]
 8008a20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008a22:	bf00      	nop
 8008a24:	e000ed88 	.word	0xe000ed88

08008a28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b08a      	sub	sp, #40	; 0x28
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008a30:	2300      	movs	r3, #0
 8008a32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008a34:	f7ff fae4 	bl	8008000 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008a38:	4b5b      	ldr	r3, [pc, #364]	; (8008ba8 <pvPortMalloc+0x180>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d101      	bne.n	8008a44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008a40:	f000 f920 	bl	8008c84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008a44:	4b59      	ldr	r3, [pc, #356]	; (8008bac <pvPortMalloc+0x184>)
 8008a46:	681a      	ldr	r2, [r3, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	4013      	ands	r3, r2
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	f040 8093 	bne.w	8008b78 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d01d      	beq.n	8008a94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008a58:	2208      	movs	r2, #8
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f003 0307 	and.w	r3, r3, #7
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d014      	beq.n	8008a94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f023 0307 	bic.w	r3, r3, #7
 8008a70:	3308      	adds	r3, #8
 8008a72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f003 0307 	and.w	r3, r3, #7
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d00a      	beq.n	8008a94 <pvPortMalloc+0x6c>
	__asm volatile
 8008a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a82:	f383 8811 	msr	BASEPRI, r3
 8008a86:	f3bf 8f6f 	isb	sy
 8008a8a:	f3bf 8f4f 	dsb	sy
 8008a8e:	617b      	str	r3, [r7, #20]
}
 8008a90:	bf00      	nop
 8008a92:	e7fe      	b.n	8008a92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d06e      	beq.n	8008b78 <pvPortMalloc+0x150>
 8008a9a:	4b45      	ldr	r3, [pc, #276]	; (8008bb0 <pvPortMalloc+0x188>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d869      	bhi.n	8008b78 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008aa4:	4b43      	ldr	r3, [pc, #268]	; (8008bb4 <pvPortMalloc+0x18c>)
 8008aa6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008aa8:	4b42      	ldr	r3, [pc, #264]	; (8008bb4 <pvPortMalloc+0x18c>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008aae:	e004      	b.n	8008aba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d903      	bls.n	8008acc <pvPortMalloc+0xa4>
 8008ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d1f1      	bne.n	8008ab0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008acc:	4b36      	ldr	r3, [pc, #216]	; (8008ba8 <pvPortMalloc+0x180>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	d050      	beq.n	8008b78 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008ad6:	6a3b      	ldr	r3, [r7, #32]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	2208      	movs	r2, #8
 8008adc:	4413      	add	r3, r2
 8008ade:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	6a3b      	ldr	r3, [r7, #32]
 8008ae6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aea:	685a      	ldr	r2, [r3, #4]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	1ad2      	subs	r2, r2, r3
 8008af0:	2308      	movs	r3, #8
 8008af2:	005b      	lsls	r3, r3, #1
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d91f      	bls.n	8008b38 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	4413      	add	r3, r2
 8008afe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b00:	69bb      	ldr	r3, [r7, #24]
 8008b02:	f003 0307 	and.w	r3, r3, #7
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d00a      	beq.n	8008b20 <pvPortMalloc+0xf8>
	__asm volatile
 8008b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b0e:	f383 8811 	msr	BASEPRI, r3
 8008b12:	f3bf 8f6f 	isb	sy
 8008b16:	f3bf 8f4f 	dsb	sy
 8008b1a:	613b      	str	r3, [r7, #16]
}
 8008b1c:	bf00      	nop
 8008b1e:	e7fe      	b.n	8008b1e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b22:	685a      	ldr	r2, [r3, #4]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	1ad2      	subs	r2, r2, r3
 8008b28:	69bb      	ldr	r3, [r7, #24]
 8008b2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008b32:	69b8      	ldr	r0, [r7, #24]
 8008b34:	f000 f908 	bl	8008d48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008b38:	4b1d      	ldr	r3, [pc, #116]	; (8008bb0 <pvPortMalloc+0x188>)
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	1ad3      	subs	r3, r2, r3
 8008b42:	4a1b      	ldr	r2, [pc, #108]	; (8008bb0 <pvPortMalloc+0x188>)
 8008b44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008b46:	4b1a      	ldr	r3, [pc, #104]	; (8008bb0 <pvPortMalloc+0x188>)
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	4b1b      	ldr	r3, [pc, #108]	; (8008bb8 <pvPortMalloc+0x190>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d203      	bcs.n	8008b5a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008b52:	4b17      	ldr	r3, [pc, #92]	; (8008bb0 <pvPortMalloc+0x188>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a18      	ldr	r2, [pc, #96]	; (8008bb8 <pvPortMalloc+0x190>)
 8008b58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b5c:	685a      	ldr	r2, [r3, #4]
 8008b5e:	4b13      	ldr	r3, [pc, #76]	; (8008bac <pvPortMalloc+0x184>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	431a      	orrs	r2, r3
 8008b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008b6e:	4b13      	ldr	r3, [pc, #76]	; (8008bbc <pvPortMalloc+0x194>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	3301      	adds	r3, #1
 8008b74:	4a11      	ldr	r2, [pc, #68]	; (8008bbc <pvPortMalloc+0x194>)
 8008b76:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008b78:	f7ff fa50 	bl	800801c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	f003 0307 	and.w	r3, r3, #7
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d00a      	beq.n	8008b9c <pvPortMalloc+0x174>
	__asm volatile
 8008b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8a:	f383 8811 	msr	BASEPRI, r3
 8008b8e:	f3bf 8f6f 	isb	sy
 8008b92:	f3bf 8f4f 	dsb	sy
 8008b96:	60fb      	str	r3, [r7, #12]
}
 8008b98:	bf00      	nop
 8008b9a:	e7fe      	b.n	8008b9a <pvPortMalloc+0x172>
	return pvReturn;
 8008b9c:	69fb      	ldr	r3, [r7, #28]
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3728      	adds	r7, #40	; 0x28
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
 8008ba6:	bf00      	nop
 8008ba8:	2000c628 	.word	0x2000c628
 8008bac:	2000c63c 	.word	0x2000c63c
 8008bb0:	2000c62c 	.word	0x2000c62c
 8008bb4:	2000c620 	.word	0x2000c620
 8008bb8:	2000c630 	.word	0x2000c630
 8008bbc:	2000c634 	.word	0x2000c634

08008bc0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b086      	sub	sp, #24
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d04d      	beq.n	8008c6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008bd2:	2308      	movs	r3, #8
 8008bd4:	425b      	negs	r3, r3
 8008bd6:	697a      	ldr	r2, [r7, #20]
 8008bd8:	4413      	add	r3, r2
 8008bda:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	685a      	ldr	r2, [r3, #4]
 8008be4:	4b24      	ldr	r3, [pc, #144]	; (8008c78 <vPortFree+0xb8>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4013      	ands	r3, r2
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d10a      	bne.n	8008c04 <vPortFree+0x44>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	60fb      	str	r3, [r7, #12]
}
 8008c00:	bf00      	nop
 8008c02:	e7fe      	b.n	8008c02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00a      	beq.n	8008c22 <vPortFree+0x62>
	__asm volatile
 8008c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c10:	f383 8811 	msr	BASEPRI, r3
 8008c14:	f3bf 8f6f 	isb	sy
 8008c18:	f3bf 8f4f 	dsb	sy
 8008c1c:	60bb      	str	r3, [r7, #8]
}
 8008c1e:	bf00      	nop
 8008c20:	e7fe      	b.n	8008c20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	685a      	ldr	r2, [r3, #4]
 8008c26:	4b14      	ldr	r3, [pc, #80]	; (8008c78 <vPortFree+0xb8>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4013      	ands	r3, r2
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d01e      	beq.n	8008c6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d11a      	bne.n	8008c6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	685a      	ldr	r2, [r3, #4]
 8008c3c:	4b0e      	ldr	r3, [pc, #56]	; (8008c78 <vPortFree+0xb8>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	43db      	mvns	r3, r3
 8008c42:	401a      	ands	r2, r3
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008c48:	f7ff f9da 	bl	8008000 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	685a      	ldr	r2, [r3, #4]
 8008c50:	4b0a      	ldr	r3, [pc, #40]	; (8008c7c <vPortFree+0xbc>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4413      	add	r3, r2
 8008c56:	4a09      	ldr	r2, [pc, #36]	; (8008c7c <vPortFree+0xbc>)
 8008c58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008c5a:	6938      	ldr	r0, [r7, #16]
 8008c5c:	f000 f874 	bl	8008d48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008c60:	4b07      	ldr	r3, [pc, #28]	; (8008c80 <vPortFree+0xc0>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	3301      	adds	r3, #1
 8008c66:	4a06      	ldr	r2, [pc, #24]	; (8008c80 <vPortFree+0xc0>)
 8008c68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008c6a:	f7ff f9d7 	bl	800801c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008c6e:	bf00      	nop
 8008c70:	3718      	adds	r7, #24
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}
 8008c76:	bf00      	nop
 8008c78:	2000c63c 	.word	0x2000c63c
 8008c7c:	2000c62c 	.word	0x2000c62c
 8008c80:	2000c638 	.word	0x2000c638

08008c84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008c84:	b480      	push	{r7}
 8008c86:	b085      	sub	sp, #20
 8008c88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008c8a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8008c8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008c90:	4b27      	ldr	r3, [pc, #156]	; (8008d30 <prvHeapInit+0xac>)
 8008c92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f003 0307 	and.w	r3, r3, #7
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00c      	beq.n	8008cb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	3307      	adds	r3, #7
 8008ca2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f023 0307 	bic.w	r3, r3, #7
 8008caa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008cac:	68ba      	ldr	r2, [r7, #8]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	1ad3      	subs	r3, r2, r3
 8008cb2:	4a1f      	ldr	r2, [pc, #124]	; (8008d30 <prvHeapInit+0xac>)
 8008cb4:	4413      	add	r3, r2
 8008cb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008cbc:	4a1d      	ldr	r2, [pc, #116]	; (8008d34 <prvHeapInit+0xb0>)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008cc2:	4b1c      	ldr	r3, [pc, #112]	; (8008d34 <prvHeapInit+0xb0>)
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	68ba      	ldr	r2, [r7, #8]
 8008ccc:	4413      	add	r3, r2
 8008cce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008cd0:	2208      	movs	r2, #8
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	1a9b      	subs	r3, r3, r2
 8008cd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f023 0307 	bic.w	r3, r3, #7
 8008cde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	4a15      	ldr	r2, [pc, #84]	; (8008d38 <prvHeapInit+0xb4>)
 8008ce4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008ce6:	4b14      	ldr	r3, [pc, #80]	; (8008d38 <prvHeapInit+0xb4>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2200      	movs	r2, #0
 8008cec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008cee:	4b12      	ldr	r3, [pc, #72]	; (8008d38 <prvHeapInit+0xb4>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	68fa      	ldr	r2, [r7, #12]
 8008cfe:	1ad2      	subs	r2, r2, r3
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008d04:	4b0c      	ldr	r3, [pc, #48]	; (8008d38 <prvHeapInit+0xb4>)
 8008d06:	681a      	ldr	r2, [r3, #0]
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	4a0a      	ldr	r2, [pc, #40]	; (8008d3c <prvHeapInit+0xb8>)
 8008d12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	4a09      	ldr	r2, [pc, #36]	; (8008d40 <prvHeapInit+0xbc>)
 8008d1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008d1c:	4b09      	ldr	r3, [pc, #36]	; (8008d44 <prvHeapInit+0xc0>)
 8008d1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008d22:	601a      	str	r2, [r3, #0]
}
 8008d24:	bf00      	nop
 8008d26:	3714      	adds	r7, #20
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr
 8008d30:	20000620 	.word	0x20000620
 8008d34:	2000c620 	.word	0x2000c620
 8008d38:	2000c628 	.word	0x2000c628
 8008d3c:	2000c630 	.word	0x2000c630
 8008d40:	2000c62c 	.word	0x2000c62c
 8008d44:	2000c63c 	.word	0x2000c63c

08008d48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b085      	sub	sp, #20
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008d50:	4b28      	ldr	r3, [pc, #160]	; (8008df4 <prvInsertBlockIntoFreeList+0xac>)
 8008d52:	60fb      	str	r3, [r7, #12]
 8008d54:	e002      	b.n	8008d5c <prvInsertBlockIntoFreeList+0x14>
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	60fb      	str	r3, [r7, #12]
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d8f7      	bhi.n	8008d56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	68ba      	ldr	r2, [r7, #8]
 8008d70:	4413      	add	r3, r2
 8008d72:	687a      	ldr	r2, [r7, #4]
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d108      	bne.n	8008d8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	685a      	ldr	r2, [r3, #4]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	441a      	add	r2, r3
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	441a      	add	r2, r3
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d118      	bne.n	8008dd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	4b15      	ldr	r3, [pc, #84]	; (8008df8 <prvInsertBlockIntoFreeList+0xb0>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d00d      	beq.n	8008dc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	685a      	ldr	r2, [r3, #4]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	441a      	add	r2, r3
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	601a      	str	r2, [r3, #0]
 8008dc4:	e008      	b.n	8008dd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008dc6:	4b0c      	ldr	r3, [pc, #48]	; (8008df8 <prvInsertBlockIntoFreeList+0xb0>)
 8008dc8:	681a      	ldr	r2, [r3, #0]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	601a      	str	r2, [r3, #0]
 8008dce:	e003      	b.n	8008dd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d002      	beq.n	8008de6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	687a      	ldr	r2, [r7, #4]
 8008de4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008de6:	bf00      	nop
 8008de8:	3714      	adds	r7, #20
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
 8008df2:	bf00      	nop
 8008df4:	2000c620 	.word	0x2000c620
 8008df8:	2000c628 	.word	0x2000c628

08008dfc <first_order_filter_init>:
  * 		frame_period 
  * 		time_const 
  * @retval None
  */
void first_order_filter_init(first_order_filter_t *filter_t_init, fp32 frame_period, const fp32 time_const)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b085      	sub	sp, #20
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	60f8      	str	r0, [r7, #12]
 8008e04:	ed87 0a02 	vstr	s0, [r7, #8]
 8008e08:	edc7 0a01 	vstr	s1, [r7, #4]
	filter_t_init->frame_period  = frame_period;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	68ba      	ldr	r2, [r7, #8]
 8008e10:	60da      	str	r2, [r3, #12]
	filter_t_init->time_constant = time_const;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	609a      	str	r2, [r3, #8]
	filter_t_init->inout		 = 0.0f;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f04f 0200 	mov.w	r2, #0
 8008e1e:	601a      	str	r2, [r3, #0]
	filter_t_init->out 			 = 0.0f;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f04f 0200 	mov.w	r2, #0
 8008e26:	605a      	str	r2, [r3, #4]
}
 8008e28:	bf00      	nop
 8008e2a:	3714      	adds	r7, #20
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <fp32_constrain>:
  * @note
  * @retval None
  */

fp32 fp32_constrain(fp32 value, fp32 min_value, fp32 max_value)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	ed87 0a03 	vstr	s0, [r7, #12]
 8008e3e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008e42:	ed87 1a01 	vstr	s2, [r7, #4]
	if (value < min_value){
 8008e46:	ed97 7a03 	vldr	s14, [r7, #12]
 8008e4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e56:	d501      	bpl.n	8008e5c <fp32_constrain+0x28>
		return min_value;
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	e00b      	b.n	8008e74 <fp32_constrain+0x40>
	}
	else if (value > max_value){
 8008e5c:	ed97 7a03 	vldr	s14, [r7, #12]
 8008e60:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e6c:	dd01      	ble.n	8008e72 <fp32_constrain+0x3e>
		return max_value;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	e000      	b.n	8008e74 <fp32_constrain+0x40>
	}
	else
		return value;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	ee07 3a90 	vmov	s15, r3
}
 8008e78:	eeb0 0a67 	vmov.f32	s0, s15
 8008e7c:	3714      	adds	r7, #20
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
	...

08008e88 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b083      	sub	sp, #12
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]

    while ((USART2->SR & 0X40) == 0);
 8008e90:	bf00      	nop
 8008e92:	4b08      	ldr	r3, [pc, #32]	; (8008eb4 <__io_putchar+0x2c>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d0f9      	beq.n	8008e92 <__io_putchar+0xa>
    USART2->DR = (uint8_t) ch;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	b2da      	uxtb	r2, r3
 8008ea2:	4b04      	ldr	r3, [pc, #16]	; (8008eb4 <__io_putchar+0x2c>)
 8008ea4:	605a      	str	r2, [r3, #4]
    return ch;
 8008ea6:	687b      	ldr	r3, [r7, #4]
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	370c      	adds	r7, #12
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr
 8008eb4:	40004400 	.word	0x40004400

08008eb8 <ctrl_power_enable>:
	  * 		flag = 0
	  * @retval None
	  */
#if EN_POWER
	void ctrl_power_enable(uint8_t flag)
	{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b082      	sub	sp, #8
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	71fb      	strb	r3, [r7, #7]
		if(flag){
 8008ec2:	79fb      	ldrb	r3, [r7, #7]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d017      	beq.n	8008ef8 <ctrl_power_enable+0x40>
			HAL_GPIO_WritePin( VCC_OUT1_GPIO_Port, VCC_OUT1_Pin, GPIO_PIN_SET );
 8008ec8:	2201      	movs	r2, #1
 8008eca:	2104      	movs	r1, #4
 8008ecc:	4818      	ldr	r0, [pc, #96]	; (8008f30 <ctrl_power_enable+0x78>)
 8008ece:	f7fb fc45 	bl	800475c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( VCC_OUT2_GPIO_Port, VCC_OUT2_Pin, GPIO_PIN_SET );
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	2108      	movs	r1, #8
 8008ed6:	4816      	ldr	r0, [pc, #88]	; (8008f30 <ctrl_power_enable+0x78>)
 8008ed8:	f7fb fc40 	bl	800475c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( VCC_OUT3_GPIO_Port, VCC_OUT3_Pin, GPIO_PIN_SET );
 8008edc:	2201      	movs	r2, #1
 8008ede:	2110      	movs	r1, #16
 8008ee0:	4813      	ldr	r0, [pc, #76]	; (8008f30 <ctrl_power_enable+0x78>)
 8008ee2:	f7fb fc3b 	bl	800475c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( VCC_OUT4_GPIO_Port, VCC_OUT4_Pin, GPIO_PIN_SET );
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	2120      	movs	r1, #32
 8008eea:	4811      	ldr	r0, [pc, #68]	; (8008f30 <ctrl_power_enable+0x78>)
 8008eec:	f7fb fc36 	bl	800475c <HAL_GPIO_WritePin>
			printf("VCC_OUT_Enable \n");
 8008ef0:	4810      	ldr	r0, [pc, #64]	; (8008f34 <ctrl_power_enable+0x7c>)
 8008ef2:	f002 ff4f 	bl	800bd94 <puts>
			HAL_GPIO_WritePin( VCC_OUT3_GPIO_Port, VCC_OUT3_Pin, GPIO_PIN_RESET );
			HAL_GPIO_WritePin( VCC_OUT4_GPIO_Port, VCC_OUT4_Pin, GPIO_PIN_RESET );
			printf("VCC_OUT_Disable \n");
		}

	}
 8008ef6:	e016      	b.n	8008f26 <ctrl_power_enable+0x6e>
			HAL_GPIO_WritePin( VCC_OUT1_GPIO_Port, VCC_OUT1_Pin, GPIO_PIN_RESET );
 8008ef8:	2200      	movs	r2, #0
 8008efa:	2104      	movs	r1, #4
 8008efc:	480c      	ldr	r0, [pc, #48]	; (8008f30 <ctrl_power_enable+0x78>)
 8008efe:	f7fb fc2d 	bl	800475c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( VCC_OUT2_GPIO_Port, VCC_OUT2_Pin, GPIO_PIN_RESET );
 8008f02:	2200      	movs	r2, #0
 8008f04:	2108      	movs	r1, #8
 8008f06:	480a      	ldr	r0, [pc, #40]	; (8008f30 <ctrl_power_enable+0x78>)
 8008f08:	f7fb fc28 	bl	800475c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( VCC_OUT3_GPIO_Port, VCC_OUT3_Pin, GPIO_PIN_RESET );
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	2110      	movs	r1, #16
 8008f10:	4807      	ldr	r0, [pc, #28]	; (8008f30 <ctrl_power_enable+0x78>)
 8008f12:	f7fb fc23 	bl	800475c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( VCC_OUT4_GPIO_Port, VCC_OUT4_Pin, GPIO_PIN_RESET );
 8008f16:	2200      	movs	r2, #0
 8008f18:	2120      	movs	r1, #32
 8008f1a:	4805      	ldr	r0, [pc, #20]	; (8008f30 <ctrl_power_enable+0x78>)
 8008f1c:	f7fb fc1e 	bl	800475c <HAL_GPIO_WritePin>
			printf("VCC_OUT_Disable \n");
 8008f20:	4805      	ldr	r0, [pc, #20]	; (8008f38 <ctrl_power_enable+0x80>)
 8008f22:	f002 ff37 	bl	800bd94 <puts>
	}
 8008f26:	bf00      	nop
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	40021c00 	.word	0x40021c00
 8008f34:	08010234 	.word	0x08010234
 8008f38:	08010244 	.word	0x08010244

08008f3c <Buzzer_Control>:
	uint16_t 	psc = 0;
	uint16_t 	pwm = MIN_BUZZER_PWM;
	uint16_t	counter = 0;
	extern TIM_HandleTypeDef htim12;
	void Buzzer_Control(uint16_t time)
	{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	4603      	mov	r3, r0
 8008f44:	80fb      	strh	r3, [r7, #6]
		while (1) {
			//psc++;
			pwm++;
 8008f46:	4b19      	ldr	r3, [pc, #100]	; (8008fac <Buzzer_Control+0x70>)
 8008f48:	881b      	ldrh	r3, [r3, #0]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	4b17      	ldr	r3, [pc, #92]	; (8008fac <Buzzer_Control+0x70>)
 8008f50:	801a      	strh	r2, [r3, #0]
			counter++;
 8008f52:	4b17      	ldr	r3, [pc, #92]	; (8008fb0 <Buzzer_Control+0x74>)
 8008f54:	881b      	ldrh	r3, [r3, #0]
 8008f56:	3301      	adds	r3, #1
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	4b15      	ldr	r3, [pc, #84]	; (8008fb0 <Buzzer_Control+0x74>)
 8008f5c:	801a      	strh	r2, [r3, #0]
			if (pwm > MAX_BUZZER_PWM) {
 8008f5e:	4b13      	ldr	r3, [pc, #76]	; (8008fac <Buzzer_Control+0x70>)
 8008f60:	881b      	ldrh	r3, [r3, #0]
 8008f62:	f245 72e3 	movw	r2, #22499	; 0x57e3
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d903      	bls.n	8008f72 <Buzzer_Control+0x36>
				pwm = MIN_BUZZER_PWM;
 8008f6a:	4b10      	ldr	r3, [pc, #64]	; (8008fac <Buzzer_Control+0x70>)
 8008f6c:	f242 7210 	movw	r2, #10000	; 0x2710
 8008f70:	801a      	strh	r2, [r3, #0]
			}
	/*		if (psc > MAX_PSC) {
				 psc = 0;
			}*/
			__HAL_TIM_PRESCALER(&htim12, psc);
 8008f72:	4b10      	ldr	r3, [pc, #64]	; (8008fb4 <Buzzer_Control+0x78>)
 8008f74:	881a      	ldrh	r2, [r3, #0]
 8008f76:	4b10      	ldr	r3, [pc, #64]	; (8008fb8 <Buzzer_Control+0x7c>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	629a      	str	r2, [r3, #40]	; 0x28
			__HAL_TIM_SetCompare(&htim12, TIM_CHANNEL_1, pwm);
 8008f7c:	4b0b      	ldr	r3, [pc, #44]	; (8008fac <Buzzer_Control+0x70>)
 8008f7e:	881a      	ldrh	r2, [r3, #0]
 8008f80:	4b0d      	ldr	r3, [pc, #52]	; (8008fb8 <Buzzer_Control+0x7c>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	635a      	str	r2, [r3, #52]	; 0x34
			if (counter == time) {
 8008f86:	4b0a      	ldr	r3, [pc, #40]	; (8008fb0 <Buzzer_Control+0x74>)
 8008f88:	881b      	ldrh	r3, [r3, #0]
 8008f8a:	88fa      	ldrh	r2, [r7, #6]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d104      	bne.n	8008f9a <Buzzer_Control+0x5e>
				__HAL_TIM_SetCompare(&htim12, TIM_CHANNEL_1, 0);
 8008f90:	4b09      	ldr	r3, [pc, #36]	; (8008fb8 <Buzzer_Control+0x7c>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2200      	movs	r2, #0
 8008f96:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8008f98:	e003      	b.n	8008fa2 <Buzzer_Control+0x66>
			}
			HAL_Delay(1);
 8008f9a:	2001      	movs	r0, #1
 8008f9c:	f7f9 fc1a 	bl	80027d4 <HAL_Delay>
			pwm++;
 8008fa0:	e7d1      	b.n	8008f46 <Buzzer_Control+0xa>
		}
	}
 8008fa2:	bf00      	nop
 8008fa4:	3708      	adds	r7, #8
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	bf00      	nop
 8008fac:	20000010 	.word	0x20000010
 8008fb0:	2000c642 	.word	0x2000c642
 8008fb4:	2000c640 	.word	0x2000c640
 8008fb8:	2000c908 	.word	0x2000c908

08008fbc <pid_init>:
  * 		max_inte_out:PID
  * @note
  * @retval None
  */
void pid_init(pid_param_t *pid_init, uint8_t mode, const fp32 PID[3], fp32 max_out, fp32 max_inte_out)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b087      	sub	sp, #28
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6178      	str	r0, [r7, #20]
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	60fa      	str	r2, [r7, #12]
 8008fc8:	ed87 0a02 	vstr	s0, [r7, #8]
 8008fcc:	edc7 0a01 	vstr	s1, [r7, #4]
 8008fd0:	74fb      	strb	r3, [r7, #19]
	if (pid_init == NULL){
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d03d      	beq.n	8009054 <pid_init+0x98>
		return;
	}
	pid_init->mode = mode;
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	7cfa      	ldrb	r2, [r7, #19]
 8008fdc:	701a      	strb	r2, [r3, #0]
	pid_init->Kp = PID[0];
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	605a      	str	r2, [r3, #4]
	pid_init->Ki = PID[1];
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	685a      	ldr	r2, [r3, #4]
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	609a      	str	r2, [r3, #8]
	pid_init->Kd = PID[2];
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	689a      	ldr	r2, [r3, #8]
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	60da      	str	r2, [r3, #12]
	pid_init->max_out = max_out;
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	611a      	str	r2, [r3, #16]
	pid_init->max_inte_out = max_inte_out;
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	615a      	str	r2, [r3, #20]
	pid_init->Debuff[0] = pid_init->Debuff[1] = pid_init->Debuff[2] = 0.0f;
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	f04f 0200 	mov.w	r2, #0
 8009008:	639a      	str	r2, [r3, #56]	; 0x38
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	635a      	str	r2, [r3, #52]	; 0x34
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	631a      	str	r2, [r3, #48]	; 0x30
	pid_init->Error[0] = pid_init->Error[1] = pid_init->Error[2] = 0.0f;
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	f04f 0200 	mov.w	r2, #0
 8009020:	645a      	str	r2, [r3, #68]	; 0x44
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	641a      	str	r2, [r3, #64]	; 0x40
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	63da      	str	r2, [r3, #60]	; 0x3c
	pid_init->PID_out = 0.0f;
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	f04f 0200 	mov.w	r2, #0
 8009038:	621a      	str	r2, [r3, #32]
	pid_init->Pout = pid_init->Dout = pid_init->Iout = 0.0f;
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	f04f 0200 	mov.w	r2, #0
 8009040:	629a      	str	r2, [r3, #40]	; 0x28
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	62da      	str	r2, [r3, #44]	; 0x2c
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	625a      	str	r2, [r3, #36]	; 0x24
 8009052:	e000      	b.n	8009056 <pid_init+0x9a>
		return;
 8009054:	bf00      	nop
}
 8009056:	371c      	adds	r7, #28
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr

08009060 <pid_calculation>:
  * @note
  * @retval None
  */

fp32 pid_calculation(pid_param_t *pid_calc, fp32 set_data, fp32 feedback_data)
{
 8009060:	b5b0      	push	{r4, r5, r7, lr}
 8009062:	b084      	sub	sp, #16
 8009064:	af00      	add	r7, sp, #0
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	ed87 0a02 	vstr	s0, [r7, #8]
 800906c:	edc7 0a01 	vstr	s1, [r7, #4]
	if (pid_calc == NULL){
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d102      	bne.n	800907c <pid_calculation+0x1c>
		return 0.0f;
 8009076:	f04f 0300 	mov.w	r3, #0
 800907a:	e112      	b.n	80092a2 <pid_calculation+0x242>
	}
	pid_calc->Error[2] = pid_calc->Error[1];					//
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	645a      	str	r2, [r3, #68]	; 0x44
	pid_calc->Error[1] = pid_calc->Error[0];					//
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	641a      	str	r2, [r3, #64]	; 0x40
	pid_calc->set_data = set_data;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	68ba      	ldr	r2, [r7, #8]
 8009090:	619a      	str	r2, [r3, #24]
	pid_calc->feedback_data = feedback_data;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	687a      	ldr	r2, [r7, #4]
 8009096:	61da      	str	r2, [r3, #28]
	pid_calc->Error[0] = set_data - feedback_data;				//
 8009098:	ed97 7a02 	vldr	s14, [r7, #8]
 800909c:	edd7 7a01 	vldr	s15, [r7, #4]
 80090a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	if (pid_calc->mode == PID_POSITION_MODE){	 //PID
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	781b      	ldrb	r3, [r3, #0]
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d16f      	bne.n	8009192 <pid_calculation+0x132>
		pid_calc->Pout = pid_calc->Kp * pid_calc->Error[0];		//
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	ed93 7a01 	vldr	s14, [r3, #4]
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80090be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		pid_calc->Iout += pid_calc->Ki * pid_calc->Error[0];	//
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	edd3 6a02 	vldr	s13, [r3, #8]
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80090da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80090de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		pid_calc->Debuff[2] = pid_calc->Debuff[1];				//
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	639a      	str	r2, [r3, #56]	; 0x38
		pid_calc->Debuff[1] = pid_calc->Debuff[0];				//
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	635a      	str	r2, [r3, #52]	; 0x34
		pid_calc->Debuff[0] = pid_calc->Error[0] - pid_calc->Error[1];			//
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8009104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		pid_calc->Dout = pid_calc->Kd * pid_calc->Debuff[0];
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	ed93 7a03 	vldr	s14, [r3, #12]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800911a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		pid_calc->PID_out = pid_calc->Pout + pid_calc->Iout + pid_calc->Dout;	//PID
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8009130:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800913a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	edc3 7a08 	vstr	s15, [r3, #32]
		limt_max(pid_calc->Pout, pid_calc->max_out);							//PID
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	edd3 7a04 	vldr	s15, [r3, #16]
 8009150:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009158:	dd04      	ble.n	8009164 <pid_calculation+0x104>
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	691a      	ldr	r2, [r3, #16]
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	625a      	str	r2, [r3, #36]	; 0x24
 8009162:	e09c      	b.n	800929e <pid_calculation+0x23e>
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	edd3 7a04 	vldr	s15, [r3, #16]
 8009170:	eef1 7a67 	vneg.f32	s15, s15
 8009174:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800917c:	f140 808f 	bpl.w	800929e <pid_calculation+0x23e>
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	edd3 7a04 	vldr	s15, [r3, #16]
 8009186:	eef1 7a67 	vneg.f32	s15, s15
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 8009190:	e085      	b.n	800929e <pid_calculation+0x23e>
	}
	else if (pid_calc->mode == PID_INCER_MODE){		//PID
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	2b02      	cmp	r3, #2
 8009198:	f040 8081 	bne.w	800929e <pid_calculation+0x23e>
		pid_calc->Pout = pid_calc->Kp * (pid_calc->Error[0] - pid_calc->Error[1]);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	ed93 7a01 	vldr	s14, [r3, #4]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80091ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80091b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		pid_calc->Iout = pid_calc->Ki * pid_calc->Error[0];
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	ed93 7a02 	vldr	s14, [r3, #8]
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80091c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		pid_calc->Debuff[2] = pid_calc->Debuff[1];
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	639a      	str	r2, [r3, #56]	; 0x38
		pid_calc->Debuff[1] = pid_calc->Debuff[0];
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	635a      	str	r2, [r3, #52]	; 0x34
		pid_calc->Debuff[0] = pid_calc->Error[0] - 2.0 * pid_calc->Error[1] + pid_calc->Error[2];
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7f7 f9be 	bl	8000568 <__aeabi_f2d>
 80091ec:	4604      	mov	r4, r0
 80091ee:	460d      	mov	r5, r1
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7f7 f9b7 	bl	8000568 <__aeabi_f2d>
 80091fa:	4602      	mov	r2, r0
 80091fc:	460b      	mov	r3, r1
 80091fe:	f7f7 f855 	bl	80002ac <__adddf3>
 8009202:	4602      	mov	r2, r0
 8009204:	460b      	mov	r3, r1
 8009206:	4620      	mov	r0, r4
 8009208:	4629      	mov	r1, r5
 800920a:	f7f7 f84d 	bl	80002a8 <__aeabi_dsub>
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	4614      	mov	r4, r2
 8009214:	461d      	mov	r5, r3
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800921a:	4618      	mov	r0, r3
 800921c:	f7f7 f9a4 	bl	8000568 <__aeabi_f2d>
 8009220:	4602      	mov	r2, r0
 8009222:	460b      	mov	r3, r1
 8009224:	4620      	mov	r0, r4
 8009226:	4629      	mov	r1, r5
 8009228:	f7f7 f840 	bl	80002ac <__adddf3>
 800922c:	4602      	mov	r2, r0
 800922e:	460b      	mov	r3, r1
 8009230:	4610      	mov	r0, r2
 8009232:	4619      	mov	r1, r3
 8009234:	f7f7 fce8 	bl	8000c08 <__aeabi_d2f>
 8009238:	4602      	mov	r2, r0
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	631a      	str	r2, [r3, #48]	; 0x30
		pid_calc->Dout = pid_calc->Kd * pid_calc->Debuff[0];
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	ed93 7a03 	vldr	s14, [r3, #12]
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800924a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		limt_max(pid_calc->Pout, pid_calc->max_out);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	edd3 7a04 	vldr	s15, [r3, #16]
 8009260:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009268:	dd04      	ble.n	8009274 <pid_calculation+0x214>
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	691a      	ldr	r2, [r3, #16]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	625a      	str	r2, [r3, #36]	; 0x24
 8009272:	e014      	b.n	800929e <pid_calculation+0x23e>
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	edd3 7a04 	vldr	s15, [r3, #16]
 8009280:	eef1 7a67 	vneg.f32	s15, s15
 8009284:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800928c:	d507      	bpl.n	800929e <pid_calculation+0x23e>
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	edd3 7a04 	vldr	s15, [r3, #16]
 8009294:	eef1 7a67 	vneg.f32	s15, s15
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	}
	return pid_calc->PID_out;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	6a1b      	ldr	r3, [r3, #32]
 80092a2:	ee07 3a90 	vmov	s15, r3
}
 80092a6:	eeb0 0a67 	vmov.f32	s0, s15
 80092aa:	3710      	adds	r7, #16
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bdb0      	pop	{r4, r5, r7, pc}

080092b0 <can_filter_init_recv_all>:
  * @Func  	CANCAN
  * @param
  * @retval None
  */
void can_filter_init_recv_all (void)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b08a      	sub	sp, #40	; 0x28
 80092b4:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef Can_Filter_config_Strc;	//FilterCAN_Filter
	//Can Filter 
	Can_Filter_config_Strc.FilterActivation = CAN_FILTER_ENABLE;	//Filter
 80092b6:	2301      	movs	r3, #1
 80092b8:	623b      	str	r3, [r7, #32]
	Can_Filter_config_Strc.FilterMode = CAN_FILTERMODE_IDMASK;	//Filter_ID_MASK
 80092ba:	2300      	movs	r3, #0
 80092bc:	61bb      	str	r3, [r7, #24]
	Can_Filter_config_Strc.FilterScale = CAN_FILTERSCALE_32BIT;	//32
 80092be:	2301      	movs	r3, #1
 80092c0:	61fb      	str	r3, [r7, #28]
	Can_Filter_config_Strc.FilterIdHigh = 0x0000;
 80092c2:	2300      	movs	r3, #0
 80092c4:	603b      	str	r3, [r7, #0]
	Can_Filter_config_Strc.FilterIdLow = 0x0000;
 80092c6:	2300      	movs	r3, #0
 80092c8:	607b      	str	r3, [r7, #4]
	Can_Filter_config_Strc.FilterMaskIdHigh =0x0000;
 80092ca:	2300      	movs	r3, #0
 80092cc:	60bb      	str	r3, [r7, #8]
	Can_Filter_config_Strc.FilterMaskIdLow = 0x0000;
 80092ce:	2300      	movs	r3, #0
 80092d0:	60fb      	str	r3, [r7, #12]
	Can_Filter_config_Strc.FilterBank = 0;	//Filter0 
 80092d2:	2300      	movs	r3, #0
 80092d4:	617b      	str	r3, [r7, #20]
	Can_Filter_config_Strc.FilterFIFOAssignment = CAN_FILTER_FIFO0;	//FIFO-0Filter
 80092d6:	2300      	movs	r3, #0
 80092d8:	613b      	str	r3, [r7, #16]

	//CAN1 Filter 
	if (HAL_CAN_ConfigFilter(&hcan1, &Can_Filter_config_Strc) != HAL_OK) {
 80092da:	463b      	mov	r3, r7
 80092dc:	4619      	mov	r1, r3
 80092de:	480f      	ldr	r0, [pc, #60]	; (800931c <can_filter_init_recv_all+0x6c>)
 80092e0:	f7f9 fe0a 	bl	8002ef8 <HAL_CAN_ConfigFilter>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d002      	beq.n	80092f0 <can_filter_init_recv_all+0x40>
		#ifdef PRINTF_ERROR_INFO
			printf("filter config error\n");
 80092ea:	480d      	ldr	r0, [pc, #52]	; (8009320 <can_filter_init_recv_all+0x70>)
 80092ec:	f002 fd52 	bl	800bd94 <puts>
		#endif
	}

	//CAN1
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80092f0:	480a      	ldr	r0, [pc, #40]	; (800931c <can_filter_init_recv_all+0x6c>)
 80092f2:	f7f9 fee1 	bl	80030b8 <HAL_CAN_Start>
 80092f6:	4603      	mov	r3, r0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d002      	beq.n	8009302 <can_filter_init_recv_all+0x52>
		#ifdef PRINTF_ERROR_INFO
			printf("can start error\n");
 80092fc:	4809      	ldr	r0, [pc, #36]	; (8009324 <can_filter_init_recv_all+0x74>)
 80092fe:	f002 fd49 	bl	800bd94 <puts>
		#endif
	}
	//CAN1
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8009302:	2102      	movs	r1, #2
 8009304:	4805      	ldr	r0, [pc, #20]	; (800931c <can_filter_init_recv_all+0x6c>)
 8009306:	f7fa f908 	bl	800351a <HAL_CAN_ActivateNotification>
	Can_Filter_config_Strc.SlaveStartFilterBank = 14;	//filter14
 800930a:	230e      	movs	r3, #14
 800930c:	627b      	str	r3, [r7, #36]	; 0x24
	Can_Filter_config_Strc.FilterBank = 14;
 800930e:	230e      	movs	r3, #14
 8009310:	617b      	str	r3, [r7, #20]
			printf("can start error\n");
		#endif
	}
	//CAN2
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);*/
}
 8009312:	bf00      	nop
 8009314:	3728      	adds	r7, #40	; 0x28
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop
 800931c:	2000c6e0 	.word	0x2000c6e0
 8009320:	08010258 	.word	0x08010258
 8009324:	0801026c 	.word	0x0801026c

08009328 <can1_send_set_moto_current>:
  * @param  44
  * @note
  * @retval None
  */
void can1_send_set_moto_current(int16_t iq1, int16_t iq2, int16_t iq3, int16_t iq4)
{
 8009328:	b590      	push	{r4, r7, lr}
 800932a:	b085      	sub	sp, #20
 800932c:	af00      	add	r7, sp, #0
 800932e:	4604      	mov	r4, r0
 8009330:	4608      	mov	r0, r1
 8009332:	4611      	mov	r1, r2
 8009334:	461a      	mov	r2, r3
 8009336:	4623      	mov	r3, r4
 8009338:	80fb      	strh	r3, [r7, #6]
 800933a:	4603      	mov	r3, r0
 800933c:	80bb      	strh	r3, [r7, #4]
 800933e:	460b      	mov	r3, r1
 8009340:	807b      	strh	r3, [r7, #2]
 8009342:	4613      	mov	r3, r2
 8009344:	803b      	strh	r3, [r7, #0]
	uint32_t TxMailbox;
	Can_Tx1_Message.StdId = 0x200;			//
 8009346:	4b25      	ldr	r3, [pc, #148]	; (80093dc <can1_send_set_moto_current+0xb4>)
 8009348:	f44f 7200 	mov.w	r2, #512	; 0x200
 800934c:	601a      	str	r2, [r3, #0]
	Can_Tx1_Message.IDE = CAN_ID_STD;		//
 800934e:	4b23      	ldr	r3, [pc, #140]	; (80093dc <can1_send_set_moto_current+0xb4>)
 8009350:	2200      	movs	r2, #0
 8009352:	609a      	str	r2, [r3, #8]
	Can_Tx1_Message.RTR = CAN_RTR_DATA;		//
 8009354:	4b21      	ldr	r3, [pc, #132]	; (80093dc <can1_send_set_moto_current+0xb4>)
 8009356:	2200      	movs	r2, #0
 8009358:	60da      	str	r2, [r3, #12]
	Can_Tx1_Message.DLC = 0x08;				//8
 800935a:	4b20      	ldr	r3, [pc, #128]	; (80093dc <can1_send_set_moto_current+0xb4>)
 800935c:	2208      	movs	r2, #8
 800935e:	611a      	str	r2, [r3, #16]

	send_temp_msg[0] = iq1 >> 8;
 8009360:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009364:	121b      	asrs	r3, r3, #8
 8009366:	b21b      	sxth	r3, r3
 8009368:	b2da      	uxtb	r2, r3
 800936a:	4b1d      	ldr	r3, [pc, #116]	; (80093e0 <can1_send_set_moto_current+0xb8>)
 800936c:	701a      	strb	r2, [r3, #0]
	send_temp_msg[1] = iq1;
 800936e:	88fb      	ldrh	r3, [r7, #6]
 8009370:	b2da      	uxtb	r2, r3
 8009372:	4b1b      	ldr	r3, [pc, #108]	; (80093e0 <can1_send_set_moto_current+0xb8>)
 8009374:	705a      	strb	r2, [r3, #1]
	send_temp_msg[2] = iq2 >> 8;
 8009376:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800937a:	121b      	asrs	r3, r3, #8
 800937c:	b21b      	sxth	r3, r3
 800937e:	b2da      	uxtb	r2, r3
 8009380:	4b17      	ldr	r3, [pc, #92]	; (80093e0 <can1_send_set_moto_current+0xb8>)
 8009382:	709a      	strb	r2, [r3, #2]
	send_temp_msg[3] = iq2;
 8009384:	88bb      	ldrh	r3, [r7, #4]
 8009386:	b2da      	uxtb	r2, r3
 8009388:	4b15      	ldr	r3, [pc, #84]	; (80093e0 <can1_send_set_moto_current+0xb8>)
 800938a:	70da      	strb	r2, [r3, #3]
	send_temp_msg[4] = iq3 >> 8;
 800938c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009390:	121b      	asrs	r3, r3, #8
 8009392:	b21b      	sxth	r3, r3
 8009394:	b2da      	uxtb	r2, r3
 8009396:	4b12      	ldr	r3, [pc, #72]	; (80093e0 <can1_send_set_moto_current+0xb8>)
 8009398:	711a      	strb	r2, [r3, #4]
	send_temp_msg[5] = iq3;
 800939a:	887b      	ldrh	r3, [r7, #2]
 800939c:	b2da      	uxtb	r2, r3
 800939e:	4b10      	ldr	r3, [pc, #64]	; (80093e0 <can1_send_set_moto_current+0xb8>)
 80093a0:	715a      	strb	r2, [r3, #5]
	send_temp_msg[6] = iq4 >> 8;
 80093a2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80093a6:	121b      	asrs	r3, r3, #8
 80093a8:	b21b      	sxth	r3, r3
 80093aa:	b2da      	uxtb	r2, r3
 80093ac:	4b0c      	ldr	r3, [pc, #48]	; (80093e0 <can1_send_set_moto_current+0xb8>)
 80093ae:	719a      	strb	r2, [r3, #6]
	send_temp_msg[7] = iq4;
 80093b0:	883b      	ldrh	r3, [r7, #0]
 80093b2:	b2da      	uxtb	r2, r3
 80093b4:	4b0a      	ldr	r3, [pc, #40]	; (80093e0 <can1_send_set_moto_current+0xb8>)
 80093b6:	71da      	strb	r2, [r3, #7]

	//CAN
	if (HAL_CAN_AddTxMessage(&hcan1, &Can_Tx1_Message, send_temp_msg, &TxMailbox) != HAL_OK) {
 80093b8:	f107 030c 	add.w	r3, r7, #12
 80093bc:	4a08      	ldr	r2, [pc, #32]	; (80093e0 <can1_send_set_moto_current+0xb8>)
 80093be:	4907      	ldr	r1, [pc, #28]	; (80093dc <can1_send_set_moto_current+0xb4>)
 80093c0:	4808      	ldr	r0, [pc, #32]	; (80093e4 <can1_send_set_moto_current+0xbc>)
 80093c2:	f7f9 febd 	bl	8003140 <HAL_CAN_AddTxMessage>
 80093c6:	4603      	mov	r3, r0
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d002      	beq.n	80093d2 <can1_send_set_moto_current+0xaa>
	#ifdef PRINTF_ERROR_INFO
		printf("Can send data error!\n");
 80093cc:	4806      	ldr	r0, [pc, #24]	; (80093e8 <can1_send_set_moto_current+0xc0>)
 80093ce:	f002 fce1 	bl	800bd94 <puts>
	#endif
	}
}
 80093d2:	bf00      	nop
 80093d4:	3714      	adds	r7, #20
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd90      	pop	{r4, r7, pc}
 80093da:	bf00      	nop
 80093dc:	2000c644 	.word	0x2000c644
 80093e0:	2000c680 	.word	0x2000c680
 80093e4:	2000c6e0 	.word	0x2000c6e0
 80093e8:	0801027c 	.word	0x0801027c

080093ec <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @retval None
  * @local	stm32f4xx_han_can.c
  * @ym		
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b082      	sub	sp, #8
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header,Moto_RxData);
 80093f4:	4b05      	ldr	r3, [pc, #20]	; (800940c <HAL_CAN_RxFifo0MsgPendingCallback+0x20>)
 80093f6:	4a06      	ldr	r2, [pc, #24]	; (8009410 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 80093f8:	2100      	movs	r1, #0
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f7f9 ff7b 	bl	80032f6 <HAL_CAN_GetRxMessage>
	CAN_RX_Feedback_Data_Handle();
 8009400:	f000 f808 	bl	8009414 <CAN_RX_Feedback_Data_Handle>
}
 8009404:	bf00      	nop
 8009406:	3708      	adds	r7, #8
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}
 800940c:	2000c678 	.word	0x2000c678
 8009410:	2000c65c 	.word	0x2000c65c

08009414 <CAN_RX_Feedback_Data_Handle>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void CAN_RX_Feedback_Data_Handle(void)
{
 8009414:	b480      	push	{r7}
 8009416:	af00      	add	r7, sp, #0
	static uint8_t temp_moto_num = 0;
	switch(rx_header.StdId){
 8009418:	4b3a      	ldr	r3, [pc, #232]	; (8009504 <CAN_RX_Feedback_Data_Handle+0xf0>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8009420:	2b06      	cmp	r3, #6
 8009422:	d869      	bhi.n	80094f8 <CAN_RX_Feedback_Data_Handle+0xe4>
		case CAN_3508_M4_ID:
		case CAN_3508_M5_ID:
		case CAN_3508_M6_ID:
		case CAN_3508_M7_ID:
		{
			temp_moto_num =rx_header.StdId - CAN_3508_M1_ID;	//ID
 8009424:	4b37      	ldr	r3, [pc, #220]	; (8009504 <CAN_RX_Feedback_Data_Handle+0xf0>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	b2db      	uxtb	r3, r3
 800942a:	3b01      	subs	r3, #1
 800942c:	b2da      	uxtb	r2, r3
 800942e:	4b36      	ldr	r3, [pc, #216]	; (8009508 <CAN_RX_Feedback_Data_Handle+0xf4>)
 8009430:	701a      	strb	r2, [r3, #0]
			get_motor_measure_handle(&motor_chassis[temp_moto_num], Moto_RxData);
 8009432:	4b35      	ldr	r3, [pc, #212]	; (8009508 <CAN_RX_Feedback_Data_Handle+0xf4>)
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	4619      	mov	r1, r3
 8009438:	4a34      	ldr	r2, [pc, #208]	; (800950c <CAN_RX_Feedback_Data_Handle+0xf8>)
 800943a:	460b      	mov	r3, r1
 800943c:	009b      	lsls	r3, r3, #2
 800943e:	440b      	add	r3, r1
 8009440:	005b      	lsls	r3, r3, #1
 8009442:	4413      	add	r3, r2
 8009444:	881a      	ldrh	r2, [r3, #0]
 8009446:	4b30      	ldr	r3, [pc, #192]	; (8009508 <CAN_RX_Feedback_Data_Handle+0xf4>)
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	4619      	mov	r1, r3
 800944c:	b210      	sxth	r0, r2
 800944e:	4a2f      	ldr	r2, [pc, #188]	; (800950c <CAN_RX_Feedback_Data_Handle+0xf8>)
 8009450:	460b      	mov	r3, r1
 8009452:	009b      	lsls	r3, r3, #2
 8009454:	440b      	add	r3, r1
 8009456:	005b      	lsls	r3, r3, #1
 8009458:	4413      	add	r3, r2
 800945a:	3306      	adds	r3, #6
 800945c:	4602      	mov	r2, r0
 800945e:	801a      	strh	r2, [r3, #0]
 8009460:	4b2b      	ldr	r3, [pc, #172]	; (8009510 <CAN_RX_Feedback_Data_Handle+0xfc>)
 8009462:	781b      	ldrb	r3, [r3, #0]
 8009464:	021b      	lsls	r3, r3, #8
 8009466:	b21a      	sxth	r2, r3
 8009468:	4b29      	ldr	r3, [pc, #164]	; (8009510 <CAN_RX_Feedback_Data_Handle+0xfc>)
 800946a:	785b      	ldrb	r3, [r3, #1]
 800946c:	b21b      	sxth	r3, r3
 800946e:	4313      	orrs	r3, r2
 8009470:	b21a      	sxth	r2, r3
 8009472:	4b25      	ldr	r3, [pc, #148]	; (8009508 <CAN_RX_Feedback_Data_Handle+0xf4>)
 8009474:	781b      	ldrb	r3, [r3, #0]
 8009476:	4619      	mov	r1, r3
 8009478:	b290      	uxth	r0, r2
 800947a:	4a24      	ldr	r2, [pc, #144]	; (800950c <CAN_RX_Feedback_Data_Handle+0xf8>)
 800947c:	460b      	mov	r3, r1
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	440b      	add	r3, r1
 8009482:	005b      	lsls	r3, r3, #1
 8009484:	4413      	add	r3, r2
 8009486:	4602      	mov	r2, r0
 8009488:	801a      	strh	r2, [r3, #0]
 800948a:	4b21      	ldr	r3, [pc, #132]	; (8009510 <CAN_RX_Feedback_Data_Handle+0xfc>)
 800948c:	789b      	ldrb	r3, [r3, #2]
 800948e:	021b      	lsls	r3, r3, #8
 8009490:	b21a      	sxth	r2, r3
 8009492:	4b1f      	ldr	r3, [pc, #124]	; (8009510 <CAN_RX_Feedback_Data_Handle+0xfc>)
 8009494:	78db      	ldrb	r3, [r3, #3]
 8009496:	b21b      	sxth	r3, r3
 8009498:	491b      	ldr	r1, [pc, #108]	; (8009508 <CAN_RX_Feedback_Data_Handle+0xf4>)
 800949a:	7809      	ldrb	r1, [r1, #0]
 800949c:	4313      	orrs	r3, r2
 800949e:	b218      	sxth	r0, r3
 80094a0:	4a1a      	ldr	r2, [pc, #104]	; (800950c <CAN_RX_Feedback_Data_Handle+0xf8>)
 80094a2:	460b      	mov	r3, r1
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	440b      	add	r3, r1
 80094a8:	005b      	lsls	r3, r3, #1
 80094aa:	4413      	add	r3, r2
 80094ac:	3302      	adds	r3, #2
 80094ae:	4602      	mov	r2, r0
 80094b0:	801a      	strh	r2, [r3, #0]
 80094b2:	4b17      	ldr	r3, [pc, #92]	; (8009510 <CAN_RX_Feedback_Data_Handle+0xfc>)
 80094b4:	791b      	ldrb	r3, [r3, #4]
 80094b6:	021b      	lsls	r3, r3, #8
 80094b8:	b21a      	sxth	r2, r3
 80094ba:	4b15      	ldr	r3, [pc, #84]	; (8009510 <CAN_RX_Feedback_Data_Handle+0xfc>)
 80094bc:	795b      	ldrb	r3, [r3, #5]
 80094be:	b21b      	sxth	r3, r3
 80094c0:	4911      	ldr	r1, [pc, #68]	; (8009508 <CAN_RX_Feedback_Data_Handle+0xf4>)
 80094c2:	7809      	ldrb	r1, [r1, #0]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	b218      	sxth	r0, r3
 80094c8:	4a10      	ldr	r2, [pc, #64]	; (800950c <CAN_RX_Feedback_Data_Handle+0xf8>)
 80094ca:	460b      	mov	r3, r1
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	440b      	add	r3, r1
 80094d0:	005b      	lsls	r3, r3, #1
 80094d2:	4413      	add	r3, r2
 80094d4:	3304      	adds	r3, #4
 80094d6:	4602      	mov	r2, r0
 80094d8:	801a      	strh	r2, [r3, #0]
 80094da:	4b0b      	ldr	r3, [pc, #44]	; (8009508 <CAN_RX_Feedback_Data_Handle+0xf4>)
 80094dc:	781b      	ldrb	r3, [r3, #0]
 80094de:	4619      	mov	r1, r3
 80094e0:	4b0b      	ldr	r3, [pc, #44]	; (8009510 <CAN_RX_Feedback_Data_Handle+0xfc>)
 80094e2:	7998      	ldrb	r0, [r3, #6]
 80094e4:	4a09      	ldr	r2, [pc, #36]	; (800950c <CAN_RX_Feedback_Data_Handle+0xf8>)
 80094e6:	460b      	mov	r3, r1
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	440b      	add	r3, r1
 80094ec:	005b      	lsls	r3, r3, #1
 80094ee:	4413      	add	r3, r2
 80094f0:	3308      	adds	r3, #8
 80094f2:	4602      	mov	r2, r0
 80094f4:	701a      	strb	r2, [r3, #0]
			break;
 80094f6:	e000      	b.n	80094fa <CAN_RX_Feedback_Data_Handle+0xe6>
		}
		default:
			break;
 80094f8:	bf00      	nop
	}
}
 80094fa:	bf00      	nop
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr
 8009504:	2000c65c 	.word	0x2000c65c
 8009508:	2000c688 	.word	0x2000c688
 800950c:	2000c840 	.word	0x2000c840
 8009510:	2000c678 	.word	0x2000c678

08009514 <get_chassis_motor_measure_point>:
  * @Func  	
  * @param  i
  * @retval 
  */
const moto_measure_t *get_chassis_motor_measure_point(uint8_t i)
{
 8009514:	b480      	push	{r7}
 8009516:	b083      	sub	sp, #12
 8009518:	af00      	add	r7, sp, #0
 800951a:	4603      	mov	r3, r0
 800951c:	71fb      	strb	r3, [r7, #7]
	return &motor_chassis[i & 0x03];
 800951e:	79fb      	ldrb	r3, [r7, #7]
 8009520:	f003 0203 	and.w	r2, r3, #3
 8009524:	4613      	mov	r3, r2
 8009526:	009b      	lsls	r3, r3, #2
 8009528:	4413      	add	r3, r2
 800952a:	005b      	lsls	r3, r3, #1
 800952c:	4a03      	ldr	r2, [pc, #12]	; (800953c <get_chassis_motor_measure_point+0x28>)
 800952e:	4413      	add	r3, r2
}
 8009530:	4618      	mov	r0, r3
 8009532:	370c      	adds	r7, #12
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr
 800953c:	2000c840 	.word	0x2000c840

08009540 <comTask>:
  * 		MCUCAN
  * @retval None
  */

void comTask(void const * argument)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b082      	sub	sp, #8
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
	vPortEnterCritical();		//
 8009548:	f7ff f98c 	bl	8008864 <vPortEnterCritical>

	dr16_uart_dma_init(&huart1);	//1DMA
 800954c:	480a      	ldr	r0, [pc, #40]	; (8009578 <comTask+0x38>)
 800954e:	f000 fbb9 	bl	8009cc4 <dr16_uart_dma_init>
	can_filter_init_recv_all();		//CANCAN
 8009552:	f7ff fead 	bl	80092b0 <can_filter_init_recv_all>
	Usart3Tx_DmaInit();		//3
 8009556:	f000 f909 	bl	800976c <Usart3Tx_DmaInit>
	PC_usart3_dma_init(&huart3);		//3
 800955a:	4808      	ldr	r0, [pc, #32]	; (800957c <comTask+0x3c>)
 800955c:	f000 f89a 	bl	8009694 <PC_usart3_dma_init>
	MyUart8_DMArx_Init(&huart8);
 8009560:	4807      	ldr	r0, [pc, #28]	; (8009580 <comTask+0x40>)
 8009562:	f000 f9e1 	bl	8009928 <MyUart8_DMArx_Init>
	if (nrfInitFlag == HAL_OK) {
		 HAL_GPIO_WritePin(GPIOG,NRF_LED_Pin, GPIO_PIN_RESET);
	}
#endif

	vPortExitCritical();		//
 8009566:	f7ff f9ad 	bl	80088c4 <vPortExitCritical>

	for(;;)
	{

		MyUart8_DMArx_Process(&huart8);
 800956a:	4805      	ldr	r0, [pc, #20]	; (8009580 <comTask+0x40>)
 800956c:	f000 f9f4 	bl	8009958 <MyUart8_DMArx_Process>
		//
		sprintf(Com_Info_buf, " WS1: %d    WS2: %d    WS3: %d	WS4:%d\n",UltraStruData.DataUltrStation1,
				UltraStruData.DataUltrStation2, UltraStruData.DataUltrStation3, UltraStruData.DataUltrStation4);
		HAL_UART_Transmit(&huart2, (uint8_t *)Com_Info_buf, (COUNTOF(Com_Info_buf)-1), 55);
#endif
		 osDelay(30);
 8009570:	201e      	movs	r0, #30
 8009572:	f7fe fa2f 	bl	80079d4 <osDelay>
	{
 8009576:	e7f8      	b.n	800956a <comTask+0x2a>
 8009578:	2000cb58 	.word	0x2000cb58
 800957c:	2000c9f4 	.word	0x2000c9f4
 8009580:	2000cbfc 	.word	0x2000cbfc

08009584 <myUsart3RXDataProcess>:
  * @retval
  * @note	PU
  *
  */
void myUsart3RXDataProcess( uint8_t *usart3_rx_buffer, my_Ctrl_RX_Data_t* myRXCtrlData)
{
 8009584:	b480      	push	{r7}
 8009586:	b083      	sub	sp, #12
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
 800958c:	6039      	str	r1, [r7, #0]

			myRXCtrlData->PC_rx.angle1 = usart3_rx_buffer[0];
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	781b      	ldrb	r3, [r3, #0]
 8009592:	b25a      	sxtb	r2, r3
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	701a      	strb	r2, [r3, #0]
			myRXCtrlData->PC_rx.angle2 = usart3_rx_buffer[1];
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	3301      	adds	r3, #1
 800959c:	781b      	ldrb	r3, [r3, #0]
 800959e:	b25a      	sxtb	r2, r3
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	705a      	strb	r2, [r3, #1]
			myRXCtrlData->PC_rx.angle3 = usart3_rx_buffer[2];
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	3302      	adds	r3, #2
 80095a8:	781b      	ldrb	r3, [r3, #0]
 80095aa:	b25a      	sxtb	r2, r3
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	709a      	strb	r2, [r3, #2]
			myRXCtrlData->PC_rx.angle4 = usart3_rx_buffer[3];
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	3303      	adds	r3, #3
 80095b4:	781b      	ldrb	r3, [r3, #0]
 80095b6:	b25a      	sxtb	r2, r3
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	70da      	strb	r2, [r3, #3]

}
 80095bc:	bf00      	nop
 80095be:	370c      	adds	r7, #12
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <Usart3_Recieve_IRQ_Handle>:
  * 		DMA
  * @retval
  */

void Usart3_Recieve_IRQ_Handle( UART_HandleTypeDef *huart )
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b084      	sub	sp, #16
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
	 if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) && __HAL_UART_GET_IT_SOURCE(huart, UART_IT_IDLE)) {
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f003 0310 	and.w	r3, r3, #16
 80095da:	2b10      	cmp	r3, #16
 80095dc:	d114      	bne.n	8009608 <Usart3_Recieve_IRQ_Handle+0x40>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	f003 0310 	and.w	r3, r3, #16
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d00d      	beq.n	8009608 <Usart3_Recieve_IRQ_Handle+0x40>
		 __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 80095ec:	2300      	movs	r3, #0
 80095ee:	60fb      	str	r3, [r7, #12]
 80095f0:	4b07      	ldr	r3, [pc, #28]	; (8009610 <Usart3_Recieve_IRQ_Handle+0x48>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	60fb      	str	r3, [r7, #12]
 80095f8:	4b05      	ldr	r3, [pc, #20]	; (8009610 <Usart3_Recieve_IRQ_Handle+0x48>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	685b      	ldr	r3, [r3, #4]
 80095fe:	60fb      	str	r3, [r7, #12]
 8009600:	68fb      	ldr	r3, [r7, #12]
		 usart3_receive_buffer(&huart3);
 8009602:	4803      	ldr	r0, [pc, #12]	; (8009610 <Usart3_Recieve_IRQ_Handle+0x48>)
 8009604:	f000 f806 	bl	8009614 <usart3_receive_buffer>
	 }
}
 8009608:	bf00      	nop
 800960a:	3710      	adds	r7, #16
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}
 8009610:	2000c9f4 	.word	0x2000c9f4

08009614 <usart3_receive_buffer>:
  * 		DMA
  * @retval
  */

static void usart3_receive_buffer( UART_HandleTypeDef *huart )
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
	 __HAL_UART_CLEAR_IDLEFLAG(huart);
 800961c:	2300      	movs	r3, #0
 800961e:	60bb      	str	r3, [r7, #8]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	60bb      	str	r3, [r7, #8]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	685b      	ldr	r3, [r3, #4]
 800962e:	60bb      	str	r3, [r7, #8]
 8009630:	68bb      	ldr	r3, [r7, #8]
	 __HAL_DMA_DISABLE(huart->hdmarx);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f022 0201 	bic.w	r2, r2, #1
 8009644:	601a      	str	r2, [r3, #0]

	 uint16_t rc_buffer_current_size = 0;
 8009646:	2300      	movs	r3, #0
 8009648:	81fb      	strh	r3, [r7, #14]
	 rc_buffer_current_size = (uint16_t)huart->hdmarx->Instance->NDTR;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	81fb      	strh	r3, [r7, #14]

	 if (USART3_DMA_RX_BUFFER_SIZE - rc_buffer_current_size == USART3_DMA_RX_DATA_FRAME_LEN) {
 8009654:	89fb      	ldrh	r3, [r7, #14]
 8009656:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 800965a:	2b10      	cmp	r3, #16
 800965c:	d103      	bne.n	8009666 <usart3_receive_buffer+0x52>
		 myUsart3RXDataProcess(usart3_rx_buffer,&myrxctrldata_t);
 800965e:	490b      	ldr	r1, [pc, #44]	; (800968c <usart3_receive_buffer+0x78>)
 8009660:	480b      	ldr	r0, [pc, #44]	; (8009690 <usart3_receive_buffer+0x7c>)
 8009662:	f7ff ff8f 	bl	8009584 <myUsart3RXDataProcess>
	}
	 __HAL_DMA_SET_COUNTER(huart->hdmarx, USART3_DMA_RX_BUFFER_SIZE);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2232      	movs	r2, #50	; 0x32
 800966e:	605a      	str	r2, [r3, #4]
	 __HAL_DMA_ENABLE(huart->hdmarx);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	681a      	ldr	r2, [r3, #0]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f042 0201 	orr.w	r2, r2, #1
 8009682:	601a      	str	r2, [r3, #0]
}
 8009684:	bf00      	nop
 8009686:	3710      	adds	r7, #16
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}
 800968c:	2000c818 	.word	0x2000c818
 8009690:	2000c868 	.word	0x2000c868

08009694 <PC_usart3_dma_init>:
  * 		DMA
  * @retval
  */

void PC_usart3_dma_init(UART_HandleTypeDef *huart)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b084      	sub	sp, #16
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]

	USART_Receive_DMA_No_IT(huart, usart3_rx_buffer, USART3_DMA_RX_BUFFER_SIZE);
 800969c:	2232      	movs	r2, #50	; 0x32
 800969e:	490d      	ldr	r1, [pc, #52]	; (80096d4 <PC_usart3_dma_init+0x40>)
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 f819 	bl	80096d8 <USART_Receive_DMA_No_IT>
//    printf("usart3_rx_buffer = %d\r\n", usart3_rx_buffer[0]);
	__HAL_UART_CLEAR_IDLEFLAG(huart);
 80096a6:	2300      	movs	r3, #0
 80096a8:	60fb      	str	r3, [r7, #12]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	60fb      	str	r3, [r7, #12]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	60fb      	str	r3, [r7, #12]
 80096ba:	68fb      	ldr	r3, [r7, #12]
	__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68da      	ldr	r2, [r3, #12]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f042 0210 	orr.w	r2, r2, #16
 80096ca:	60da      	str	r2, [r3, #12]
}
 80096cc:	bf00      	nop
 80096ce:	3710      	adds	r7, #16
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}
 80096d4:	2000c868 	.word	0x2000c868

080096d8 <USART_Receive_DMA_No_IT>:
  * @param   uart IRQHandler id, receive buff, buff size
  * @retval  set success or fail
  * @note	  HALDMA
  */
static int USART_Receive_DMA_No_IT(UART_HandleTypeDef* huart, uint8_t* rx_buffer, uint32_t Size)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b086      	sub	sp, #24
 80096dc:	af00      	add	r7, sp, #0
 80096de:	60f8      	str	r0, [r7, #12]
 80096e0:	60b9      	str	r1, [r7, #8]
 80096e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp1 = 0;
 80096e4:	2300      	movs	r3, #0
 80096e6:	617b      	str	r3, [r7, #20]
  tmp1 = huart->RxState;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	617b      	str	r3, [r7, #20]
  if (tmp1 == HAL_UART_STATE_READY)
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	2b20      	cmp	r3, #32
 80096f6:	d134      	bne.n	8009762 <USART_Receive_DMA_No_IT+0x8a>
  {
    if ((rx_buffer == NULL) || (Size == 0))
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d002      	beq.n	8009704 <USART_Receive_DMA_No_IT+0x2c>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d101      	bne.n	8009708 <USART_Receive_DMA_No_IT+0x30>
    {
        return HAL_ERROR;
 8009704:	2301      	movs	r3, #1
 8009706:	e02d      	b.n	8009764 <USART_Receive_DMA_No_IT+0x8c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800970e:	2b01      	cmp	r3, #1
 8009710:	d101      	bne.n	8009716 <USART_Receive_DMA_No_IT+0x3e>
 8009712:	2302      	movs	r3, #2
 8009714:	e026      	b.n	8009764 <USART_Receive_DMA_No_IT+0x8c>
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2201      	movs	r2, #1
 800971a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pRxBuffPtr = rx_buffer;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	68ba      	ldr	r2, [r7, #8]
 8009722:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	b29a      	uxth	r2, r3
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode  = HAL_UART_ERROR_NONE;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2200      	movs	r2, #0
 8009730:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the DMA Stream */
    HAL_DMA_Start(huart->hdmarx, (uint32_t)&huart->Instance->DR,
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	3304      	adds	r3, #4
 800973c:	4619      	mov	r1, r3
 800973e:	68ba      	ldr	r2, [r7, #8]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f7fa facf 	bl	8003ce4 <HAL_DMA_Start>
                  (uint32_t)rx_buffer, Size);

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	695a      	ldr	r2, [r3, #20]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009754:	615a      	str	r2, [r3, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800975e:	2300      	movs	r3, #0
 8009760:	e000      	b.n	8009764 <USART_Receive_DMA_No_IT+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009762:	2302      	movs	r3, #2
  }
}
 8009764:	4618      	mov	r0, r3
 8009766:	3718      	adds	r7, #24
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <Usart3Tx_DmaInit>:
  * @brief	DMA
  * @param
  * @retval None
  */
void Usart3Tx_DmaInit()
{
 800976c:	b480      	push	{r7}
 800976e:	af00      	add	r7, sp, #0
	//DMA
	SET_BIT(huart3.Instance->CR3, USART_CR3_DMAT);		//DMA
 8009770:	4b18      	ldr	r3, [pc, #96]	; (80097d4 <Usart3Tx_DmaInit+0x68>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	695a      	ldr	r2, [r3, #20]
 8009776:	4b17      	ldr	r3, [pc, #92]	; (80097d4 <Usart3Tx_DmaInit+0x68>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800977e:	615a      	str	r2, [r3, #20]
	//SET_BIT(huart3.Instance->CR3, USART_CR3_DMAT);
	//DMA
	__HAL_DMA_DISABLE(&hdma_usart3_tx);
 8009780:	4b15      	ldr	r3, [pc, #84]	; (80097d8 <Usart3Tx_DmaInit+0x6c>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	681a      	ldr	r2, [r3, #0]
 8009786:	4b14      	ldr	r3, [pc, #80]	; (80097d8 <Usart3Tx_DmaInit+0x6c>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f022 0201 	bic.w	r2, r2, #1
 800978e:	601a      	str	r2, [r3, #0]
	while (hdma_usart3_tx.Instance->CR & DMA_SxCR_EN) {		//EN0
 8009790:	e007      	b.n	80097a2 <Usart3Tx_DmaInit+0x36>
		__HAL_DMA_DISABLE(&hdma_usart3_tx);
 8009792:	4b11      	ldr	r3, [pc, #68]	; (80097d8 <Usart3Tx_DmaInit+0x6c>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	681a      	ldr	r2, [r3, #0]
 8009798:	4b0f      	ldr	r3, [pc, #60]	; (80097d8 <Usart3Tx_DmaInit+0x6c>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f022 0201 	bic.w	r2, r2, #1
 80097a0:	601a      	str	r2, [r3, #0]
	while (hdma_usart3_tx.Instance->CR & DMA_SxCR_EN) {		//EN0
 80097a2:	4b0d      	ldr	r3, [pc, #52]	; (80097d8 <Usart3Tx_DmaInit+0x6c>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f003 0301 	and.w	r3, r3, #1
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d1f0      	bne.n	8009792 <Usart3Tx_DmaInit+0x26>
	}
	hdma_usart3_tx.Instance->PAR = (uint32_t) & (USART3->DR);
 80097b0:	4b09      	ldr	r3, [pc, #36]	; (80097d8 <Usart3Tx_DmaInit+0x6c>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4a09      	ldr	r2, [pc, #36]	; (80097dc <Usart3Tx_DmaInit+0x70>)
 80097b6:	609a      	str	r2, [r3, #8]
	hdma_usart3_tx.Instance->M0AR = (uint32_t)(NULL);
 80097b8:	4b07      	ldr	r3, [pc, #28]	; (80097d8 <Usart3Tx_DmaInit+0x6c>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	2200      	movs	r2, #0
 80097be:	60da      	str	r2, [r3, #12]
	hdma_usart3_tx.Instance->NDTR = 0;
 80097c0:	4b05      	ldr	r3, [pc, #20]	; (80097d8 <Usart3Tx_DmaInit+0x6c>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	2200      	movs	r2, #0
 80097c6:	605a      	str	r2, [r3, #4]
}
 80097c8:	bf00      	nop
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop
 80097d4:	2000c9f4 	.word	0x2000c9f4
 80097d8:	2000ca38 	.word	0x2000ca38
 80097dc:	40004804 	.word	0x40004804

080097e0 <MyUart8_DMArecieve_IRQHandle>:
//extern volatile uint32_t  recv_end_flag;
//extern uint8_t rx_Buff[200];
//extern my_Uart8_RX_Data_t	myuart8ctrldata_t;

void  MyUart8_DMArecieve_IRQHandle(UART_HandleTypeDef *huart)
 {
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b086      	sub	sp, #24
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
	uint32_t tmp_flag = 0;
 80097e8:	2300      	movs	r3, #0
 80097ea:	617b      	str	r3, [r7, #20]
	uint32_t temp;
	tmp_flag =__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE); //IDLE
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f003 0310 	and.w	r3, r3, #16
 80097f6:	2b10      	cmp	r3, #16
 80097f8:	bf0c      	ite	eq
 80097fa:	2301      	moveq	r3, #1
 80097fc:	2300      	movne	r3, #0
 80097fe:	b2db      	uxtb	r3, r3
 8009800:	617b      	str	r3, [r7, #20]
	if((tmp_flag != RESET))//idle
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d01c      	beq.n	8009842 <MyUart8_DMArecieve_IRQHandle+0x62>
	{
		__HAL_UART_CLEAR_IDLEFLAG(huart);//
 8009808:	2300      	movs	r3, #0
 800980a:	60fb      	str	r3, [r7, #12]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	60fb      	str	r3, [r7, #12]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	685b      	ldr	r3, [r3, #4]
 800981a:	60fb      	str	r3, [r7, #12]
 800981c:	68fb      	ldr	r3, [r7, #12]
		//temp = huart1.Instance->SR;  //SR,SRSR
		//temp = huart1.Instance->DR; //
		//
		HAL_UART_DMAStop(huart); //
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f7fc ff3a 	bl	8006698 <HAL_UART_DMAStop>
		temp  = (uint32_t)huart->hdmarx->Instance->NDTR;// DMA
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	613b      	str	r3, [r7, #16]
		//temp  = hdma_usart1_rx.Instance->NDTR;//NDTR DMA
		//
		rx_len =  UART8_DMA_RX_BUFFER_SIZE - temp; //
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	b29b      	uxth	r3, r3
 8009832:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 8009836:	b29a      	uxth	r2, r3
 8009838:	4b04      	ldr	r3, [pc, #16]	; (800984c <MyUart8_DMArecieve_IRQHandle+0x6c>)
 800983a:	801a      	strh	r2, [r3, #0]
		recv_end_flag = 1;	// 1
 800983c:	4b04      	ldr	r3, [pc, #16]	; (8009850 <MyUart8_DMArecieve_IRQHandle+0x70>)
 800983e:	2201      	movs	r2, #1
 8009840:	601a      	str	r2, [r3, #0]
	}
 }
 8009842:	bf00      	nop
 8009844:	3718      	adds	r7, #24
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}
 800984a:	bf00      	nop
 800984c:	2000ceae 	.word	0x2000ceae
 8009850:	2000cc88 	.word	0x2000cc88

08009854 <PC_data_process>:

void PC_data_process(my_Uart8_RX_Data_t *ctrldata_t, uint8_t* rxBuff)
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]

	ctrldata_t->angle[0] = rxBuff[0] <<8 | rxBuff[1] ;
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	781b      	ldrb	r3, [r3, #0]
 8009862:	021b      	lsls	r3, r3, #8
 8009864:	b21a      	sxth	r2, r3
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	3301      	adds	r3, #1
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	b21b      	sxth	r3, r3
 800986e:	4313      	orrs	r3, r2
 8009870:	b21b      	sxth	r3, r3
 8009872:	b29a      	uxth	r2, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	801a      	strh	r2, [r3, #0]
	ctrldata_t->angle[1] = rxBuff[2] <<8 | rxBuff[3] ;
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	3302      	adds	r3, #2
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	021b      	lsls	r3, r3, #8
 8009880:	b21a      	sxth	r2, r3
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	3303      	adds	r3, #3
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	b21b      	sxth	r3, r3
 800988a:	4313      	orrs	r3, r2
 800988c:	b21b      	sxth	r3, r3
 800988e:	b29a      	uxth	r2, r3
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	805a      	strh	r2, [r3, #2]
	ctrldata_t->angle[2] = rxBuff[4] <<8 | rxBuff[5] ;
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	3304      	adds	r3, #4
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	021b      	lsls	r3, r3, #8
 800989c:	b21a      	sxth	r2, r3
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	3305      	adds	r3, #5
 80098a2:	781b      	ldrb	r3, [r3, #0]
 80098a4:	b21b      	sxth	r3, r3
 80098a6:	4313      	orrs	r3, r2
 80098a8:	b21b      	sxth	r3, r3
 80098aa:	b29a      	uxth	r2, r3
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	809a      	strh	r2, [r3, #4]
	ctrldata_t->angle[3] = rxBuff[6] <<8 | rxBuff[7] ;
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	3306      	adds	r3, #6
 80098b4:	781b      	ldrb	r3, [r3, #0]
 80098b6:	021b      	lsls	r3, r3, #8
 80098b8:	b21a      	sxth	r2, r3
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	3307      	adds	r3, #7
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	b21b      	sxth	r3, r3
 80098c2:	4313      	orrs	r3, r2
 80098c4:	b21b      	sxth	r3, r3
 80098c6:	b29a      	uxth	r2, r3
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	80da      	strh	r2, [r3, #6]
	ctrldata_t->pos[0]   = rxBuff[8] <<8 | rxBuff[9] ;
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	3308      	adds	r3, #8
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	021b      	lsls	r3, r3, #8
 80098d4:	b21a      	sxth	r2, r3
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	3309      	adds	r3, #9
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	b21b      	sxth	r3, r3
 80098de:	4313      	orrs	r3, r2
 80098e0:	b21a      	sxth	r2, r3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	811a      	strh	r2, [r3, #8]
	ctrldata_t->pos[1] = rxBuff[10] <<8 | rxBuff[11] ;
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	330a      	adds	r3, #10
 80098ea:	781b      	ldrb	r3, [r3, #0]
 80098ec:	021b      	lsls	r3, r3, #8
 80098ee:	b21a      	sxth	r2, r3
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	330b      	adds	r3, #11
 80098f4:	781b      	ldrb	r3, [r3, #0]
 80098f6:	b21b      	sxth	r3, r3
 80098f8:	4313      	orrs	r3, r2
 80098fa:	b21a      	sxth	r2, r3
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	815a      	strh	r2, [r3, #10]
	ctrldata_t->pos[2] = rxBuff[12] <<8 | rxBuff[13] ;
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	330c      	adds	r3, #12
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	021b      	lsls	r3, r3, #8
 8009908:	b21a      	sxth	r2, r3
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	330d      	adds	r3, #13
 800990e:	781b      	ldrb	r3, [r3, #0]
 8009910:	b21b      	sxth	r3, r3
 8009912:	4313      	orrs	r3, r2
 8009914:	b21a      	sxth	r2, r3
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	819a      	strh	r2, [r3, #12]

}
 800991a:	bf00      	nop
 800991c:	370c      	adds	r7, #12
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
	...

08009928 <MyUart8_DMArx_Init>:

void MyUart8_DMArx_Init(UART_HandleTypeDef *huart)
 {
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]

	__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	68da      	ldr	r2, [r3, #12]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f042 0210 	orr.w	r2, r2, #16
 800993e:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(huart, (uint8_t*)rx_Buff, UART8_DMA_RX_DATA_LEN);
 8009940:	2210      	movs	r2, #16
 8009942:	4904      	ldr	r1, [pc, #16]	; (8009954 <MyUart8_DMArx_Init+0x2c>)
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f7fc fe77 	bl	8006638 <HAL_UART_Receive_DMA>


 }
 800994a:	bf00      	nop
 800994c:	3708      	adds	r7, #8
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	2000cdb8 	.word	0x2000cdb8

08009958 <MyUart8_DMArx_Process>:


void MyUart8_DMArx_Process(UART_HandleTypeDef *huart)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b082      	sub	sp, #8
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
	if(recv_end_flag == 1){
 8009960:	4b13      	ldr	r3, [pc, #76]	; (80099b0 <MyUart8_DMArx_Process+0x58>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2b01      	cmp	r3, #1
 8009966:	d119      	bne.n	800999c <MyUart8_DMArx_Process+0x44>
		PC_data_process(&myuart8ctrldata_t, rx_Buff);
 8009968:	4912      	ldr	r1, [pc, #72]	; (80099b4 <MyUart8_DMArx_Process+0x5c>)
 800996a:	4813      	ldr	r0, [pc, #76]	; (80099b8 <MyUart8_DMArx_Process+0x60>)
 800996c:	f7ff ff72 	bl	8009854 <PC_data_process>
		HAL_UART_Transmit_DMA(huart, rx_Buff,rx_len);
 8009970:	4b12      	ldr	r3, [pc, #72]	; (80099bc <MyUart8_DMArx_Process+0x64>)
 8009972:	881b      	ldrh	r3, [r3, #0]
 8009974:	b29b      	uxth	r3, r3
 8009976:	461a      	mov	r2, r3
 8009978:	490e      	ldr	r1, [pc, #56]	; (80099b4 <MyUart8_DMArx_Process+0x5c>)
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f7fc fdde 	bl	800653c <HAL_UART_Transmit_DMA>
		rx_len = 0;//
 8009980:	4b0e      	ldr	r3, [pc, #56]	; (80099bc <MyUart8_DMArx_Process+0x64>)
 8009982:	2200      	movs	r2, #0
 8009984:	801a      	strh	r2, [r3, #0]
		recv_end_flag = 0;//
 8009986:	4b0a      	ldr	r3, [pc, #40]	; (80099b0 <MyUart8_DMArx_Process+0x58>)
 8009988:	2200      	movs	r2, #0
 800998a:	601a      	str	r2, [r3, #0]
		memset(rx_Buff,0,rx_len);
 800998c:	4b0b      	ldr	r3, [pc, #44]	; (80099bc <MyUart8_DMArx_Process+0x64>)
 800998e:	881b      	ldrh	r3, [r3, #0]
 8009990:	b29b      	uxth	r3, r3
 8009992:	461a      	mov	r2, r3
 8009994:	2100      	movs	r1, #0
 8009996:	4807      	ldr	r0, [pc, #28]	; (80099b4 <MyUart8_DMArx_Process+0x5c>)
 8009998:	f001 fca9 	bl	800b2ee <memset>
	}
	HAL_UART_Receive_DMA(huart,(uint8_t*)rx_Buff,UART8_DMA_RX_DATA_LEN);
 800999c:	2210      	movs	r2, #16
 800999e:	4905      	ldr	r1, [pc, #20]	; (80099b4 <MyUart8_DMArx_Process+0x5c>)
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f7fc fe49 	bl	8006638 <HAL_UART_Receive_DMA>

}
 80099a6:	bf00      	nop
 80099a8:	3708      	adds	r7, #8
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
 80099ae:	bf00      	nop
 80099b0:	2000cc88 	.word	0x2000cc88
 80099b4:	2000cdb8 	.word	0x2000cdb8
 80099b8:	2000cea0 	.word	0x2000cea0
 80099bc:	2000ceae 	.word	0x2000ceae

080099c0 <RemoteDataProcess>:
  * 		ch0~ch4
  * 		s1s2
  */

void RemoteDataProcess (RC_Ctl_t *RC_CtrlData, uint8_t *pData )
{
 80099c0:	b480      	push	{r7}
 80099c2:	b083      	sub	sp, #12
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	6039      	str	r1, [r7, #0]

	//
	RC_CtrlData->rc.ch0	= (	pData[0] | pData[1] << 8 ) & 0x07FF;
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	781b      	ldrb	r3, [r3, #0]
 80099ce:	b21a      	sxth	r2, r3
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	3301      	adds	r3, #1
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	021b      	lsls	r3, r3, #8
 80099d8:	b21b      	sxth	r3, r3
 80099da:	4313      	orrs	r3, r2
 80099dc:	b21b      	sxth	r3, r3
 80099de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80099e2:	b21a      	sxth	r2, r3
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	801a      	strh	r2, [r3, #0]
	RC_CtrlData->rc.ch0 -= 1024;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80099ee:	b29b      	uxth	r3, r3
 80099f0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	b21a      	sxth	r2, r3
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	801a      	strh	r2, [r3, #0]
	RC_CtrlData->rc.ch0 = -RC_CtrlData->rc.ch0;		//
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	425b      	negs	r3, r3
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	b21a      	sxth	r2, r3
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	801a      	strh	r2, [r3, #0]
	RC_CtrlData->rc.ch1	= ( pData[1] >> 3 | pData[2]  << 5 ) & 0x07FF;
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	3301      	adds	r3, #1
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	08db      	lsrs	r3, r3, #3
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	b21a      	sxth	r2, r3
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	3302      	adds	r3, #2
 8009a1e:	781b      	ldrb	r3, [r3, #0]
 8009a20:	015b      	lsls	r3, r3, #5
 8009a22:	b21b      	sxth	r3, r3
 8009a24:	4313      	orrs	r3, r2
 8009a26:	b21b      	sxth	r3, r3
 8009a28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009a2c:	b21a      	sxth	r2, r3
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	805a      	strh	r2, [r3, #2]
	RC_CtrlData->rc.ch1 -= 1024;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8009a3e:	b29b      	uxth	r3, r3
 8009a40:	b21a      	sxth	r2, r3
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	805a      	strh	r2, [r3, #2]
	RC_CtrlData->rc.ch2	= ( pData[2] >> 6 | pData[3]  << 2   | pData[4] << 10 ) & 0x07FF;
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	3302      	adds	r3, #2
 8009a4a:	781b      	ldrb	r3, [r3, #0]
 8009a4c:	099b      	lsrs	r3, r3, #6
 8009a4e:	b2db      	uxtb	r3, r3
 8009a50:	b21a      	sxth	r2, r3
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	3303      	adds	r3, #3
 8009a56:	781b      	ldrb	r3, [r3, #0]
 8009a58:	009b      	lsls	r3, r3, #2
 8009a5a:	b21b      	sxth	r3, r3
 8009a5c:	4313      	orrs	r3, r2
 8009a5e:	b21a      	sxth	r2, r3
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	3304      	adds	r3, #4
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	029b      	lsls	r3, r3, #10
 8009a68:	b21b      	sxth	r3, r3
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	b21b      	sxth	r3, r3
 8009a6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009a72:	b21a      	sxth	r2, r3
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	809a      	strh	r2, [r3, #4]
	RC_CtrlData->rc.ch2 -= 1024;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8009a84:	b29b      	uxth	r3, r3
 8009a86:	b21a      	sxth	r2, r3
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	809a      	strh	r2, [r3, #4]
	RC_CtrlData->rc.ch2 = -RC_CtrlData->rc.ch2;		//
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009a92:	b29b      	uxth	r3, r3
 8009a94:	425b      	negs	r3, r3
 8009a96:	b29b      	uxth	r3, r3
 8009a98:	b21a      	sxth	r2, r3
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	809a      	strh	r2, [r3, #4]
	RC_CtrlData->rc.ch3	= ( pData[4] >> 1 | pData[5]  << 7 ) & 0x07FF;
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	3304      	adds	r3, #4
 8009aa2:	781b      	ldrb	r3, [r3, #0]
 8009aa4:	085b      	lsrs	r3, r3, #1
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	b21a      	sxth	r2, r3
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	3305      	adds	r3, #5
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	01db      	lsls	r3, r3, #7
 8009ab2:	b21b      	sxth	r3, r3
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	b21b      	sxth	r3, r3
 8009ab8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009abc:	b21a      	sxth	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	80da      	strh	r2, [r3, #6]
	RC_CtrlData->rc.ch3 -= 1024;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009ac8:	b29b      	uxth	r3, r3
 8009aca:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8009ace:	b29b      	uxth	r3, r3
 8009ad0:	b21a      	sxth	r2, r3
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	80da      	strh	r2, [r3, #6]
	RC_CtrlData->rc.s1	= (( pData[5] >> 4 ) & 0x0C ) >> 2;
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	3305      	adds	r3, #5
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	091b      	lsrs	r3, r3, #4
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	109b      	asrs	r3, r3, #2
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	f003 0303 	and.w	r3, r3, #3
 8009ae8:	b2da      	uxtb	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	721a      	strb	r2, [r3, #8]
	RC_CtrlData->rc.s2	= (  pData[5] >> 4 ) & 0x03 ;
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	3305      	adds	r3, #5
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	091b      	lsrs	r3, r3, #4
 8009af6:	b2db      	uxtb	r3, r3
 8009af8:	f003 0303 	and.w	r3, r3, #3
 8009afc:	b2da      	uxtb	r2, r3
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	725a      	strb	r2, [r3, #9]

	//
	if ( RC_CtrlData->rc.ch0 <= RC_DEADLINE && RC_CtrlData->rc.ch0 >= -RC_DEADLINE) {
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b08:	2b0a      	cmp	r3, #10
 8009b0a:	dc08      	bgt.n	8009b1e <RemoteDataProcess+0x15e>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b12:	f113 0f0a 	cmn.w	r3, #10
 8009b16:	db02      	blt.n	8009b1e <RemoteDataProcess+0x15e>
		RC_CtrlData->rc.ch0 = 0;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	801a      	strh	r2, [r3, #0]
	}
	if ( RC_CtrlData->rc.ch1 <= RC_DEADLINE && RC_CtrlData->rc.ch1 >= -RC_DEADLINE) {
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8009b24:	2b0a      	cmp	r3, #10
 8009b26:	dc08      	bgt.n	8009b3a <RemoteDataProcess+0x17a>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8009b2e:	f113 0f0a 	cmn.w	r3, #10
 8009b32:	db02      	blt.n	8009b3a <RemoteDataProcess+0x17a>
	  	RC_CtrlData->rc.ch1 = 0;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2200      	movs	r2, #0
 8009b38:	805a      	strh	r2, [r3, #2]
	}
	if ( RC_CtrlData->rc.ch2 <= RC_DEADLINE && RC_CtrlData->rc.ch2 >= -RC_DEADLINE) {
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009b40:	2b0a      	cmp	r3, #10
 8009b42:	dc08      	bgt.n	8009b56 <RemoteDataProcess+0x196>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009b4a:	f113 0f0a 	cmn.w	r3, #10
 8009b4e:	db02      	blt.n	8009b56 <RemoteDataProcess+0x196>
	  	RC_CtrlData->rc.ch2 = 0;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	809a      	strh	r2, [r3, #4]
	}
	if ( RC_CtrlData->rc.ch3 <= RC_DEADLINE && RC_CtrlData->rc.ch3 >= -RC_DEADLINE) {
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009b5c:	2b0a      	cmp	r3, #10
 8009b5e:	dc08      	bgt.n	8009b72 <RemoteDataProcess+0x1b2>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009b66:	f113 0f0a 	cmn.w	r3, #10
 8009b6a:	db02      	blt.n	8009b72 <RemoteDataProcess+0x1b2>
	  	RC_CtrlData->rc.ch3 = 0;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	80da      	strh	r2, [r3, #6]
	}

	//
	if ( RC_CtrlData->rc.ch0 <= -RC_MAX_VALUE && RC_CtrlData->rc.ch0 >= RC_MAX_VALUE) {
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b78:	f513 7f25 	cmn.w	r3, #660	; 0x294
 8009b7c:	dc08      	bgt.n	8009b90 <RemoteDataProcess+0x1d0>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b84:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8009b88:	db02      	blt.n	8009b90 <RemoteDataProcess+0x1d0>
		RC_CtrlData->rc.ch0 = 0;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	801a      	strh	r2, [r3, #0]
	}
	if ( RC_CtrlData->rc.ch1 <= -RC_MAX_VALUE && RC_CtrlData->rc.ch1 >= RC_MAX_VALUE) {
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8009b96:	f513 7f25 	cmn.w	r3, #660	; 0x294
 8009b9a:	dc08      	bgt.n	8009bae <RemoteDataProcess+0x1ee>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8009ba2:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8009ba6:	db02      	blt.n	8009bae <RemoteDataProcess+0x1ee>
		RC_CtrlData->rc.ch1 = 0;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	805a      	strh	r2, [r3, #2]
	}
	if ( RC_CtrlData->rc.ch2 <= -RC_MAX_VALUE && RC_CtrlData->rc.ch2 >= RC_MAX_VALUE) {
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009bb4:	f513 7f25 	cmn.w	r3, #660	; 0x294
 8009bb8:	dc08      	bgt.n	8009bcc <RemoteDataProcess+0x20c>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009bc0:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8009bc4:	db02      	blt.n	8009bcc <RemoteDataProcess+0x20c>
		RC_CtrlData->rc.ch2 = 0;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	809a      	strh	r2, [r3, #4]
	}
	if ( RC_CtrlData->rc.ch3 <= -RC_MAX_VALUE && RC_CtrlData->rc.ch3 >= RC_MAX_VALUE) {
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009bd2:	f513 7f25 	cmn.w	r3, #660	; 0x294
 8009bd6:	dc08      	bgt.n	8009bea <RemoteDataProcess+0x22a>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009bde:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8009be2:	db02      	blt.n	8009bea <RemoteDataProcess+0x22a>
		RC_CtrlData->rc.ch3 = 0;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2200      	movs	r2, #0
 8009be8:	80da      	strh	r2, [r3, #6]
	}

}
 8009bea:	bf00      	nop
 8009bec:	370c      	adds	r7, #12
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
	...

08009bf8 <Usart1_Recieve_IRQ_Handle>:
  * 		DMA
  * @retval
  */

void Usart1_Recieve_IRQ_Handle( UART_HandleTypeDef *huart )
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b084      	sub	sp, #16
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
	 if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) && __HAL_UART_GET_IT_SOURCE(huart, UART_IT_IDLE)) {
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f003 0310 	and.w	r3, r3, #16
 8009c0a:	2b10      	cmp	r3, #16
 8009c0c:	d114      	bne.n	8009c38 <Usart1_Recieve_IRQ_Handle+0x40>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	f003 0310 	and.w	r3, r3, #16
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d00d      	beq.n	8009c38 <Usart1_Recieve_IRQ_Handle+0x40>
		 __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	60fb      	str	r3, [r7, #12]
 8009c20:	4b07      	ldr	r3, [pc, #28]	; (8009c40 <Usart1_Recieve_IRQ_Handle+0x48>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	60fb      	str	r3, [r7, #12]
 8009c28:	4b05      	ldr	r3, [pc, #20]	; (8009c40 <Usart1_Recieve_IRQ_Handle+0x48>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	60fb      	str	r3, [r7, #12]
 8009c30:	68fb      	ldr	r3, [r7, #12]
		 usart_receive_buffer(&huart1);
 8009c32:	4803      	ldr	r0, [pc, #12]	; (8009c40 <Usart1_Recieve_IRQ_Handle+0x48>)
 8009c34:	f000 f806 	bl	8009c44 <usart_receive_buffer>
	 }
}
 8009c38:	bf00      	nop
 8009c3a:	3710      	adds	r7, #16
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	2000cb58 	.word	0x2000cb58

08009c44 <usart_receive_buffer>:
  * 		DMA
  * @retval
  */

static void usart_receive_buffer( UART_HandleTypeDef *huart )
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b084      	sub	sp, #16
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
	 __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	60bb      	str	r3, [r7, #8]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	60bb      	str	r3, [r7, #8]
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	60bb      	str	r3, [r7, #8]
 8009c60:	68bb      	ldr	r3, [r7, #8]
	 __HAL_DMA_DISABLE(huart->hdmarx);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f022 0201 	bic.w	r2, r2, #1
 8009c74:	601a      	str	r2, [r3, #0]

	 uint16_t rc_buffer_current_size = 0;
 8009c76:	2300      	movs	r3, #0
 8009c78:	81fb      	strh	r3, [r7, #14]
	 rc_buffer_current_size = (uint16_t)huart->hdmarx->Instance->NDTR;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	81fb      	strh	r3, [r7, #14]

	 if (DR16_RX_BUFFER_SIZE - rc_buffer_current_size == DR16_Rx_DATA_FRAME_LEN) {
 8009c84:	89fb      	ldrh	r3, [r7, #14]
 8009c86:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 8009c8a:	2b12      	cmp	r3, #18
 8009c8c:	d103      	bne.n	8009c96 <usart_receive_buffer+0x52>
		RemoteDataProcess(&RC_CtrlData, rcbuffer);
 8009c8e:	490b      	ldr	r1, [pc, #44]	; (8009cbc <usart_receive_buffer+0x78>)
 8009c90:	480b      	ldr	r0, [pc, #44]	; (8009cc0 <usart_receive_buffer+0x7c>)
 8009c92:	f7ff fe95 	bl	80099c0 <RemoteDataProcess>
//		printf("usart3_rx = %d\r\n",rcbuffer);
	}
	 __HAL_DMA_SET_COUNTER(huart->hdmarx, DR16_RX_BUFFER_SIZE);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	2232      	movs	r2, #50	; 0x32
 8009c9e:	605a      	str	r2, [r3, #4]
	 __HAL_DMA_ENABLE(huart->hdmarx);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f042 0201 	orr.w	r2, r2, #1
 8009cb2:	601a      	str	r2, [r3, #0]
}
 8009cb4:	bf00      	nop
 8009cb6:	3710      	adds	r7, #16
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	2000c820 	.word	0x2000c820
 8009cc0:	2000c834 	.word	0x2000c834

08009cc4 <dr16_uart_dma_init>:
  * @param	
  * 		DMA
  * @retval
  */
void dr16_uart_dma_init(UART_HandleTypeDef *huart)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
	UART_Receive_DMA_No_IT(huart, rcbuffer, DR16_RX_BUFFER_SIZE);
 8009ccc:	2232      	movs	r2, #50	; 0x32
 8009cce:	490d      	ldr	r1, [pc, #52]	; (8009d04 <dr16_uart_dma_init+0x40>)
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f000 f819 	bl	8009d08 <UART_Receive_DMA_No_IT>
	__HAL_UART_CLEAR_IDLEFLAG(huart);
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	60fb      	str	r3, [r7, #12]
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	60fb      	str	r3, [r7, #12]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	60fb      	str	r3, [r7, #12]
 8009cea:	68fb      	ldr	r3, [r7, #12]
	__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	68da      	ldr	r2, [r3, #12]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f042 0210 	orr.w	r2, r2, #16
 8009cfa:	60da      	str	r2, [r3, #12]
}
 8009cfc:	bf00      	nop
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	2000c820 	.word	0x2000c820

08009d08 <UART_Receive_DMA_No_IT>:
  * @param   uart IRQHandler id, receive buff, buff size
  * @retval  set success or fail
  * @note	  HALDMA
  */
static int UART_Receive_DMA_No_IT(UART_HandleTypeDef* huart, uint8_t* pData, uint32_t Size)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b086      	sub	sp, #24
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	60f8      	str	r0, [r7, #12]
 8009d10:	60b9      	str	r1, [r7, #8]
 8009d12:	607a      	str	r2, [r7, #4]
  uint32_t tmp1 = 0;
 8009d14:	2300      	movs	r3, #0
 8009d16:	617b      	str	r3, [r7, #20]

  tmp1 = huart->RxState;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009d1e:	b2db      	uxtb	r3, r3
 8009d20:	617b      	str	r3, [r7, #20]
  if (tmp1 == HAL_UART_STATE_READY)
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	2b20      	cmp	r3, #32
 8009d26:	d134      	bne.n	8009d92 <UART_Receive_DMA_No_IT+0x8a>
  {
    if ((pData == NULL) || (Size == 0))
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d002      	beq.n	8009d34 <UART_Receive_DMA_No_IT+0x2c>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d101      	bne.n	8009d38 <UART_Receive_DMA_No_IT+0x30>
    {
        return HAL_ERROR;
 8009d34:	2301      	movs	r3, #1
 8009d36:	e02d      	b.n	8009d94 <UART_Receive_DMA_No_IT+0x8c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d3e:	2b01      	cmp	r3, #1
 8009d40:	d101      	bne.n	8009d46 <UART_Receive_DMA_No_IT+0x3e>
 8009d42:	2302      	movs	r3, #2
 8009d44:	e026      	b.n	8009d94 <UART_Receive_DMA_No_IT+0x8c>
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2201      	movs	r2, #1
 8009d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pRxBuffPtr = pData;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	68ba      	ldr	r2, [r7, #8]
 8009d52:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	b29a      	uxth	r2, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode  = HAL_UART_ERROR_NONE;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the DMA Stream */
    HAL_DMA_Start(huart->hdmarx, (uint32_t)&huart->Instance->DR,
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	3304      	adds	r3, #4
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	68ba      	ldr	r2, [r7, #8]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f7f9 ffb7 	bl	8003ce4 <HAL_DMA_Start>
                  (uint32_t)pData, Size);

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	695a      	ldr	r2, [r3, #20]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009d84:	615a      	str	r2, [r3, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	e000      	b.n	8009d94 <UART_Receive_DMA_No_IT+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009d92:	2302      	movs	r3, #2
  }
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3718      	adds	r7, #24
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <chassis_behaviour_mode_set>:
  * 		S2
  * @retval null
  */

void chassis_behaviour_mode_set(chassis_move_t *chassis_move_mode)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
	if (chassis_move_mode == NULL){
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d02b      	beq.n	8009e02 <chassis_behaviour_mode_set+0x66>
		return;
	}

	if (switch_s1_is_up(chassis_move_mode->chassis_RC->rc.s1)){	//S1
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	7a1b      	ldrb	r3, [r3, #8]
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d127      	bne.n	8009e04 <chassis_behaviour_mode_set+0x68>
		if (switch_s2_is_up(chassis_move_mode->chassis_RC->rc.s2)) {		//S2
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	7a5b      	ldrb	r3, [r3, #9]
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d107      	bne.n	8009dce <chassis_behaviour_mode_set+0x32>
			chassis_behaviour_mode = ROBOT_STOP_MODE;					//
 8009dbe:	4b14      	ldr	r3, [pc, #80]	; (8009e10 <chassis_behaviour_mode_set+0x74>)
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	701a      	strb	r2, [r3, #0]
			chassis_move_mode->chassis_move_mode = ROBOT_STOP_MODE;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
 8009dcc:	e01a      	b.n	8009e04 <chassis_behaviour_mode_set+0x68>
		}
		else if (switch_s2_is_mid(chassis_move_mode->chassis_RC->rc.s2)){	//S2
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	7a5b      	ldrb	r3, [r3, #9]
 8009dd4:	2b02      	cmp	r3, #2
 8009dd6:	d107      	bne.n	8009de8 <chassis_behaviour_mode_set+0x4c>
			chassis_behaviour_mode = ROBOT_MOTOR_SPEED_PID_MODE;			//
 8009dd8:	4b0d      	ldr	r3, [pc, #52]	; (8009e10 <chassis_behaviour_mode_set+0x74>)
 8009dda:	2202      	movs	r2, #2
 8009ddc:	701a      	strb	r2, [r3, #0]
			chassis_move_mode->chassis_move_mode = ROBOT_MOTOR_SPEED_PID_MODE;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2202      	movs	r2, #2
 8009de2:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
 8009de6:	e00d      	b.n	8009e04 <chassis_behaviour_mode_set+0x68>
		}
		else if (switch_s2_is_down(chassis_move_mode->chassis_RC->rc.s2)){	//S2
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	7a5b      	ldrb	r3, [r3, #9]
 8009dee:	2b03      	cmp	r3, #3
 8009df0:	d108      	bne.n	8009e04 <chassis_behaviour_mode_set+0x68>
					chassis_behaviour_mode = ROBOT_UART_POSITION_PID_MODE;			//
 8009df2:	4b07      	ldr	r3, [pc, #28]	; (8009e10 <chassis_behaviour_mode_set+0x74>)
 8009df4:	2203      	movs	r2, #3
 8009df6:	701a      	strb	r2, [r3, #0]
					chassis_move_mode->chassis_move_mode = ROBOT_UART_POSITION_PID_MODE;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2203      	movs	r2, #3
 8009dfc:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
 8009e00:	e000      	b.n	8009e04 <chassis_behaviour_mode_set+0x68>
		return;
 8009e02:	bf00      	nop
				}
	}
}
 8009e04:	370c      	adds	r7, #12
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr
 8009e0e:	bf00      	nop
 8009e10:	20000012 	.word	0x20000012

08009e14 <chassis_behaviour_ctrl_var_set>:
  *
  * @retval null
  */

void chassis_behaviour_ctrl_var_set(chassis_move_t *chassis_move_rc_to_vec)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b082      	sub	sp, #8
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
//	if (chassis_move_rc_to_vec->Motor_speed_set[0] == 0 || chassis_move_rc_to_vec->Motor_speed_set[1] == 0 || chassis_move_rc_to_vec->Motor_speed_set[2] == 0 || chassis_move_rc_to_vec->Motor_speed_set[3] == 0|| chassis_move_rc_to_vec ==NULL){
//		return;
//	}
    if (chassis_move_rc_to_vec->chassis_move_mode == ROBOT_STOP_MODE){
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d103      	bne.n	8009e2e <chassis_behaviour_ctrl_var_set+0x1a>
//		motor_brake_move_control(chassis_move_rc_to_vec);
		motor_position_pid_ctrl_vector(chassis_move_rc_to_vec);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 f816 	bl	8009e58 <motor_position_pid_ctrl_vector>
	}
	else if (chassis_move_rc_to_vec->chassis_move_mode == ROBOT_UART_POSITION_PID_MODE){	//
			motor_position_pid_ctrl_vector(chassis_move_rc_to_vec);
		}

}
 8009e2c:	e010      	b.n	8009e50 <chassis_behaviour_ctrl_var_set+0x3c>
	else if (chassis_move_rc_to_vec->chassis_move_mode == ROBOT_MOTOR_SPEED_PID_MODE){	//
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
 8009e34:	2b02      	cmp	r3, #2
 8009e36:	d103      	bne.n	8009e40 <chassis_behaviour_ctrl_var_set+0x2c>
		motor_position_pid_ctrl_vector(chassis_move_rc_to_vec);
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 f80d 	bl	8009e58 <motor_position_pid_ctrl_vector>
}
 8009e3e:	e007      	b.n	8009e50 <chassis_behaviour_ctrl_var_set+0x3c>
	else if (chassis_move_rc_to_vec->chassis_move_mode == ROBOT_UART_POSITION_PID_MODE){	//
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
 8009e46:	2b03      	cmp	r3, #3
 8009e48:	d102      	bne.n	8009e50 <chassis_behaviour_ctrl_var_set+0x3c>
			motor_position_pid_ctrl_vector(chassis_move_rc_to_vec);
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 f804 	bl	8009e58 <motor_position_pid_ctrl_vector>
}
 8009e50:	bf00      	nop
 8009e52:	3708      	adds	r7, #8
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <motor_position_pid_ctrl_vector>:
  * @note
  * @retval null
  */

static void motor_position_pid_ctrl_vector(chassis_move_t *motor_position_pid_vec)
{
 8009e58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e5c:	ed2d 8b02 	vpush	{d8}
 8009e60:	b086      	sub	sp, #24
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
	uint8_t i;
	fp32 pos[3];
	uint8_t K;
	for( i = 0 ; i < 3 ; i++){
 8009e66:	2300      	movs	r3, #0
 8009e68:	75fb      	strb	r3, [r7, #23]
 8009e6a:	e015      	b.n	8009e98 <motor_position_pid_ctrl_vector+0x40>
		pos[i] = motor_position_pid_vec->Motor_PCctrl->pos[i];
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8d3 3390 	ldr.w	r3, [r3, #912]	; 0x390
 8009e72:	7dfa      	ldrb	r2, [r7, #23]
 8009e74:	3204      	adds	r2, #4
 8009e76:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 8009e7a:	7dfb      	ldrb	r3, [r7, #23]
 8009e7c:	ee07 2a90 	vmov	s15, r2
 8009e80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009e84:	009b      	lsls	r3, r3, #2
 8009e86:	f107 0218 	add.w	r2, r7, #24
 8009e8a:	4413      	add	r3, r2
 8009e8c:	3b10      	subs	r3, #16
 8009e8e:	edc3 7a00 	vstr	s15, [r3]
	for( i = 0 ; i < 3 ; i++){
 8009e92:	7dfb      	ldrb	r3, [r7, #23]
 8009e94:	3301      	adds	r3, #1
 8009e96:	75fb      	strb	r3, [r7, #23]
 8009e98:	7dfb      	ldrb	r3, [r7, #23]
 8009e9a:	2b02      	cmp	r3, #2
 8009e9c:	d9e6      	bls.n	8009e6c <motor_position_pid_ctrl_vector+0x14>
	}
	motor_position_pid_vec->Motor_position_set[0] =  (atan2(pos[1],pos[0]) - atan2(L1,sqrt(pos[0]*pos[0]+pos[1]*pos[1]-L1*L1)))*C;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f7f6 fb61 	bl	8000568 <__aeabi_f2d>
 8009ea6:	4680      	mov	r8, r0
 8009ea8:	4689      	mov	r9, r1
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	4618      	mov	r0, r3
 8009eae:	f7f6 fb5b 	bl	8000568 <__aeabi_f2d>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	460b      	mov	r3, r1
 8009eb6:	ec43 2b11 	vmov	d1, r2, r3
 8009eba:	ec49 8b10 	vmov	d0, r8, r9
 8009ebe:	f003 ff87 	bl	800ddd0 <atan2>
 8009ec2:	ec59 8b10 	vmov	r8, r9, d0
 8009ec6:	ed97 7a02 	vldr	s14, [r7, #8]
 8009eca:	edd7 7a02 	vldr	s15, [r7, #8]
 8009ece:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009ed2:	edd7 6a03 	vldr	s13, [r7, #12]
 8009ed6:	edd7 7a03 	vldr	s15, [r7, #12]
 8009eda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009ede:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009ee2:	ee17 0a90 	vmov	r0, s15
 8009ee6:	f7f6 fb3f 	bl	8000568 <__aeabi_f2d>
 8009eea:	a3f5      	add	r3, pc, #980	; (adr r3, 800a2c0 <motor_position_pid_ctrl_vector+0x468>)
 8009eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef0:	f7f6 f9da 	bl	80002a8 <__aeabi_dsub>
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	460b      	mov	r3, r1
 8009ef8:	ec43 2b17 	vmov	d7, r2, r3
 8009efc:	eeb0 0a47 	vmov.f32	s0, s14
 8009f00:	eef0 0a67 	vmov.f32	s1, s15
 8009f04:	f004 f814 	bl	800df30 <sqrt>
 8009f08:	eeb0 7a40 	vmov.f32	s14, s0
 8009f0c:	eef0 7a60 	vmov.f32	s15, s1
 8009f10:	eeb0 1a47 	vmov.f32	s2, s14
 8009f14:	eef0 1a67 	vmov.f32	s3, s15
 8009f18:	ed9f 0be5 	vldr	d0, [pc, #916]	; 800a2b0 <motor_position_pid_ctrl_vector+0x458>
 8009f1c:	f003 ff58 	bl	800ddd0 <atan2>
 8009f20:	ec53 2b10 	vmov	r2, r3, d0
 8009f24:	4640      	mov	r0, r8
 8009f26:	4649      	mov	r1, r9
 8009f28:	f7f6 f9be 	bl	80002a8 <__aeabi_dsub>
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	460b      	mov	r3, r1
 8009f30:	4610      	mov	r0, r2
 8009f32:	4619      	mov	r1, r3
 8009f34:	a3e4      	add	r3, pc, #912	; (adr r3, 800a2c8 <motor_position_pid_ctrl_vector+0x470>)
 8009f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3a:	f7f6 fb6d 	bl	8000618 <__aeabi_dmul>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	460b      	mov	r3, r1
 8009f42:	4610      	mov	r0, r2
 8009f44:	4619      	mov	r1, r3
 8009f46:	f7f6 fe17 	bl	8000b78 <__aeabi_d2iz>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	b21a      	sxth	r2, r3
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
	K = (pow(pos[0],2)+pow(pos[1],2)+pow(pos[2],2)-pow(L1,2)-pow(L2,2)-pow(L3,2)-pow(L4,2))/(2*L2);
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	4618      	mov	r0, r3
 8009f58:	f7f6 fb06 	bl	8000568 <__aeabi_f2d>
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	460b      	mov	r3, r1
 8009f60:	ed9f 1bd5 	vldr	d1, [pc, #852]	; 800a2b8 <motor_position_pid_ctrl_vector+0x460>
 8009f64:	ec43 2b10 	vmov	d0, r2, r3
 8009f68:	f003 ff34 	bl	800ddd4 <pow>
 8009f6c:	ec59 8b10 	vmov	r8, r9, d0
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7f6 faf8 	bl	8000568 <__aeabi_f2d>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	460b      	mov	r3, r1
 8009f7c:	ed9f 1bce 	vldr	d1, [pc, #824]	; 800a2b8 <motor_position_pid_ctrl_vector+0x460>
 8009f80:	ec43 2b10 	vmov	d0, r2, r3
 8009f84:	f003 ff26 	bl	800ddd4 <pow>
 8009f88:	ec53 2b10 	vmov	r2, r3, d0
 8009f8c:	4640      	mov	r0, r8
 8009f8e:	4649      	mov	r1, r9
 8009f90:	f7f6 f98c 	bl	80002ac <__adddf3>
 8009f94:	4602      	mov	r2, r0
 8009f96:	460b      	mov	r3, r1
 8009f98:	4690      	mov	r8, r2
 8009f9a:	4699      	mov	r9, r3
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7f6 fae2 	bl	8000568 <__aeabi_f2d>
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	ed9f 1bc3 	vldr	d1, [pc, #780]	; 800a2b8 <motor_position_pid_ctrl_vector+0x460>
 8009fac:	ec43 2b10 	vmov	d0, r2, r3
 8009fb0:	f003 ff10 	bl	800ddd4 <pow>
 8009fb4:	ec53 2b10 	vmov	r2, r3, d0
 8009fb8:	4640      	mov	r0, r8
 8009fba:	4649      	mov	r1, r9
 8009fbc:	f7f6 f976 	bl	80002ac <__adddf3>
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	460b      	mov	r3, r1
 8009fc4:	4610      	mov	r0, r2
 8009fc6:	4619      	mov	r1, r3
 8009fc8:	a3bd      	add	r3, pc, #756	; (adr r3, 800a2c0 <motor_position_pid_ctrl_vector+0x468>)
 8009fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fce:	f7f6 f96b 	bl	80002a8 <__aeabi_dsub>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	4610      	mov	r0, r2
 8009fd8:	4619      	mov	r1, r3
 8009fda:	a3bd      	add	r3, pc, #756	; (adr r3, 800a2d0 <motor_position_pid_ctrl_vector+0x478>)
 8009fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe0:	f7f6 f962 	bl	80002a8 <__aeabi_dsub>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	460b      	mov	r3, r1
 8009fe8:	4610      	mov	r0, r2
 8009fea:	4619      	mov	r1, r3
 8009fec:	a3ba      	add	r3, pc, #744	; (adr r3, 800a2d8 <motor_position_pid_ctrl_vector+0x480>)
 8009fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff2:	f7f6 f959 	bl	80002a8 <__aeabi_dsub>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	460b      	mov	r3, r1
 8009ffa:	4610      	mov	r0, r2
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	a3b8      	add	r3, pc, #736	; (adr r3, 800a2e0 <motor_position_pid_ctrl_vector+0x488>)
 800a000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a004:	f7f6 f950 	bl	80002a8 <__aeabi_dsub>
 800a008:	4602      	mov	r2, r0
 800a00a:	460b      	mov	r3, r1
 800a00c:	4610      	mov	r0, r2
 800a00e:	4619      	mov	r1, r3
 800a010:	a3b5      	add	r3, pc, #724	; (adr r3, 800a2e8 <motor_position_pid_ctrl_vector+0x490>)
 800a012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a016:	f7f6 fc29 	bl	800086c <__aeabi_ddiv>
 800a01a:	4602      	mov	r2, r0
 800a01c:	460b      	mov	r3, r1
 800a01e:	4610      	mov	r0, r2
 800a020:	4619      	mov	r1, r3
 800a022:	f7f6 fdd1 	bl	8000bc8 <__aeabi_d2uiz>
 800a026:	4603      	mov	r3, r0
 800a028:	75bb      	strb	r3, [r7, #22]
	motor_position_pid_vec->Motor_position_set[2] = (int16_t) ((atan2(L4,L3)-atan2(K,sqrt(L4*L4+L3*L3-K*K)))-3.1416/2)*C;
 800a02a:	7dbb      	ldrb	r3, [r7, #22]
 800a02c:	4618      	mov	r0, r3
 800a02e:	f7f6 fa79 	bl	8000524 <__aeabi_ui2d>
 800a032:	4680      	mov	r8, r0
 800a034:	4689      	mov	r9, r1
 800a036:	7dbb      	ldrb	r3, [r7, #22]
 800a038:	7dba      	ldrb	r2, [r7, #22]
 800a03a:	fb02 f303 	mul.w	r3, r2, r3
 800a03e:	4618      	mov	r0, r3
 800a040:	f7f6 fa80 	bl	8000544 <__aeabi_i2d>
 800a044:	4602      	mov	r2, r0
 800a046:	460b      	mov	r3, r1
 800a048:	a1a9      	add	r1, pc, #676	; (adr r1, 800a2f0 <motor_position_pid_ctrl_vector+0x498>)
 800a04a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a04e:	f7f6 f92b 	bl	80002a8 <__aeabi_dsub>
 800a052:	4602      	mov	r2, r0
 800a054:	460b      	mov	r3, r1
 800a056:	ec43 2b17 	vmov	d7, r2, r3
 800a05a:	eeb0 0a47 	vmov.f32	s0, s14
 800a05e:	eef0 0a67 	vmov.f32	s1, s15
 800a062:	f003 ff65 	bl	800df30 <sqrt>
 800a066:	eeb0 7a40 	vmov.f32	s14, s0
 800a06a:	eef0 7a60 	vmov.f32	s15, s1
 800a06e:	eeb0 1a47 	vmov.f32	s2, s14
 800a072:	eef0 1a67 	vmov.f32	s3, s15
 800a076:	ec49 8b10 	vmov	d0, r8, r9
 800a07a:	f003 fea9 	bl	800ddd0 <atan2>
 800a07e:	ec53 2b10 	vmov	r2, r3, d0
 800a082:	a19d      	add	r1, pc, #628	; (adr r1, 800a2f8 <motor_position_pid_ctrl_vector+0x4a0>)
 800a084:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a088:	f7f6 f90e 	bl	80002a8 <__aeabi_dsub>
 800a08c:	4602      	mov	r2, r0
 800a08e:	460b      	mov	r3, r1
 800a090:	4610      	mov	r0, r2
 800a092:	4619      	mov	r1, r3
 800a094:	a39a      	add	r3, pc, #616	; (adr r3, 800a300 <motor_position_pid_ctrl_vector+0x4a8>)
 800a096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09a:	f7f6 f905 	bl	80002a8 <__aeabi_dsub>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	460b      	mov	r3, r1
 800a0a2:	4610      	mov	r0, r2
 800a0a4:	4619      	mov	r1, r3
 800a0a6:	f7f6 fd67 	bl	8000b78 <__aeabi_d2iz>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	b21b      	sxth	r3, r3
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f7f6 fa48 	bl	8000544 <__aeabi_i2d>
 800a0b4:	a384      	add	r3, pc, #528	; (adr r3, 800a2c8 <motor_position_pid_ctrl_vector+0x470>)
 800a0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ba:	f7f6 faad 	bl	8000618 <__aeabi_dmul>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	4610      	mov	r0, r2
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	f7f6 fd57 	bl	8000b78 <__aeabi_d2iz>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	b21a      	sxth	r2, r3
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
	motor_position_pid_vec->Motor_position_set[1] = (int16_t) (atan2(-(L4+L4*cos(motor_position_pid_vec->Motor_position_set[2]))*pos[2] +
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f9b3 338c 	ldrsh.w	r3, [r3, #908]	; 0x38c
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f7f6 fa32 	bl	8000544 <__aeabi_i2d>
 800a0e0:	4602      	mov	r2, r0
 800a0e2:	460b      	mov	r3, r1
 800a0e4:	ec43 2b10 	vmov	d0, r2, r3
 800a0e8:	f003 fdce 	bl	800dc88 <cos>
 800a0ec:	ec51 0b10 	vmov	r0, r1, d0
 800a0f0:	a385      	add	r3, pc, #532	; (adr r3, 800a308 <motor_position_pid_ctrl_vector+0x4b0>)
 800a0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f6:	f7f6 fa8f 	bl	8000618 <__aeabi_dmul>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	460b      	mov	r3, r1
 800a0fe:	4610      	mov	r0, r2
 800a100:	4619      	mov	r1, r3
 800a102:	a381      	add	r3, pc, #516	; (adr r3, 800a308 <motor_position_pid_ctrl_vector+0x4b0>)
 800a104:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a108:	f7f6 f8d0 	bl	80002ac <__adddf3>
 800a10c:	4602      	mov	r2, r0
 800a10e:	460b      	mov	r3, r1
 800a110:	4614      	mov	r4, r2
 800a112:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800a116:	693b      	ldr	r3, [r7, #16]
 800a118:	4618      	mov	r0, r3
 800a11a:	f7f6 fa25 	bl	8000568 <__aeabi_f2d>
 800a11e:	4602      	mov	r2, r0
 800a120:	460b      	mov	r3, r1
 800a122:	4620      	mov	r0, r4
 800a124:	4629      	mov	r1, r5
 800a126:	f7f6 fa77 	bl	8000618 <__aeabi_dmul>
 800a12a:	4602      	mov	r2, r0
 800a12c:	460b      	mov	r3, r1
 800a12e:	4614      	mov	r4, r2
 800a130:	461d      	mov	r5, r3
			(cos(motor_position_pid_vec->Motor_position_set[0])*pos[0]+sin(motor_position_pid_vec->Motor_position_set[0])*pos[1])*(L2*sin(motor_position_pid_vec->Motor_position_set[2])-L3),(-L3+L2*sin(motor_position_pid_vec->Motor_position_set[2]))*pos[2] +
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f9b3 3388 	ldrsh.w	r3, [r3, #904]	; 0x388
 800a138:	4618      	mov	r0, r3
 800a13a:	f7f6 fa03 	bl	8000544 <__aeabi_i2d>
 800a13e:	4602      	mov	r2, r0
 800a140:	460b      	mov	r3, r1
 800a142:	ec43 2b10 	vmov	d0, r2, r3
 800a146:	f003 fd9f 	bl	800dc88 <cos>
 800a14a:	ec59 8b10 	vmov	r8, r9, d0
 800a14e:	68bb      	ldr	r3, [r7, #8]
 800a150:	4618      	mov	r0, r3
 800a152:	f7f6 fa09 	bl	8000568 <__aeabi_f2d>
 800a156:	4602      	mov	r2, r0
 800a158:	460b      	mov	r3, r1
 800a15a:	4640      	mov	r0, r8
 800a15c:	4649      	mov	r1, r9
 800a15e:	f7f6 fa5b 	bl	8000618 <__aeabi_dmul>
 800a162:	4602      	mov	r2, r0
 800a164:	460b      	mov	r3, r1
 800a166:	4690      	mov	r8, r2
 800a168:	4699      	mov	r9, r3
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f9b3 3388 	ldrsh.w	r3, [r3, #904]	; 0x388
 800a170:	4618      	mov	r0, r3
 800a172:	f7f6 f9e7 	bl	8000544 <__aeabi_i2d>
 800a176:	4602      	mov	r2, r0
 800a178:	460b      	mov	r3, r1
 800a17a:	ec43 2b10 	vmov	d0, r2, r3
 800a17e:	f003 fdd3 	bl	800dd28 <sin>
 800a182:	ec5b ab10 	vmov	sl, fp, d0
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	4618      	mov	r0, r3
 800a18a:	f7f6 f9ed 	bl	8000568 <__aeabi_f2d>
 800a18e:	4602      	mov	r2, r0
 800a190:	460b      	mov	r3, r1
 800a192:	4650      	mov	r0, sl
 800a194:	4659      	mov	r1, fp
 800a196:	f7f6 fa3f 	bl	8000618 <__aeabi_dmul>
 800a19a:	4602      	mov	r2, r0
 800a19c:	460b      	mov	r3, r1
 800a19e:	4640      	mov	r0, r8
 800a1a0:	4649      	mov	r1, r9
 800a1a2:	f7f6 f883 	bl	80002ac <__adddf3>
 800a1a6:	4602      	mov	r2, r0
 800a1a8:	460b      	mov	r3, r1
 800a1aa:	4690      	mov	r8, r2
 800a1ac:	4699      	mov	r9, r3
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f9b3 338c 	ldrsh.w	r3, [r3, #908]	; 0x38c
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	f7f6 f9c5 	bl	8000544 <__aeabi_i2d>
 800a1ba:	4602      	mov	r2, r0
 800a1bc:	460b      	mov	r3, r1
 800a1be:	ec43 2b10 	vmov	d0, r2, r3
 800a1c2:	f003 fdb1 	bl	800dd28 <sin>
 800a1c6:	ec51 0b10 	vmov	r0, r1, d0
 800a1ca:	a351      	add	r3, pc, #324	; (adr r3, 800a310 <motor_position_pid_ctrl_vector+0x4b8>)
 800a1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d0:	f7f6 fa22 	bl	8000618 <__aeabi_dmul>
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	4610      	mov	r0, r2
 800a1da:	4619      	mov	r1, r3
 800a1dc:	a34e      	add	r3, pc, #312	; (adr r3, 800a318 <motor_position_pid_ctrl_vector+0x4c0>)
 800a1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e2:	f7f6 f861 	bl	80002a8 <__aeabi_dsub>
 800a1e6:	4602      	mov	r2, r0
 800a1e8:	460b      	mov	r3, r1
 800a1ea:	4640      	mov	r0, r8
 800a1ec:	4649      	mov	r1, r9
 800a1ee:	f7f6 fa13 	bl	8000618 <__aeabi_dmul>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	460b      	mov	r3, r1
	motor_position_pid_vec->Motor_position_set[1] = (int16_t) (atan2(-(L4+L4*cos(motor_position_pid_vec->Motor_position_set[2]))*pos[2] +
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	4629      	mov	r1, r5
 800a1fa:	f7f6 f857 	bl	80002ac <__adddf3>
 800a1fe:	4602      	mov	r2, r0
 800a200:	460b      	mov	r3, r1
 800a202:	ec43 2b18 	vmov	d8, r2, r3
			(cos(motor_position_pid_vec->Motor_position_set[0])*pos[0]+sin(motor_position_pid_vec->Motor_position_set[0])*pos[1])*(L2*sin(motor_position_pid_vec->Motor_position_set[2])-L3),(-L3+L2*sin(motor_position_pid_vec->Motor_position_set[2]))*pos[2] +
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	f9b3 338c 	ldrsh.w	r3, [r3, #908]	; 0x38c
 800a20c:	4618      	mov	r0, r3
 800a20e:	f7f6 f999 	bl	8000544 <__aeabi_i2d>
 800a212:	4602      	mov	r2, r0
 800a214:	460b      	mov	r3, r1
 800a216:	ec43 2b10 	vmov	d0, r2, r3
 800a21a:	f003 fd85 	bl	800dd28 <sin>
 800a21e:	ec51 0b10 	vmov	r0, r1, d0
 800a222:	a33b      	add	r3, pc, #236	; (adr r3, 800a310 <motor_position_pid_ctrl_vector+0x4b8>)
 800a224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a228:	f7f6 f9f6 	bl	8000618 <__aeabi_dmul>
 800a22c:	4602      	mov	r2, r0
 800a22e:	460b      	mov	r3, r1
 800a230:	4610      	mov	r0, r2
 800a232:	4619      	mov	r1, r3
 800a234:	a338      	add	r3, pc, #224	; (adr r3, 800a318 <motor_position_pid_ctrl_vector+0x4c0>)
 800a236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23a:	f7f6 f835 	bl	80002a8 <__aeabi_dsub>
 800a23e:	4602      	mov	r2, r0
 800a240:	460b      	mov	r3, r1
 800a242:	4614      	mov	r4, r2
 800a244:	461d      	mov	r5, r3
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	4618      	mov	r0, r3
 800a24a:	f7f6 f98d 	bl	8000568 <__aeabi_f2d>
 800a24e:	4602      	mov	r2, r0
 800a250:	460b      	mov	r3, r1
 800a252:	4620      	mov	r0, r4
 800a254:	4629      	mov	r1, r5
 800a256:	f7f6 f9df 	bl	8000618 <__aeabi_dmul>
 800a25a:	4602      	mov	r2, r0
 800a25c:	460b      	mov	r3, r1
 800a25e:	4614      	mov	r4, r2
 800a260:	461d      	mov	r5, r3
			(cos(motor_position_pid_vec->Motor_position_set[0])*pos[0]+sin(motor_position_pid_vec->Motor_position_set[0])*pos[2])*(L2*cos(motor_position_pid_vec->Motor_position_set[2])+L4)) - motor_position_pid_vec->Motor_position_set[2])*C;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f9b3 3388 	ldrsh.w	r3, [r3, #904]	; 0x388
 800a268:	4618      	mov	r0, r3
 800a26a:	f7f6 f96b 	bl	8000544 <__aeabi_i2d>
 800a26e:	4602      	mov	r2, r0
 800a270:	460b      	mov	r3, r1
 800a272:	ec43 2b10 	vmov	d0, r2, r3
 800a276:	f003 fd07 	bl	800dc88 <cos>
 800a27a:	ec59 8b10 	vmov	r8, r9, d0
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	4618      	mov	r0, r3
 800a282:	f7f6 f971 	bl	8000568 <__aeabi_f2d>
 800a286:	4602      	mov	r2, r0
 800a288:	460b      	mov	r3, r1
 800a28a:	4640      	mov	r0, r8
 800a28c:	4649      	mov	r1, r9
 800a28e:	f7f6 f9c3 	bl	8000618 <__aeabi_dmul>
 800a292:	4602      	mov	r2, r0
 800a294:	460b      	mov	r3, r1
 800a296:	4690      	mov	r8, r2
 800a298:	4699      	mov	r9, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f9b3 3388 	ldrsh.w	r3, [r3, #904]	; 0x388
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	f7f6 f94f 	bl	8000544 <__aeabi_i2d>
 800a2a6:	4602      	mov	r2, r0
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	ec43 2b10 	vmov	d0, r2, r3
 800a2ae:	e037      	b.n	800a320 <motor_position_pid_ctrl_vector+0x4c8>
 800a2b0:	47ae147b 	.word	0x47ae147b
 800a2b4:	3f947ae1 	.word	0x3f947ae1
 800a2b8:	00000000 	.word	0x00000000
 800a2bc:	40000000 	.word	0x40000000
 800a2c0:	eb1c432d 	.word	0xeb1c432d
 800a2c4:	3f3a36e2 	.word	0x3f3a36e2
 800a2c8:	be0ded29 	.word	0xbe0ded29
 800a2cc:	40031930 	.word	0x40031930
 800a2d0:	8240b780 	.word	0x8240b780
 800a2d4:	3fa8c7e2 	.word	0x3fa8c7e2
 800a2d8:	487fcb92 	.word	0x487fcb92
 800a2dc:	3fad7dbf 	.word	0x3fad7dbf
 800a2e0:	98c7e282 	.word	0x98c7e282
 800a2e4:	3f6096bb 	.word	0x3f6096bb
 800a2e8:	c28f5c29 	.word	0xc28f5c29
 800a2ec:	3fdc28f5 	.word	0x3fdc28f5
 800a2f0:	020c49ba 	.word	0x020c49ba
 800a2f4:	3fae872b 	.word	0x3fae872b
 800a2f8:	4bce5b02 	.word	0x4bce5b02
 800a2fc:	3fc7b97b 	.word	0x3fc7b97b
 800a300:	2e48e8a7 	.word	0x2e48e8a7
 800a304:	3ff921ff 	.word	0x3ff921ff
 800a308:	70a3d70a 	.word	0x70a3d70a
 800a30c:	3fa70a3d 	.word	0x3fa70a3d
 800a310:	c28f5c29 	.word	0xc28f5c29
 800a314:	3fcc28f5 	.word	0x3fcc28f5
 800a318:	eb851eb8 	.word	0xeb851eb8
 800a31c:	3fceb851 	.word	0x3fceb851
 800a320:	f003 fd02 	bl	800dd28 <sin>
 800a324:	ec5b ab10 	vmov	sl, fp, d0
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	4618      	mov	r0, r3
 800a32c:	f7f6 f91c 	bl	8000568 <__aeabi_f2d>
 800a330:	4602      	mov	r2, r0
 800a332:	460b      	mov	r3, r1
 800a334:	4650      	mov	r0, sl
 800a336:	4659      	mov	r1, fp
 800a338:	f7f6 f96e 	bl	8000618 <__aeabi_dmul>
 800a33c:	4602      	mov	r2, r0
 800a33e:	460b      	mov	r3, r1
 800a340:	4640      	mov	r0, r8
 800a342:	4649      	mov	r1, r9
 800a344:	f7f5 ffb2 	bl	80002ac <__adddf3>
 800a348:	4602      	mov	r2, r0
 800a34a:	460b      	mov	r3, r1
 800a34c:	4690      	mov	r8, r2
 800a34e:	4699      	mov	r9, r3
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f9b3 338c 	ldrsh.w	r3, [r3, #908]	; 0x38c
 800a356:	4618      	mov	r0, r3
 800a358:	f7f6 f8f4 	bl	8000544 <__aeabi_i2d>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	ec43 2b10 	vmov	d0, r2, r3
 800a364:	f003 fc90 	bl	800dc88 <cos>
 800a368:	ec51 0b10 	vmov	r0, r1, d0
 800a36c:	a32c      	add	r3, pc, #176	; (adr r3, 800a420 <motor_position_pid_ctrl_vector+0x5c8>)
 800a36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a372:	f7f6 f951 	bl	8000618 <__aeabi_dmul>
 800a376:	4602      	mov	r2, r0
 800a378:	460b      	mov	r3, r1
 800a37a:	4610      	mov	r0, r2
 800a37c:	4619      	mov	r1, r3
 800a37e:	a32a      	add	r3, pc, #168	; (adr r3, 800a428 <motor_position_pid_ctrl_vector+0x5d0>)
 800a380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a384:	f7f5 ff92 	bl	80002ac <__adddf3>
 800a388:	4602      	mov	r2, r0
 800a38a:	460b      	mov	r3, r1
 800a38c:	4640      	mov	r0, r8
 800a38e:	4649      	mov	r1, r9
 800a390:	f7f6 f942 	bl	8000618 <__aeabi_dmul>
 800a394:	4602      	mov	r2, r0
 800a396:	460b      	mov	r3, r1
	motor_position_pid_vec->Motor_position_set[1] = (int16_t) (atan2(-(L4+L4*cos(motor_position_pid_vec->Motor_position_set[2]))*pos[2] +
 800a398:	4620      	mov	r0, r4
 800a39a:	4629      	mov	r1, r5
 800a39c:	f7f5 ff86 	bl	80002ac <__adddf3>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	ec43 2b17 	vmov	d7, r2, r3
 800a3a8:	eeb0 1a47 	vmov.f32	s2, s14
 800a3ac:	eef0 1a67 	vmov.f32	s3, s15
 800a3b0:	eeb0 0a48 	vmov.f32	s0, s16
 800a3b4:	eef0 0a68 	vmov.f32	s1, s17
 800a3b8:	f003 fd0a 	bl	800ddd0 <atan2>
 800a3bc:	ec55 4b10 	vmov	r4, r5, d0
			(cos(motor_position_pid_vec->Motor_position_set[0])*pos[0]+sin(motor_position_pid_vec->Motor_position_set[0])*pos[2])*(L2*cos(motor_position_pid_vec->Motor_position_set[2])+L4)) - motor_position_pid_vec->Motor_position_set[2])*C;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f9b3 338c 	ldrsh.w	r3, [r3, #908]	; 0x38c
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f7f6 f8bc 	bl	8000544 <__aeabi_i2d>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	460b      	mov	r3, r1
 800a3d0:	4620      	mov	r0, r4
 800a3d2:	4629      	mov	r1, r5
 800a3d4:	f7f5 ff68 	bl	80002a8 <__aeabi_dsub>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	460b      	mov	r3, r1
	motor_position_pid_vec->Motor_position_set[1] = (int16_t) (atan2(-(L4+L4*cos(motor_position_pid_vec->Motor_position_set[2]))*pos[2] +
 800a3dc:	4610      	mov	r0, r2
 800a3de:	4619      	mov	r1, r3
 800a3e0:	f7f6 fbca 	bl	8000b78 <__aeabi_d2iz>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	b21b      	sxth	r3, r3
			(cos(motor_position_pid_vec->Motor_position_set[0])*pos[0]+sin(motor_position_pid_vec->Motor_position_set[0])*pos[2])*(L2*cos(motor_position_pid_vec->Motor_position_set[2])+L4)) - motor_position_pid_vec->Motor_position_set[2])*C;
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f7f6 f8ab 	bl	8000544 <__aeabi_i2d>
 800a3ee:	a310      	add	r3, pc, #64	; (adr r3, 800a430 <motor_position_pid_ctrl_vector+0x5d8>)
 800a3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f4:	f7f6 f910 	bl	8000618 <__aeabi_dmul>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	460b      	mov	r3, r1
	motor_position_pid_vec->Motor_position_set[1] = (int16_t) (atan2(-(L4+L4*cos(motor_position_pid_vec->Motor_position_set[2]))*pos[2] +
 800a3fc:	4610      	mov	r0, r2
 800a3fe:	4619      	mov	r1, r3
 800a400:	f7f6 fbba 	bl	8000b78 <__aeabi_d2iz>
 800a404:	4603      	mov	r3, r0
 800a406:	b21a      	sxth	r2, r3
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a

	// for( i = 0 ; i < 4 ; i++){
//
//	motor_position_pid_vec->Motor_position_set[i] = motor_position_pid_vec->Motor_PCctrl->angle[i];

}
 800a40e:	bf00      	nop
 800a410:	3718      	adds	r7, #24
 800a412:	46bd      	mov	sp, r7
 800a414:	ecbd 8b02 	vpop	{d8}
 800a418:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a41c:	f3af 8000 	nop.w
 800a420:	c28f5c29 	.word	0xc28f5c29
 800a424:	3fcc28f5 	.word	0x3fcc28f5
 800a428:	70a3d70a 	.word	0x70a3d70a
 800a42c:	3fa70a3d 	.word	0x3fa70a3d
 800a430:	be0ded29 	.word	0xbe0ded29
 800a434:	40031930 	.word	0x40031930

0800a438 <Motordrive_task>:
  * @note	PID
  * @retval None
  */

void Motordrive_task(void *argument)
{
 800a438:	b5b0      	push	{r4, r5, r7, lr}
 800a43a:	b088      	sub	sp, #32
 800a43c:	af04      	add	r7, sp, #16
 800a43e:	6078      	str	r0, [r7, #4]
	uint8_t msg_cnt = 0;
 800a440:	2300      	movs	r3, #0
 800a442:	73fb      	strb	r3, [r7, #15]
	//
	osDelay(MOTORDRIVE_TASK_INIT_TIME);
 800a444:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a448:	f7fd fac4 	bl	80079d4 <osDelay>
	vPortEnterCritical();		//
 800a44c:	f7fe fa0a 	bl	8008864 <vPortEnterCritical>
	//
	chassis_init(&motor_move);
 800a450:	4833      	ldr	r0, [pc, #204]	; (800a520 <Motordrive_task+0xe8>)
 800a452:	f000 f8df 	bl	800a614 <chassis_init>
	//

	chassisFeedbackDatainit(&Com_move);
 800a456:	4833      	ldr	r0, [pc, #204]	; (800a524 <Motordrive_task+0xec>)
 800a458:	f000 f86c 	bl	800a534 <chassisFeedbackDatainit>

	vPortExitCritical();		//
 800a45c:	f7fe fa32 	bl	80088c4 <vPortExitCritical>
	//
	ctrl_power_enable(1);	//
 800a460:	2001      	movs	r0, #1
 800a462:	f7fe fd29 	bl	8008eb8 <ctrl_power_enable>

	//
	for(;;)
	{
		if(START_FLAG == 1){
 800a466:	4b30      	ldr	r3, [pc, #192]	; (800a528 <Motordrive_task+0xf0>)
 800a468:	781b      	ldrb	r3, [r3, #0]
 800a46a:	2b01      	cmp	r3, #1
 800a46c:	d10b      	bne.n	800a486 <Motordrive_task+0x4e>
			START_FLAG=0;
 800a46e:	4b2e      	ldr	r3, [pc, #184]	; (800a528 <Motordrive_task+0xf0>)
 800a470:	2200      	movs	r2, #0
 800a472:	701a      	strb	r2, [r3, #0]
			Buzzer_Control(500);		//
 800a474:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a478:	f7fe fd60 	bl	8008f3c <Buzzer_Control>
			osDelay(1000);
 800a47c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a480:	f7fd faa8 	bl	80079d4 <osDelay>
 800a484:	e047      	b.n	800a516 <Motordrive_task+0xde>
		Chassis_StartTime = HAL_GetTick();
#endif
		//
		else {

		chassis_set_mode(&motor_move);
 800a486:	4826      	ldr	r0, [pc, #152]	; (800a520 <Motordrive_task+0xe8>)
 800a488:	f000 f94a 	bl	800a720 <chassis_set_mode>
		//
		chassis_feedback_updata(&motor_move, msg_cnt);
 800a48c:	7bfb      	ldrb	r3, [r7, #15]
 800a48e:	4619      	mov	r1, r3
 800a490:	4823      	ldr	r0, [pc, #140]	; (800a520 <Motordrive_task+0xe8>)
 800a492:	f000 f95f 	bl	800a754 <chassis_feedback_updata>
        if(msg_cnt < 2)
 800a496:	7bfb      	ldrb	r3, [r7, #15]
 800a498:	2b01      	cmp	r3, #1
 800a49a:	d803      	bhi.n	800a4a4 <Motordrive_task+0x6c>
        	{msg_cnt++;}
 800a49c:	7bfb      	ldrb	r3, [r7, #15]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	73fb      	strb	r3, [r7, #15]
 800a4a2:	e001      	b.n	800a4a8 <Motordrive_task+0x70>
        else
        	{msg_cnt = 15;}
 800a4a4:	230f      	movs	r3, #15
 800a4a6:	73fb      	strb	r3, [r7, #15]
		//
		chassisComFeedbackUpdata(&Com_move);              //Cam_move
 800a4a8:	481e      	ldr	r0, [pc, #120]	; (800a524 <Motordrive_task+0xec>)
 800a4aa:	f000 f863 	bl	800a574 <chassisComFeedbackUpdata>

		//
		chassis_set_ctrl(&motor_move);
 800a4ae:	481c      	ldr	r0, [pc, #112]	; (800a520 <Motordrive_task+0xe8>)
 800a4b0:	f000 fb9e 	bl	800abf0 <chassis_set_ctrl>

		//PID
		chassis_loop_ctrl(&motor_move);
 800a4b4:	481a      	ldr	r0, [pc, #104]	; (800a520 <Motordrive_task+0xe8>)
 800a4b6:	f000 fbd7 	bl	800ac68 <chassis_loop_ctrl>
		//

		//
		can1_send_set_moto_current(motor_move.motor_chassis[0].give_current, motor_move.motor_chassis[1].give_current,
 800a4ba:	4b19      	ldr	r3, [pc, #100]	; (800a520 <Motordrive_task+0xe8>)
 800a4bc:	f9b3 02d8 	ldrsh.w	r0, [r3, #728]	; 0x2d8
 800a4c0:	4b17      	ldr	r3, [pc, #92]	; (800a520 <Motordrive_task+0xe8>)
 800a4c2:	f9b3 1304 	ldrsh.w	r1, [r3, #772]	; 0x304
 800a4c6:	4b16      	ldr	r3, [pc, #88]	; (800a520 <Motordrive_task+0xe8>)
 800a4c8:	f9b3 2330 	ldrsh.w	r2, [r3, #816]	; 0x330
 800a4cc:	4b14      	ldr	r3, [pc, #80]	; (800a520 <Motordrive_task+0xe8>)
 800a4ce:	f9b3 335c 	ldrsh.w	r3, [r3, #860]	; 0x35c
 800a4d2:	f7fe ff29 	bl	8009328 <can1_send_set_moto_current>
//						motor_move.motor_chassis[3].cyc_numberCNT,
//						motor_move.motor_chassis[3].chassis_motor_measure->speed_rpm,
//		                motor_move.motor_chassis[3].give_current,
//						motor_move.motor_chassis[3].mot_cycleNUM);
		 printf("M_set[1]:%d M_set[2]:%d M_set[3]:%d  mot_pos[1]=%d mot_pos[2]=%d mot_pos[3]=%d\r\n",
				        myuart8ctrldata_t.pos[0],
 800a4d6:	4b15      	ldr	r3, [pc, #84]	; (800a52c <Motordrive_task+0xf4>)
 800a4d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
		 printf("M_set[1]:%d M_set[2]:%d M_set[3]:%d  mot_pos[1]=%d mot_pos[2]=%d mot_pos[3]=%d\r\n",
 800a4dc:	4618      	mov	r0, r3
						myuart8ctrldata_t.pos[1],
 800a4de:	4b13      	ldr	r3, [pc, #76]	; (800a52c <Motordrive_task+0xf4>)
 800a4e0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
		 printf("M_set[1]:%d M_set[2]:%d M_set[3]:%d  mot_pos[1]=%d mot_pos[2]=%d mot_pos[3]=%d\r\n",
 800a4e4:	461c      	mov	r4, r3
						myuart8ctrldata_t.pos[2],
 800a4e6:	4b11      	ldr	r3, [pc, #68]	; (800a52c <Motordrive_task+0xf4>)
 800a4e8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
		 printf("M_set[1]:%d M_set[2]:%d M_set[3]:%d  mot_pos[1]=%d mot_pos[2]=%d mot_pos[3]=%d\r\n",
 800a4ec:	461d      	mov	r5, r3
						motor_move.Motor_position_set[0],
 800a4ee:	4b0c      	ldr	r3, [pc, #48]	; (800a520 <Motordrive_task+0xe8>)
 800a4f0:	f9b3 3388 	ldrsh.w	r3, [r3, #904]	; 0x388
		 printf("M_set[1]:%d M_set[2]:%d M_set[3]:%d  mot_pos[1]=%d mot_pos[2]=%d mot_pos[3]=%d\r\n",
 800a4f4:	461a      	mov	r2, r3
						motor_move.Motor_position_set[1],
 800a4f6:	4b0a      	ldr	r3, [pc, #40]	; (800a520 <Motordrive_task+0xe8>)
 800a4f8:	f9b3 338a 	ldrsh.w	r3, [r3, #906]	; 0x38a
		 printf("M_set[1]:%d M_set[2]:%d M_set[3]:%d  mot_pos[1]=%d mot_pos[2]=%d mot_pos[3]=%d\r\n",
 800a4fc:	4619      	mov	r1, r3
						motor_move.Motor_position_set[2]);
 800a4fe:	4b08      	ldr	r3, [pc, #32]	; (800a520 <Motordrive_task+0xe8>)
 800a500:	f9b3 338c 	ldrsh.w	r3, [r3, #908]	; 0x38c
		 printf("M_set[1]:%d M_set[2]:%d M_set[3]:%d  mot_pos[1]=%d mot_pos[2]=%d mot_pos[3]=%d\r\n",
 800a504:	9302      	str	r3, [sp, #8]
 800a506:	9101      	str	r1, [sp, #4]
 800a508:	9200      	str	r2, [sp, #0]
 800a50a:	462b      	mov	r3, r5
 800a50c:	4622      	mov	r2, r4
 800a50e:	4601      	mov	r1, r0
 800a510:	4807      	ldr	r0, [pc, #28]	; (800a530 <Motordrive_task+0xf8>)
 800a512:	f001 fbb9 	bl	800bc88 <iprintf>
		Chassis_EndTime = HAL_GetTick();
		Chassis_RunTime = Chassis_EndTime - Chassis_StartTime;
		printf("#### Chassis task RunTime = %ld \r\n", Chassis_RunTime);
#endif
		}
		osDelay(5);
 800a516:	2005      	movs	r0, #5
 800a518:	f7fd fa5c 	bl	80079d4 <osDelay>
		if(START_FLAG == 1){
 800a51c:	e7a3      	b.n	800a466 <Motordrive_task+0x2e>
 800a51e:	bf00      	nop
 800a520:	2000ced0 	.word	0x2000ced0
 800a524:	2000d4d0 	.word	0x2000d4d0
 800a528:	20000013 	.word	0x20000013
 800a52c:	2000cea0 	.word	0x2000cea0
 800a530:	0801030c 	.word	0x0801030c

0800a534 <chassisFeedbackDatainit>:
  * @param
  * @note
  * @retval None
  */
static void chassisFeedbackDatainit(chassis_move_t *chassisFeedbackInit)
{
 800a534:	b590      	push	{r4, r7, lr}
 800a536:	b085      	sub	sp, #20
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
	//PID
	for (uint8_t i = 0; i < 4; i++){
 800a53c:	2300      	movs	r3, #0
 800a53e:	73fb      	strb	r3, [r7, #15]
 800a540:	e010      	b.n	800a564 <chassisFeedbackDatainit+0x30>
		chassisFeedbackInit->motor_chassis[i].chassis_motor_measure = get_chassis_motor_measure_point(i);
 800a542:	7bfc      	ldrb	r4, [r7, #15]
 800a544:	7bfb      	ldrb	r3, [r7, #15]
 800a546:	4618      	mov	r0, r3
 800a548:	f7fe ffe4 	bl	8009514 <get_chassis_motor_measure_point>
 800a54c:	4601      	mov	r1, r0
 800a54e:	687a      	ldr	r2, [r7, #4]
 800a550:	232c      	movs	r3, #44	; 0x2c
 800a552:	fb03 f304 	mul.w	r3, r3, r4
 800a556:	4413      	add	r3, r2
 800a558:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a55c:	6019      	str	r1, [r3, #0]
	for (uint8_t i = 0; i < 4; i++){
 800a55e:	7bfb      	ldrb	r3, [r7, #15]
 800a560:	3301      	adds	r3, #1
 800a562:	73fb      	strb	r3, [r7, #15]
 800a564:	7bfb      	ldrb	r3, [r7, #15]
 800a566:	2b03      	cmp	r3, #3
 800a568:	d9eb      	bls.n	800a542 <chassisFeedbackDatainit+0xe>
	}
}
 800a56a:	bf00      	nop
 800a56c:	bf00      	nop
 800a56e:	3714      	adds	r7, #20
 800a570:	46bd      	mov	sp, r7
 800a572:	bd90      	pop	{r4, r7, pc}

0800a574 <chassisComFeedbackUpdata>:
  * @param
  * @note	
  * @retval None
  */
static void chassisComFeedbackUpdata(chassis_move_t *chassisComFeedbackUpdata)
{
 800a574:	b480      	push	{r7}
 800a576:	b085      	sub	sp, #20
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
	//
	for (uint8_t i = 0;i < 4; i++){		//
 800a57c:	2300      	movs	r3, #0
 800a57e:	73fb      	strb	r3, [r7, #15]
 800a580:	e03d      	b.n	800a5fe <chassisComFeedbackUpdata+0x8a>
		chassisComFeedbackUpdata->motor_chassis[i].speed_feedback =
				chassisComFeedbackUpdata->motor_chassis[i].chassis_motor_measure->speed_rpm;
 800a582:	7bfb      	ldrb	r3, [r7, #15]
 800a584:	687a      	ldr	r2, [r7, #4]
 800a586:	212c      	movs	r1, #44	; 0x2c
 800a588:	fb01 f303 	mul.w	r3, r1, r3
 800a58c:	4413      	add	r3, r2
 800a58e:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
		chassisComFeedbackUpdata->motor_chassis[i].speed_feedback =
 800a598:	7bfb      	ldrb	r3, [r7, #15]
 800a59a:	ee07 2a90 	vmov	s15, r2
 800a59e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5a2:	687a      	ldr	r2, [r7, #4]
 800a5a4:	212c      	movs	r1, #44	; 0x2c
 800a5a6:	fb01 f303 	mul.w	r3, r1, r3
 800a5aa:	4413      	add	r3, r2
 800a5ac:	f503 7335 	add.w	r3, r3, #724	; 0x2d4
 800a5b0:	edc3 7a00 	vstr	s15, [r3]
        //cyclinder_angle
		chassisComFeedbackUpdata->motor_chassis[i].cyclinder_angle = chassisComFeedbackUpdata->motor_chassis[i].chassis_motor_measure->angle
 800a5b4:	7bfb      	ldrb	r3, [r7, #15]
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	212c      	movs	r1, #44	; 0x2c
 800a5ba:	fb01 f303 	mul.w	r3, r1, r3
 800a5be:	4413      	add	r3, r2
 800a5c0:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	881a      	ldrh	r2, [r3, #0]
				- chassisComFeedbackUpdata->motor_chassis[i].offset_angle;
 800a5c8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ca:	6879      	ldr	r1, [r7, #4]
 800a5cc:	202c      	movs	r0, #44	; 0x2c
 800a5ce:	fb00 f303 	mul.w	r3, r0, r3
 800a5d2:	440b      	add	r3, r1
 800a5d4:	f203 23da 	addw	r3, r3, #730	; 0x2da
 800a5d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a5dc:	b29b      	uxth	r3, r3
 800a5de:	1ad3      	subs	r3, r2, r3
 800a5e0:	b29a      	uxth	r2, r3
		chassisComFeedbackUpdata->motor_chassis[i].cyclinder_angle = chassisComFeedbackUpdata->motor_chassis[i].chassis_motor_measure->angle
 800a5e2:	7bfb      	ldrb	r3, [r7, #15]
				- chassisComFeedbackUpdata->motor_chassis[i].offset_angle;
 800a5e4:	b210      	sxth	r0, r2
		chassisComFeedbackUpdata->motor_chassis[i].cyclinder_angle = chassisComFeedbackUpdata->motor_chassis[i].chassis_motor_measure->angle
 800a5e6:	687a      	ldr	r2, [r7, #4]
 800a5e8:	212c      	movs	r1, #44	; 0x2c
 800a5ea:	fb01 f303 	mul.w	r3, r1, r3
 800a5ee:	4413      	add	r3, r2
 800a5f0:	f503 7337 	add.w	r3, r3, #732	; 0x2dc
 800a5f4:	4602      	mov	r2, r0
 800a5f6:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = 0;i < 4; i++){		//
 800a5f8:	7bfb      	ldrb	r3, [r7, #15]
 800a5fa:	3301      	adds	r3, #1
 800a5fc:	73fb      	strb	r3, [r7, #15]
 800a5fe:	7bfb      	ldrb	r3, [r7, #15]
 800a600:	2b03      	cmp	r3, #3
 800a602:	d9be      	bls.n	800a582 <chassisComFeedbackUpdata+0xe>
	}
}
 800a604:	bf00      	nop
 800a606:	bf00      	nop
 800a608:	3714      	adds	r7, #20
 800a60a:	46bd      	mov	sp, r7
 800a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a610:	4770      	bx	lr
	...

0800a614 <chassis_init>:
  * @note	pid
  * 		
  * @retval None
  */
static void chassis_init(chassis_move_t *chassis_move_init)
{
 800a614:	b590      	push	{r4, r7, lr}
 800a616:	b085      	sub	sp, #20
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 800a61c:	2300      	movs	r3, #0
 800a61e:	73fb      	strb	r3, [r7, #15]
	//
	if(chassis_move_init == NULL) {
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d065      	beq.n	800a6f2 <chassis_init+0xde>
		return;
	}
	//
	chassis_move_init->chassis_move_mode = ROBOT_UART_POSITION_PID_MODE;	//
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2203      	movs	r2, #3
 800a62a:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
	//
	chassis_move_init->chassis_RC = &RC_CtrlData;			//
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4a32      	ldr	r2, [pc, #200]	; (800a6fc <chassis_init+0xe8>)
 800a632:	601a      	str	r2, [r3, #0]
	chassis_move_init->Motor_PCctrl = &myuart8ctrldata_t;      //PC
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	4a32      	ldr	r2, [pc, #200]	; (800a700 <chassis_init+0xec>)
 800a638:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390



	//PID
	for (i = 0; i < 4; i++){
 800a63c:	2300      	movs	r3, #0
 800a63e:	73fb      	strb	r3, [r7, #15]
 800a640:	e034      	b.n	800a6ac <chassis_init+0x98>
		chassis_move_init->motor_chassis[i].chassis_motor_measure = get_chassis_motor_measure_point(i);	//
 800a642:	7bfc      	ldrb	r4, [r7, #15]
 800a644:	7bfb      	ldrb	r3, [r7, #15]
 800a646:	4618      	mov	r0, r3
 800a648:	f7fe ff64 	bl	8009514 <get_chassis_motor_measure_point>
 800a64c:	4601      	mov	r1, r0
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	232c      	movs	r3, #44	; 0x2c
 800a652:	fb03 f304 	mul.w	r3, r3, r4
 800a656:	4413      	add	r3, r2
 800a658:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a65c:	6019      	str	r1, [r3, #0]
		pid_init(&chassis_move_init->moto_pid_speed[i], PID_POSITION_MODE, motor_speed_pid,
 800a65e:	7bfa      	ldrb	r2, [r7, #15]
 800a660:	4613      	mov	r3, r2
 800a662:	00db      	lsls	r3, r3, #3
 800a664:	4413      	add	r3, r2
 800a666:	00db      	lsls	r3, r3, #3
 800a668:	687a      	ldr	r2, [r7, #4]
 800a66a:	4413      	add	r3, r2
 800a66c:	3304      	adds	r3, #4
 800a66e:	eddf 0a25 	vldr	s1, [pc, #148]	; 800a704 <chassis_init+0xf0>
 800a672:	ed9f 0a25 	vldr	s0, [pc, #148]	; 800a708 <chassis_init+0xf4>
 800a676:	4a25      	ldr	r2, [pc, #148]	; (800a70c <chassis_init+0xf8>)
 800a678:	2101      	movs	r1, #1
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7fe fc9e 	bl	8008fbc <pid_init>
				M3508_SPEED_PID_MAX_OUT, M3508_SPEED_PID_MAX_INTE_OUT);
		pid_init(&chassis_move_init->moto_pid_position[i], PID_POSITION_MODE, motor_position_pid,
 800a680:	7bfa      	ldrb	r2, [r7, #15]
 800a682:	4613      	mov	r3, r2
 800a684:	00db      	lsls	r3, r3, #3
 800a686:	4413      	add	r3, r2
 800a688:	00db      	lsls	r3, r3, #3
 800a68a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	4413      	add	r3, r2
 800a692:	3304      	adds	r3, #4
 800a694:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800a704 <chassis_init+0xf0>
 800a698:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 800a708 <chassis_init+0xf4>
 800a69c:	4a1c      	ldr	r2, [pc, #112]	; (800a710 <chassis_init+0xfc>)
 800a69e:	2101      	movs	r1, #1
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f7fe fc8b 	bl	8008fbc <pid_init>
	for (i = 0; i < 4; i++){
 800a6a6:	7bfb      	ldrb	r3, [r7, #15]
 800a6a8:	3301      	adds	r3, #1
 800a6aa:	73fb      	strb	r3, [r7, #15]
 800a6ac:	7bfb      	ldrb	r3, [r7, #15]
 800a6ae:	2b03      	cmp	r3, #3
 800a6b0:	d9c7      	bls.n	800a642 <chassis_init+0x2e>
				M3508_POSITION_PID_MAX_OUT, M3508_POSITION_PID_MAX_INTE_OUT);
	}

	//
	for (i=0;i<4;i++){
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	73fb      	strb	r3, [r7, #15]
 800a6b6:	e00f      	b.n	800a6d8 <chassis_init+0xc4>
		first_order_filter_init(&chassis_move_init->motor_Fir_ord_filt_set[i], MOTOR_FILTER_FRAME_PERIOD,
 800a6b8:	7bfb      	ldrb	r3, [r7, #15]
 800a6ba:	3326      	adds	r3, #38	; 0x26
 800a6bc:	011b      	lsls	r3, r3, #4
 800a6be:	687a      	ldr	r2, [r7, #4]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	3304      	adds	r3, #4
 800a6c4:	eddf 0a13 	vldr	s1, [pc, #76]	; 800a714 <chassis_init+0x100>
 800a6c8:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800a718 <chassis_init+0x104>
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	f7fe fb95 	bl	8008dfc <first_order_filter_init>
	for (i=0;i<4;i++){
 800a6d2:	7bfb      	ldrb	r3, [r7, #15]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	73fb      	strb	r3, [r7, #15]
 800a6d8:	7bfb      	ldrb	r3, [r7, #15]
 800a6da:	2b03      	cmp	r3, #3
 800a6dc:	d9ec      	bls.n	800a6b8 <chassis_init+0xa4>
	}



    //
	chassis_move_init->Motor_speed_max= Motor_MAX_SPEED;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800a6e4:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
	chassis_move_init->Motor_speed_min= -Motor_MAX_SPEED;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	4a0c      	ldr	r2, [pc, #48]	; (800a71c <chassis_init+0x108>)
 800a6ec:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398
 800a6f0:	e000      	b.n	800a6f4 <chassis_init+0xe0>
		return;
 800a6f2:	bf00      	nop
	//
//	chassis_feedback_updata(chassis_move_init);


}
 800a6f4:	3714      	adds	r7, #20
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd90      	pop	{r4, r7, pc}
 800a6fa:	bf00      	nop
 800a6fc:	2000c834 	.word	0x2000c834
 800a700:	2000cea0 	.word	0x2000cea0
 800a704:	44fa0000 	.word	0x44fa0000
 800a708:	457a0000 	.word	0x457a0000
 800a70c:	08010380 	.word	0x08010380
 800a710:	08010390 	.word	0x08010390
 800a714:	3eaaa64c 	.word	0x3eaaa64c
 800a718:	3b03126f 	.word	0x3b03126f
 800a71c:	bf800000 	.word	0xbf800000

0800a720 <chassis_set_mode>:
  * 		chassis_behaviour_mode
  * @retval None
  */

static void chassis_set_mode(chassis_move_t *chassis_move_mode)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b082      	sub	sp, #8
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
	if (chassis_move_mode == NULL){
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d00a      	beq.n	800a744 <chassis_set_mode+0x24>
		return;
	}
	chassis_move_mode->chassis_RC = &RC_CtrlData;			//
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	4a06      	ldr	r2, [pc, #24]	; (800a74c <chassis_set_mode+0x2c>)
 800a732:	601a      	str	r2, [r3, #0]
	chassis_move_mode->Motor_PCctrl = &myuart8ctrldata_t;      //PC
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	4a06      	ldr	r2, [pc, #24]	; (800a750 <chassis_set_mode+0x30>)
 800a738:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
	chassis_behaviour_mode_set(chassis_move_mode);
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f7ff fb2d 	bl	8009d9c <chassis_behaviour_mode_set>
 800a742:	e000      	b.n	800a746 <chassis_set_mode+0x26>
		return;
 800a744:	bf00      	nop

}
 800a746:	3708      	adds	r7, #8
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}
 800a74c:	2000c834 	.word	0x2000c834
 800a750:	2000cea0 	.word	0x2000cea0

0800a754 <chassis_feedback_updata>:
  * @param	chassis_move_updata:
  * @note	
  * @retval None
  */
static void chassis_feedback_updata(chassis_move_t *chassis_move_updata,uint8_t  msg_cnt)
{
 800a754:	b480      	push	{r7}
 800a756:	b085      	sub	sp, #20
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	460b      	mov	r3, r1
 800a75e:	70fb      	strb	r3, [r7, #3]
	if (chassis_move_updata == NULL){
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2b00      	cmp	r3, #0
 800a764:	f000 8239 	beq.w	800abda <chassis_feedback_updata+0x486>
		return;
	}
    if(msg_cnt < 2){
 800a768:	78fb      	ldrb	r3, [r7, #3]
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d85f      	bhi.n	800a82e <chassis_feedback_updata+0xda>
        uint8_t	i;
	   	for (i = 0;i < 4; i++){		//PID
 800a76e:	2300      	movs	r3, #0
 800a770:	73fb      	strb	r3, [r7, #15]
 800a772:	e058      	b.n	800a826 <chassis_feedback_updata+0xd2>
	   		chassis_move_updata->motor_chassis[i].speed_feedback =
	   		   					chassis_move_updata->motor_chassis[i].chassis_motor_measure->speed_rpm;
 800a774:	7bfb      	ldrb	r3, [r7, #15]
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	212c      	movs	r1, #44	; 0x2c
 800a77a:	fb01 f303 	mul.w	r3, r1, r3
 800a77e:	4413      	add	r3, r2
 800a780:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	   		chassis_move_updata->motor_chassis[i].speed_feedback =
 800a78a:	7bfb      	ldrb	r3, [r7, #15]
 800a78c:	ee07 2a90 	vmov	s15, r2
 800a790:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	212c      	movs	r1, #44	; 0x2c
 800a798:	fb01 f303 	mul.w	r3, r1, r3
 800a79c:	4413      	add	r3, r2
 800a79e:	f503 7335 	add.w	r3, r3, #724	; 0x2d4
 800a7a2:	edc3 7a00 	vstr	s15, [r3]
	   		chassis_move_updata->motor_chassis[i].offset_angle = chassis_move_updata->motor_chassis[i].chassis_motor_measure->angle;
 800a7a6:	7bfb      	ldrb	r3, [r7, #15]
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	212c      	movs	r1, #44	; 0x2c
 800a7ac:	fb01 f303 	mul.w	r3, r1, r3
 800a7b0:	4413      	add	r3, r2
 800a7b2:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	881a      	ldrh	r2, [r3, #0]
 800a7ba:	7bfb      	ldrb	r3, [r7, #15]
 800a7bc:	b210      	sxth	r0, r2
 800a7be:	687a      	ldr	r2, [r7, #4]
 800a7c0:	212c      	movs	r1, #44	; 0x2c
 800a7c2:	fb01 f303 	mul.w	r3, r1, r3
 800a7c6:	4413      	add	r3, r2
 800a7c8:	f203 23da 	addw	r3, r3, #730	; 0x2da
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	801a      	strh	r2, [r3, #0]
	   		chassis_move_updata->motor_chassis[i].cyc_numberCNT = 0;
 800a7d0:	7bfb      	ldrb	r3, [r7, #15]
 800a7d2:	687a      	ldr	r2, [r7, #4]
 800a7d4:	212c      	movs	r1, #44	; 0x2c
 800a7d6:	fb01 f303 	mul.w	r3, r1, r3
 800a7da:	4413      	add	r3, r2
 800a7dc:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	601a      	str	r2, [r3, #0]
	   		chassis_move_updata->motor_chassis[i].mot_angle = 0;
 800a7e4:	7bfb      	ldrb	r3, [r7, #15]
 800a7e6:	687a      	ldr	r2, [r7, #4]
 800a7e8:	212c      	movs	r1, #44	; 0x2c
 800a7ea:	fb01 f303 	mul.w	r3, r1, r3
 800a7ee:	4413      	add	r3, r2
 800a7f0:	f203 23ea 	addw	r3, r3, #746	; 0x2ea
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	801a      	strh	r2, [r3, #0]
	   		chassis_move_updata->motor_chassis[i].mot_angleCNT = 0;
 800a7f8:	7bfb      	ldrb	r3, [r7, #15]
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	212c      	movs	r1, #44	; 0x2c
 800a7fe:	fb01 f303 	mul.w	r3, r1, r3
 800a802:	4413      	add	r3, r2
 800a804:	f503 733b 	add.w	r3, r3, #748	; 0x2ec
 800a808:	2200      	movs	r2, #0
 800a80a:	601a      	str	r2, [r3, #0]
   	    chassis_move_updata->motor_chassis[i].mot_cycleNUM = 0;
 800a80c:	7bfb      	ldrb	r3, [r7, #15]
 800a80e:	687a      	ldr	r2, [r7, #4]
 800a810:	212c      	movs	r1, #44	; 0x2c
 800a812:	fb01 f303 	mul.w	r3, r1, r3
 800a816:	4413      	add	r3, r2
 800a818:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 800a81c:	2200      	movs	r2, #0
 800a81e:	801a      	strh	r2, [r3, #0]
	   	for (i = 0;i < 4; i++){		//PID
 800a820:	7bfb      	ldrb	r3, [r7, #15]
 800a822:	3301      	adds	r3, #1
 800a824:	73fb      	strb	r3, [r7, #15]
 800a826:	7bfb      	ldrb	r3, [r7, #15]
 800a828:	2b03      	cmp	r3, #3
 800a82a:	d9a3      	bls.n	800a774 <chassis_feedback_updata+0x20>
 800a82c:	e1d6      	b.n	800abdc <chassis_feedback_updata+0x488>

	   	}
    }
    else{
        uint8_t	i;
	   	for (i = 0;i < 4; i++){		//PID
 800a82e:	2300      	movs	r3, #0
 800a830:	73bb      	strb	r3, [r7, #14]
 800a832:	e1cd      	b.n	800abd0 <chassis_feedback_updata+0x47c>
	   		chassis_move_updata->motor_chassis[i].speed_feedback =
	   		   					chassis_move_updata->motor_chassis[i].chassis_motor_measure->speed_rpm;
 800a834:	7bbb      	ldrb	r3, [r7, #14]
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	212c      	movs	r1, #44	; 0x2c
 800a83a:	fb01 f303 	mul.w	r3, r1, r3
 800a83e:	4413      	add	r3, r2
 800a840:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	   		chassis_move_updata->motor_chassis[i].speed_feedback =
 800a84a:	7bbb      	ldrb	r3, [r7, #14]
 800a84c:	ee07 2a90 	vmov	s15, r2
 800a850:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a854:	687a      	ldr	r2, [r7, #4]
 800a856:	212c      	movs	r1, #44	; 0x2c
 800a858:	fb01 f303 	mul.w	r3, r1, r3
 800a85c:	4413      	add	r3, r2
 800a85e:	f503 7335 	add.w	r3, r3, #724	; 0x2d4
 800a862:	edc3 7a00 	vstr	s15, [r3]

	   		//cyclinder_angle
	   		chassis_move_updata->motor_chassis[i].cyclinder_angle = chassis_move_updata->motor_chassis[i].chassis_motor_measure->angle
 800a866:	7bbb      	ldrb	r3, [r7, #14]
 800a868:	687a      	ldr	r2, [r7, #4]
 800a86a:	212c      	movs	r1, #44	; 0x2c
 800a86c:	fb01 f303 	mul.w	r3, r1, r3
 800a870:	4413      	add	r3, r2
 800a872:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	881a      	ldrh	r2, [r3, #0]
	   					- chassis_move_updata->motor_chassis[i].offset_angle;
 800a87a:	7bbb      	ldrb	r3, [r7, #14]
 800a87c:	6879      	ldr	r1, [r7, #4]
 800a87e:	202c      	movs	r0, #44	; 0x2c
 800a880:	fb00 f303 	mul.w	r3, r0, r3
 800a884:	440b      	add	r3, r1
 800a886:	f203 23da 	addw	r3, r3, #730	; 0x2da
 800a88a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a88e:	b29b      	uxth	r3, r3
 800a890:	1ad3      	subs	r3, r2, r3
 800a892:	b29a      	uxth	r2, r3
	   		chassis_move_updata->motor_chassis[i].cyclinder_angle = chassis_move_updata->motor_chassis[i].chassis_motor_measure->angle
 800a894:	7bbb      	ldrb	r3, [r7, #14]
	   					- chassis_move_updata->motor_chassis[i].offset_angle;
 800a896:	b210      	sxth	r0, r2
	   		chassis_move_updata->motor_chassis[i].cyclinder_angle = chassis_move_updata->motor_chassis[i].chassis_motor_measure->angle
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	212c      	movs	r1, #44	; 0x2c
 800a89c:	fb01 f303 	mul.w	r3, r1, r3
 800a8a0:	4413      	add	r3, r2
 800a8a2:	f503 7337 	add.w	r3, r3, #732	; 0x2dc
 800a8a6:	4602      	mov	r2, r0
 800a8a8:	801a      	strh	r2, [r3, #0]
	   		chassis_move_updata->motor_chassis[i].cyc_angle_err = chassis_move_updata->motor_chassis[i].chassis_motor_measure->angle - chassis_move_updata->motor_chassis[i].llast_angle;
 800a8aa:	7bbb      	ldrb	r3, [r7, #14]
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	212c      	movs	r1, #44	; 0x2c
 800a8b0:	fb01 f303 	mul.w	r3, r1, r3
 800a8b4:	4413      	add	r3, r2
 800a8b6:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	881a      	ldrh	r2, [r3, #0]
 800a8be:	7bbb      	ldrb	r3, [r7, #14]
 800a8c0:	6879      	ldr	r1, [r7, #4]
 800a8c2:	202c      	movs	r0, #44	; 0x2c
 800a8c4:	fb00 f303 	mul.w	r3, r0, r3
 800a8c8:	440b      	add	r3, r1
 800a8ca:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 800a8ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a8d2:	b29b      	uxth	r3, r3
 800a8d4:	1ad3      	subs	r3, r2, r3
 800a8d6:	b29a      	uxth	r2, r3
 800a8d8:	7bbb      	ldrb	r3, [r7, #14]
 800a8da:	b210      	sxth	r0, r2
 800a8dc:	687a      	ldr	r2, [r7, #4]
 800a8de:	212c      	movs	r1, #44	; 0x2c
 800a8e0:	fb01 f303 	mul.w	r3, r1, r3
 800a8e4:	4413      	add	r3, r2
 800a8e6:	f503 7338 	add.w	r3, r3, #736	; 0x2e0
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	801a      	strh	r2, [r3, #0]

	   		//
	   		if(chassis_move_updata->motor_chassis[i].chassis_motor_measure->speed_rpm >= 20)
 800a8ee:	7bbb      	ldrb	r3, [r7, #14]
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	212c      	movs	r1, #44	; 0x2c
 800a8f4:	fb01 f303 	mul.w	r3, r1, r3
 800a8f8:	4413      	add	r3, r2
 800a8fa:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800a904:	2b13      	cmp	r3, #19
 800a906:	f340 809e 	ble.w	800aa46 <chassis_feedback_updata+0x2f2>
	   		{
	   			if(-18 < chassis_move_updata->motor_chassis[i].cyc_numberCNT && chassis_move_updata->motor_chassis[i].cyc_numberCNT < 18)
 800a90a:	7bbb      	ldrb	r3, [r7, #14]
 800a90c:	687a      	ldr	r2, [r7, #4]
 800a90e:	212c      	movs	r1, #44	; 0x2c
 800a910:	fb01 f303 	mul.w	r3, r1, r3
 800a914:	4413      	add	r3, r2
 800a916:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f113 0f11 	cmn.w	r3, #17
 800a920:	db2a      	blt.n	800a978 <chassis_feedback_updata+0x224>
 800a922:	7bbb      	ldrb	r3, [r7, #14]
 800a924:	687a      	ldr	r2, [r7, #4]
 800a926:	212c      	movs	r1, #44	; 0x2c
 800a928:	fb01 f303 	mul.w	r3, r1, r3
 800a92c:	4413      	add	r3, r2
 800a92e:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	2b11      	cmp	r3, #17
 800a936:	dc1f      	bgt.n	800a978 <chassis_feedback_updata+0x224>
	   			{
	   				if(chassis_move_updata->motor_chassis[i].cyc_angle_err < -10){
 800a938:	7bbb      	ldrb	r3, [r7, #14]
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	212c      	movs	r1, #44	; 0x2c
 800a93e:	fb01 f303 	mul.w	r3, r1, r3
 800a942:	4413      	add	r3, r2
 800a944:	f503 7338 	add.w	r3, r3, #736	; 0x2e0
 800a948:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a94c:	f113 0f0a 	cmn.w	r3, #10
 800a950:	da33      	bge.n	800a9ba <chassis_feedback_updata+0x266>
	   					chassis_move_updata->motor_chassis[i].cyc_numberCNT++;
 800a952:	7bbb      	ldrb	r3, [r7, #14]
 800a954:	6879      	ldr	r1, [r7, #4]
 800a956:	222c      	movs	r2, #44	; 0x2c
 800a958:	fb02 f203 	mul.w	r2, r2, r3
 800a95c:	440a      	add	r2, r1
 800a95e:	f502 7239 	add.w	r2, r2, #740	; 0x2e4
 800a962:	6812      	ldr	r2, [r2, #0]
 800a964:	3201      	adds	r2, #1
 800a966:	6879      	ldr	r1, [r7, #4]
 800a968:	202c      	movs	r0, #44	; 0x2c
 800a96a:	fb00 f303 	mul.w	r3, r0, r3
 800a96e:	440b      	add	r3, r1
 800a970:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800a974:	601a      	str	r2, [r3, #0]
	   				if(chassis_move_updata->motor_chassis[i].cyc_angle_err < -10){
 800a976:	e020      	b.n	800a9ba <chassis_feedback_updata+0x266>
	   				}
	   			}
	   		   else{
	   			chassis_move_updata->motor_chassis[i].cyc_numberCNT = 0;
 800a978:	7bbb      	ldrb	r3, [r7, #14]
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	212c      	movs	r1, #44	; 0x2c
 800a97e:	fb01 f303 	mul.w	r3, r1, r3
 800a982:	4413      	add	r3, r2
 800a984:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800a988:	2200      	movs	r2, #0
 800a98a:	601a      	str	r2, [r3, #0]
	   	        chassis_move_updata->motor_chassis[i].mot_cycleNUM++;
 800a98c:	7bbb      	ldrb	r3, [r7, #14]
 800a98e:	6879      	ldr	r1, [r7, #4]
 800a990:	222c      	movs	r2, #44	; 0x2c
 800a992:	fb02 f203 	mul.w	r2, r2, r3
 800a996:	440a      	add	r2, r1
 800a998:	f502 723c 	add.w	r2, r2, #752	; 0x2f0
 800a99c:	f9b2 2000 	ldrsh.w	r2, [r2]
 800a9a0:	b292      	uxth	r2, r2
 800a9a2:	3201      	adds	r2, #1
 800a9a4:	b292      	uxth	r2, r2
 800a9a6:	b210      	sxth	r0, r2
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	212c      	movs	r1, #44	; 0x2c
 800a9ac:	fb01 f303 	mul.w	r3, r1, r3
 800a9b0:	4413      	add	r3, r2
 800a9b2:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 800a9b6:	4602      	mov	r2, r0
 800a9b8:	801a      	strh	r2, [r3, #0]

	   		   }
		   		chassis_move_updata->motor_chassis[i].mot_angleCNT = chassis_move_updata->motor_chassis[i].chassis_motor_measure->angle + chassis_move_updata->motor_chassis[i].cyc_numberCNT * 8191;
 800a9ba:	7bbb      	ldrb	r3, [r7, #14]
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	212c      	movs	r1, #44	; 0x2c
 800a9c0:	fb01 f303 	mul.w	r3, r1, r3
 800a9c4:	4413      	add	r3, r2
 800a9c6:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	881b      	ldrh	r3, [r3, #0]
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	7bbb      	ldrb	r3, [r7, #14]
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	212c      	movs	r1, #44	; 0x2c
 800a9d6:	fb01 f303 	mul.w	r3, r1, r3
 800a9da:	4413      	add	r3, r2
 800a9dc:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800a9e0:	681a      	ldr	r2, [r3, #0]
 800a9e2:	4613      	mov	r3, r2
 800a9e4:	035b      	lsls	r3, r3, #13
 800a9e6:	1a9a      	subs	r2, r3, r2
 800a9e8:	7bbb      	ldrb	r3, [r7, #14]
 800a9ea:	4402      	add	r2, r0
 800a9ec:	6879      	ldr	r1, [r7, #4]
 800a9ee:	202c      	movs	r0, #44	; 0x2c
 800a9f0:	fb00 f303 	mul.w	r3, r0, r3
 800a9f4:	440b      	add	r3, r1
 800a9f6:	f503 733b 	add.w	r3, r3, #748	; 0x2ec
 800a9fa:	601a      	str	r2, [r3, #0]
		   		chassis_move_updata->motor_chassis[i].mot_angle = chassis_move_updata->motor_chassis[i].mot_angleCNT/(8191*18.00f)*360;
 800a9fc:	7bbb      	ldrb	r3, [r7, #14]
 800a9fe:	687a      	ldr	r2, [r7, #4]
 800aa00:	212c      	movs	r1, #44	; 0x2c
 800aa02:	fb01 f303 	mul.w	r3, r1, r3
 800aa06:	4413      	add	r3, r2
 800aa08:	f503 733b 	add.w	r3, r3, #748	; 0x2ec
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	ee07 3a90 	vmov	s15, r3
 800aa12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aa16:	eddf 6a74 	vldr	s13, [pc, #464]	; 800abe8 <chassis_feedback_updata+0x494>
 800aa1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800aa1e:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800abec <chassis_feedback_updata+0x498>
 800aa22:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aa26:	7bbb      	ldrb	r3, [r7, #14]
 800aa28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aa2c:	ee17 2a90 	vmov	r2, s15
 800aa30:	b210      	sxth	r0, r2
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	212c      	movs	r1, #44	; 0x2c
 800aa36:	fb01 f303 	mul.w	r3, r1, r3
 800aa3a:	4413      	add	r3, r2
 800aa3c:	f203 23ea 	addw	r3, r3, #746	; 0x2ea
 800aa40:	4602      	mov	r2, r0
 800aa42:	801a      	strh	r2, [r3, #0]
 800aa44:	e0ac      	b.n	800aba0 <chassis_feedback_updata+0x44c>
	   		}
	   	    else if(chassis_move_updata->motor_chassis[i].chassis_motor_measure->speed_rpm < -20)
 800aa46:	7bbb      	ldrb	r3, [r7, #14]
 800aa48:	687a      	ldr	r2, [r7, #4]
 800aa4a:	212c      	movs	r1, #44	; 0x2c
 800aa4c:	fb01 f303 	mul.w	r3, r1, r3
 800aa50:	4413      	add	r3, r2
 800aa52:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800aa5c:	f113 0f14 	cmn.w	r3, #20
 800aa60:	f280 809e 	bge.w	800aba0 <chassis_feedback_updata+0x44c>
	   	    {
	   	    	if(-18 < chassis_move_updata->motor_chassis[i].cyc_numberCNT && chassis_move_updata->motor_chassis[i].cyc_numberCNT < 18)
 800aa64:	7bbb      	ldrb	r3, [r7, #14]
 800aa66:	687a      	ldr	r2, [r7, #4]
 800aa68:	212c      	movs	r1, #44	; 0x2c
 800aa6a:	fb01 f303 	mul.w	r3, r1, r3
 800aa6e:	4413      	add	r3, r2
 800aa70:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f113 0f11 	cmn.w	r3, #17
 800aa7a:	db29      	blt.n	800aad0 <chassis_feedback_updata+0x37c>
 800aa7c:	7bbb      	ldrb	r3, [r7, #14]
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	212c      	movs	r1, #44	; 0x2c
 800aa82:	fb01 f303 	mul.w	r3, r1, r3
 800aa86:	4413      	add	r3, r2
 800aa88:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2b11      	cmp	r3, #17
 800aa90:	dc1e      	bgt.n	800aad0 <chassis_feedback_updata+0x37c>
	   	    	{
	   	    		if(chassis_move_updata->motor_chassis[i].cyc_angle_err > 10){
 800aa92:	7bbb      	ldrb	r3, [r7, #14]
 800aa94:	687a      	ldr	r2, [r7, #4]
 800aa96:	212c      	movs	r1, #44	; 0x2c
 800aa98:	fb01 f303 	mul.w	r3, r1, r3
 800aa9c:	4413      	add	r3, r2
 800aa9e:	f503 7338 	add.w	r3, r3, #736	; 0x2e0
 800aaa2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800aaa6:	2b0a      	cmp	r3, #10
 800aaa8:	dd33      	ble.n	800ab12 <chassis_feedback_updata+0x3be>
	   	    		   	chassis_move_updata->motor_chassis[i].cyc_numberCNT--;
 800aaaa:	7bbb      	ldrb	r3, [r7, #14]
 800aaac:	6879      	ldr	r1, [r7, #4]
 800aaae:	222c      	movs	r2, #44	; 0x2c
 800aab0:	fb02 f203 	mul.w	r2, r2, r3
 800aab4:	440a      	add	r2, r1
 800aab6:	f502 7239 	add.w	r2, r2, #740	; 0x2e4
 800aaba:	6812      	ldr	r2, [r2, #0]
 800aabc:	3a01      	subs	r2, #1
 800aabe:	6879      	ldr	r1, [r7, #4]
 800aac0:	202c      	movs	r0, #44	; 0x2c
 800aac2:	fb00 f303 	mul.w	r3, r0, r3
 800aac6:	440b      	add	r3, r1
 800aac8:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800aacc:	601a      	str	r2, [r3, #0]
	   	    		if(chassis_move_updata->motor_chassis[i].cyc_angle_err > 10){
 800aace:	e020      	b.n	800ab12 <chassis_feedback_updata+0x3be>
	   	    		}
	   	        }
	   	       else{
	   	        chassis_move_updata->motor_chassis[i].cyc_numberCNT = 0;
 800aad0:	7bbb      	ldrb	r3, [r7, #14]
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	212c      	movs	r1, #44	; 0x2c
 800aad6:	fb01 f303 	mul.w	r3, r1, r3
 800aada:	4413      	add	r3, r2
 800aadc:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800aae0:	2200      	movs	r2, #0
 800aae2:	601a      	str	r2, [r3, #0]
	   	        chassis_move_updata->motor_chassis[i].mot_cycleNUM--;
 800aae4:	7bbb      	ldrb	r3, [r7, #14]
 800aae6:	6879      	ldr	r1, [r7, #4]
 800aae8:	222c      	movs	r2, #44	; 0x2c
 800aaea:	fb02 f203 	mul.w	r2, r2, r3
 800aaee:	440a      	add	r2, r1
 800aaf0:	f502 723c 	add.w	r2, r2, #752	; 0x2f0
 800aaf4:	f9b2 2000 	ldrsh.w	r2, [r2]
 800aaf8:	b292      	uxth	r2, r2
 800aafa:	3a01      	subs	r2, #1
 800aafc:	b292      	uxth	r2, r2
 800aafe:	b210      	sxth	r0, r2
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	212c      	movs	r1, #44	; 0x2c
 800ab04:	fb01 f303 	mul.w	r3, r1, r3
 800ab08:	4413      	add	r3, r2
 800ab0a:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 800ab0e:	4602      	mov	r2, r0
 800ab10:	801a      	strh	r2, [r3, #0]
	   	       }
		   		chassis_move_updata->motor_chassis[i].mot_angleCNT = -8191+chassis_move_updata->motor_chassis[i].chassis_motor_measure->angle + chassis_move_updata->motor_chassis[i].cyc_numberCNT * 8191;
 800ab12:	7bbb      	ldrb	r3, [r7, #14]
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	212c      	movs	r1, #44	; 0x2c
 800ab18:	fb01 f303 	mul.w	r3, r1, r3
 800ab1c:	4413      	add	r3, r2
 800ab1e:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	881b      	ldrh	r3, [r3, #0]
 800ab26:	f5a3 53ff 	sub.w	r3, r3, #8160	; 0x1fe0
 800ab2a:	3b1f      	subs	r3, #31
 800ab2c:	7bba      	ldrb	r2, [r7, #14]
 800ab2e:	6879      	ldr	r1, [r7, #4]
 800ab30:	202c      	movs	r0, #44	; 0x2c
 800ab32:	fb00 f202 	mul.w	r2, r0, r2
 800ab36:	440a      	add	r2, r1
 800ab38:	f502 7239 	add.w	r2, r2, #740	; 0x2e4
 800ab3c:	6811      	ldr	r1, [r2, #0]
 800ab3e:	460a      	mov	r2, r1
 800ab40:	0352      	lsls	r2, r2, #13
 800ab42:	1a52      	subs	r2, r2, r1
 800ab44:	7bb8      	ldrb	r0, [r7, #14]
 800ab46:	441a      	add	r2, r3
 800ab48:	6879      	ldr	r1, [r7, #4]
 800ab4a:	232c      	movs	r3, #44	; 0x2c
 800ab4c:	fb03 f300 	mul.w	r3, r3, r0
 800ab50:	440b      	add	r3, r1
 800ab52:	f503 733b 	add.w	r3, r3, #748	; 0x2ec
 800ab56:	601a      	str	r2, [r3, #0]
		   		chassis_move_updata->motor_chassis[i].mot_angle = chassis_move_updata->motor_chassis[i].mot_angleCNT/(8191*18.00f)*360;
 800ab58:	7bbb      	ldrb	r3, [r7, #14]
 800ab5a:	687a      	ldr	r2, [r7, #4]
 800ab5c:	212c      	movs	r1, #44	; 0x2c
 800ab5e:	fb01 f303 	mul.w	r3, r1, r3
 800ab62:	4413      	add	r3, r2
 800ab64:	f503 733b 	add.w	r3, r3, #748	; 0x2ec
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	ee07 3a90 	vmov	s15, r3
 800ab6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab72:	eddf 6a1d 	vldr	s13, [pc, #116]	; 800abe8 <chassis_feedback_updata+0x494>
 800ab76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ab7a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800abec <chassis_feedback_updata+0x498>
 800ab7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ab82:	7bbb      	ldrb	r3, [r7, #14]
 800ab84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ab88:	ee17 2a90 	vmov	r2, s15
 800ab8c:	b210      	sxth	r0, r2
 800ab8e:	687a      	ldr	r2, [r7, #4]
 800ab90:	212c      	movs	r1, #44	; 0x2c
 800ab92:	fb01 f303 	mul.w	r3, r1, r3
 800ab96:	4413      	add	r3, r2
 800ab98:	f203 23ea 	addw	r3, r3, #746	; 0x2ea
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	801a      	strh	r2, [r3, #0]

	   		//
//	   		chassis_move_updata->motor_chassis[i].mot_angleCNT = chassis_move_updata->motor_chassis[i].chassis_motor_measure->angle + chassis_move_updata->motor_chassis[i].cyc_numberCNT * 8191;
//	   		chassis_move_updata->motor_chassis[i].mot_angle = chassis_move_updata->motor_chassis[i].mot_angleCNT/(8191*18.00f)*360;
	   		//last
	   		chassis_move_updata->motor_chassis[i].llast_angle = chassis_move_updata->motor_chassis[i].chassis_motor_measure->angle;
 800aba0:	7bbb      	ldrb	r3, [r7, #14]
 800aba2:	687a      	ldr	r2, [r7, #4]
 800aba4:	212c      	movs	r1, #44	; 0x2c
 800aba6:	fb01 f303 	mul.w	r3, r1, r3
 800abaa:	4413      	add	r3, r2
 800abac:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	881a      	ldrh	r2, [r3, #0]
 800abb4:	7bbb      	ldrb	r3, [r7, #14]
 800abb6:	b210      	sxth	r0, r2
 800abb8:	687a      	ldr	r2, [r7, #4]
 800abba:	212c      	movs	r1, #44	; 0x2c
 800abbc:	fb01 f303 	mul.w	r3, r1, r3
 800abc0:	4413      	add	r3, r2
 800abc2:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 800abc6:	4602      	mov	r2, r0
 800abc8:	801a      	strh	r2, [r3, #0]
	   	for (i = 0;i < 4; i++){		//PID
 800abca:	7bbb      	ldrb	r3, [r7, #14]
 800abcc:	3301      	adds	r3, #1
 800abce:	73bb      	strb	r3, [r7, #14]
 800abd0:	7bbb      	ldrb	r3, [r7, #14]
 800abd2:	2b03      	cmp	r3, #3
 800abd4:	f67f ae2e 	bls.w	800a834 <chassis_feedback_updata+0xe0>
 800abd8:	e000      	b.n	800abdc <chassis_feedback_updata+0x488>
		return;
 800abda:	bf00      	nop
	   	  }
    }
 }
 800abdc:	3714      	adds	r7, #20
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr
 800abe6:	bf00      	nop
 800abe8:	480ffb80 	.word	0x480ffb80
 800abec:	43b40000 	.word	0x43b40000

0800abf0 <chassis_set_ctrl>:
  * @note	vx_setchassis_behaviour_mode_set
  * @retval None
  */

static void chassis_set_ctrl(chassis_move_t *chassis_set_ctrl)
{
 800abf0:	b590      	push	{r4, r7, lr}
 800abf2:	b085      	sub	sp, #20
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
	if (chassis_set_ctrl == NULL){
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d030      	beq.n	800ac60 <chassis_set_ctrl+0x70>
	}
	uint8_t i;
//	for(i=0;i<4;i++){
//		chassis_set_ctrl->Motor_speed_set[i]=0.0f;
//	}
	chassis_behaviour_ctrl_var_set(chassis_set_ctrl);	//
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f7ff f908 	bl	8009e14 <chassis_behaviour_ctrl_var_set>

	 if (chassis_set_ctrl->chassis_move_mode == ROBOT_STOP_MODE){			//
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
 800ac0a:	2b01      	cmp	r3, #1
 800ac0c:	d029      	beq.n	800ac62 <chassis_set_ctrl+0x72>
		//
	}
	else{	//
		for(i=0;i<4;i++){
 800ac0e:	2300      	movs	r3, #0
 800ac10:	73fb      	strb	r3, [r7, #15]
 800ac12:	e021      	b.n	800ac58 <chassis_set_ctrl+0x68>
			chassis_set_ctrl->Motor_speed_set[i] = fp32_constrain(chassis_set_ctrl->Motor_speed_set[i], chassis_set_ctrl->Motor_speed_min, chassis_set_ctrl->Motor_speed_max);
 800ac14:	7bfb      	ldrb	r3, [r7, #15]
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	33de      	adds	r3, #222	; 0xde
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	4413      	add	r3, r2
 800ac1e:	edd3 7a00 	vldr	s15, [r3]
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	ed93 7ae6 	vldr	s14, [r3, #920]	; 0x398
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	edd3 6ae5 	vldr	s13, [r3, #916]	; 0x394
 800ac2e:	7bfc      	ldrb	r4, [r7, #15]
 800ac30:	eeb0 1a66 	vmov.f32	s2, s13
 800ac34:	eef0 0a47 	vmov.f32	s1, s14
 800ac38:	eeb0 0a67 	vmov.f32	s0, s15
 800ac3c:	f7fe f8fa 	bl	8008e34 <fp32_constrain>
 800ac40:	eef0 7a40 	vmov.f32	s15, s0
 800ac44:	687a      	ldr	r2, [r7, #4]
 800ac46:	f104 03de 	add.w	r3, r4, #222	; 0xde
 800ac4a:	009b      	lsls	r3, r3, #2
 800ac4c:	4413      	add	r3, r2
 800ac4e:	edc3 7a00 	vstr	s15, [r3]
		for(i=0;i<4;i++){
 800ac52:	7bfb      	ldrb	r3, [r7, #15]
 800ac54:	3301      	adds	r3, #1
 800ac56:	73fb      	strb	r3, [r7, #15]
 800ac58:	7bfb      	ldrb	r3, [r7, #15]
 800ac5a:	2b03      	cmp	r3, #3
 800ac5c:	d9da      	bls.n	800ac14 <chassis_set_ctrl+0x24>
 800ac5e:	e000      	b.n	800ac62 <chassis_set_ctrl+0x72>
		return;
 800ac60:	bf00      	nop
		}
	}
}
 800ac62:	3714      	adds	r7, #20
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd90      	pop	{r4, r7, pc}

0800ac68 <chassis_loop_ctrl>:
  * @param
  * @note
  * @retval None
  */
static void chassis_loop_ctrl(chassis_move_t *chassis_loop_ctrl)
{
 800ac68:	b590      	push	{r4, r7, lr}
 800ac6a:	b085      	sub	sp, #20
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
//			chassis_loop_ctrl->motor_chassis[i].speed_feedback *= rate_vector;
//		}
//	}

	//PID
	if (chassis_loop_ctrl->chassis_move_mode == ROBOT_UART_POSITION_PID_MODE){                  //something wrong
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
 800ac76:	2b03      	cmp	r3, #3
 800ac78:	f040 8095 	bne.w	800ada6 <chassis_loop_ctrl+0x13e>
	  for (i = 0; i <4; i++){
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	73fb      	strb	r3, [r7, #15]
 800ac80:	e08c      	b.n	800ad9c <chassis_loop_ctrl+0x134>
		  pid_calculation(&chassis_loop_ctrl->moto_pid_position[i], chassis_loop_ctrl->Motor_position_set[i],
 800ac82:	7bfa      	ldrb	r2, [r7, #15]
 800ac84:	4613      	mov	r3, r2
 800ac86:	00db      	lsls	r3, r3, #3
 800ac88:	4413      	add	r3, r2
 800ac8a:	00db      	lsls	r3, r3, #3
 800ac8c:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800ac90:	687a      	ldr	r2, [r7, #4]
 800ac92:	4413      	add	r3, r2
 800ac94:	1d19      	adds	r1, r3, #4
 800ac96:	7bfa      	ldrb	r2, [r7, #15]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f502 72e2 	add.w	r2, r2, #452	; 0x1c4
 800ac9e:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800aca2:	ee07 3a90 	vmov	s15, r3
 800aca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		  				chassis_loop_ctrl->motor_chassis[i].mot_cycleNUM);
 800acaa:	7bfb      	ldrb	r3, [r7, #15]
 800acac:	687a      	ldr	r2, [r7, #4]
 800acae:	202c      	movs	r0, #44	; 0x2c
 800acb0:	fb00 f303 	mul.w	r3, r0, r3
 800acb4:	4413      	add	r3, r2
 800acb6:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 800acba:	f9b3 3000 	ldrsh.w	r3, [r3]
		  pid_calculation(&chassis_loop_ctrl->moto_pid_position[i], chassis_loop_ctrl->Motor_position_set[i],
 800acbe:	ee07 3a10 	vmov	s14, r3
 800acc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800acc6:	eef0 0a47 	vmov.f32	s1, s14
 800acca:	eeb0 0a67 	vmov.f32	s0, s15
 800acce:	4608      	mov	r0, r1
 800acd0:	f7fe f9c6 	bl	8009060 <pid_calculation>

		  chassis_loop_ctrl->moto_pid_position[i].PID_out = fp32_constrain(chassis_loop_ctrl->moto_pid_position[i].PID_out, -3500, 3500);    //PID
 800acd4:	7bfa      	ldrb	r2, [r7, #15]
 800acd6:	6879      	ldr	r1, [r7, #4]
 800acd8:	4613      	mov	r3, r2
 800acda:	00db      	lsls	r3, r3, #3
 800acdc:	4413      	add	r3, r2
 800acde:	00db      	lsls	r3, r3, #3
 800ace0:	440b      	add	r3, r1
 800ace2:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800ace6:	edd3 7a00 	vldr	s15, [r3]
 800acea:	7bfc      	ldrb	r4, [r7, #15]
 800acec:	ed9f 1a57 	vldr	s2, [pc, #348]	; 800ae4c <chassis_loop_ctrl+0x1e4>
 800acf0:	eddf 0a57 	vldr	s1, [pc, #348]	; 800ae50 <chassis_loop_ctrl+0x1e8>
 800acf4:	eeb0 0a67 	vmov.f32	s0, s15
 800acf8:	f7fe f89c 	bl	8008e34 <fp32_constrain>
 800acfc:	eef0 7a40 	vmov.f32	s15, s0
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	4623      	mov	r3, r4
 800ad04:	00db      	lsls	r3, r3, #3
 800ad06:	4423      	add	r3, r4
 800ad08:	00db      	lsls	r3, r3, #3
 800ad0a:	4413      	add	r3, r2
 800ad0c:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800ad10:	edc3 7a00 	vstr	s15, [r3]

		  pid_calculation(&chassis_loop_ctrl->moto_pid_speed[i], chassis_loop_ctrl->moto_pid_position[i].PID_out,
 800ad14:	7bfa      	ldrb	r2, [r7, #15]
 800ad16:	4613      	mov	r3, r2
 800ad18:	00db      	lsls	r3, r3, #3
 800ad1a:	4413      	add	r3, r2
 800ad1c:	00db      	lsls	r3, r3, #3
 800ad1e:	687a      	ldr	r2, [r7, #4]
 800ad20:	4413      	add	r3, r2
 800ad22:	1d18      	adds	r0, r3, #4
 800ad24:	7bfa      	ldrb	r2, [r7, #15]
 800ad26:	6879      	ldr	r1, [r7, #4]
 800ad28:	4613      	mov	r3, r2
 800ad2a:	00db      	lsls	r3, r3, #3
 800ad2c:	4413      	add	r3, r2
 800ad2e:	00db      	lsls	r3, r3, #3
 800ad30:	440b      	add	r3, r1
 800ad32:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800ad36:	edd3 7a00 	vldr	s15, [r3]
 800ad3a:	7bfb      	ldrb	r3, [r7, #15]
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	212c      	movs	r1, #44	; 0x2c
 800ad40:	fb01 f303 	mul.w	r3, r1, r3
 800ad44:	4413      	add	r3, r2
 800ad46:	f503 7335 	add.w	r3, r3, #724	; 0x2d4
 800ad4a:	ed93 7a00 	vldr	s14, [r3]
 800ad4e:	eef0 0a47 	vmov.f32	s1, s14
 800ad52:	eeb0 0a67 	vmov.f32	s0, s15
 800ad56:	f7fe f983 	bl	8009060 <pid_calculation>
				chassis_loop_ctrl->motor_chassis[i].speed_feedback);

		  chassis_loop_ctrl->moto_pid_speed[i].PID_out = fp32_constrain(chassis_loop_ctrl->moto_pid_speed[i].PID_out, -12000, 12000);         //PID
 800ad5a:	7bfa      	ldrb	r2, [r7, #15]
 800ad5c:	6879      	ldr	r1, [r7, #4]
 800ad5e:	4613      	mov	r3, r2
 800ad60:	00db      	lsls	r3, r3, #3
 800ad62:	4413      	add	r3, r2
 800ad64:	00db      	lsls	r3, r3, #3
 800ad66:	440b      	add	r3, r1
 800ad68:	3324      	adds	r3, #36	; 0x24
 800ad6a:	edd3 7a00 	vldr	s15, [r3]
 800ad6e:	7bfc      	ldrb	r4, [r7, #15]
 800ad70:	ed9f 1a38 	vldr	s2, [pc, #224]	; 800ae54 <chassis_loop_ctrl+0x1ec>
 800ad74:	eddf 0a38 	vldr	s1, [pc, #224]	; 800ae58 <chassis_loop_ctrl+0x1f0>
 800ad78:	eeb0 0a67 	vmov.f32	s0, s15
 800ad7c:	f7fe f85a 	bl	8008e34 <fp32_constrain>
 800ad80:	eef0 7a40 	vmov.f32	s15, s0
 800ad84:	687a      	ldr	r2, [r7, #4]
 800ad86:	4623      	mov	r3, r4
 800ad88:	00db      	lsls	r3, r3, #3
 800ad8a:	4423      	add	r3, r4
 800ad8c:	00db      	lsls	r3, r3, #3
 800ad8e:	4413      	add	r3, r2
 800ad90:	3324      	adds	r3, #36	; 0x24
 800ad92:	edc3 7a00 	vstr	s15, [r3]
	  for (i = 0; i <4; i++){
 800ad96:	7bfb      	ldrb	r3, [r7, #15]
 800ad98:	3301      	adds	r3, #1
 800ad9a:	73fb      	strb	r3, [r7, #15]
 800ad9c:	7bfb      	ldrb	r3, [r7, #15]
 800ad9e:	2b03      	cmp	r3, #3
 800ada0:	f67f af6f 	bls.w	800ac82 <chassis_loop_ctrl+0x1a>
 800ada4:	e02b      	b.n	800adfe <chassis_loop_ctrl+0x196>
	      }
	}
	else
	{
		 for (i = 0; i <4; i++){
 800ada6:	2300      	movs	r3, #0
 800ada8:	73fb      	strb	r3, [r7, #15]
 800adaa:	e025      	b.n	800adf8 <chassis_loop_ctrl+0x190>
			 pid_calculation(&chassis_loop_ctrl->moto_pid_speed[i], chassis_loop_ctrl->motor_chassis[i].speed_set,
 800adac:	7bfa      	ldrb	r2, [r7, #15]
 800adae:	4613      	mov	r3, r2
 800adb0:	00db      	lsls	r3, r3, #3
 800adb2:	4413      	add	r3, r2
 800adb4:	00db      	lsls	r3, r3, #3
 800adb6:	687a      	ldr	r2, [r7, #4]
 800adb8:	4413      	add	r3, r2
 800adba:	1d19      	adds	r1, r3, #4
 800adbc:	7bfb      	ldrb	r3, [r7, #15]
 800adbe:	687a      	ldr	r2, [r7, #4]
 800adc0:	202c      	movs	r0, #44	; 0x2c
 800adc2:	fb00 f303 	mul.w	r3, r0, r3
 800adc6:	4413      	add	r3, r2
 800adc8:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 800adcc:	edd3 7a00 	vldr	s15, [r3]
 800add0:	7bfb      	ldrb	r3, [r7, #15]
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	202c      	movs	r0, #44	; 0x2c
 800add6:	fb00 f303 	mul.w	r3, r0, r3
 800adda:	4413      	add	r3, r2
 800addc:	f503 7335 	add.w	r3, r3, #724	; 0x2d4
 800ade0:	ed93 7a00 	vldr	s14, [r3]
 800ade4:	eef0 0a47 	vmov.f32	s1, s14
 800ade8:	eeb0 0a67 	vmov.f32	s0, s15
 800adec:	4608      	mov	r0, r1
 800adee:	f7fe f937 	bl	8009060 <pid_calculation>
		 for (i = 0; i <4; i++){
 800adf2:	7bfb      	ldrb	r3, [r7, #15]
 800adf4:	3301      	adds	r3, #1
 800adf6:	73fb      	strb	r3, [r7, #15]
 800adf8:	7bfb      	ldrb	r3, [r7, #15]
 800adfa:	2b03      	cmp	r3, #3
 800adfc:	d9d6      	bls.n	800adac <chassis_loop_ctrl+0x144>
							chassis_loop_ctrl->motor_chassis[i].speed_feedback);
		 }
	}

	//
	for (i = 0; i <4; i++){
 800adfe:	2300      	movs	r3, #0
 800ae00:	73fb      	strb	r3, [r7, #15]
 800ae02:	e01b      	b.n	800ae3c <chassis_loop_ctrl+0x1d4>
		chassis_loop_ctrl->motor_chassis[i].give_current = (int16_t)(chassis_loop_ctrl->moto_pid_speed[i].PID_out);
 800ae04:	7bfa      	ldrb	r2, [r7, #15]
 800ae06:	6879      	ldr	r1, [r7, #4]
 800ae08:	4613      	mov	r3, r2
 800ae0a:	00db      	lsls	r3, r3, #3
 800ae0c:	4413      	add	r3, r2
 800ae0e:	00db      	lsls	r3, r3, #3
 800ae10:	440b      	add	r3, r1
 800ae12:	3324      	adds	r3, #36	; 0x24
 800ae14:	edd3 7a00 	vldr	s15, [r3]
 800ae18:	7bfb      	ldrb	r3, [r7, #15]
 800ae1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae1e:	ee17 2a90 	vmov	r2, s15
 800ae22:	b210      	sxth	r0, r2
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	212c      	movs	r1, #44	; 0x2c
 800ae28:	fb01 f303 	mul.w	r3, r1, r3
 800ae2c:	4413      	add	r3, r2
 800ae2e:	f503 7336 	add.w	r3, r3, #728	; 0x2d8
 800ae32:	4602      	mov	r2, r0
 800ae34:	801a      	strh	r2, [r3, #0]
	for (i = 0; i <4; i++){
 800ae36:	7bfb      	ldrb	r3, [r7, #15]
 800ae38:	3301      	adds	r3, #1
 800ae3a:	73fb      	strb	r3, [r7, #15]
 800ae3c:	7bfb      	ldrb	r3, [r7, #15]
 800ae3e:	2b03      	cmp	r3, #3
 800ae40:	d9e0      	bls.n	800ae04 <chassis_loop_ctrl+0x19c>
	}

}
 800ae42:	bf00      	nop
 800ae44:	bf00      	nop
 800ae46:	3714      	adds	r7, #20
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd90      	pop	{r4, r7, pc}
 800ae4c:	455ac000 	.word	0x455ac000
 800ae50:	c55ac000 	.word	0xc55ac000
 800ae54:	463b8000 	.word	0x463b8000
 800ae58:	c63b8000 	.word	0xc63b8000

0800ae5c <measureTask>:
  * 		GPS
  * 		
  * @retval None
  */
void measureTask(void const * argument)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b082      	sub	sp, #8
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
#if EN_MEASURE_TASK
	#if	EN_ULTRA_MEASURE
	vPortEnterCritical();		//
 800ae64:	f7fd fcfe 	bl	8008864 <vPortEnterCritical>
	__HAL_UART_ENABLE_IT(&huart7, UART_IT_RXNE);		//7
 800ae68:	4b07      	ldr	r3, [pc, #28]	; (800ae88 <measureTask+0x2c>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	68da      	ldr	r2, [r3, #12]
 800ae6e:	4b06      	ldr	r3, [pc, #24]	; (800ae88 <measureTask+0x2c>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f042 0220 	orr.w	r2, r2, #32
 800ae76:	60da      	str	r2, [r3, #12]
	vPortExitCritical();		//
 800ae78:	f7fd fd24 	bl	80088c4 <vPortExitCritical>
	for(;;)
	{
#if	EN_MEASURE_TASK

	#if	EN_ULTRA_MEASURE
		ultrasonicMeasure();		//
 800ae7c:	f000 f806 	bl	800ae8c <ultrasonicMeasure>
		}
		printf("us is ok \n");*/
	#endif

#endif
		osDelay(10);
 800ae80:	200a      	movs	r0, #10
 800ae82:	f7fc fda7 	bl	80079d4 <osDelay>
	{
 800ae86:	e7f9      	b.n	800ae7c <measureTask+0x20>
 800ae88:	2000c950 	.word	0x2000c950

0800ae8c <ultrasonicMeasure>:
  * @note	
  * @retval None
  */

void ultrasonicMeasure()
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b082      	sub	sp, #8
 800ae90:	af00      	add	r7, sp, #0
	uint16_t testData = 0;
 800ae92:	2300      	movs	r3, #0
 800ae94:	80bb      	strh	r3, [r7, #4]
	uint8_t i, ultrStationNum;
	for (i = 1; i < 5; i++){
 800ae96:	2301      	movs	r3, #1
 800ae98:	71fb      	strb	r3, [r7, #7]
 800ae9a:	e01a      	b.n	800aed2 <ultrasonicMeasure+0x46>
		vPortEnterCritical();		//
 800ae9c:	f7fd fce2 	bl	8008864 <vPortEnterCritical>
		ultrStationSendDataFun(i);
 800aea0:	79fb      	ldrb	r3, [r7, #7]
 800aea2:	4618      	mov	r0, r3
 800aea4:	f000 f820 	bl	800aee8 <ultrStationSendDataFun>
		vPortExitCritical();		//
 800aea8:	f7fd fd0c 	bl	80088c4 <vPortExitCritical>
		if (UltraStruData.RecriveFrameDataFalg == 1) {
 800aeac:	4b0d      	ldr	r3, [pc, #52]	; (800aee4 <ultrasonicMeasure+0x58>)
 800aeae:	781b      	ldrb	r3, [r3, #0]
 800aeb0:	2b01      	cmp	r3, #1
 800aeb2:	d108      	bne.n	800aec6 <ultrasonicMeasure+0x3a>
			testData = UltraStruData.DataUltrCurrent;
 800aeb4:	4b0b      	ldr	r3, [pc, #44]	; (800aee4 <ultrasonicMeasure+0x58>)
 800aeb6:	899b      	ldrh	r3, [r3, #12]
 800aeb8:	80bb      	strh	r3, [r7, #4]
			ultrStationNum = UltraStruData.StationNumCurrent;
 800aeba:	4b0a      	ldr	r3, [pc, #40]	; (800aee4 <ultrasonicMeasure+0x58>)
 800aebc:	789b      	ldrb	r3, [r3, #2]
 800aebe:	70fb      	strb	r3, [r7, #3]
			UltraStruData.RecriveFrameDataFalg = 0;
 800aec0:	4b08      	ldr	r3, [pc, #32]	; (800aee4 <ultrasonicMeasure+0x58>)
 800aec2:	2200      	movs	r2, #0
 800aec4:	701a      	strb	r2, [r3, #0]
/*			sprintf(Measure_Info_buf, "**** ultrStationNum: %d    MeasureData: %d  \r\n", ultrStationNum,testData);
			HAL_UART_Transmit(&huart2, (uint8_t *)Measure_Info_buf, (COUNTOF(Measure_Info_buf)-1), 55);*/
		}
		osDelay(17);
 800aec6:	2011      	movs	r0, #17
 800aec8:	f7fc fd84 	bl	80079d4 <osDelay>
	for (i = 1; i < 5; i++){
 800aecc:	79fb      	ldrb	r3, [r7, #7]
 800aece:	3301      	adds	r3, #1
 800aed0:	71fb      	strb	r3, [r7, #7]
 800aed2:	79fb      	ldrb	r3, [r7, #7]
 800aed4:	2b04      	cmp	r3, #4
 800aed6:	d9e1      	bls.n	800ae9c <ultrasonicMeasure+0x10>
	}
}
 800aed8:	bf00      	nop
 800aeda:	bf00      	nop
 800aedc:	3708      	adds	r7, #8
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	2000d86c 	.word	0x2000d86c

0800aee8 <ultrStationSendDataFun>:
  * @param	ultraStationNum:
  * @note
  * @retval None
  */
void ultrStationSendDataFun(uint8_t ultraStationNum)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	4603      	mov	r3, r0
 800aef0:	71fb      	strb	r3, [r7, #7]
	switch(ultraStationNum){
 800aef2:	79fb      	ldrb	r3, [r7, #7]
 800aef4:	3b01      	subs	r3, #1
 800aef6:	2b03      	cmp	r3, #3
 800aef8:	d826      	bhi.n	800af48 <ultrStationSendDataFun+0x60>
 800aefa:	a201      	add	r2, pc, #4	; (adr r2, 800af00 <ultrStationSendDataFun+0x18>)
 800aefc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af00:	0800af11 	.word	0x0800af11
 800af04:	0800af1f 	.word	0x0800af1f
 800af08:	0800af2d 	.word	0x0800af2d
 800af0c:	0800af3b 	.word	0x0800af3b
		case 1:		HAL_UART_Transmit(&huart7, ultraSendDataStation1, 10, 100);		break;
 800af10:	2364      	movs	r3, #100	; 0x64
 800af12:	220a      	movs	r2, #10
 800af14:	490f      	ldr	r1, [pc, #60]	; (800af54 <ultrStationSendDataFun+0x6c>)
 800af16:	4810      	ldr	r0, [pc, #64]	; (800af58 <ultrStationSendDataFun+0x70>)
 800af18:	f7fb fa7d 	bl	8006416 <HAL_UART_Transmit>
 800af1c:	e015      	b.n	800af4a <ultrStationSendDataFun+0x62>
		case 2:		HAL_UART_Transmit(&huart7, ultraSendDataStation2, 10, 100);		break;
 800af1e:	2364      	movs	r3, #100	; 0x64
 800af20:	220a      	movs	r2, #10
 800af22:	490e      	ldr	r1, [pc, #56]	; (800af5c <ultrStationSendDataFun+0x74>)
 800af24:	480c      	ldr	r0, [pc, #48]	; (800af58 <ultrStationSendDataFun+0x70>)
 800af26:	f7fb fa76 	bl	8006416 <HAL_UART_Transmit>
 800af2a:	e00e      	b.n	800af4a <ultrStationSendDataFun+0x62>
		case 3:		HAL_UART_Transmit(&huart7, ultraSendDataStation3, 10, 100);		break;
 800af2c:	2364      	movs	r3, #100	; 0x64
 800af2e:	220a      	movs	r2, #10
 800af30:	490b      	ldr	r1, [pc, #44]	; (800af60 <ultrStationSendDataFun+0x78>)
 800af32:	4809      	ldr	r0, [pc, #36]	; (800af58 <ultrStationSendDataFun+0x70>)
 800af34:	f7fb fa6f 	bl	8006416 <HAL_UART_Transmit>
 800af38:	e007      	b.n	800af4a <ultrStationSendDataFun+0x62>
		case 4:		HAL_UART_Transmit(&huart7, ultraSendDataStation4, 10, 100);		break;
 800af3a:	2364      	movs	r3, #100	; 0x64
 800af3c:	220a      	movs	r2, #10
 800af3e:	4909      	ldr	r1, [pc, #36]	; (800af64 <ultrStationSendDataFun+0x7c>)
 800af40:	4805      	ldr	r0, [pc, #20]	; (800af58 <ultrStationSendDataFun+0x70>)
 800af42:	f7fb fa68 	bl	8006416 <HAL_UART_Transmit>
 800af46:	e000      	b.n	800af4a <ultrStationSendDataFun+0x62>

		default:	break;
 800af48:	bf00      	nop
	}
}
 800af4a:	bf00      	nop
 800af4c:	3708      	adds	r7, #8
 800af4e:	46bd      	mov	sp, r7
 800af50:	bd80      	pop	{r7, pc}
 800af52:	bf00      	nop
 800af54:	20000014 	.word	0x20000014
 800af58:	2000c950 	.word	0x2000c950
 800af5c:	20000020 	.word	0x20000020
 800af60:	2000002c 	.word	0x2000002c
 800af64:	20000038 	.word	0x20000038

0800af68 <myUsart7RecieveIRQHandle>:
  * @param
  * @note
  * @retval None
  */
void myUsart7RecieveIRQHandle( UART_HandleTypeDef *huart )
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b082      	sub	sp, #8
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
    if (huart->Instance->SR & UART_FLAG_RXNE) {
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	f003 0320 	and.w	r3, r3, #32
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d01d      	beq.n	800afba <myUsart7RecieveIRQHandle+0x52>
    	ReceiveTemp = huart->Instance->DR;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	b29a      	uxth	r2, r3
 800af86:	4b0f      	ldr	r3, [pc, #60]	; (800afc4 <myUsart7RecieveIRQHandle+0x5c>)
 800af88:	801a      	strh	r2, [r3, #0]
    	ultraReceiveDataBuffer[TempCounter++] = ReceiveTemp;
 800af8a:	4b0e      	ldr	r3, [pc, #56]	; (800afc4 <myUsart7RecieveIRQHandle+0x5c>)
 800af8c:	8819      	ldrh	r1, [r3, #0]
 800af8e:	4b0e      	ldr	r3, [pc, #56]	; (800afc8 <myUsart7RecieveIRQHandle+0x60>)
 800af90:	781b      	ldrb	r3, [r3, #0]
 800af92:	1c5a      	adds	r2, r3, #1
 800af94:	b2d0      	uxtb	r0, r2
 800af96:	4a0c      	ldr	r2, [pc, #48]	; (800afc8 <myUsart7RecieveIRQHandle+0x60>)
 800af98:	7010      	strb	r0, [r2, #0]
 800af9a:	461a      	mov	r2, r3
 800af9c:	b2c9      	uxtb	r1, r1
 800af9e:	4b0b      	ldr	r3, [pc, #44]	; (800afcc <myUsart7RecieveIRQHandle+0x64>)
 800afa0:	5499      	strb	r1, [r3, r2]
    	if (TempCounter == 10) {
 800afa2:	4b09      	ldr	r3, [pc, #36]	; (800afc8 <myUsart7RecieveIRQHandle+0x60>)
 800afa4:	781b      	ldrb	r3, [r3, #0]
 800afa6:	2b0a      	cmp	r3, #10
 800afa8:	d107      	bne.n	800afba <myUsart7RecieveIRQHandle+0x52>
    		ultrSationDaraReceiveHandle();
 800afaa:	f000 f813 	bl	800afd4 <ultrSationDaraReceiveHandle>
    		UltraStruData.RecriveFrameDataFalg = 1;
 800afae:	4b08      	ldr	r3, [pc, #32]	; (800afd0 <myUsart7RecieveIRQHandle+0x68>)
 800afb0:	2201      	movs	r2, #1
 800afb2:	701a      	strb	r2, [r3, #0]
    		TempCounter = 0;
 800afb4:	4b04      	ldr	r3, [pc, #16]	; (800afc8 <myUsart7RecieveIRQHandle+0x60>)
 800afb6:	2200      	movs	r2, #0
 800afb8:	701a      	strb	r2, [r3, #0]
    	}
    }
}
 800afba:	bf00      	nop
 800afbc:	3708      	adds	r7, #8
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
 800afc2:	bf00      	nop
 800afc4:	2000c68a 	.word	0x2000c68a
 800afc8:	2000c68c 	.word	0x2000c68c
 800afcc:	2000d87c 	.word	0x2000d87c
 800afd0:	2000d86c 	.word	0x2000d86c

0800afd4 <ultrSationDaraReceiveHandle>:
  * @param
  * @note
  * @retval None
  */
void ultrSationDaraReceiveHandle()
{
 800afd4:	b480      	push	{r7}
 800afd6:	b083      	sub	sp, #12
 800afd8:	af00      	add	r7, sp, #0
	uint8_t i, TempStation;
	uint16_t CheckBit = 0, TempMeasureData = 0;
 800afda:	2300      	movs	r3, #0
 800afdc:	80bb      	strh	r3, [r7, #4]
 800afde:	2300      	movs	r3, #0
 800afe0:	807b      	strh	r3, [r7, #2]
	//
	if (ultraReceiveDataBuffer[0] != STARTBIT) {
 800afe2:	4b28      	ldr	r3, [pc, #160]	; (800b084 <ultrSationDaraReceiveHandle+0xb0>)
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	2b7f      	cmp	r3, #127	; 0x7f
 800afe8:	d144      	bne.n	800b074 <ultrSationDaraReceiveHandle+0xa0>
		return;
	}
	//
	for (i = 1; i < 9; i++) {
 800afea:	2301      	movs	r3, #1
 800afec:	71fb      	strb	r3, [r7, #7]
 800afee:	e009      	b.n	800b004 <ultrSationDaraReceiveHandle+0x30>
		CheckBit += ultraReceiveDataBuffer[i];
 800aff0:	79fb      	ldrb	r3, [r7, #7]
 800aff2:	4a24      	ldr	r2, [pc, #144]	; (800b084 <ultrSationDaraReceiveHandle+0xb0>)
 800aff4:	5cd3      	ldrb	r3, [r2, r3]
 800aff6:	b29a      	uxth	r2, r3
 800aff8:	88bb      	ldrh	r3, [r7, #4]
 800affa:	4413      	add	r3, r2
 800affc:	80bb      	strh	r3, [r7, #4]
	for (i = 1; i < 9; i++) {
 800affe:	79fb      	ldrb	r3, [r7, #7]
 800b000:	3301      	adds	r3, #1
 800b002:	71fb      	strb	r3, [r7, #7]
 800b004:	79fb      	ldrb	r3, [r7, #7]
 800b006:	2b08      	cmp	r3, #8
 800b008:	d9f2      	bls.n	800aff0 <ultrSationDaraReceiveHandle+0x1c>
	}
	//
	if (ultraReceiveDataBuffer[9] != CheckBit) {
 800b00a:	4b1e      	ldr	r3, [pc, #120]	; (800b084 <ultrSationDaraReceiveHandle+0xb0>)
 800b00c:	7a5b      	ldrb	r3, [r3, #9]
 800b00e:	b29b      	uxth	r3, r3
 800b010:	88ba      	ldrh	r2, [r7, #4]
 800b012:	429a      	cmp	r2, r3
 800b014:	d130      	bne.n	800b078 <ultrSationDaraReceiveHandle+0xa4>
		return;
	}
	else {
		TempStation = ultraReceiveDataBuffer[1];
 800b016:	4b1b      	ldr	r3, [pc, #108]	; (800b084 <ultrSationDaraReceiveHandle+0xb0>)
 800b018:	785b      	ldrb	r3, [r3, #1]
 800b01a:	707b      	strb	r3, [r7, #1]
		TempMeasureData = 256 * ultraReceiveDataBuffer[4] + ultraReceiveDataBuffer[5];
 800b01c:	4b19      	ldr	r3, [pc, #100]	; (800b084 <ultrSationDaraReceiveHandle+0xb0>)
 800b01e:	791b      	ldrb	r3, [r3, #4]
 800b020:	b29b      	uxth	r3, r3
 800b022:	021b      	lsls	r3, r3, #8
 800b024:	b29a      	uxth	r2, r3
 800b026:	4b17      	ldr	r3, [pc, #92]	; (800b084 <ultrSationDaraReceiveHandle+0xb0>)
 800b028:	795b      	ldrb	r3, [r3, #5]
 800b02a:	b29b      	uxth	r3, r3
 800b02c:	4413      	add	r3, r2
 800b02e:	807b      	strh	r3, [r7, #2]
		UltraStruData.StationNum = TempStation;
 800b030:	4a15      	ldr	r2, [pc, #84]	; (800b088 <ultrSationDaraReceiveHandle+0xb4>)
 800b032:	787b      	ldrb	r3, [r7, #1]
 800b034:	7053      	strb	r3, [r2, #1]

		UltraStruData.StationNumCurrent = TempStation;
 800b036:	4a14      	ldr	r2, [pc, #80]	; (800b088 <ultrSationDaraReceiveHandle+0xb4>)
 800b038:	787b      	ldrb	r3, [r7, #1]
 800b03a:	7093      	strb	r3, [r2, #2]
		UltraStruData.DataUltrCurrent = TempMeasureData;
 800b03c:	4a12      	ldr	r2, [pc, #72]	; (800b088 <ultrSationDaraReceiveHandle+0xb4>)
 800b03e:	887b      	ldrh	r3, [r7, #2]
 800b040:	8193      	strh	r3, [r2, #12]
		if (TempStation == STATION1) {
 800b042:	787b      	ldrb	r3, [r7, #1]
 800b044:	2b01      	cmp	r3, #1
 800b046:	d103      	bne.n	800b050 <ultrSationDaraReceiveHandle+0x7c>
			UltraStruData.DataUltrStation1 = TempMeasureData;
 800b048:	4a0f      	ldr	r2, [pc, #60]	; (800b088 <ultrSationDaraReceiveHandle+0xb4>)
 800b04a:	887b      	ldrh	r3, [r7, #2]
 800b04c:	8093      	strh	r3, [r2, #4]
 800b04e:	e014      	b.n	800b07a <ultrSationDaraReceiveHandle+0xa6>
		}
		else if (TempStation == STATION2) {
 800b050:	787b      	ldrb	r3, [r7, #1]
 800b052:	2b02      	cmp	r3, #2
 800b054:	d103      	bne.n	800b05e <ultrSationDaraReceiveHandle+0x8a>
			UltraStruData.DataUltrStation2 = TempMeasureData;
 800b056:	4a0c      	ldr	r2, [pc, #48]	; (800b088 <ultrSationDaraReceiveHandle+0xb4>)
 800b058:	887b      	ldrh	r3, [r7, #2]
 800b05a:	80d3      	strh	r3, [r2, #6]
 800b05c:	e00d      	b.n	800b07a <ultrSationDaraReceiveHandle+0xa6>
		}
		else if (TempStation == STATION3) {
 800b05e:	787b      	ldrb	r3, [r7, #1]
 800b060:	2b03      	cmp	r3, #3
 800b062:	d103      	bne.n	800b06c <ultrSationDaraReceiveHandle+0x98>
			UltraStruData.DataUltrStation3 = TempMeasureData;
 800b064:	4a08      	ldr	r2, [pc, #32]	; (800b088 <ultrSationDaraReceiveHandle+0xb4>)
 800b066:	887b      	ldrh	r3, [r7, #2]
 800b068:	8113      	strh	r3, [r2, #8]
 800b06a:	e006      	b.n	800b07a <ultrSationDaraReceiveHandle+0xa6>
		}
		else{
			UltraStruData.DataUltrStation4 = TempMeasureData;
 800b06c:	4a06      	ldr	r2, [pc, #24]	; (800b088 <ultrSationDaraReceiveHandle+0xb4>)
 800b06e:	887b      	ldrh	r3, [r7, #2]
 800b070:	8153      	strh	r3, [r2, #10]
 800b072:	e002      	b.n	800b07a <ultrSationDaraReceiveHandle+0xa6>
		return;
 800b074:	bf00      	nop
 800b076:	e000      	b.n	800b07a <ultrSationDaraReceiveHandle+0xa6>
		return;
 800b078:	bf00      	nop
		}
	}
}
 800b07a:	370c      	adds	r7, #12
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr
 800b084:	2000d87c 	.word	0x2000d87c
 800b088:	2000d86c 	.word	0x2000d86c

0800b08c <__errno>:
 800b08c:	4b01      	ldr	r3, [pc, #4]	; (800b094 <__errno+0x8>)
 800b08e:	6818      	ldr	r0, [r3, #0]
 800b090:	4770      	bx	lr
 800b092:	bf00      	nop
 800b094:	20000044 	.word	0x20000044

0800b098 <std>:
 800b098:	2300      	movs	r3, #0
 800b09a:	b510      	push	{r4, lr}
 800b09c:	4604      	mov	r4, r0
 800b09e:	e9c0 3300 	strd	r3, r3, [r0]
 800b0a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b0a6:	6083      	str	r3, [r0, #8]
 800b0a8:	8181      	strh	r1, [r0, #12]
 800b0aa:	6643      	str	r3, [r0, #100]	; 0x64
 800b0ac:	81c2      	strh	r2, [r0, #14]
 800b0ae:	6183      	str	r3, [r0, #24]
 800b0b0:	4619      	mov	r1, r3
 800b0b2:	2208      	movs	r2, #8
 800b0b4:	305c      	adds	r0, #92	; 0x5c
 800b0b6:	f000 f91a 	bl	800b2ee <memset>
 800b0ba:	4b05      	ldr	r3, [pc, #20]	; (800b0d0 <std+0x38>)
 800b0bc:	6263      	str	r3, [r4, #36]	; 0x24
 800b0be:	4b05      	ldr	r3, [pc, #20]	; (800b0d4 <std+0x3c>)
 800b0c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b0c2:	4b05      	ldr	r3, [pc, #20]	; (800b0d8 <std+0x40>)
 800b0c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b0c6:	4b05      	ldr	r3, [pc, #20]	; (800b0dc <std+0x44>)
 800b0c8:	6224      	str	r4, [r4, #32]
 800b0ca:	6323      	str	r3, [r4, #48]	; 0x30
 800b0cc:	bd10      	pop	{r4, pc}
 800b0ce:	bf00      	nop
 800b0d0:	0800be99 	.word	0x0800be99
 800b0d4:	0800bebb 	.word	0x0800bebb
 800b0d8:	0800bef3 	.word	0x0800bef3
 800b0dc:	0800bf17 	.word	0x0800bf17

0800b0e0 <_cleanup_r>:
 800b0e0:	4901      	ldr	r1, [pc, #4]	; (800b0e8 <_cleanup_r+0x8>)
 800b0e2:	f000 b8af 	b.w	800b244 <_fwalk_reent>
 800b0e6:	bf00      	nop
 800b0e8:	0800cee5 	.word	0x0800cee5

0800b0ec <__sfmoreglue>:
 800b0ec:	b570      	push	{r4, r5, r6, lr}
 800b0ee:	1e4a      	subs	r2, r1, #1
 800b0f0:	2568      	movs	r5, #104	; 0x68
 800b0f2:	4355      	muls	r5, r2
 800b0f4:	460e      	mov	r6, r1
 800b0f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b0fa:	f000 f901 	bl	800b300 <_malloc_r>
 800b0fe:	4604      	mov	r4, r0
 800b100:	b140      	cbz	r0, 800b114 <__sfmoreglue+0x28>
 800b102:	2100      	movs	r1, #0
 800b104:	e9c0 1600 	strd	r1, r6, [r0]
 800b108:	300c      	adds	r0, #12
 800b10a:	60a0      	str	r0, [r4, #8]
 800b10c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b110:	f000 f8ed 	bl	800b2ee <memset>
 800b114:	4620      	mov	r0, r4
 800b116:	bd70      	pop	{r4, r5, r6, pc}

0800b118 <__sfp_lock_acquire>:
 800b118:	4801      	ldr	r0, [pc, #4]	; (800b120 <__sfp_lock_acquire+0x8>)
 800b11a:	f000 b8d8 	b.w	800b2ce <__retarget_lock_acquire_recursive>
 800b11e:	bf00      	nop
 800b120:	2000d88e 	.word	0x2000d88e

0800b124 <__sfp_lock_release>:
 800b124:	4801      	ldr	r0, [pc, #4]	; (800b12c <__sfp_lock_release+0x8>)
 800b126:	f000 b8d3 	b.w	800b2d0 <__retarget_lock_release_recursive>
 800b12a:	bf00      	nop
 800b12c:	2000d88e 	.word	0x2000d88e

0800b130 <__sinit_lock_acquire>:
 800b130:	4801      	ldr	r0, [pc, #4]	; (800b138 <__sinit_lock_acquire+0x8>)
 800b132:	f000 b8cc 	b.w	800b2ce <__retarget_lock_acquire_recursive>
 800b136:	bf00      	nop
 800b138:	2000d889 	.word	0x2000d889

0800b13c <__sinit_lock_release>:
 800b13c:	4801      	ldr	r0, [pc, #4]	; (800b144 <__sinit_lock_release+0x8>)
 800b13e:	f000 b8c7 	b.w	800b2d0 <__retarget_lock_release_recursive>
 800b142:	bf00      	nop
 800b144:	2000d889 	.word	0x2000d889

0800b148 <__sinit>:
 800b148:	b510      	push	{r4, lr}
 800b14a:	4604      	mov	r4, r0
 800b14c:	f7ff fff0 	bl	800b130 <__sinit_lock_acquire>
 800b150:	69a3      	ldr	r3, [r4, #24]
 800b152:	b11b      	cbz	r3, 800b15c <__sinit+0x14>
 800b154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b158:	f7ff bff0 	b.w	800b13c <__sinit_lock_release>
 800b15c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b160:	6523      	str	r3, [r4, #80]	; 0x50
 800b162:	4b13      	ldr	r3, [pc, #76]	; (800b1b0 <__sinit+0x68>)
 800b164:	4a13      	ldr	r2, [pc, #76]	; (800b1b4 <__sinit+0x6c>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	62a2      	str	r2, [r4, #40]	; 0x28
 800b16a:	42a3      	cmp	r3, r4
 800b16c:	bf04      	itt	eq
 800b16e:	2301      	moveq	r3, #1
 800b170:	61a3      	streq	r3, [r4, #24]
 800b172:	4620      	mov	r0, r4
 800b174:	f000 f820 	bl	800b1b8 <__sfp>
 800b178:	6060      	str	r0, [r4, #4]
 800b17a:	4620      	mov	r0, r4
 800b17c:	f000 f81c 	bl	800b1b8 <__sfp>
 800b180:	60a0      	str	r0, [r4, #8]
 800b182:	4620      	mov	r0, r4
 800b184:	f000 f818 	bl	800b1b8 <__sfp>
 800b188:	2200      	movs	r2, #0
 800b18a:	60e0      	str	r0, [r4, #12]
 800b18c:	2104      	movs	r1, #4
 800b18e:	6860      	ldr	r0, [r4, #4]
 800b190:	f7ff ff82 	bl	800b098 <std>
 800b194:	68a0      	ldr	r0, [r4, #8]
 800b196:	2201      	movs	r2, #1
 800b198:	2109      	movs	r1, #9
 800b19a:	f7ff ff7d 	bl	800b098 <std>
 800b19e:	68e0      	ldr	r0, [r4, #12]
 800b1a0:	2202      	movs	r2, #2
 800b1a2:	2112      	movs	r1, #18
 800b1a4:	f7ff ff78 	bl	800b098 <std>
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	61a3      	str	r3, [r4, #24]
 800b1ac:	e7d2      	b.n	800b154 <__sinit+0xc>
 800b1ae:	bf00      	nop
 800b1b0:	08010400 	.word	0x08010400
 800b1b4:	0800b0e1 	.word	0x0800b0e1

0800b1b8 <__sfp>:
 800b1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ba:	4607      	mov	r7, r0
 800b1bc:	f7ff ffac 	bl	800b118 <__sfp_lock_acquire>
 800b1c0:	4b1e      	ldr	r3, [pc, #120]	; (800b23c <__sfp+0x84>)
 800b1c2:	681e      	ldr	r6, [r3, #0]
 800b1c4:	69b3      	ldr	r3, [r6, #24]
 800b1c6:	b913      	cbnz	r3, 800b1ce <__sfp+0x16>
 800b1c8:	4630      	mov	r0, r6
 800b1ca:	f7ff ffbd 	bl	800b148 <__sinit>
 800b1ce:	3648      	adds	r6, #72	; 0x48
 800b1d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b1d4:	3b01      	subs	r3, #1
 800b1d6:	d503      	bpl.n	800b1e0 <__sfp+0x28>
 800b1d8:	6833      	ldr	r3, [r6, #0]
 800b1da:	b30b      	cbz	r3, 800b220 <__sfp+0x68>
 800b1dc:	6836      	ldr	r6, [r6, #0]
 800b1de:	e7f7      	b.n	800b1d0 <__sfp+0x18>
 800b1e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b1e4:	b9d5      	cbnz	r5, 800b21c <__sfp+0x64>
 800b1e6:	4b16      	ldr	r3, [pc, #88]	; (800b240 <__sfp+0x88>)
 800b1e8:	60e3      	str	r3, [r4, #12]
 800b1ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b1ee:	6665      	str	r5, [r4, #100]	; 0x64
 800b1f0:	f000 f86c 	bl	800b2cc <__retarget_lock_init_recursive>
 800b1f4:	f7ff ff96 	bl	800b124 <__sfp_lock_release>
 800b1f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b1fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b200:	6025      	str	r5, [r4, #0]
 800b202:	61a5      	str	r5, [r4, #24]
 800b204:	2208      	movs	r2, #8
 800b206:	4629      	mov	r1, r5
 800b208:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b20c:	f000 f86f 	bl	800b2ee <memset>
 800b210:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b214:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b218:	4620      	mov	r0, r4
 800b21a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b21c:	3468      	adds	r4, #104	; 0x68
 800b21e:	e7d9      	b.n	800b1d4 <__sfp+0x1c>
 800b220:	2104      	movs	r1, #4
 800b222:	4638      	mov	r0, r7
 800b224:	f7ff ff62 	bl	800b0ec <__sfmoreglue>
 800b228:	4604      	mov	r4, r0
 800b22a:	6030      	str	r0, [r6, #0]
 800b22c:	2800      	cmp	r0, #0
 800b22e:	d1d5      	bne.n	800b1dc <__sfp+0x24>
 800b230:	f7ff ff78 	bl	800b124 <__sfp_lock_release>
 800b234:	230c      	movs	r3, #12
 800b236:	603b      	str	r3, [r7, #0]
 800b238:	e7ee      	b.n	800b218 <__sfp+0x60>
 800b23a:	bf00      	nop
 800b23c:	08010400 	.word	0x08010400
 800b240:	ffff0001 	.word	0xffff0001

0800b244 <_fwalk_reent>:
 800b244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b248:	4606      	mov	r6, r0
 800b24a:	4688      	mov	r8, r1
 800b24c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b250:	2700      	movs	r7, #0
 800b252:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b256:	f1b9 0901 	subs.w	r9, r9, #1
 800b25a:	d505      	bpl.n	800b268 <_fwalk_reent+0x24>
 800b25c:	6824      	ldr	r4, [r4, #0]
 800b25e:	2c00      	cmp	r4, #0
 800b260:	d1f7      	bne.n	800b252 <_fwalk_reent+0xe>
 800b262:	4638      	mov	r0, r7
 800b264:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b268:	89ab      	ldrh	r3, [r5, #12]
 800b26a:	2b01      	cmp	r3, #1
 800b26c:	d907      	bls.n	800b27e <_fwalk_reent+0x3a>
 800b26e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b272:	3301      	adds	r3, #1
 800b274:	d003      	beq.n	800b27e <_fwalk_reent+0x3a>
 800b276:	4629      	mov	r1, r5
 800b278:	4630      	mov	r0, r6
 800b27a:	47c0      	blx	r8
 800b27c:	4307      	orrs	r7, r0
 800b27e:	3568      	adds	r5, #104	; 0x68
 800b280:	e7e9      	b.n	800b256 <_fwalk_reent+0x12>
	...

0800b284 <__libc_init_array>:
 800b284:	b570      	push	{r4, r5, r6, lr}
 800b286:	4d0d      	ldr	r5, [pc, #52]	; (800b2bc <__libc_init_array+0x38>)
 800b288:	4c0d      	ldr	r4, [pc, #52]	; (800b2c0 <__libc_init_array+0x3c>)
 800b28a:	1b64      	subs	r4, r4, r5
 800b28c:	10a4      	asrs	r4, r4, #2
 800b28e:	2600      	movs	r6, #0
 800b290:	42a6      	cmp	r6, r4
 800b292:	d109      	bne.n	800b2a8 <__libc_init_array+0x24>
 800b294:	4d0b      	ldr	r5, [pc, #44]	; (800b2c4 <__libc_init_array+0x40>)
 800b296:	4c0c      	ldr	r4, [pc, #48]	; (800b2c8 <__libc_init_array+0x44>)
 800b298:	f004 ff44 	bl	8010124 <_init>
 800b29c:	1b64      	subs	r4, r4, r5
 800b29e:	10a4      	asrs	r4, r4, #2
 800b2a0:	2600      	movs	r6, #0
 800b2a2:	42a6      	cmp	r6, r4
 800b2a4:	d105      	bne.n	800b2b2 <__libc_init_array+0x2e>
 800b2a6:	bd70      	pop	{r4, r5, r6, pc}
 800b2a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2ac:	4798      	blx	r3
 800b2ae:	3601      	adds	r6, #1
 800b2b0:	e7ee      	b.n	800b290 <__libc_init_array+0xc>
 800b2b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2b6:	4798      	blx	r3
 800b2b8:	3601      	adds	r6, #1
 800b2ba:	e7f2      	b.n	800b2a2 <__libc_init_array+0x1e>
 800b2bc:	08010a18 	.word	0x08010a18
 800b2c0:	08010a18 	.word	0x08010a18
 800b2c4:	08010a18 	.word	0x08010a18
 800b2c8:	08010a1c 	.word	0x08010a1c

0800b2cc <__retarget_lock_init_recursive>:
 800b2cc:	4770      	bx	lr

0800b2ce <__retarget_lock_acquire_recursive>:
 800b2ce:	4770      	bx	lr

0800b2d0 <__retarget_lock_release_recursive>:
 800b2d0:	4770      	bx	lr

0800b2d2 <memcpy>:
 800b2d2:	440a      	add	r2, r1
 800b2d4:	4291      	cmp	r1, r2
 800b2d6:	f100 33ff 	add.w	r3, r0, #4294967295
 800b2da:	d100      	bne.n	800b2de <memcpy+0xc>
 800b2dc:	4770      	bx	lr
 800b2de:	b510      	push	{r4, lr}
 800b2e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2e8:	4291      	cmp	r1, r2
 800b2ea:	d1f9      	bne.n	800b2e0 <memcpy+0xe>
 800b2ec:	bd10      	pop	{r4, pc}

0800b2ee <memset>:
 800b2ee:	4402      	add	r2, r0
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d100      	bne.n	800b2f8 <memset+0xa>
 800b2f6:	4770      	bx	lr
 800b2f8:	f803 1b01 	strb.w	r1, [r3], #1
 800b2fc:	e7f9      	b.n	800b2f2 <memset+0x4>
	...

0800b300 <_malloc_r>:
 800b300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b302:	1ccd      	adds	r5, r1, #3
 800b304:	f025 0503 	bic.w	r5, r5, #3
 800b308:	3508      	adds	r5, #8
 800b30a:	2d0c      	cmp	r5, #12
 800b30c:	bf38      	it	cc
 800b30e:	250c      	movcc	r5, #12
 800b310:	2d00      	cmp	r5, #0
 800b312:	4606      	mov	r6, r0
 800b314:	db01      	blt.n	800b31a <_malloc_r+0x1a>
 800b316:	42a9      	cmp	r1, r5
 800b318:	d903      	bls.n	800b322 <_malloc_r+0x22>
 800b31a:	230c      	movs	r3, #12
 800b31c:	6033      	str	r3, [r6, #0]
 800b31e:	2000      	movs	r0, #0
 800b320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b322:	f001 fe9d 	bl	800d060 <__malloc_lock>
 800b326:	4921      	ldr	r1, [pc, #132]	; (800b3ac <_malloc_r+0xac>)
 800b328:	680a      	ldr	r2, [r1, #0]
 800b32a:	4614      	mov	r4, r2
 800b32c:	b99c      	cbnz	r4, 800b356 <_malloc_r+0x56>
 800b32e:	4f20      	ldr	r7, [pc, #128]	; (800b3b0 <_malloc_r+0xb0>)
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	b923      	cbnz	r3, 800b33e <_malloc_r+0x3e>
 800b334:	4621      	mov	r1, r4
 800b336:	4630      	mov	r0, r6
 800b338:	f000 fd9e 	bl	800be78 <_sbrk_r>
 800b33c:	6038      	str	r0, [r7, #0]
 800b33e:	4629      	mov	r1, r5
 800b340:	4630      	mov	r0, r6
 800b342:	f000 fd99 	bl	800be78 <_sbrk_r>
 800b346:	1c43      	adds	r3, r0, #1
 800b348:	d123      	bne.n	800b392 <_malloc_r+0x92>
 800b34a:	230c      	movs	r3, #12
 800b34c:	6033      	str	r3, [r6, #0]
 800b34e:	4630      	mov	r0, r6
 800b350:	f001 fe8c 	bl	800d06c <__malloc_unlock>
 800b354:	e7e3      	b.n	800b31e <_malloc_r+0x1e>
 800b356:	6823      	ldr	r3, [r4, #0]
 800b358:	1b5b      	subs	r3, r3, r5
 800b35a:	d417      	bmi.n	800b38c <_malloc_r+0x8c>
 800b35c:	2b0b      	cmp	r3, #11
 800b35e:	d903      	bls.n	800b368 <_malloc_r+0x68>
 800b360:	6023      	str	r3, [r4, #0]
 800b362:	441c      	add	r4, r3
 800b364:	6025      	str	r5, [r4, #0]
 800b366:	e004      	b.n	800b372 <_malloc_r+0x72>
 800b368:	6863      	ldr	r3, [r4, #4]
 800b36a:	42a2      	cmp	r2, r4
 800b36c:	bf0c      	ite	eq
 800b36e:	600b      	streq	r3, [r1, #0]
 800b370:	6053      	strne	r3, [r2, #4]
 800b372:	4630      	mov	r0, r6
 800b374:	f001 fe7a 	bl	800d06c <__malloc_unlock>
 800b378:	f104 000b 	add.w	r0, r4, #11
 800b37c:	1d23      	adds	r3, r4, #4
 800b37e:	f020 0007 	bic.w	r0, r0, #7
 800b382:	1ac2      	subs	r2, r0, r3
 800b384:	d0cc      	beq.n	800b320 <_malloc_r+0x20>
 800b386:	1a1b      	subs	r3, r3, r0
 800b388:	50a3      	str	r3, [r4, r2]
 800b38a:	e7c9      	b.n	800b320 <_malloc_r+0x20>
 800b38c:	4622      	mov	r2, r4
 800b38e:	6864      	ldr	r4, [r4, #4]
 800b390:	e7cc      	b.n	800b32c <_malloc_r+0x2c>
 800b392:	1cc4      	adds	r4, r0, #3
 800b394:	f024 0403 	bic.w	r4, r4, #3
 800b398:	42a0      	cmp	r0, r4
 800b39a:	d0e3      	beq.n	800b364 <_malloc_r+0x64>
 800b39c:	1a21      	subs	r1, r4, r0
 800b39e:	4630      	mov	r0, r6
 800b3a0:	f000 fd6a 	bl	800be78 <_sbrk_r>
 800b3a4:	3001      	adds	r0, #1
 800b3a6:	d1dd      	bne.n	800b364 <_malloc_r+0x64>
 800b3a8:	e7cf      	b.n	800b34a <_malloc_r+0x4a>
 800b3aa:	bf00      	nop
 800b3ac:	2000c690 	.word	0x2000c690
 800b3b0:	2000c694 	.word	0x2000c694

0800b3b4 <__cvt>:
 800b3b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3b8:	ec55 4b10 	vmov	r4, r5, d0
 800b3bc:	2d00      	cmp	r5, #0
 800b3be:	460e      	mov	r6, r1
 800b3c0:	4619      	mov	r1, r3
 800b3c2:	462b      	mov	r3, r5
 800b3c4:	bfbb      	ittet	lt
 800b3c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b3ca:	461d      	movlt	r5, r3
 800b3cc:	2300      	movge	r3, #0
 800b3ce:	232d      	movlt	r3, #45	; 0x2d
 800b3d0:	700b      	strb	r3, [r1, #0]
 800b3d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b3d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b3d8:	4691      	mov	r9, r2
 800b3da:	f023 0820 	bic.w	r8, r3, #32
 800b3de:	bfbc      	itt	lt
 800b3e0:	4622      	movlt	r2, r4
 800b3e2:	4614      	movlt	r4, r2
 800b3e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3e8:	d005      	beq.n	800b3f6 <__cvt+0x42>
 800b3ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b3ee:	d100      	bne.n	800b3f2 <__cvt+0x3e>
 800b3f0:	3601      	adds	r6, #1
 800b3f2:	2102      	movs	r1, #2
 800b3f4:	e000      	b.n	800b3f8 <__cvt+0x44>
 800b3f6:	2103      	movs	r1, #3
 800b3f8:	ab03      	add	r3, sp, #12
 800b3fa:	9301      	str	r3, [sp, #4]
 800b3fc:	ab02      	add	r3, sp, #8
 800b3fe:	9300      	str	r3, [sp, #0]
 800b400:	ec45 4b10 	vmov	d0, r4, r5
 800b404:	4653      	mov	r3, sl
 800b406:	4632      	mov	r2, r6
 800b408:	f000 fefa 	bl	800c200 <_dtoa_r>
 800b40c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b410:	4607      	mov	r7, r0
 800b412:	d102      	bne.n	800b41a <__cvt+0x66>
 800b414:	f019 0f01 	tst.w	r9, #1
 800b418:	d022      	beq.n	800b460 <__cvt+0xac>
 800b41a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b41e:	eb07 0906 	add.w	r9, r7, r6
 800b422:	d110      	bne.n	800b446 <__cvt+0x92>
 800b424:	783b      	ldrb	r3, [r7, #0]
 800b426:	2b30      	cmp	r3, #48	; 0x30
 800b428:	d10a      	bne.n	800b440 <__cvt+0x8c>
 800b42a:	2200      	movs	r2, #0
 800b42c:	2300      	movs	r3, #0
 800b42e:	4620      	mov	r0, r4
 800b430:	4629      	mov	r1, r5
 800b432:	f7f5 fb59 	bl	8000ae8 <__aeabi_dcmpeq>
 800b436:	b918      	cbnz	r0, 800b440 <__cvt+0x8c>
 800b438:	f1c6 0601 	rsb	r6, r6, #1
 800b43c:	f8ca 6000 	str.w	r6, [sl]
 800b440:	f8da 3000 	ldr.w	r3, [sl]
 800b444:	4499      	add	r9, r3
 800b446:	2200      	movs	r2, #0
 800b448:	2300      	movs	r3, #0
 800b44a:	4620      	mov	r0, r4
 800b44c:	4629      	mov	r1, r5
 800b44e:	f7f5 fb4b 	bl	8000ae8 <__aeabi_dcmpeq>
 800b452:	b108      	cbz	r0, 800b458 <__cvt+0xa4>
 800b454:	f8cd 900c 	str.w	r9, [sp, #12]
 800b458:	2230      	movs	r2, #48	; 0x30
 800b45a:	9b03      	ldr	r3, [sp, #12]
 800b45c:	454b      	cmp	r3, r9
 800b45e:	d307      	bcc.n	800b470 <__cvt+0xbc>
 800b460:	9b03      	ldr	r3, [sp, #12]
 800b462:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b464:	1bdb      	subs	r3, r3, r7
 800b466:	4638      	mov	r0, r7
 800b468:	6013      	str	r3, [r2, #0]
 800b46a:	b004      	add	sp, #16
 800b46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b470:	1c59      	adds	r1, r3, #1
 800b472:	9103      	str	r1, [sp, #12]
 800b474:	701a      	strb	r2, [r3, #0]
 800b476:	e7f0      	b.n	800b45a <__cvt+0xa6>

0800b478 <__exponent>:
 800b478:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b47a:	4603      	mov	r3, r0
 800b47c:	2900      	cmp	r1, #0
 800b47e:	bfb8      	it	lt
 800b480:	4249      	neglt	r1, r1
 800b482:	f803 2b02 	strb.w	r2, [r3], #2
 800b486:	bfb4      	ite	lt
 800b488:	222d      	movlt	r2, #45	; 0x2d
 800b48a:	222b      	movge	r2, #43	; 0x2b
 800b48c:	2909      	cmp	r1, #9
 800b48e:	7042      	strb	r2, [r0, #1]
 800b490:	dd2a      	ble.n	800b4e8 <__exponent+0x70>
 800b492:	f10d 0407 	add.w	r4, sp, #7
 800b496:	46a4      	mov	ip, r4
 800b498:	270a      	movs	r7, #10
 800b49a:	46a6      	mov	lr, r4
 800b49c:	460a      	mov	r2, r1
 800b49e:	fb91 f6f7 	sdiv	r6, r1, r7
 800b4a2:	fb07 1516 	mls	r5, r7, r6, r1
 800b4a6:	3530      	adds	r5, #48	; 0x30
 800b4a8:	2a63      	cmp	r2, #99	; 0x63
 800b4aa:	f104 34ff 	add.w	r4, r4, #4294967295
 800b4ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b4b2:	4631      	mov	r1, r6
 800b4b4:	dcf1      	bgt.n	800b49a <__exponent+0x22>
 800b4b6:	3130      	adds	r1, #48	; 0x30
 800b4b8:	f1ae 0502 	sub.w	r5, lr, #2
 800b4bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b4c0:	1c44      	adds	r4, r0, #1
 800b4c2:	4629      	mov	r1, r5
 800b4c4:	4561      	cmp	r1, ip
 800b4c6:	d30a      	bcc.n	800b4de <__exponent+0x66>
 800b4c8:	f10d 0209 	add.w	r2, sp, #9
 800b4cc:	eba2 020e 	sub.w	r2, r2, lr
 800b4d0:	4565      	cmp	r5, ip
 800b4d2:	bf88      	it	hi
 800b4d4:	2200      	movhi	r2, #0
 800b4d6:	4413      	add	r3, r2
 800b4d8:	1a18      	subs	r0, r3, r0
 800b4da:	b003      	add	sp, #12
 800b4dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b4e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b4e6:	e7ed      	b.n	800b4c4 <__exponent+0x4c>
 800b4e8:	2330      	movs	r3, #48	; 0x30
 800b4ea:	3130      	adds	r1, #48	; 0x30
 800b4ec:	7083      	strb	r3, [r0, #2]
 800b4ee:	70c1      	strb	r1, [r0, #3]
 800b4f0:	1d03      	adds	r3, r0, #4
 800b4f2:	e7f1      	b.n	800b4d8 <__exponent+0x60>

0800b4f4 <_printf_float>:
 800b4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4f8:	ed2d 8b02 	vpush	{d8}
 800b4fc:	b08d      	sub	sp, #52	; 0x34
 800b4fe:	460c      	mov	r4, r1
 800b500:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b504:	4616      	mov	r6, r2
 800b506:	461f      	mov	r7, r3
 800b508:	4605      	mov	r5, r0
 800b50a:	f001 fd27 	bl	800cf5c <_localeconv_r>
 800b50e:	f8d0 a000 	ldr.w	sl, [r0]
 800b512:	4650      	mov	r0, sl
 800b514:	f7f4 fe6c 	bl	80001f0 <strlen>
 800b518:	2300      	movs	r3, #0
 800b51a:	930a      	str	r3, [sp, #40]	; 0x28
 800b51c:	6823      	ldr	r3, [r4, #0]
 800b51e:	9305      	str	r3, [sp, #20]
 800b520:	f8d8 3000 	ldr.w	r3, [r8]
 800b524:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b528:	3307      	adds	r3, #7
 800b52a:	f023 0307 	bic.w	r3, r3, #7
 800b52e:	f103 0208 	add.w	r2, r3, #8
 800b532:	f8c8 2000 	str.w	r2, [r8]
 800b536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b53e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b542:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b546:	9307      	str	r3, [sp, #28]
 800b548:	f8cd 8018 	str.w	r8, [sp, #24]
 800b54c:	ee08 0a10 	vmov	s16, r0
 800b550:	4b9f      	ldr	r3, [pc, #636]	; (800b7d0 <_printf_float+0x2dc>)
 800b552:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b556:	f04f 32ff 	mov.w	r2, #4294967295
 800b55a:	f7f5 faf7 	bl	8000b4c <__aeabi_dcmpun>
 800b55e:	bb88      	cbnz	r0, 800b5c4 <_printf_float+0xd0>
 800b560:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b564:	4b9a      	ldr	r3, [pc, #616]	; (800b7d0 <_printf_float+0x2dc>)
 800b566:	f04f 32ff 	mov.w	r2, #4294967295
 800b56a:	f7f5 fad1 	bl	8000b10 <__aeabi_dcmple>
 800b56e:	bb48      	cbnz	r0, 800b5c4 <_printf_float+0xd0>
 800b570:	2200      	movs	r2, #0
 800b572:	2300      	movs	r3, #0
 800b574:	4640      	mov	r0, r8
 800b576:	4649      	mov	r1, r9
 800b578:	f7f5 fac0 	bl	8000afc <__aeabi_dcmplt>
 800b57c:	b110      	cbz	r0, 800b584 <_printf_float+0x90>
 800b57e:	232d      	movs	r3, #45	; 0x2d
 800b580:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b584:	4b93      	ldr	r3, [pc, #588]	; (800b7d4 <_printf_float+0x2e0>)
 800b586:	4894      	ldr	r0, [pc, #592]	; (800b7d8 <_printf_float+0x2e4>)
 800b588:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b58c:	bf94      	ite	ls
 800b58e:	4698      	movls	r8, r3
 800b590:	4680      	movhi	r8, r0
 800b592:	2303      	movs	r3, #3
 800b594:	6123      	str	r3, [r4, #16]
 800b596:	9b05      	ldr	r3, [sp, #20]
 800b598:	f023 0204 	bic.w	r2, r3, #4
 800b59c:	6022      	str	r2, [r4, #0]
 800b59e:	f04f 0900 	mov.w	r9, #0
 800b5a2:	9700      	str	r7, [sp, #0]
 800b5a4:	4633      	mov	r3, r6
 800b5a6:	aa0b      	add	r2, sp, #44	; 0x2c
 800b5a8:	4621      	mov	r1, r4
 800b5aa:	4628      	mov	r0, r5
 800b5ac:	f000 f9d8 	bl	800b960 <_printf_common>
 800b5b0:	3001      	adds	r0, #1
 800b5b2:	f040 8090 	bne.w	800b6d6 <_printf_float+0x1e2>
 800b5b6:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ba:	b00d      	add	sp, #52	; 0x34
 800b5bc:	ecbd 8b02 	vpop	{d8}
 800b5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5c4:	4642      	mov	r2, r8
 800b5c6:	464b      	mov	r3, r9
 800b5c8:	4640      	mov	r0, r8
 800b5ca:	4649      	mov	r1, r9
 800b5cc:	f7f5 fabe 	bl	8000b4c <__aeabi_dcmpun>
 800b5d0:	b140      	cbz	r0, 800b5e4 <_printf_float+0xf0>
 800b5d2:	464b      	mov	r3, r9
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	bfbc      	itt	lt
 800b5d8:	232d      	movlt	r3, #45	; 0x2d
 800b5da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b5de:	487f      	ldr	r0, [pc, #508]	; (800b7dc <_printf_float+0x2e8>)
 800b5e0:	4b7f      	ldr	r3, [pc, #508]	; (800b7e0 <_printf_float+0x2ec>)
 800b5e2:	e7d1      	b.n	800b588 <_printf_float+0x94>
 800b5e4:	6863      	ldr	r3, [r4, #4]
 800b5e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b5ea:	9206      	str	r2, [sp, #24]
 800b5ec:	1c5a      	adds	r2, r3, #1
 800b5ee:	d13f      	bne.n	800b670 <_printf_float+0x17c>
 800b5f0:	2306      	movs	r3, #6
 800b5f2:	6063      	str	r3, [r4, #4]
 800b5f4:	9b05      	ldr	r3, [sp, #20]
 800b5f6:	6861      	ldr	r1, [r4, #4]
 800b5f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	9303      	str	r3, [sp, #12]
 800b600:	ab0a      	add	r3, sp, #40	; 0x28
 800b602:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b606:	ab09      	add	r3, sp, #36	; 0x24
 800b608:	ec49 8b10 	vmov	d0, r8, r9
 800b60c:	9300      	str	r3, [sp, #0]
 800b60e:	6022      	str	r2, [r4, #0]
 800b610:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b614:	4628      	mov	r0, r5
 800b616:	f7ff fecd 	bl	800b3b4 <__cvt>
 800b61a:	9b06      	ldr	r3, [sp, #24]
 800b61c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b61e:	2b47      	cmp	r3, #71	; 0x47
 800b620:	4680      	mov	r8, r0
 800b622:	d108      	bne.n	800b636 <_printf_float+0x142>
 800b624:	1cc8      	adds	r0, r1, #3
 800b626:	db02      	blt.n	800b62e <_printf_float+0x13a>
 800b628:	6863      	ldr	r3, [r4, #4]
 800b62a:	4299      	cmp	r1, r3
 800b62c:	dd41      	ble.n	800b6b2 <_printf_float+0x1be>
 800b62e:	f1ab 0b02 	sub.w	fp, fp, #2
 800b632:	fa5f fb8b 	uxtb.w	fp, fp
 800b636:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b63a:	d820      	bhi.n	800b67e <_printf_float+0x18a>
 800b63c:	3901      	subs	r1, #1
 800b63e:	465a      	mov	r2, fp
 800b640:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b644:	9109      	str	r1, [sp, #36]	; 0x24
 800b646:	f7ff ff17 	bl	800b478 <__exponent>
 800b64a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b64c:	1813      	adds	r3, r2, r0
 800b64e:	2a01      	cmp	r2, #1
 800b650:	4681      	mov	r9, r0
 800b652:	6123      	str	r3, [r4, #16]
 800b654:	dc02      	bgt.n	800b65c <_printf_float+0x168>
 800b656:	6822      	ldr	r2, [r4, #0]
 800b658:	07d2      	lsls	r2, r2, #31
 800b65a:	d501      	bpl.n	800b660 <_printf_float+0x16c>
 800b65c:	3301      	adds	r3, #1
 800b65e:	6123      	str	r3, [r4, #16]
 800b660:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b664:	2b00      	cmp	r3, #0
 800b666:	d09c      	beq.n	800b5a2 <_printf_float+0xae>
 800b668:	232d      	movs	r3, #45	; 0x2d
 800b66a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b66e:	e798      	b.n	800b5a2 <_printf_float+0xae>
 800b670:	9a06      	ldr	r2, [sp, #24]
 800b672:	2a47      	cmp	r2, #71	; 0x47
 800b674:	d1be      	bne.n	800b5f4 <_printf_float+0x100>
 800b676:	2b00      	cmp	r3, #0
 800b678:	d1bc      	bne.n	800b5f4 <_printf_float+0x100>
 800b67a:	2301      	movs	r3, #1
 800b67c:	e7b9      	b.n	800b5f2 <_printf_float+0xfe>
 800b67e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b682:	d118      	bne.n	800b6b6 <_printf_float+0x1c2>
 800b684:	2900      	cmp	r1, #0
 800b686:	6863      	ldr	r3, [r4, #4]
 800b688:	dd0b      	ble.n	800b6a2 <_printf_float+0x1ae>
 800b68a:	6121      	str	r1, [r4, #16]
 800b68c:	b913      	cbnz	r3, 800b694 <_printf_float+0x1a0>
 800b68e:	6822      	ldr	r2, [r4, #0]
 800b690:	07d0      	lsls	r0, r2, #31
 800b692:	d502      	bpl.n	800b69a <_printf_float+0x1a6>
 800b694:	3301      	adds	r3, #1
 800b696:	440b      	add	r3, r1
 800b698:	6123      	str	r3, [r4, #16]
 800b69a:	65a1      	str	r1, [r4, #88]	; 0x58
 800b69c:	f04f 0900 	mov.w	r9, #0
 800b6a0:	e7de      	b.n	800b660 <_printf_float+0x16c>
 800b6a2:	b913      	cbnz	r3, 800b6aa <_printf_float+0x1b6>
 800b6a4:	6822      	ldr	r2, [r4, #0]
 800b6a6:	07d2      	lsls	r2, r2, #31
 800b6a8:	d501      	bpl.n	800b6ae <_printf_float+0x1ba>
 800b6aa:	3302      	adds	r3, #2
 800b6ac:	e7f4      	b.n	800b698 <_printf_float+0x1a4>
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	e7f2      	b.n	800b698 <_printf_float+0x1a4>
 800b6b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b6b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6b8:	4299      	cmp	r1, r3
 800b6ba:	db05      	blt.n	800b6c8 <_printf_float+0x1d4>
 800b6bc:	6823      	ldr	r3, [r4, #0]
 800b6be:	6121      	str	r1, [r4, #16]
 800b6c0:	07d8      	lsls	r0, r3, #31
 800b6c2:	d5ea      	bpl.n	800b69a <_printf_float+0x1a6>
 800b6c4:	1c4b      	adds	r3, r1, #1
 800b6c6:	e7e7      	b.n	800b698 <_printf_float+0x1a4>
 800b6c8:	2900      	cmp	r1, #0
 800b6ca:	bfd4      	ite	le
 800b6cc:	f1c1 0202 	rsble	r2, r1, #2
 800b6d0:	2201      	movgt	r2, #1
 800b6d2:	4413      	add	r3, r2
 800b6d4:	e7e0      	b.n	800b698 <_printf_float+0x1a4>
 800b6d6:	6823      	ldr	r3, [r4, #0]
 800b6d8:	055a      	lsls	r2, r3, #21
 800b6da:	d407      	bmi.n	800b6ec <_printf_float+0x1f8>
 800b6dc:	6923      	ldr	r3, [r4, #16]
 800b6de:	4642      	mov	r2, r8
 800b6e0:	4631      	mov	r1, r6
 800b6e2:	4628      	mov	r0, r5
 800b6e4:	47b8      	blx	r7
 800b6e6:	3001      	adds	r0, #1
 800b6e8:	d12c      	bne.n	800b744 <_printf_float+0x250>
 800b6ea:	e764      	b.n	800b5b6 <_printf_float+0xc2>
 800b6ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b6f0:	f240 80e0 	bls.w	800b8b4 <_printf_float+0x3c0>
 800b6f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	f7f5 f9f4 	bl	8000ae8 <__aeabi_dcmpeq>
 800b700:	2800      	cmp	r0, #0
 800b702:	d034      	beq.n	800b76e <_printf_float+0x27a>
 800b704:	4a37      	ldr	r2, [pc, #220]	; (800b7e4 <_printf_float+0x2f0>)
 800b706:	2301      	movs	r3, #1
 800b708:	4631      	mov	r1, r6
 800b70a:	4628      	mov	r0, r5
 800b70c:	47b8      	blx	r7
 800b70e:	3001      	adds	r0, #1
 800b710:	f43f af51 	beq.w	800b5b6 <_printf_float+0xc2>
 800b714:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b718:	429a      	cmp	r2, r3
 800b71a:	db02      	blt.n	800b722 <_printf_float+0x22e>
 800b71c:	6823      	ldr	r3, [r4, #0]
 800b71e:	07d8      	lsls	r0, r3, #31
 800b720:	d510      	bpl.n	800b744 <_printf_float+0x250>
 800b722:	ee18 3a10 	vmov	r3, s16
 800b726:	4652      	mov	r2, sl
 800b728:	4631      	mov	r1, r6
 800b72a:	4628      	mov	r0, r5
 800b72c:	47b8      	blx	r7
 800b72e:	3001      	adds	r0, #1
 800b730:	f43f af41 	beq.w	800b5b6 <_printf_float+0xc2>
 800b734:	f04f 0800 	mov.w	r8, #0
 800b738:	f104 091a 	add.w	r9, r4, #26
 800b73c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b73e:	3b01      	subs	r3, #1
 800b740:	4543      	cmp	r3, r8
 800b742:	dc09      	bgt.n	800b758 <_printf_float+0x264>
 800b744:	6823      	ldr	r3, [r4, #0]
 800b746:	079b      	lsls	r3, r3, #30
 800b748:	f100 8105 	bmi.w	800b956 <_printf_float+0x462>
 800b74c:	68e0      	ldr	r0, [r4, #12]
 800b74e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b750:	4298      	cmp	r0, r3
 800b752:	bfb8      	it	lt
 800b754:	4618      	movlt	r0, r3
 800b756:	e730      	b.n	800b5ba <_printf_float+0xc6>
 800b758:	2301      	movs	r3, #1
 800b75a:	464a      	mov	r2, r9
 800b75c:	4631      	mov	r1, r6
 800b75e:	4628      	mov	r0, r5
 800b760:	47b8      	blx	r7
 800b762:	3001      	adds	r0, #1
 800b764:	f43f af27 	beq.w	800b5b6 <_printf_float+0xc2>
 800b768:	f108 0801 	add.w	r8, r8, #1
 800b76c:	e7e6      	b.n	800b73c <_printf_float+0x248>
 800b76e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b770:	2b00      	cmp	r3, #0
 800b772:	dc39      	bgt.n	800b7e8 <_printf_float+0x2f4>
 800b774:	4a1b      	ldr	r2, [pc, #108]	; (800b7e4 <_printf_float+0x2f0>)
 800b776:	2301      	movs	r3, #1
 800b778:	4631      	mov	r1, r6
 800b77a:	4628      	mov	r0, r5
 800b77c:	47b8      	blx	r7
 800b77e:	3001      	adds	r0, #1
 800b780:	f43f af19 	beq.w	800b5b6 <_printf_float+0xc2>
 800b784:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b788:	4313      	orrs	r3, r2
 800b78a:	d102      	bne.n	800b792 <_printf_float+0x29e>
 800b78c:	6823      	ldr	r3, [r4, #0]
 800b78e:	07d9      	lsls	r1, r3, #31
 800b790:	d5d8      	bpl.n	800b744 <_printf_float+0x250>
 800b792:	ee18 3a10 	vmov	r3, s16
 800b796:	4652      	mov	r2, sl
 800b798:	4631      	mov	r1, r6
 800b79a:	4628      	mov	r0, r5
 800b79c:	47b8      	blx	r7
 800b79e:	3001      	adds	r0, #1
 800b7a0:	f43f af09 	beq.w	800b5b6 <_printf_float+0xc2>
 800b7a4:	f04f 0900 	mov.w	r9, #0
 800b7a8:	f104 0a1a 	add.w	sl, r4, #26
 800b7ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7ae:	425b      	negs	r3, r3
 800b7b0:	454b      	cmp	r3, r9
 800b7b2:	dc01      	bgt.n	800b7b8 <_printf_float+0x2c4>
 800b7b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7b6:	e792      	b.n	800b6de <_printf_float+0x1ea>
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	4652      	mov	r2, sl
 800b7bc:	4631      	mov	r1, r6
 800b7be:	4628      	mov	r0, r5
 800b7c0:	47b8      	blx	r7
 800b7c2:	3001      	adds	r0, #1
 800b7c4:	f43f aef7 	beq.w	800b5b6 <_printf_float+0xc2>
 800b7c8:	f109 0901 	add.w	r9, r9, #1
 800b7cc:	e7ee      	b.n	800b7ac <_printf_float+0x2b8>
 800b7ce:	bf00      	nop
 800b7d0:	7fefffff 	.word	0x7fefffff
 800b7d4:	08010404 	.word	0x08010404
 800b7d8:	08010408 	.word	0x08010408
 800b7dc:	08010410 	.word	0x08010410
 800b7e0:	0801040c 	.word	0x0801040c
 800b7e4:	08010414 	.word	0x08010414
 800b7e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7ec:	429a      	cmp	r2, r3
 800b7ee:	bfa8      	it	ge
 800b7f0:	461a      	movge	r2, r3
 800b7f2:	2a00      	cmp	r2, #0
 800b7f4:	4691      	mov	r9, r2
 800b7f6:	dc37      	bgt.n	800b868 <_printf_float+0x374>
 800b7f8:	f04f 0b00 	mov.w	fp, #0
 800b7fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b800:	f104 021a 	add.w	r2, r4, #26
 800b804:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b806:	9305      	str	r3, [sp, #20]
 800b808:	eba3 0309 	sub.w	r3, r3, r9
 800b80c:	455b      	cmp	r3, fp
 800b80e:	dc33      	bgt.n	800b878 <_printf_float+0x384>
 800b810:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b814:	429a      	cmp	r2, r3
 800b816:	db3b      	blt.n	800b890 <_printf_float+0x39c>
 800b818:	6823      	ldr	r3, [r4, #0]
 800b81a:	07da      	lsls	r2, r3, #31
 800b81c:	d438      	bmi.n	800b890 <_printf_float+0x39c>
 800b81e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b820:	9b05      	ldr	r3, [sp, #20]
 800b822:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b824:	1ad3      	subs	r3, r2, r3
 800b826:	eba2 0901 	sub.w	r9, r2, r1
 800b82a:	4599      	cmp	r9, r3
 800b82c:	bfa8      	it	ge
 800b82e:	4699      	movge	r9, r3
 800b830:	f1b9 0f00 	cmp.w	r9, #0
 800b834:	dc35      	bgt.n	800b8a2 <_printf_float+0x3ae>
 800b836:	f04f 0800 	mov.w	r8, #0
 800b83a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b83e:	f104 0a1a 	add.w	sl, r4, #26
 800b842:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b846:	1a9b      	subs	r3, r3, r2
 800b848:	eba3 0309 	sub.w	r3, r3, r9
 800b84c:	4543      	cmp	r3, r8
 800b84e:	f77f af79 	ble.w	800b744 <_printf_float+0x250>
 800b852:	2301      	movs	r3, #1
 800b854:	4652      	mov	r2, sl
 800b856:	4631      	mov	r1, r6
 800b858:	4628      	mov	r0, r5
 800b85a:	47b8      	blx	r7
 800b85c:	3001      	adds	r0, #1
 800b85e:	f43f aeaa 	beq.w	800b5b6 <_printf_float+0xc2>
 800b862:	f108 0801 	add.w	r8, r8, #1
 800b866:	e7ec      	b.n	800b842 <_printf_float+0x34e>
 800b868:	4613      	mov	r3, r2
 800b86a:	4631      	mov	r1, r6
 800b86c:	4642      	mov	r2, r8
 800b86e:	4628      	mov	r0, r5
 800b870:	47b8      	blx	r7
 800b872:	3001      	adds	r0, #1
 800b874:	d1c0      	bne.n	800b7f8 <_printf_float+0x304>
 800b876:	e69e      	b.n	800b5b6 <_printf_float+0xc2>
 800b878:	2301      	movs	r3, #1
 800b87a:	4631      	mov	r1, r6
 800b87c:	4628      	mov	r0, r5
 800b87e:	9205      	str	r2, [sp, #20]
 800b880:	47b8      	blx	r7
 800b882:	3001      	adds	r0, #1
 800b884:	f43f ae97 	beq.w	800b5b6 <_printf_float+0xc2>
 800b888:	9a05      	ldr	r2, [sp, #20]
 800b88a:	f10b 0b01 	add.w	fp, fp, #1
 800b88e:	e7b9      	b.n	800b804 <_printf_float+0x310>
 800b890:	ee18 3a10 	vmov	r3, s16
 800b894:	4652      	mov	r2, sl
 800b896:	4631      	mov	r1, r6
 800b898:	4628      	mov	r0, r5
 800b89a:	47b8      	blx	r7
 800b89c:	3001      	adds	r0, #1
 800b89e:	d1be      	bne.n	800b81e <_printf_float+0x32a>
 800b8a0:	e689      	b.n	800b5b6 <_printf_float+0xc2>
 800b8a2:	9a05      	ldr	r2, [sp, #20]
 800b8a4:	464b      	mov	r3, r9
 800b8a6:	4442      	add	r2, r8
 800b8a8:	4631      	mov	r1, r6
 800b8aa:	4628      	mov	r0, r5
 800b8ac:	47b8      	blx	r7
 800b8ae:	3001      	adds	r0, #1
 800b8b0:	d1c1      	bne.n	800b836 <_printf_float+0x342>
 800b8b2:	e680      	b.n	800b5b6 <_printf_float+0xc2>
 800b8b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8b6:	2a01      	cmp	r2, #1
 800b8b8:	dc01      	bgt.n	800b8be <_printf_float+0x3ca>
 800b8ba:	07db      	lsls	r3, r3, #31
 800b8bc:	d538      	bpl.n	800b930 <_printf_float+0x43c>
 800b8be:	2301      	movs	r3, #1
 800b8c0:	4642      	mov	r2, r8
 800b8c2:	4631      	mov	r1, r6
 800b8c4:	4628      	mov	r0, r5
 800b8c6:	47b8      	blx	r7
 800b8c8:	3001      	adds	r0, #1
 800b8ca:	f43f ae74 	beq.w	800b5b6 <_printf_float+0xc2>
 800b8ce:	ee18 3a10 	vmov	r3, s16
 800b8d2:	4652      	mov	r2, sl
 800b8d4:	4631      	mov	r1, r6
 800b8d6:	4628      	mov	r0, r5
 800b8d8:	47b8      	blx	r7
 800b8da:	3001      	adds	r0, #1
 800b8dc:	f43f ae6b 	beq.w	800b5b6 <_printf_float+0xc2>
 800b8e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	f7f5 f8fe 	bl	8000ae8 <__aeabi_dcmpeq>
 800b8ec:	b9d8      	cbnz	r0, 800b926 <_printf_float+0x432>
 800b8ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8f0:	f108 0201 	add.w	r2, r8, #1
 800b8f4:	3b01      	subs	r3, #1
 800b8f6:	4631      	mov	r1, r6
 800b8f8:	4628      	mov	r0, r5
 800b8fa:	47b8      	blx	r7
 800b8fc:	3001      	adds	r0, #1
 800b8fe:	d10e      	bne.n	800b91e <_printf_float+0x42a>
 800b900:	e659      	b.n	800b5b6 <_printf_float+0xc2>
 800b902:	2301      	movs	r3, #1
 800b904:	4652      	mov	r2, sl
 800b906:	4631      	mov	r1, r6
 800b908:	4628      	mov	r0, r5
 800b90a:	47b8      	blx	r7
 800b90c:	3001      	adds	r0, #1
 800b90e:	f43f ae52 	beq.w	800b5b6 <_printf_float+0xc2>
 800b912:	f108 0801 	add.w	r8, r8, #1
 800b916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b918:	3b01      	subs	r3, #1
 800b91a:	4543      	cmp	r3, r8
 800b91c:	dcf1      	bgt.n	800b902 <_printf_float+0x40e>
 800b91e:	464b      	mov	r3, r9
 800b920:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b924:	e6dc      	b.n	800b6e0 <_printf_float+0x1ec>
 800b926:	f04f 0800 	mov.w	r8, #0
 800b92a:	f104 0a1a 	add.w	sl, r4, #26
 800b92e:	e7f2      	b.n	800b916 <_printf_float+0x422>
 800b930:	2301      	movs	r3, #1
 800b932:	4642      	mov	r2, r8
 800b934:	e7df      	b.n	800b8f6 <_printf_float+0x402>
 800b936:	2301      	movs	r3, #1
 800b938:	464a      	mov	r2, r9
 800b93a:	4631      	mov	r1, r6
 800b93c:	4628      	mov	r0, r5
 800b93e:	47b8      	blx	r7
 800b940:	3001      	adds	r0, #1
 800b942:	f43f ae38 	beq.w	800b5b6 <_printf_float+0xc2>
 800b946:	f108 0801 	add.w	r8, r8, #1
 800b94a:	68e3      	ldr	r3, [r4, #12]
 800b94c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b94e:	1a5b      	subs	r3, r3, r1
 800b950:	4543      	cmp	r3, r8
 800b952:	dcf0      	bgt.n	800b936 <_printf_float+0x442>
 800b954:	e6fa      	b.n	800b74c <_printf_float+0x258>
 800b956:	f04f 0800 	mov.w	r8, #0
 800b95a:	f104 0919 	add.w	r9, r4, #25
 800b95e:	e7f4      	b.n	800b94a <_printf_float+0x456>

0800b960 <_printf_common>:
 800b960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b964:	4616      	mov	r6, r2
 800b966:	4699      	mov	r9, r3
 800b968:	688a      	ldr	r2, [r1, #8]
 800b96a:	690b      	ldr	r3, [r1, #16]
 800b96c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b970:	4293      	cmp	r3, r2
 800b972:	bfb8      	it	lt
 800b974:	4613      	movlt	r3, r2
 800b976:	6033      	str	r3, [r6, #0]
 800b978:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b97c:	4607      	mov	r7, r0
 800b97e:	460c      	mov	r4, r1
 800b980:	b10a      	cbz	r2, 800b986 <_printf_common+0x26>
 800b982:	3301      	adds	r3, #1
 800b984:	6033      	str	r3, [r6, #0]
 800b986:	6823      	ldr	r3, [r4, #0]
 800b988:	0699      	lsls	r1, r3, #26
 800b98a:	bf42      	ittt	mi
 800b98c:	6833      	ldrmi	r3, [r6, #0]
 800b98e:	3302      	addmi	r3, #2
 800b990:	6033      	strmi	r3, [r6, #0]
 800b992:	6825      	ldr	r5, [r4, #0]
 800b994:	f015 0506 	ands.w	r5, r5, #6
 800b998:	d106      	bne.n	800b9a8 <_printf_common+0x48>
 800b99a:	f104 0a19 	add.w	sl, r4, #25
 800b99e:	68e3      	ldr	r3, [r4, #12]
 800b9a0:	6832      	ldr	r2, [r6, #0]
 800b9a2:	1a9b      	subs	r3, r3, r2
 800b9a4:	42ab      	cmp	r3, r5
 800b9a6:	dc26      	bgt.n	800b9f6 <_printf_common+0x96>
 800b9a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b9ac:	1e13      	subs	r3, r2, #0
 800b9ae:	6822      	ldr	r2, [r4, #0]
 800b9b0:	bf18      	it	ne
 800b9b2:	2301      	movne	r3, #1
 800b9b4:	0692      	lsls	r2, r2, #26
 800b9b6:	d42b      	bmi.n	800ba10 <_printf_common+0xb0>
 800b9b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b9bc:	4649      	mov	r1, r9
 800b9be:	4638      	mov	r0, r7
 800b9c0:	47c0      	blx	r8
 800b9c2:	3001      	adds	r0, #1
 800b9c4:	d01e      	beq.n	800ba04 <_printf_common+0xa4>
 800b9c6:	6823      	ldr	r3, [r4, #0]
 800b9c8:	68e5      	ldr	r5, [r4, #12]
 800b9ca:	6832      	ldr	r2, [r6, #0]
 800b9cc:	f003 0306 	and.w	r3, r3, #6
 800b9d0:	2b04      	cmp	r3, #4
 800b9d2:	bf08      	it	eq
 800b9d4:	1aad      	subeq	r5, r5, r2
 800b9d6:	68a3      	ldr	r3, [r4, #8]
 800b9d8:	6922      	ldr	r2, [r4, #16]
 800b9da:	bf0c      	ite	eq
 800b9dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9e0:	2500      	movne	r5, #0
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	bfc4      	itt	gt
 800b9e6:	1a9b      	subgt	r3, r3, r2
 800b9e8:	18ed      	addgt	r5, r5, r3
 800b9ea:	2600      	movs	r6, #0
 800b9ec:	341a      	adds	r4, #26
 800b9ee:	42b5      	cmp	r5, r6
 800b9f0:	d11a      	bne.n	800ba28 <_printf_common+0xc8>
 800b9f2:	2000      	movs	r0, #0
 800b9f4:	e008      	b.n	800ba08 <_printf_common+0xa8>
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	4652      	mov	r2, sl
 800b9fa:	4649      	mov	r1, r9
 800b9fc:	4638      	mov	r0, r7
 800b9fe:	47c0      	blx	r8
 800ba00:	3001      	adds	r0, #1
 800ba02:	d103      	bne.n	800ba0c <_printf_common+0xac>
 800ba04:	f04f 30ff 	mov.w	r0, #4294967295
 800ba08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba0c:	3501      	adds	r5, #1
 800ba0e:	e7c6      	b.n	800b99e <_printf_common+0x3e>
 800ba10:	18e1      	adds	r1, r4, r3
 800ba12:	1c5a      	adds	r2, r3, #1
 800ba14:	2030      	movs	r0, #48	; 0x30
 800ba16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ba1a:	4422      	add	r2, r4
 800ba1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ba20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ba24:	3302      	adds	r3, #2
 800ba26:	e7c7      	b.n	800b9b8 <_printf_common+0x58>
 800ba28:	2301      	movs	r3, #1
 800ba2a:	4622      	mov	r2, r4
 800ba2c:	4649      	mov	r1, r9
 800ba2e:	4638      	mov	r0, r7
 800ba30:	47c0      	blx	r8
 800ba32:	3001      	adds	r0, #1
 800ba34:	d0e6      	beq.n	800ba04 <_printf_common+0xa4>
 800ba36:	3601      	adds	r6, #1
 800ba38:	e7d9      	b.n	800b9ee <_printf_common+0x8e>
	...

0800ba3c <_printf_i>:
 800ba3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba40:	460c      	mov	r4, r1
 800ba42:	4691      	mov	r9, r2
 800ba44:	7e27      	ldrb	r7, [r4, #24]
 800ba46:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ba48:	2f78      	cmp	r7, #120	; 0x78
 800ba4a:	4680      	mov	r8, r0
 800ba4c:	469a      	mov	sl, r3
 800ba4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ba52:	d807      	bhi.n	800ba64 <_printf_i+0x28>
 800ba54:	2f62      	cmp	r7, #98	; 0x62
 800ba56:	d80a      	bhi.n	800ba6e <_printf_i+0x32>
 800ba58:	2f00      	cmp	r7, #0
 800ba5a:	f000 80d8 	beq.w	800bc0e <_printf_i+0x1d2>
 800ba5e:	2f58      	cmp	r7, #88	; 0x58
 800ba60:	f000 80a3 	beq.w	800bbaa <_printf_i+0x16e>
 800ba64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ba68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba6c:	e03a      	b.n	800bae4 <_printf_i+0xa8>
 800ba6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba72:	2b15      	cmp	r3, #21
 800ba74:	d8f6      	bhi.n	800ba64 <_printf_i+0x28>
 800ba76:	a001      	add	r0, pc, #4	; (adr r0, 800ba7c <_printf_i+0x40>)
 800ba78:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ba7c:	0800bad5 	.word	0x0800bad5
 800ba80:	0800bae9 	.word	0x0800bae9
 800ba84:	0800ba65 	.word	0x0800ba65
 800ba88:	0800ba65 	.word	0x0800ba65
 800ba8c:	0800ba65 	.word	0x0800ba65
 800ba90:	0800ba65 	.word	0x0800ba65
 800ba94:	0800bae9 	.word	0x0800bae9
 800ba98:	0800ba65 	.word	0x0800ba65
 800ba9c:	0800ba65 	.word	0x0800ba65
 800baa0:	0800ba65 	.word	0x0800ba65
 800baa4:	0800ba65 	.word	0x0800ba65
 800baa8:	0800bbf5 	.word	0x0800bbf5
 800baac:	0800bb19 	.word	0x0800bb19
 800bab0:	0800bbd7 	.word	0x0800bbd7
 800bab4:	0800ba65 	.word	0x0800ba65
 800bab8:	0800ba65 	.word	0x0800ba65
 800babc:	0800bc17 	.word	0x0800bc17
 800bac0:	0800ba65 	.word	0x0800ba65
 800bac4:	0800bb19 	.word	0x0800bb19
 800bac8:	0800ba65 	.word	0x0800ba65
 800bacc:	0800ba65 	.word	0x0800ba65
 800bad0:	0800bbdf 	.word	0x0800bbdf
 800bad4:	680b      	ldr	r3, [r1, #0]
 800bad6:	1d1a      	adds	r2, r3, #4
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	600a      	str	r2, [r1, #0]
 800badc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bae0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bae4:	2301      	movs	r3, #1
 800bae6:	e0a3      	b.n	800bc30 <_printf_i+0x1f4>
 800bae8:	6825      	ldr	r5, [r4, #0]
 800baea:	6808      	ldr	r0, [r1, #0]
 800baec:	062e      	lsls	r6, r5, #24
 800baee:	f100 0304 	add.w	r3, r0, #4
 800baf2:	d50a      	bpl.n	800bb0a <_printf_i+0xce>
 800baf4:	6805      	ldr	r5, [r0, #0]
 800baf6:	600b      	str	r3, [r1, #0]
 800baf8:	2d00      	cmp	r5, #0
 800bafa:	da03      	bge.n	800bb04 <_printf_i+0xc8>
 800bafc:	232d      	movs	r3, #45	; 0x2d
 800bafe:	426d      	negs	r5, r5
 800bb00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb04:	485e      	ldr	r0, [pc, #376]	; (800bc80 <_printf_i+0x244>)
 800bb06:	230a      	movs	r3, #10
 800bb08:	e019      	b.n	800bb3e <_printf_i+0x102>
 800bb0a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bb0e:	6805      	ldr	r5, [r0, #0]
 800bb10:	600b      	str	r3, [r1, #0]
 800bb12:	bf18      	it	ne
 800bb14:	b22d      	sxthne	r5, r5
 800bb16:	e7ef      	b.n	800baf8 <_printf_i+0xbc>
 800bb18:	680b      	ldr	r3, [r1, #0]
 800bb1a:	6825      	ldr	r5, [r4, #0]
 800bb1c:	1d18      	adds	r0, r3, #4
 800bb1e:	6008      	str	r0, [r1, #0]
 800bb20:	0628      	lsls	r0, r5, #24
 800bb22:	d501      	bpl.n	800bb28 <_printf_i+0xec>
 800bb24:	681d      	ldr	r5, [r3, #0]
 800bb26:	e002      	b.n	800bb2e <_printf_i+0xf2>
 800bb28:	0669      	lsls	r1, r5, #25
 800bb2a:	d5fb      	bpl.n	800bb24 <_printf_i+0xe8>
 800bb2c:	881d      	ldrh	r5, [r3, #0]
 800bb2e:	4854      	ldr	r0, [pc, #336]	; (800bc80 <_printf_i+0x244>)
 800bb30:	2f6f      	cmp	r7, #111	; 0x6f
 800bb32:	bf0c      	ite	eq
 800bb34:	2308      	moveq	r3, #8
 800bb36:	230a      	movne	r3, #10
 800bb38:	2100      	movs	r1, #0
 800bb3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb3e:	6866      	ldr	r6, [r4, #4]
 800bb40:	60a6      	str	r6, [r4, #8]
 800bb42:	2e00      	cmp	r6, #0
 800bb44:	bfa2      	ittt	ge
 800bb46:	6821      	ldrge	r1, [r4, #0]
 800bb48:	f021 0104 	bicge.w	r1, r1, #4
 800bb4c:	6021      	strge	r1, [r4, #0]
 800bb4e:	b90d      	cbnz	r5, 800bb54 <_printf_i+0x118>
 800bb50:	2e00      	cmp	r6, #0
 800bb52:	d04d      	beq.n	800bbf0 <_printf_i+0x1b4>
 800bb54:	4616      	mov	r6, r2
 800bb56:	fbb5 f1f3 	udiv	r1, r5, r3
 800bb5a:	fb03 5711 	mls	r7, r3, r1, r5
 800bb5e:	5dc7      	ldrb	r7, [r0, r7]
 800bb60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bb64:	462f      	mov	r7, r5
 800bb66:	42bb      	cmp	r3, r7
 800bb68:	460d      	mov	r5, r1
 800bb6a:	d9f4      	bls.n	800bb56 <_printf_i+0x11a>
 800bb6c:	2b08      	cmp	r3, #8
 800bb6e:	d10b      	bne.n	800bb88 <_printf_i+0x14c>
 800bb70:	6823      	ldr	r3, [r4, #0]
 800bb72:	07df      	lsls	r7, r3, #31
 800bb74:	d508      	bpl.n	800bb88 <_printf_i+0x14c>
 800bb76:	6923      	ldr	r3, [r4, #16]
 800bb78:	6861      	ldr	r1, [r4, #4]
 800bb7a:	4299      	cmp	r1, r3
 800bb7c:	bfde      	ittt	le
 800bb7e:	2330      	movle	r3, #48	; 0x30
 800bb80:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb84:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb88:	1b92      	subs	r2, r2, r6
 800bb8a:	6122      	str	r2, [r4, #16]
 800bb8c:	f8cd a000 	str.w	sl, [sp]
 800bb90:	464b      	mov	r3, r9
 800bb92:	aa03      	add	r2, sp, #12
 800bb94:	4621      	mov	r1, r4
 800bb96:	4640      	mov	r0, r8
 800bb98:	f7ff fee2 	bl	800b960 <_printf_common>
 800bb9c:	3001      	adds	r0, #1
 800bb9e:	d14c      	bne.n	800bc3a <_printf_i+0x1fe>
 800bba0:	f04f 30ff 	mov.w	r0, #4294967295
 800bba4:	b004      	add	sp, #16
 800bba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbaa:	4835      	ldr	r0, [pc, #212]	; (800bc80 <_printf_i+0x244>)
 800bbac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bbb0:	6823      	ldr	r3, [r4, #0]
 800bbb2:	680e      	ldr	r6, [r1, #0]
 800bbb4:	061f      	lsls	r7, r3, #24
 800bbb6:	f856 5b04 	ldr.w	r5, [r6], #4
 800bbba:	600e      	str	r6, [r1, #0]
 800bbbc:	d514      	bpl.n	800bbe8 <_printf_i+0x1ac>
 800bbbe:	07d9      	lsls	r1, r3, #31
 800bbc0:	bf44      	itt	mi
 800bbc2:	f043 0320 	orrmi.w	r3, r3, #32
 800bbc6:	6023      	strmi	r3, [r4, #0]
 800bbc8:	b91d      	cbnz	r5, 800bbd2 <_printf_i+0x196>
 800bbca:	6823      	ldr	r3, [r4, #0]
 800bbcc:	f023 0320 	bic.w	r3, r3, #32
 800bbd0:	6023      	str	r3, [r4, #0]
 800bbd2:	2310      	movs	r3, #16
 800bbd4:	e7b0      	b.n	800bb38 <_printf_i+0xfc>
 800bbd6:	6823      	ldr	r3, [r4, #0]
 800bbd8:	f043 0320 	orr.w	r3, r3, #32
 800bbdc:	6023      	str	r3, [r4, #0]
 800bbde:	2378      	movs	r3, #120	; 0x78
 800bbe0:	4828      	ldr	r0, [pc, #160]	; (800bc84 <_printf_i+0x248>)
 800bbe2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bbe6:	e7e3      	b.n	800bbb0 <_printf_i+0x174>
 800bbe8:	065e      	lsls	r6, r3, #25
 800bbea:	bf48      	it	mi
 800bbec:	b2ad      	uxthmi	r5, r5
 800bbee:	e7e6      	b.n	800bbbe <_printf_i+0x182>
 800bbf0:	4616      	mov	r6, r2
 800bbf2:	e7bb      	b.n	800bb6c <_printf_i+0x130>
 800bbf4:	680b      	ldr	r3, [r1, #0]
 800bbf6:	6826      	ldr	r6, [r4, #0]
 800bbf8:	6960      	ldr	r0, [r4, #20]
 800bbfa:	1d1d      	adds	r5, r3, #4
 800bbfc:	600d      	str	r5, [r1, #0]
 800bbfe:	0635      	lsls	r5, r6, #24
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	d501      	bpl.n	800bc08 <_printf_i+0x1cc>
 800bc04:	6018      	str	r0, [r3, #0]
 800bc06:	e002      	b.n	800bc0e <_printf_i+0x1d2>
 800bc08:	0671      	lsls	r1, r6, #25
 800bc0a:	d5fb      	bpl.n	800bc04 <_printf_i+0x1c8>
 800bc0c:	8018      	strh	r0, [r3, #0]
 800bc0e:	2300      	movs	r3, #0
 800bc10:	6123      	str	r3, [r4, #16]
 800bc12:	4616      	mov	r6, r2
 800bc14:	e7ba      	b.n	800bb8c <_printf_i+0x150>
 800bc16:	680b      	ldr	r3, [r1, #0]
 800bc18:	1d1a      	adds	r2, r3, #4
 800bc1a:	600a      	str	r2, [r1, #0]
 800bc1c:	681e      	ldr	r6, [r3, #0]
 800bc1e:	6862      	ldr	r2, [r4, #4]
 800bc20:	2100      	movs	r1, #0
 800bc22:	4630      	mov	r0, r6
 800bc24:	f7f4 faec 	bl	8000200 <memchr>
 800bc28:	b108      	cbz	r0, 800bc2e <_printf_i+0x1f2>
 800bc2a:	1b80      	subs	r0, r0, r6
 800bc2c:	6060      	str	r0, [r4, #4]
 800bc2e:	6863      	ldr	r3, [r4, #4]
 800bc30:	6123      	str	r3, [r4, #16]
 800bc32:	2300      	movs	r3, #0
 800bc34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc38:	e7a8      	b.n	800bb8c <_printf_i+0x150>
 800bc3a:	6923      	ldr	r3, [r4, #16]
 800bc3c:	4632      	mov	r2, r6
 800bc3e:	4649      	mov	r1, r9
 800bc40:	4640      	mov	r0, r8
 800bc42:	47d0      	blx	sl
 800bc44:	3001      	adds	r0, #1
 800bc46:	d0ab      	beq.n	800bba0 <_printf_i+0x164>
 800bc48:	6823      	ldr	r3, [r4, #0]
 800bc4a:	079b      	lsls	r3, r3, #30
 800bc4c:	d413      	bmi.n	800bc76 <_printf_i+0x23a>
 800bc4e:	68e0      	ldr	r0, [r4, #12]
 800bc50:	9b03      	ldr	r3, [sp, #12]
 800bc52:	4298      	cmp	r0, r3
 800bc54:	bfb8      	it	lt
 800bc56:	4618      	movlt	r0, r3
 800bc58:	e7a4      	b.n	800bba4 <_printf_i+0x168>
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	4632      	mov	r2, r6
 800bc5e:	4649      	mov	r1, r9
 800bc60:	4640      	mov	r0, r8
 800bc62:	47d0      	blx	sl
 800bc64:	3001      	adds	r0, #1
 800bc66:	d09b      	beq.n	800bba0 <_printf_i+0x164>
 800bc68:	3501      	adds	r5, #1
 800bc6a:	68e3      	ldr	r3, [r4, #12]
 800bc6c:	9903      	ldr	r1, [sp, #12]
 800bc6e:	1a5b      	subs	r3, r3, r1
 800bc70:	42ab      	cmp	r3, r5
 800bc72:	dcf2      	bgt.n	800bc5a <_printf_i+0x21e>
 800bc74:	e7eb      	b.n	800bc4e <_printf_i+0x212>
 800bc76:	2500      	movs	r5, #0
 800bc78:	f104 0619 	add.w	r6, r4, #25
 800bc7c:	e7f5      	b.n	800bc6a <_printf_i+0x22e>
 800bc7e:	bf00      	nop
 800bc80:	08010416 	.word	0x08010416
 800bc84:	08010427 	.word	0x08010427

0800bc88 <iprintf>:
 800bc88:	b40f      	push	{r0, r1, r2, r3}
 800bc8a:	4b0a      	ldr	r3, [pc, #40]	; (800bcb4 <iprintf+0x2c>)
 800bc8c:	b513      	push	{r0, r1, r4, lr}
 800bc8e:	681c      	ldr	r4, [r3, #0]
 800bc90:	b124      	cbz	r4, 800bc9c <iprintf+0x14>
 800bc92:	69a3      	ldr	r3, [r4, #24]
 800bc94:	b913      	cbnz	r3, 800bc9c <iprintf+0x14>
 800bc96:	4620      	mov	r0, r4
 800bc98:	f7ff fa56 	bl	800b148 <__sinit>
 800bc9c:	ab05      	add	r3, sp, #20
 800bc9e:	9a04      	ldr	r2, [sp, #16]
 800bca0:	68a1      	ldr	r1, [r4, #8]
 800bca2:	9301      	str	r3, [sp, #4]
 800bca4:	4620      	mov	r0, r4
 800bca6:	f001 fdef 	bl	800d888 <_vfiprintf_r>
 800bcaa:	b002      	add	sp, #8
 800bcac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcb0:	b004      	add	sp, #16
 800bcb2:	4770      	bx	lr
 800bcb4:	20000044 	.word	0x20000044

0800bcb8 <_puts_r>:
 800bcb8:	b570      	push	{r4, r5, r6, lr}
 800bcba:	460e      	mov	r6, r1
 800bcbc:	4605      	mov	r5, r0
 800bcbe:	b118      	cbz	r0, 800bcc8 <_puts_r+0x10>
 800bcc0:	6983      	ldr	r3, [r0, #24]
 800bcc2:	b90b      	cbnz	r3, 800bcc8 <_puts_r+0x10>
 800bcc4:	f7ff fa40 	bl	800b148 <__sinit>
 800bcc8:	69ab      	ldr	r3, [r5, #24]
 800bcca:	68ac      	ldr	r4, [r5, #8]
 800bccc:	b913      	cbnz	r3, 800bcd4 <_puts_r+0x1c>
 800bcce:	4628      	mov	r0, r5
 800bcd0:	f7ff fa3a 	bl	800b148 <__sinit>
 800bcd4:	4b2c      	ldr	r3, [pc, #176]	; (800bd88 <_puts_r+0xd0>)
 800bcd6:	429c      	cmp	r4, r3
 800bcd8:	d120      	bne.n	800bd1c <_puts_r+0x64>
 800bcda:	686c      	ldr	r4, [r5, #4]
 800bcdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bcde:	07db      	lsls	r3, r3, #31
 800bce0:	d405      	bmi.n	800bcee <_puts_r+0x36>
 800bce2:	89a3      	ldrh	r3, [r4, #12]
 800bce4:	0598      	lsls	r0, r3, #22
 800bce6:	d402      	bmi.n	800bcee <_puts_r+0x36>
 800bce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bcea:	f7ff faf0 	bl	800b2ce <__retarget_lock_acquire_recursive>
 800bcee:	89a3      	ldrh	r3, [r4, #12]
 800bcf0:	0719      	lsls	r1, r3, #28
 800bcf2:	d51d      	bpl.n	800bd30 <_puts_r+0x78>
 800bcf4:	6923      	ldr	r3, [r4, #16]
 800bcf6:	b1db      	cbz	r3, 800bd30 <_puts_r+0x78>
 800bcf8:	3e01      	subs	r6, #1
 800bcfa:	68a3      	ldr	r3, [r4, #8]
 800bcfc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bd00:	3b01      	subs	r3, #1
 800bd02:	60a3      	str	r3, [r4, #8]
 800bd04:	bb39      	cbnz	r1, 800bd56 <_puts_r+0x9e>
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	da38      	bge.n	800bd7c <_puts_r+0xc4>
 800bd0a:	4622      	mov	r2, r4
 800bd0c:	210a      	movs	r1, #10
 800bd0e:	4628      	mov	r0, r5
 800bd10:	f000 f906 	bl	800bf20 <__swbuf_r>
 800bd14:	3001      	adds	r0, #1
 800bd16:	d011      	beq.n	800bd3c <_puts_r+0x84>
 800bd18:	250a      	movs	r5, #10
 800bd1a:	e011      	b.n	800bd40 <_puts_r+0x88>
 800bd1c:	4b1b      	ldr	r3, [pc, #108]	; (800bd8c <_puts_r+0xd4>)
 800bd1e:	429c      	cmp	r4, r3
 800bd20:	d101      	bne.n	800bd26 <_puts_r+0x6e>
 800bd22:	68ac      	ldr	r4, [r5, #8]
 800bd24:	e7da      	b.n	800bcdc <_puts_r+0x24>
 800bd26:	4b1a      	ldr	r3, [pc, #104]	; (800bd90 <_puts_r+0xd8>)
 800bd28:	429c      	cmp	r4, r3
 800bd2a:	bf08      	it	eq
 800bd2c:	68ec      	ldreq	r4, [r5, #12]
 800bd2e:	e7d5      	b.n	800bcdc <_puts_r+0x24>
 800bd30:	4621      	mov	r1, r4
 800bd32:	4628      	mov	r0, r5
 800bd34:	f000 f958 	bl	800bfe8 <__swsetup_r>
 800bd38:	2800      	cmp	r0, #0
 800bd3a:	d0dd      	beq.n	800bcf8 <_puts_r+0x40>
 800bd3c:	f04f 35ff 	mov.w	r5, #4294967295
 800bd40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd42:	07da      	lsls	r2, r3, #31
 800bd44:	d405      	bmi.n	800bd52 <_puts_r+0x9a>
 800bd46:	89a3      	ldrh	r3, [r4, #12]
 800bd48:	059b      	lsls	r3, r3, #22
 800bd4a:	d402      	bmi.n	800bd52 <_puts_r+0x9a>
 800bd4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd4e:	f7ff fabf 	bl	800b2d0 <__retarget_lock_release_recursive>
 800bd52:	4628      	mov	r0, r5
 800bd54:	bd70      	pop	{r4, r5, r6, pc}
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	da04      	bge.n	800bd64 <_puts_r+0xac>
 800bd5a:	69a2      	ldr	r2, [r4, #24]
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	dc06      	bgt.n	800bd6e <_puts_r+0xb6>
 800bd60:	290a      	cmp	r1, #10
 800bd62:	d004      	beq.n	800bd6e <_puts_r+0xb6>
 800bd64:	6823      	ldr	r3, [r4, #0]
 800bd66:	1c5a      	adds	r2, r3, #1
 800bd68:	6022      	str	r2, [r4, #0]
 800bd6a:	7019      	strb	r1, [r3, #0]
 800bd6c:	e7c5      	b.n	800bcfa <_puts_r+0x42>
 800bd6e:	4622      	mov	r2, r4
 800bd70:	4628      	mov	r0, r5
 800bd72:	f000 f8d5 	bl	800bf20 <__swbuf_r>
 800bd76:	3001      	adds	r0, #1
 800bd78:	d1bf      	bne.n	800bcfa <_puts_r+0x42>
 800bd7a:	e7df      	b.n	800bd3c <_puts_r+0x84>
 800bd7c:	6823      	ldr	r3, [r4, #0]
 800bd7e:	250a      	movs	r5, #10
 800bd80:	1c5a      	adds	r2, r3, #1
 800bd82:	6022      	str	r2, [r4, #0]
 800bd84:	701d      	strb	r5, [r3, #0]
 800bd86:	e7db      	b.n	800bd40 <_puts_r+0x88>
 800bd88:	080103c0 	.word	0x080103c0
 800bd8c:	080103e0 	.word	0x080103e0
 800bd90:	080103a0 	.word	0x080103a0

0800bd94 <puts>:
 800bd94:	4b02      	ldr	r3, [pc, #8]	; (800bda0 <puts+0xc>)
 800bd96:	4601      	mov	r1, r0
 800bd98:	6818      	ldr	r0, [r3, #0]
 800bd9a:	f7ff bf8d 	b.w	800bcb8 <_puts_r>
 800bd9e:	bf00      	nop
 800bda0:	20000044 	.word	0x20000044

0800bda4 <cleanup_glue>:
 800bda4:	b538      	push	{r3, r4, r5, lr}
 800bda6:	460c      	mov	r4, r1
 800bda8:	6809      	ldr	r1, [r1, #0]
 800bdaa:	4605      	mov	r5, r0
 800bdac:	b109      	cbz	r1, 800bdb2 <cleanup_glue+0xe>
 800bdae:	f7ff fff9 	bl	800bda4 <cleanup_glue>
 800bdb2:	4621      	mov	r1, r4
 800bdb4:	4628      	mov	r0, r5
 800bdb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdba:	f001 bceb 	b.w	800d794 <_free_r>
	...

0800bdc0 <_reclaim_reent>:
 800bdc0:	4b2c      	ldr	r3, [pc, #176]	; (800be74 <_reclaim_reent+0xb4>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4283      	cmp	r3, r0
 800bdc6:	b570      	push	{r4, r5, r6, lr}
 800bdc8:	4604      	mov	r4, r0
 800bdca:	d051      	beq.n	800be70 <_reclaim_reent+0xb0>
 800bdcc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bdce:	b143      	cbz	r3, 800bde2 <_reclaim_reent+0x22>
 800bdd0:	68db      	ldr	r3, [r3, #12]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d14a      	bne.n	800be6c <_reclaim_reent+0xac>
 800bdd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdd8:	6819      	ldr	r1, [r3, #0]
 800bdda:	b111      	cbz	r1, 800bde2 <_reclaim_reent+0x22>
 800bddc:	4620      	mov	r0, r4
 800bdde:	f001 fcd9 	bl	800d794 <_free_r>
 800bde2:	6961      	ldr	r1, [r4, #20]
 800bde4:	b111      	cbz	r1, 800bdec <_reclaim_reent+0x2c>
 800bde6:	4620      	mov	r0, r4
 800bde8:	f001 fcd4 	bl	800d794 <_free_r>
 800bdec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bdee:	b111      	cbz	r1, 800bdf6 <_reclaim_reent+0x36>
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	f001 fccf 	bl	800d794 <_free_r>
 800bdf6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bdf8:	b111      	cbz	r1, 800be00 <_reclaim_reent+0x40>
 800bdfa:	4620      	mov	r0, r4
 800bdfc:	f001 fcca 	bl	800d794 <_free_r>
 800be00:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800be02:	b111      	cbz	r1, 800be0a <_reclaim_reent+0x4a>
 800be04:	4620      	mov	r0, r4
 800be06:	f001 fcc5 	bl	800d794 <_free_r>
 800be0a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800be0c:	b111      	cbz	r1, 800be14 <_reclaim_reent+0x54>
 800be0e:	4620      	mov	r0, r4
 800be10:	f001 fcc0 	bl	800d794 <_free_r>
 800be14:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800be16:	b111      	cbz	r1, 800be1e <_reclaim_reent+0x5e>
 800be18:	4620      	mov	r0, r4
 800be1a:	f001 fcbb 	bl	800d794 <_free_r>
 800be1e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800be20:	b111      	cbz	r1, 800be28 <_reclaim_reent+0x68>
 800be22:	4620      	mov	r0, r4
 800be24:	f001 fcb6 	bl	800d794 <_free_r>
 800be28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be2a:	b111      	cbz	r1, 800be32 <_reclaim_reent+0x72>
 800be2c:	4620      	mov	r0, r4
 800be2e:	f001 fcb1 	bl	800d794 <_free_r>
 800be32:	69a3      	ldr	r3, [r4, #24]
 800be34:	b1e3      	cbz	r3, 800be70 <_reclaim_reent+0xb0>
 800be36:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800be38:	4620      	mov	r0, r4
 800be3a:	4798      	blx	r3
 800be3c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800be3e:	b1b9      	cbz	r1, 800be70 <_reclaim_reent+0xb0>
 800be40:	4620      	mov	r0, r4
 800be42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800be46:	f7ff bfad 	b.w	800bda4 <cleanup_glue>
 800be4a:	5949      	ldr	r1, [r1, r5]
 800be4c:	b941      	cbnz	r1, 800be60 <_reclaim_reent+0xa0>
 800be4e:	3504      	adds	r5, #4
 800be50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be52:	2d80      	cmp	r5, #128	; 0x80
 800be54:	68d9      	ldr	r1, [r3, #12]
 800be56:	d1f8      	bne.n	800be4a <_reclaim_reent+0x8a>
 800be58:	4620      	mov	r0, r4
 800be5a:	f001 fc9b 	bl	800d794 <_free_r>
 800be5e:	e7ba      	b.n	800bdd6 <_reclaim_reent+0x16>
 800be60:	680e      	ldr	r6, [r1, #0]
 800be62:	4620      	mov	r0, r4
 800be64:	f001 fc96 	bl	800d794 <_free_r>
 800be68:	4631      	mov	r1, r6
 800be6a:	e7ef      	b.n	800be4c <_reclaim_reent+0x8c>
 800be6c:	2500      	movs	r5, #0
 800be6e:	e7ef      	b.n	800be50 <_reclaim_reent+0x90>
 800be70:	bd70      	pop	{r4, r5, r6, pc}
 800be72:	bf00      	nop
 800be74:	20000044 	.word	0x20000044

0800be78 <_sbrk_r>:
 800be78:	b538      	push	{r3, r4, r5, lr}
 800be7a:	4d06      	ldr	r5, [pc, #24]	; (800be94 <_sbrk_r+0x1c>)
 800be7c:	2300      	movs	r3, #0
 800be7e:	4604      	mov	r4, r0
 800be80:	4608      	mov	r0, r1
 800be82:	602b      	str	r3, [r5, #0]
 800be84:	f7f5 ff7e 	bl	8001d84 <_sbrk>
 800be88:	1c43      	adds	r3, r0, #1
 800be8a:	d102      	bne.n	800be92 <_sbrk_r+0x1a>
 800be8c:	682b      	ldr	r3, [r5, #0]
 800be8e:	b103      	cbz	r3, 800be92 <_sbrk_r+0x1a>
 800be90:	6023      	str	r3, [r4, #0]
 800be92:	bd38      	pop	{r3, r4, r5, pc}
 800be94:	2000d890 	.word	0x2000d890

0800be98 <__sread>:
 800be98:	b510      	push	{r4, lr}
 800be9a:	460c      	mov	r4, r1
 800be9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bea0:	f001 fe22 	bl	800dae8 <_read_r>
 800bea4:	2800      	cmp	r0, #0
 800bea6:	bfab      	itete	ge
 800bea8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800beaa:	89a3      	ldrhlt	r3, [r4, #12]
 800beac:	181b      	addge	r3, r3, r0
 800beae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800beb2:	bfac      	ite	ge
 800beb4:	6563      	strge	r3, [r4, #84]	; 0x54
 800beb6:	81a3      	strhlt	r3, [r4, #12]
 800beb8:	bd10      	pop	{r4, pc}

0800beba <__swrite>:
 800beba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bebe:	461f      	mov	r7, r3
 800bec0:	898b      	ldrh	r3, [r1, #12]
 800bec2:	05db      	lsls	r3, r3, #23
 800bec4:	4605      	mov	r5, r0
 800bec6:	460c      	mov	r4, r1
 800bec8:	4616      	mov	r6, r2
 800beca:	d505      	bpl.n	800bed8 <__swrite+0x1e>
 800becc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bed0:	2302      	movs	r3, #2
 800bed2:	2200      	movs	r2, #0
 800bed4:	f001 f846 	bl	800cf64 <_lseek_r>
 800bed8:	89a3      	ldrh	r3, [r4, #12]
 800beda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bede:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bee2:	81a3      	strh	r3, [r4, #12]
 800bee4:	4632      	mov	r2, r6
 800bee6:	463b      	mov	r3, r7
 800bee8:	4628      	mov	r0, r5
 800beea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800beee:	f000 b869 	b.w	800bfc4 <_write_r>

0800bef2 <__sseek>:
 800bef2:	b510      	push	{r4, lr}
 800bef4:	460c      	mov	r4, r1
 800bef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800befa:	f001 f833 	bl	800cf64 <_lseek_r>
 800befe:	1c43      	adds	r3, r0, #1
 800bf00:	89a3      	ldrh	r3, [r4, #12]
 800bf02:	bf15      	itete	ne
 800bf04:	6560      	strne	r0, [r4, #84]	; 0x54
 800bf06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bf0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bf0e:	81a3      	strheq	r3, [r4, #12]
 800bf10:	bf18      	it	ne
 800bf12:	81a3      	strhne	r3, [r4, #12]
 800bf14:	bd10      	pop	{r4, pc}

0800bf16 <__sclose>:
 800bf16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf1a:	f000 b8d3 	b.w	800c0c4 <_close_r>
	...

0800bf20 <__swbuf_r>:
 800bf20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf22:	460e      	mov	r6, r1
 800bf24:	4614      	mov	r4, r2
 800bf26:	4605      	mov	r5, r0
 800bf28:	b118      	cbz	r0, 800bf32 <__swbuf_r+0x12>
 800bf2a:	6983      	ldr	r3, [r0, #24]
 800bf2c:	b90b      	cbnz	r3, 800bf32 <__swbuf_r+0x12>
 800bf2e:	f7ff f90b 	bl	800b148 <__sinit>
 800bf32:	4b21      	ldr	r3, [pc, #132]	; (800bfb8 <__swbuf_r+0x98>)
 800bf34:	429c      	cmp	r4, r3
 800bf36:	d12b      	bne.n	800bf90 <__swbuf_r+0x70>
 800bf38:	686c      	ldr	r4, [r5, #4]
 800bf3a:	69a3      	ldr	r3, [r4, #24]
 800bf3c:	60a3      	str	r3, [r4, #8]
 800bf3e:	89a3      	ldrh	r3, [r4, #12]
 800bf40:	071a      	lsls	r2, r3, #28
 800bf42:	d52f      	bpl.n	800bfa4 <__swbuf_r+0x84>
 800bf44:	6923      	ldr	r3, [r4, #16]
 800bf46:	b36b      	cbz	r3, 800bfa4 <__swbuf_r+0x84>
 800bf48:	6923      	ldr	r3, [r4, #16]
 800bf4a:	6820      	ldr	r0, [r4, #0]
 800bf4c:	1ac0      	subs	r0, r0, r3
 800bf4e:	6963      	ldr	r3, [r4, #20]
 800bf50:	b2f6      	uxtb	r6, r6
 800bf52:	4283      	cmp	r3, r0
 800bf54:	4637      	mov	r7, r6
 800bf56:	dc04      	bgt.n	800bf62 <__swbuf_r+0x42>
 800bf58:	4621      	mov	r1, r4
 800bf5a:	4628      	mov	r0, r5
 800bf5c:	f000 ffc2 	bl	800cee4 <_fflush_r>
 800bf60:	bb30      	cbnz	r0, 800bfb0 <__swbuf_r+0x90>
 800bf62:	68a3      	ldr	r3, [r4, #8]
 800bf64:	3b01      	subs	r3, #1
 800bf66:	60a3      	str	r3, [r4, #8]
 800bf68:	6823      	ldr	r3, [r4, #0]
 800bf6a:	1c5a      	adds	r2, r3, #1
 800bf6c:	6022      	str	r2, [r4, #0]
 800bf6e:	701e      	strb	r6, [r3, #0]
 800bf70:	6963      	ldr	r3, [r4, #20]
 800bf72:	3001      	adds	r0, #1
 800bf74:	4283      	cmp	r3, r0
 800bf76:	d004      	beq.n	800bf82 <__swbuf_r+0x62>
 800bf78:	89a3      	ldrh	r3, [r4, #12]
 800bf7a:	07db      	lsls	r3, r3, #31
 800bf7c:	d506      	bpl.n	800bf8c <__swbuf_r+0x6c>
 800bf7e:	2e0a      	cmp	r6, #10
 800bf80:	d104      	bne.n	800bf8c <__swbuf_r+0x6c>
 800bf82:	4621      	mov	r1, r4
 800bf84:	4628      	mov	r0, r5
 800bf86:	f000 ffad 	bl	800cee4 <_fflush_r>
 800bf8a:	b988      	cbnz	r0, 800bfb0 <__swbuf_r+0x90>
 800bf8c:	4638      	mov	r0, r7
 800bf8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf90:	4b0a      	ldr	r3, [pc, #40]	; (800bfbc <__swbuf_r+0x9c>)
 800bf92:	429c      	cmp	r4, r3
 800bf94:	d101      	bne.n	800bf9a <__swbuf_r+0x7a>
 800bf96:	68ac      	ldr	r4, [r5, #8]
 800bf98:	e7cf      	b.n	800bf3a <__swbuf_r+0x1a>
 800bf9a:	4b09      	ldr	r3, [pc, #36]	; (800bfc0 <__swbuf_r+0xa0>)
 800bf9c:	429c      	cmp	r4, r3
 800bf9e:	bf08      	it	eq
 800bfa0:	68ec      	ldreq	r4, [r5, #12]
 800bfa2:	e7ca      	b.n	800bf3a <__swbuf_r+0x1a>
 800bfa4:	4621      	mov	r1, r4
 800bfa6:	4628      	mov	r0, r5
 800bfa8:	f000 f81e 	bl	800bfe8 <__swsetup_r>
 800bfac:	2800      	cmp	r0, #0
 800bfae:	d0cb      	beq.n	800bf48 <__swbuf_r+0x28>
 800bfb0:	f04f 37ff 	mov.w	r7, #4294967295
 800bfb4:	e7ea      	b.n	800bf8c <__swbuf_r+0x6c>
 800bfb6:	bf00      	nop
 800bfb8:	080103c0 	.word	0x080103c0
 800bfbc:	080103e0 	.word	0x080103e0
 800bfc0:	080103a0 	.word	0x080103a0

0800bfc4 <_write_r>:
 800bfc4:	b538      	push	{r3, r4, r5, lr}
 800bfc6:	4d07      	ldr	r5, [pc, #28]	; (800bfe4 <_write_r+0x20>)
 800bfc8:	4604      	mov	r4, r0
 800bfca:	4608      	mov	r0, r1
 800bfcc:	4611      	mov	r1, r2
 800bfce:	2200      	movs	r2, #0
 800bfd0:	602a      	str	r2, [r5, #0]
 800bfd2:	461a      	mov	r2, r3
 800bfd4:	f7f5 fe85 	bl	8001ce2 <_write>
 800bfd8:	1c43      	adds	r3, r0, #1
 800bfda:	d102      	bne.n	800bfe2 <_write_r+0x1e>
 800bfdc:	682b      	ldr	r3, [r5, #0]
 800bfde:	b103      	cbz	r3, 800bfe2 <_write_r+0x1e>
 800bfe0:	6023      	str	r3, [r4, #0]
 800bfe2:	bd38      	pop	{r3, r4, r5, pc}
 800bfe4:	2000d890 	.word	0x2000d890

0800bfe8 <__swsetup_r>:
 800bfe8:	4b32      	ldr	r3, [pc, #200]	; (800c0b4 <__swsetup_r+0xcc>)
 800bfea:	b570      	push	{r4, r5, r6, lr}
 800bfec:	681d      	ldr	r5, [r3, #0]
 800bfee:	4606      	mov	r6, r0
 800bff0:	460c      	mov	r4, r1
 800bff2:	b125      	cbz	r5, 800bffe <__swsetup_r+0x16>
 800bff4:	69ab      	ldr	r3, [r5, #24]
 800bff6:	b913      	cbnz	r3, 800bffe <__swsetup_r+0x16>
 800bff8:	4628      	mov	r0, r5
 800bffa:	f7ff f8a5 	bl	800b148 <__sinit>
 800bffe:	4b2e      	ldr	r3, [pc, #184]	; (800c0b8 <__swsetup_r+0xd0>)
 800c000:	429c      	cmp	r4, r3
 800c002:	d10f      	bne.n	800c024 <__swsetup_r+0x3c>
 800c004:	686c      	ldr	r4, [r5, #4]
 800c006:	89a3      	ldrh	r3, [r4, #12]
 800c008:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c00c:	0719      	lsls	r1, r3, #28
 800c00e:	d42c      	bmi.n	800c06a <__swsetup_r+0x82>
 800c010:	06dd      	lsls	r5, r3, #27
 800c012:	d411      	bmi.n	800c038 <__swsetup_r+0x50>
 800c014:	2309      	movs	r3, #9
 800c016:	6033      	str	r3, [r6, #0]
 800c018:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c01c:	81a3      	strh	r3, [r4, #12]
 800c01e:	f04f 30ff 	mov.w	r0, #4294967295
 800c022:	e03e      	b.n	800c0a2 <__swsetup_r+0xba>
 800c024:	4b25      	ldr	r3, [pc, #148]	; (800c0bc <__swsetup_r+0xd4>)
 800c026:	429c      	cmp	r4, r3
 800c028:	d101      	bne.n	800c02e <__swsetup_r+0x46>
 800c02a:	68ac      	ldr	r4, [r5, #8]
 800c02c:	e7eb      	b.n	800c006 <__swsetup_r+0x1e>
 800c02e:	4b24      	ldr	r3, [pc, #144]	; (800c0c0 <__swsetup_r+0xd8>)
 800c030:	429c      	cmp	r4, r3
 800c032:	bf08      	it	eq
 800c034:	68ec      	ldreq	r4, [r5, #12]
 800c036:	e7e6      	b.n	800c006 <__swsetup_r+0x1e>
 800c038:	0758      	lsls	r0, r3, #29
 800c03a:	d512      	bpl.n	800c062 <__swsetup_r+0x7a>
 800c03c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c03e:	b141      	cbz	r1, 800c052 <__swsetup_r+0x6a>
 800c040:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c044:	4299      	cmp	r1, r3
 800c046:	d002      	beq.n	800c04e <__swsetup_r+0x66>
 800c048:	4630      	mov	r0, r6
 800c04a:	f001 fba3 	bl	800d794 <_free_r>
 800c04e:	2300      	movs	r3, #0
 800c050:	6363      	str	r3, [r4, #52]	; 0x34
 800c052:	89a3      	ldrh	r3, [r4, #12]
 800c054:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c058:	81a3      	strh	r3, [r4, #12]
 800c05a:	2300      	movs	r3, #0
 800c05c:	6063      	str	r3, [r4, #4]
 800c05e:	6923      	ldr	r3, [r4, #16]
 800c060:	6023      	str	r3, [r4, #0]
 800c062:	89a3      	ldrh	r3, [r4, #12]
 800c064:	f043 0308 	orr.w	r3, r3, #8
 800c068:	81a3      	strh	r3, [r4, #12]
 800c06a:	6923      	ldr	r3, [r4, #16]
 800c06c:	b94b      	cbnz	r3, 800c082 <__swsetup_r+0x9a>
 800c06e:	89a3      	ldrh	r3, [r4, #12]
 800c070:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c074:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c078:	d003      	beq.n	800c082 <__swsetup_r+0x9a>
 800c07a:	4621      	mov	r1, r4
 800c07c:	4630      	mov	r0, r6
 800c07e:	f000 ffa7 	bl	800cfd0 <__smakebuf_r>
 800c082:	89a0      	ldrh	r0, [r4, #12]
 800c084:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c088:	f010 0301 	ands.w	r3, r0, #1
 800c08c:	d00a      	beq.n	800c0a4 <__swsetup_r+0xbc>
 800c08e:	2300      	movs	r3, #0
 800c090:	60a3      	str	r3, [r4, #8]
 800c092:	6963      	ldr	r3, [r4, #20]
 800c094:	425b      	negs	r3, r3
 800c096:	61a3      	str	r3, [r4, #24]
 800c098:	6923      	ldr	r3, [r4, #16]
 800c09a:	b943      	cbnz	r3, 800c0ae <__swsetup_r+0xc6>
 800c09c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c0a0:	d1ba      	bne.n	800c018 <__swsetup_r+0x30>
 800c0a2:	bd70      	pop	{r4, r5, r6, pc}
 800c0a4:	0781      	lsls	r1, r0, #30
 800c0a6:	bf58      	it	pl
 800c0a8:	6963      	ldrpl	r3, [r4, #20]
 800c0aa:	60a3      	str	r3, [r4, #8]
 800c0ac:	e7f4      	b.n	800c098 <__swsetup_r+0xb0>
 800c0ae:	2000      	movs	r0, #0
 800c0b0:	e7f7      	b.n	800c0a2 <__swsetup_r+0xba>
 800c0b2:	bf00      	nop
 800c0b4:	20000044 	.word	0x20000044
 800c0b8:	080103c0 	.word	0x080103c0
 800c0bc:	080103e0 	.word	0x080103e0
 800c0c0:	080103a0 	.word	0x080103a0

0800c0c4 <_close_r>:
 800c0c4:	b538      	push	{r3, r4, r5, lr}
 800c0c6:	4d06      	ldr	r5, [pc, #24]	; (800c0e0 <_close_r+0x1c>)
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	4604      	mov	r4, r0
 800c0cc:	4608      	mov	r0, r1
 800c0ce:	602b      	str	r3, [r5, #0]
 800c0d0:	f7f5 fe23 	bl	8001d1a <_close>
 800c0d4:	1c43      	adds	r3, r0, #1
 800c0d6:	d102      	bne.n	800c0de <_close_r+0x1a>
 800c0d8:	682b      	ldr	r3, [r5, #0]
 800c0da:	b103      	cbz	r3, 800c0de <_close_r+0x1a>
 800c0dc:	6023      	str	r3, [r4, #0]
 800c0de:	bd38      	pop	{r3, r4, r5, pc}
 800c0e0:	2000d890 	.word	0x2000d890

0800c0e4 <quorem>:
 800c0e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0e8:	6903      	ldr	r3, [r0, #16]
 800c0ea:	690c      	ldr	r4, [r1, #16]
 800c0ec:	42a3      	cmp	r3, r4
 800c0ee:	4607      	mov	r7, r0
 800c0f0:	f2c0 8081 	blt.w	800c1f6 <quorem+0x112>
 800c0f4:	3c01      	subs	r4, #1
 800c0f6:	f101 0814 	add.w	r8, r1, #20
 800c0fa:	f100 0514 	add.w	r5, r0, #20
 800c0fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c102:	9301      	str	r3, [sp, #4]
 800c104:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c108:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c10c:	3301      	adds	r3, #1
 800c10e:	429a      	cmp	r2, r3
 800c110:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c114:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c118:	fbb2 f6f3 	udiv	r6, r2, r3
 800c11c:	d331      	bcc.n	800c182 <quorem+0x9e>
 800c11e:	f04f 0e00 	mov.w	lr, #0
 800c122:	4640      	mov	r0, r8
 800c124:	46ac      	mov	ip, r5
 800c126:	46f2      	mov	sl, lr
 800c128:	f850 2b04 	ldr.w	r2, [r0], #4
 800c12c:	b293      	uxth	r3, r2
 800c12e:	fb06 e303 	mla	r3, r6, r3, lr
 800c132:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c136:	b29b      	uxth	r3, r3
 800c138:	ebaa 0303 	sub.w	r3, sl, r3
 800c13c:	0c12      	lsrs	r2, r2, #16
 800c13e:	f8dc a000 	ldr.w	sl, [ip]
 800c142:	fb06 e202 	mla	r2, r6, r2, lr
 800c146:	fa13 f38a 	uxtah	r3, r3, sl
 800c14a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c14e:	fa1f fa82 	uxth.w	sl, r2
 800c152:	f8dc 2000 	ldr.w	r2, [ip]
 800c156:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800c15a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c15e:	b29b      	uxth	r3, r3
 800c160:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c164:	4581      	cmp	r9, r0
 800c166:	f84c 3b04 	str.w	r3, [ip], #4
 800c16a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c16e:	d2db      	bcs.n	800c128 <quorem+0x44>
 800c170:	f855 300b 	ldr.w	r3, [r5, fp]
 800c174:	b92b      	cbnz	r3, 800c182 <quorem+0x9e>
 800c176:	9b01      	ldr	r3, [sp, #4]
 800c178:	3b04      	subs	r3, #4
 800c17a:	429d      	cmp	r5, r3
 800c17c:	461a      	mov	r2, r3
 800c17e:	d32e      	bcc.n	800c1de <quorem+0xfa>
 800c180:	613c      	str	r4, [r7, #16]
 800c182:	4638      	mov	r0, r7
 800c184:	f001 f9f6 	bl	800d574 <__mcmp>
 800c188:	2800      	cmp	r0, #0
 800c18a:	db24      	blt.n	800c1d6 <quorem+0xf2>
 800c18c:	3601      	adds	r6, #1
 800c18e:	4628      	mov	r0, r5
 800c190:	f04f 0c00 	mov.w	ip, #0
 800c194:	f858 2b04 	ldr.w	r2, [r8], #4
 800c198:	f8d0 e000 	ldr.w	lr, [r0]
 800c19c:	b293      	uxth	r3, r2
 800c19e:	ebac 0303 	sub.w	r3, ip, r3
 800c1a2:	0c12      	lsrs	r2, r2, #16
 800c1a4:	fa13 f38e 	uxtah	r3, r3, lr
 800c1a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c1ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1b0:	b29b      	uxth	r3, r3
 800c1b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1b6:	45c1      	cmp	r9, r8
 800c1b8:	f840 3b04 	str.w	r3, [r0], #4
 800c1bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c1c0:	d2e8      	bcs.n	800c194 <quorem+0xb0>
 800c1c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c1c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c1ca:	b922      	cbnz	r2, 800c1d6 <quorem+0xf2>
 800c1cc:	3b04      	subs	r3, #4
 800c1ce:	429d      	cmp	r5, r3
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	d30a      	bcc.n	800c1ea <quorem+0x106>
 800c1d4:	613c      	str	r4, [r7, #16]
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	b003      	add	sp, #12
 800c1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1de:	6812      	ldr	r2, [r2, #0]
 800c1e0:	3b04      	subs	r3, #4
 800c1e2:	2a00      	cmp	r2, #0
 800c1e4:	d1cc      	bne.n	800c180 <quorem+0x9c>
 800c1e6:	3c01      	subs	r4, #1
 800c1e8:	e7c7      	b.n	800c17a <quorem+0x96>
 800c1ea:	6812      	ldr	r2, [r2, #0]
 800c1ec:	3b04      	subs	r3, #4
 800c1ee:	2a00      	cmp	r2, #0
 800c1f0:	d1f0      	bne.n	800c1d4 <quorem+0xf0>
 800c1f2:	3c01      	subs	r4, #1
 800c1f4:	e7eb      	b.n	800c1ce <quorem+0xea>
 800c1f6:	2000      	movs	r0, #0
 800c1f8:	e7ee      	b.n	800c1d8 <quorem+0xf4>
 800c1fa:	0000      	movs	r0, r0
 800c1fc:	0000      	movs	r0, r0
	...

0800c200 <_dtoa_r>:
 800c200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c204:	ed2d 8b02 	vpush	{d8}
 800c208:	ec57 6b10 	vmov	r6, r7, d0
 800c20c:	b095      	sub	sp, #84	; 0x54
 800c20e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c210:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c214:	9105      	str	r1, [sp, #20]
 800c216:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800c21a:	4604      	mov	r4, r0
 800c21c:	9209      	str	r2, [sp, #36]	; 0x24
 800c21e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c220:	b975      	cbnz	r5, 800c240 <_dtoa_r+0x40>
 800c222:	2010      	movs	r0, #16
 800c224:	f000 ff14 	bl	800d050 <malloc>
 800c228:	4602      	mov	r2, r0
 800c22a:	6260      	str	r0, [r4, #36]	; 0x24
 800c22c:	b920      	cbnz	r0, 800c238 <_dtoa_r+0x38>
 800c22e:	4bb2      	ldr	r3, [pc, #712]	; (800c4f8 <_dtoa_r+0x2f8>)
 800c230:	21ea      	movs	r1, #234	; 0xea
 800c232:	48b2      	ldr	r0, [pc, #712]	; (800c4fc <_dtoa_r+0x2fc>)
 800c234:	f001 fc6a 	bl	800db0c <__assert_func>
 800c238:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c23c:	6005      	str	r5, [r0, #0]
 800c23e:	60c5      	str	r5, [r0, #12]
 800c240:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c242:	6819      	ldr	r1, [r3, #0]
 800c244:	b151      	cbz	r1, 800c25c <_dtoa_r+0x5c>
 800c246:	685a      	ldr	r2, [r3, #4]
 800c248:	604a      	str	r2, [r1, #4]
 800c24a:	2301      	movs	r3, #1
 800c24c:	4093      	lsls	r3, r2
 800c24e:	608b      	str	r3, [r1, #8]
 800c250:	4620      	mov	r0, r4
 800c252:	f000 ff51 	bl	800d0f8 <_Bfree>
 800c256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c258:	2200      	movs	r2, #0
 800c25a:	601a      	str	r2, [r3, #0]
 800c25c:	1e3b      	subs	r3, r7, #0
 800c25e:	bfb9      	ittee	lt
 800c260:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c264:	9303      	strlt	r3, [sp, #12]
 800c266:	2300      	movge	r3, #0
 800c268:	f8c8 3000 	strge.w	r3, [r8]
 800c26c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c270:	4ba3      	ldr	r3, [pc, #652]	; (800c500 <_dtoa_r+0x300>)
 800c272:	bfbc      	itt	lt
 800c274:	2201      	movlt	r2, #1
 800c276:	f8c8 2000 	strlt.w	r2, [r8]
 800c27a:	ea33 0309 	bics.w	r3, r3, r9
 800c27e:	d11b      	bne.n	800c2b8 <_dtoa_r+0xb8>
 800c280:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c282:	f242 730f 	movw	r3, #9999	; 0x270f
 800c286:	6013      	str	r3, [r2, #0]
 800c288:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c28c:	4333      	orrs	r3, r6
 800c28e:	f000 857a 	beq.w	800cd86 <_dtoa_r+0xb86>
 800c292:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c294:	b963      	cbnz	r3, 800c2b0 <_dtoa_r+0xb0>
 800c296:	4b9b      	ldr	r3, [pc, #620]	; (800c504 <_dtoa_r+0x304>)
 800c298:	e024      	b.n	800c2e4 <_dtoa_r+0xe4>
 800c29a:	4b9b      	ldr	r3, [pc, #620]	; (800c508 <_dtoa_r+0x308>)
 800c29c:	9300      	str	r3, [sp, #0]
 800c29e:	3308      	adds	r3, #8
 800c2a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2a2:	6013      	str	r3, [r2, #0]
 800c2a4:	9800      	ldr	r0, [sp, #0]
 800c2a6:	b015      	add	sp, #84	; 0x54
 800c2a8:	ecbd 8b02 	vpop	{d8}
 800c2ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2b0:	4b94      	ldr	r3, [pc, #592]	; (800c504 <_dtoa_r+0x304>)
 800c2b2:	9300      	str	r3, [sp, #0]
 800c2b4:	3303      	adds	r3, #3
 800c2b6:	e7f3      	b.n	800c2a0 <_dtoa_r+0xa0>
 800c2b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c2bc:	2200      	movs	r2, #0
 800c2be:	ec51 0b17 	vmov	r0, r1, d7
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800c2c8:	f7f4 fc0e 	bl	8000ae8 <__aeabi_dcmpeq>
 800c2cc:	4680      	mov	r8, r0
 800c2ce:	b158      	cbz	r0, 800c2e8 <_dtoa_r+0xe8>
 800c2d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	6013      	str	r3, [r2, #0]
 800c2d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	f000 8551 	beq.w	800cd80 <_dtoa_r+0xb80>
 800c2de:	488b      	ldr	r0, [pc, #556]	; (800c50c <_dtoa_r+0x30c>)
 800c2e0:	6018      	str	r0, [r3, #0]
 800c2e2:	1e43      	subs	r3, r0, #1
 800c2e4:	9300      	str	r3, [sp, #0]
 800c2e6:	e7dd      	b.n	800c2a4 <_dtoa_r+0xa4>
 800c2e8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800c2ec:	aa12      	add	r2, sp, #72	; 0x48
 800c2ee:	a913      	add	r1, sp, #76	; 0x4c
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f001 f9e3 	bl	800d6bc <__d2b>
 800c2f6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c2fa:	4683      	mov	fp, r0
 800c2fc:	2d00      	cmp	r5, #0
 800c2fe:	d07c      	beq.n	800c3fa <_dtoa_r+0x1fa>
 800c300:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c302:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800c306:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c30a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800c30e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c312:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c316:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c31a:	4b7d      	ldr	r3, [pc, #500]	; (800c510 <_dtoa_r+0x310>)
 800c31c:	2200      	movs	r2, #0
 800c31e:	4630      	mov	r0, r6
 800c320:	4639      	mov	r1, r7
 800c322:	f7f3 ffc1 	bl	80002a8 <__aeabi_dsub>
 800c326:	a36e      	add	r3, pc, #440	; (adr r3, 800c4e0 <_dtoa_r+0x2e0>)
 800c328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32c:	f7f4 f974 	bl	8000618 <__aeabi_dmul>
 800c330:	a36d      	add	r3, pc, #436	; (adr r3, 800c4e8 <_dtoa_r+0x2e8>)
 800c332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c336:	f7f3 ffb9 	bl	80002ac <__adddf3>
 800c33a:	4606      	mov	r6, r0
 800c33c:	4628      	mov	r0, r5
 800c33e:	460f      	mov	r7, r1
 800c340:	f7f4 f900 	bl	8000544 <__aeabi_i2d>
 800c344:	a36a      	add	r3, pc, #424	; (adr r3, 800c4f0 <_dtoa_r+0x2f0>)
 800c346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c34a:	f7f4 f965 	bl	8000618 <__aeabi_dmul>
 800c34e:	4602      	mov	r2, r0
 800c350:	460b      	mov	r3, r1
 800c352:	4630      	mov	r0, r6
 800c354:	4639      	mov	r1, r7
 800c356:	f7f3 ffa9 	bl	80002ac <__adddf3>
 800c35a:	4606      	mov	r6, r0
 800c35c:	460f      	mov	r7, r1
 800c35e:	f7f4 fc0b 	bl	8000b78 <__aeabi_d2iz>
 800c362:	2200      	movs	r2, #0
 800c364:	4682      	mov	sl, r0
 800c366:	2300      	movs	r3, #0
 800c368:	4630      	mov	r0, r6
 800c36a:	4639      	mov	r1, r7
 800c36c:	f7f4 fbc6 	bl	8000afc <__aeabi_dcmplt>
 800c370:	b148      	cbz	r0, 800c386 <_dtoa_r+0x186>
 800c372:	4650      	mov	r0, sl
 800c374:	f7f4 f8e6 	bl	8000544 <__aeabi_i2d>
 800c378:	4632      	mov	r2, r6
 800c37a:	463b      	mov	r3, r7
 800c37c:	f7f4 fbb4 	bl	8000ae8 <__aeabi_dcmpeq>
 800c380:	b908      	cbnz	r0, 800c386 <_dtoa_r+0x186>
 800c382:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c386:	f1ba 0f16 	cmp.w	sl, #22
 800c38a:	d854      	bhi.n	800c436 <_dtoa_r+0x236>
 800c38c:	4b61      	ldr	r3, [pc, #388]	; (800c514 <_dtoa_r+0x314>)
 800c38e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c396:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c39a:	f7f4 fbaf 	bl	8000afc <__aeabi_dcmplt>
 800c39e:	2800      	cmp	r0, #0
 800c3a0:	d04b      	beq.n	800c43a <_dtoa_r+0x23a>
 800c3a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	930e      	str	r3, [sp, #56]	; 0x38
 800c3aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c3ac:	1b5d      	subs	r5, r3, r5
 800c3ae:	1e6b      	subs	r3, r5, #1
 800c3b0:	9304      	str	r3, [sp, #16]
 800c3b2:	bf43      	ittte	mi
 800c3b4:	2300      	movmi	r3, #0
 800c3b6:	f1c5 0801 	rsbmi	r8, r5, #1
 800c3ba:	9304      	strmi	r3, [sp, #16]
 800c3bc:	f04f 0800 	movpl.w	r8, #0
 800c3c0:	f1ba 0f00 	cmp.w	sl, #0
 800c3c4:	db3b      	blt.n	800c43e <_dtoa_r+0x23e>
 800c3c6:	9b04      	ldr	r3, [sp, #16]
 800c3c8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800c3cc:	4453      	add	r3, sl
 800c3ce:	9304      	str	r3, [sp, #16]
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	9306      	str	r3, [sp, #24]
 800c3d4:	9b05      	ldr	r3, [sp, #20]
 800c3d6:	2b09      	cmp	r3, #9
 800c3d8:	d869      	bhi.n	800c4ae <_dtoa_r+0x2ae>
 800c3da:	2b05      	cmp	r3, #5
 800c3dc:	bfc4      	itt	gt
 800c3de:	3b04      	subgt	r3, #4
 800c3e0:	9305      	strgt	r3, [sp, #20]
 800c3e2:	9b05      	ldr	r3, [sp, #20]
 800c3e4:	f1a3 0302 	sub.w	r3, r3, #2
 800c3e8:	bfcc      	ite	gt
 800c3ea:	2500      	movgt	r5, #0
 800c3ec:	2501      	movle	r5, #1
 800c3ee:	2b03      	cmp	r3, #3
 800c3f0:	d869      	bhi.n	800c4c6 <_dtoa_r+0x2c6>
 800c3f2:	e8df f003 	tbb	[pc, r3]
 800c3f6:	4e2c      	.short	0x4e2c
 800c3f8:	5a4c      	.short	0x5a4c
 800c3fa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800c3fe:	441d      	add	r5, r3
 800c400:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c404:	2b20      	cmp	r3, #32
 800c406:	bfc1      	itttt	gt
 800c408:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c40c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c410:	fa09 f303 	lslgt.w	r3, r9, r3
 800c414:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c418:	bfda      	itte	le
 800c41a:	f1c3 0320 	rsble	r3, r3, #32
 800c41e:	fa06 f003 	lslle.w	r0, r6, r3
 800c422:	4318      	orrgt	r0, r3
 800c424:	f7f4 f87e 	bl	8000524 <__aeabi_ui2d>
 800c428:	2301      	movs	r3, #1
 800c42a:	4606      	mov	r6, r0
 800c42c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c430:	3d01      	subs	r5, #1
 800c432:	9310      	str	r3, [sp, #64]	; 0x40
 800c434:	e771      	b.n	800c31a <_dtoa_r+0x11a>
 800c436:	2301      	movs	r3, #1
 800c438:	e7b6      	b.n	800c3a8 <_dtoa_r+0x1a8>
 800c43a:	900e      	str	r0, [sp, #56]	; 0x38
 800c43c:	e7b5      	b.n	800c3aa <_dtoa_r+0x1aa>
 800c43e:	f1ca 0300 	rsb	r3, sl, #0
 800c442:	9306      	str	r3, [sp, #24]
 800c444:	2300      	movs	r3, #0
 800c446:	eba8 080a 	sub.w	r8, r8, sl
 800c44a:	930d      	str	r3, [sp, #52]	; 0x34
 800c44c:	e7c2      	b.n	800c3d4 <_dtoa_r+0x1d4>
 800c44e:	2300      	movs	r3, #0
 800c450:	9308      	str	r3, [sp, #32]
 800c452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c454:	2b00      	cmp	r3, #0
 800c456:	dc39      	bgt.n	800c4cc <_dtoa_r+0x2cc>
 800c458:	f04f 0901 	mov.w	r9, #1
 800c45c:	f8cd 9004 	str.w	r9, [sp, #4]
 800c460:	464b      	mov	r3, r9
 800c462:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800c466:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c468:	2200      	movs	r2, #0
 800c46a:	6042      	str	r2, [r0, #4]
 800c46c:	2204      	movs	r2, #4
 800c46e:	f102 0614 	add.w	r6, r2, #20
 800c472:	429e      	cmp	r6, r3
 800c474:	6841      	ldr	r1, [r0, #4]
 800c476:	d92f      	bls.n	800c4d8 <_dtoa_r+0x2d8>
 800c478:	4620      	mov	r0, r4
 800c47a:	f000 fdfd 	bl	800d078 <_Balloc>
 800c47e:	9000      	str	r0, [sp, #0]
 800c480:	2800      	cmp	r0, #0
 800c482:	d14b      	bne.n	800c51c <_dtoa_r+0x31c>
 800c484:	4b24      	ldr	r3, [pc, #144]	; (800c518 <_dtoa_r+0x318>)
 800c486:	4602      	mov	r2, r0
 800c488:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c48c:	e6d1      	b.n	800c232 <_dtoa_r+0x32>
 800c48e:	2301      	movs	r3, #1
 800c490:	e7de      	b.n	800c450 <_dtoa_r+0x250>
 800c492:	2300      	movs	r3, #0
 800c494:	9308      	str	r3, [sp, #32]
 800c496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c498:	eb0a 0903 	add.w	r9, sl, r3
 800c49c:	f109 0301 	add.w	r3, r9, #1
 800c4a0:	2b01      	cmp	r3, #1
 800c4a2:	9301      	str	r3, [sp, #4]
 800c4a4:	bfb8      	it	lt
 800c4a6:	2301      	movlt	r3, #1
 800c4a8:	e7dd      	b.n	800c466 <_dtoa_r+0x266>
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	e7f2      	b.n	800c494 <_dtoa_r+0x294>
 800c4ae:	2501      	movs	r5, #1
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	9305      	str	r3, [sp, #20]
 800c4b4:	9508      	str	r5, [sp, #32]
 800c4b6:	f04f 39ff 	mov.w	r9, #4294967295
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	f8cd 9004 	str.w	r9, [sp, #4]
 800c4c0:	2312      	movs	r3, #18
 800c4c2:	9209      	str	r2, [sp, #36]	; 0x24
 800c4c4:	e7cf      	b.n	800c466 <_dtoa_r+0x266>
 800c4c6:	2301      	movs	r3, #1
 800c4c8:	9308      	str	r3, [sp, #32]
 800c4ca:	e7f4      	b.n	800c4b6 <_dtoa_r+0x2b6>
 800c4cc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c4d0:	f8cd 9004 	str.w	r9, [sp, #4]
 800c4d4:	464b      	mov	r3, r9
 800c4d6:	e7c6      	b.n	800c466 <_dtoa_r+0x266>
 800c4d8:	3101      	adds	r1, #1
 800c4da:	6041      	str	r1, [r0, #4]
 800c4dc:	0052      	lsls	r2, r2, #1
 800c4de:	e7c6      	b.n	800c46e <_dtoa_r+0x26e>
 800c4e0:	636f4361 	.word	0x636f4361
 800c4e4:	3fd287a7 	.word	0x3fd287a7
 800c4e8:	8b60c8b3 	.word	0x8b60c8b3
 800c4ec:	3fc68a28 	.word	0x3fc68a28
 800c4f0:	509f79fb 	.word	0x509f79fb
 800c4f4:	3fd34413 	.word	0x3fd34413
 800c4f8:	08010445 	.word	0x08010445
 800c4fc:	0801045c 	.word	0x0801045c
 800c500:	7ff00000 	.word	0x7ff00000
 800c504:	08010441 	.word	0x08010441
 800c508:	08010438 	.word	0x08010438
 800c50c:	08010415 	.word	0x08010415
 800c510:	3ff80000 	.word	0x3ff80000
 800c514:	08010558 	.word	0x08010558
 800c518:	080104bb 	.word	0x080104bb
 800c51c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c51e:	9a00      	ldr	r2, [sp, #0]
 800c520:	601a      	str	r2, [r3, #0]
 800c522:	9b01      	ldr	r3, [sp, #4]
 800c524:	2b0e      	cmp	r3, #14
 800c526:	f200 80ad 	bhi.w	800c684 <_dtoa_r+0x484>
 800c52a:	2d00      	cmp	r5, #0
 800c52c:	f000 80aa 	beq.w	800c684 <_dtoa_r+0x484>
 800c530:	f1ba 0f00 	cmp.w	sl, #0
 800c534:	dd36      	ble.n	800c5a4 <_dtoa_r+0x3a4>
 800c536:	4ac3      	ldr	r2, [pc, #780]	; (800c844 <_dtoa_r+0x644>)
 800c538:	f00a 030f 	and.w	r3, sl, #15
 800c53c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c540:	ed93 7b00 	vldr	d7, [r3]
 800c544:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800c548:	ea4f 172a 	mov.w	r7, sl, asr #4
 800c54c:	eeb0 8a47 	vmov.f32	s16, s14
 800c550:	eef0 8a67 	vmov.f32	s17, s15
 800c554:	d016      	beq.n	800c584 <_dtoa_r+0x384>
 800c556:	4bbc      	ldr	r3, [pc, #752]	; (800c848 <_dtoa_r+0x648>)
 800c558:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c55c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c560:	f7f4 f984 	bl	800086c <__aeabi_ddiv>
 800c564:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c568:	f007 070f 	and.w	r7, r7, #15
 800c56c:	2503      	movs	r5, #3
 800c56e:	4eb6      	ldr	r6, [pc, #728]	; (800c848 <_dtoa_r+0x648>)
 800c570:	b957      	cbnz	r7, 800c588 <_dtoa_r+0x388>
 800c572:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c576:	ec53 2b18 	vmov	r2, r3, d8
 800c57a:	f7f4 f977 	bl	800086c <__aeabi_ddiv>
 800c57e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c582:	e029      	b.n	800c5d8 <_dtoa_r+0x3d8>
 800c584:	2502      	movs	r5, #2
 800c586:	e7f2      	b.n	800c56e <_dtoa_r+0x36e>
 800c588:	07f9      	lsls	r1, r7, #31
 800c58a:	d508      	bpl.n	800c59e <_dtoa_r+0x39e>
 800c58c:	ec51 0b18 	vmov	r0, r1, d8
 800c590:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c594:	f7f4 f840 	bl	8000618 <__aeabi_dmul>
 800c598:	ec41 0b18 	vmov	d8, r0, r1
 800c59c:	3501      	adds	r5, #1
 800c59e:	107f      	asrs	r7, r7, #1
 800c5a0:	3608      	adds	r6, #8
 800c5a2:	e7e5      	b.n	800c570 <_dtoa_r+0x370>
 800c5a4:	f000 80a6 	beq.w	800c6f4 <_dtoa_r+0x4f4>
 800c5a8:	f1ca 0600 	rsb	r6, sl, #0
 800c5ac:	4ba5      	ldr	r3, [pc, #660]	; (800c844 <_dtoa_r+0x644>)
 800c5ae:	4fa6      	ldr	r7, [pc, #664]	; (800c848 <_dtoa_r+0x648>)
 800c5b0:	f006 020f 	and.w	r2, r6, #15
 800c5b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c5c0:	f7f4 f82a 	bl	8000618 <__aeabi_dmul>
 800c5c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5c8:	1136      	asrs	r6, r6, #4
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	2502      	movs	r5, #2
 800c5ce:	2e00      	cmp	r6, #0
 800c5d0:	f040 8085 	bne.w	800c6de <_dtoa_r+0x4de>
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d1d2      	bne.n	800c57e <_dtoa_r+0x37e>
 800c5d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	f000 808c 	beq.w	800c6f8 <_dtoa_r+0x4f8>
 800c5e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c5e4:	4b99      	ldr	r3, [pc, #612]	; (800c84c <_dtoa_r+0x64c>)
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	4630      	mov	r0, r6
 800c5ea:	4639      	mov	r1, r7
 800c5ec:	f7f4 fa86 	bl	8000afc <__aeabi_dcmplt>
 800c5f0:	2800      	cmp	r0, #0
 800c5f2:	f000 8081 	beq.w	800c6f8 <_dtoa_r+0x4f8>
 800c5f6:	9b01      	ldr	r3, [sp, #4]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d07d      	beq.n	800c6f8 <_dtoa_r+0x4f8>
 800c5fc:	f1b9 0f00 	cmp.w	r9, #0
 800c600:	dd3c      	ble.n	800c67c <_dtoa_r+0x47c>
 800c602:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c606:	9307      	str	r3, [sp, #28]
 800c608:	2200      	movs	r2, #0
 800c60a:	4b91      	ldr	r3, [pc, #580]	; (800c850 <_dtoa_r+0x650>)
 800c60c:	4630      	mov	r0, r6
 800c60e:	4639      	mov	r1, r7
 800c610:	f7f4 f802 	bl	8000618 <__aeabi_dmul>
 800c614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c618:	3501      	adds	r5, #1
 800c61a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800c61e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c622:	4628      	mov	r0, r5
 800c624:	f7f3 ff8e 	bl	8000544 <__aeabi_i2d>
 800c628:	4632      	mov	r2, r6
 800c62a:	463b      	mov	r3, r7
 800c62c:	f7f3 fff4 	bl	8000618 <__aeabi_dmul>
 800c630:	4b88      	ldr	r3, [pc, #544]	; (800c854 <_dtoa_r+0x654>)
 800c632:	2200      	movs	r2, #0
 800c634:	f7f3 fe3a 	bl	80002ac <__adddf3>
 800c638:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c63c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c640:	9303      	str	r3, [sp, #12]
 800c642:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c644:	2b00      	cmp	r3, #0
 800c646:	d15c      	bne.n	800c702 <_dtoa_r+0x502>
 800c648:	4b83      	ldr	r3, [pc, #524]	; (800c858 <_dtoa_r+0x658>)
 800c64a:	2200      	movs	r2, #0
 800c64c:	4630      	mov	r0, r6
 800c64e:	4639      	mov	r1, r7
 800c650:	f7f3 fe2a 	bl	80002a8 <__aeabi_dsub>
 800c654:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c658:	4606      	mov	r6, r0
 800c65a:	460f      	mov	r7, r1
 800c65c:	f7f4 fa6c 	bl	8000b38 <__aeabi_dcmpgt>
 800c660:	2800      	cmp	r0, #0
 800c662:	f040 8296 	bne.w	800cb92 <_dtoa_r+0x992>
 800c666:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c66a:	4630      	mov	r0, r6
 800c66c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c670:	4639      	mov	r1, r7
 800c672:	f7f4 fa43 	bl	8000afc <__aeabi_dcmplt>
 800c676:	2800      	cmp	r0, #0
 800c678:	f040 8288 	bne.w	800cb8c <_dtoa_r+0x98c>
 800c67c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c680:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c684:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c686:	2b00      	cmp	r3, #0
 800c688:	f2c0 8158 	blt.w	800c93c <_dtoa_r+0x73c>
 800c68c:	f1ba 0f0e 	cmp.w	sl, #14
 800c690:	f300 8154 	bgt.w	800c93c <_dtoa_r+0x73c>
 800c694:	4b6b      	ldr	r3, [pc, #428]	; (800c844 <_dtoa_r+0x644>)
 800c696:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c69a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c69e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	f280 80e3 	bge.w	800c86c <_dtoa_r+0x66c>
 800c6a6:	9b01      	ldr	r3, [sp, #4]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	f300 80df 	bgt.w	800c86c <_dtoa_r+0x66c>
 800c6ae:	f040 826d 	bne.w	800cb8c <_dtoa_r+0x98c>
 800c6b2:	4b69      	ldr	r3, [pc, #420]	; (800c858 <_dtoa_r+0x658>)
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	4640      	mov	r0, r8
 800c6b8:	4649      	mov	r1, r9
 800c6ba:	f7f3 ffad 	bl	8000618 <__aeabi_dmul>
 800c6be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6c2:	f7f4 fa2f 	bl	8000b24 <__aeabi_dcmpge>
 800c6c6:	9e01      	ldr	r6, [sp, #4]
 800c6c8:	4637      	mov	r7, r6
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	f040 8243 	bne.w	800cb56 <_dtoa_r+0x956>
 800c6d0:	9d00      	ldr	r5, [sp, #0]
 800c6d2:	2331      	movs	r3, #49	; 0x31
 800c6d4:	f805 3b01 	strb.w	r3, [r5], #1
 800c6d8:	f10a 0a01 	add.w	sl, sl, #1
 800c6dc:	e23f      	b.n	800cb5e <_dtoa_r+0x95e>
 800c6de:	07f2      	lsls	r2, r6, #31
 800c6e0:	d505      	bpl.n	800c6ee <_dtoa_r+0x4ee>
 800c6e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6e6:	f7f3 ff97 	bl	8000618 <__aeabi_dmul>
 800c6ea:	3501      	adds	r5, #1
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	1076      	asrs	r6, r6, #1
 800c6f0:	3708      	adds	r7, #8
 800c6f2:	e76c      	b.n	800c5ce <_dtoa_r+0x3ce>
 800c6f4:	2502      	movs	r5, #2
 800c6f6:	e76f      	b.n	800c5d8 <_dtoa_r+0x3d8>
 800c6f8:	9b01      	ldr	r3, [sp, #4]
 800c6fa:	f8cd a01c 	str.w	sl, [sp, #28]
 800c6fe:	930c      	str	r3, [sp, #48]	; 0x30
 800c700:	e78d      	b.n	800c61e <_dtoa_r+0x41e>
 800c702:	9900      	ldr	r1, [sp, #0]
 800c704:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c706:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c708:	4b4e      	ldr	r3, [pc, #312]	; (800c844 <_dtoa_r+0x644>)
 800c70a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c70e:	4401      	add	r1, r0
 800c710:	9102      	str	r1, [sp, #8]
 800c712:	9908      	ldr	r1, [sp, #32]
 800c714:	eeb0 8a47 	vmov.f32	s16, s14
 800c718:	eef0 8a67 	vmov.f32	s17, s15
 800c71c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c720:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c724:	2900      	cmp	r1, #0
 800c726:	d045      	beq.n	800c7b4 <_dtoa_r+0x5b4>
 800c728:	494c      	ldr	r1, [pc, #304]	; (800c85c <_dtoa_r+0x65c>)
 800c72a:	2000      	movs	r0, #0
 800c72c:	f7f4 f89e 	bl	800086c <__aeabi_ddiv>
 800c730:	ec53 2b18 	vmov	r2, r3, d8
 800c734:	f7f3 fdb8 	bl	80002a8 <__aeabi_dsub>
 800c738:	9d00      	ldr	r5, [sp, #0]
 800c73a:	ec41 0b18 	vmov	d8, r0, r1
 800c73e:	4639      	mov	r1, r7
 800c740:	4630      	mov	r0, r6
 800c742:	f7f4 fa19 	bl	8000b78 <__aeabi_d2iz>
 800c746:	900c      	str	r0, [sp, #48]	; 0x30
 800c748:	f7f3 fefc 	bl	8000544 <__aeabi_i2d>
 800c74c:	4602      	mov	r2, r0
 800c74e:	460b      	mov	r3, r1
 800c750:	4630      	mov	r0, r6
 800c752:	4639      	mov	r1, r7
 800c754:	f7f3 fda8 	bl	80002a8 <__aeabi_dsub>
 800c758:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c75a:	3330      	adds	r3, #48	; 0x30
 800c75c:	f805 3b01 	strb.w	r3, [r5], #1
 800c760:	ec53 2b18 	vmov	r2, r3, d8
 800c764:	4606      	mov	r6, r0
 800c766:	460f      	mov	r7, r1
 800c768:	f7f4 f9c8 	bl	8000afc <__aeabi_dcmplt>
 800c76c:	2800      	cmp	r0, #0
 800c76e:	d165      	bne.n	800c83c <_dtoa_r+0x63c>
 800c770:	4632      	mov	r2, r6
 800c772:	463b      	mov	r3, r7
 800c774:	4935      	ldr	r1, [pc, #212]	; (800c84c <_dtoa_r+0x64c>)
 800c776:	2000      	movs	r0, #0
 800c778:	f7f3 fd96 	bl	80002a8 <__aeabi_dsub>
 800c77c:	ec53 2b18 	vmov	r2, r3, d8
 800c780:	f7f4 f9bc 	bl	8000afc <__aeabi_dcmplt>
 800c784:	2800      	cmp	r0, #0
 800c786:	f040 80b9 	bne.w	800c8fc <_dtoa_r+0x6fc>
 800c78a:	9b02      	ldr	r3, [sp, #8]
 800c78c:	429d      	cmp	r5, r3
 800c78e:	f43f af75 	beq.w	800c67c <_dtoa_r+0x47c>
 800c792:	4b2f      	ldr	r3, [pc, #188]	; (800c850 <_dtoa_r+0x650>)
 800c794:	ec51 0b18 	vmov	r0, r1, d8
 800c798:	2200      	movs	r2, #0
 800c79a:	f7f3 ff3d 	bl	8000618 <__aeabi_dmul>
 800c79e:	4b2c      	ldr	r3, [pc, #176]	; (800c850 <_dtoa_r+0x650>)
 800c7a0:	ec41 0b18 	vmov	d8, r0, r1
 800c7a4:	2200      	movs	r2, #0
 800c7a6:	4630      	mov	r0, r6
 800c7a8:	4639      	mov	r1, r7
 800c7aa:	f7f3 ff35 	bl	8000618 <__aeabi_dmul>
 800c7ae:	4606      	mov	r6, r0
 800c7b0:	460f      	mov	r7, r1
 800c7b2:	e7c4      	b.n	800c73e <_dtoa_r+0x53e>
 800c7b4:	ec51 0b17 	vmov	r0, r1, d7
 800c7b8:	f7f3 ff2e 	bl	8000618 <__aeabi_dmul>
 800c7bc:	9b02      	ldr	r3, [sp, #8]
 800c7be:	9d00      	ldr	r5, [sp, #0]
 800c7c0:	930c      	str	r3, [sp, #48]	; 0x30
 800c7c2:	ec41 0b18 	vmov	d8, r0, r1
 800c7c6:	4639      	mov	r1, r7
 800c7c8:	4630      	mov	r0, r6
 800c7ca:	f7f4 f9d5 	bl	8000b78 <__aeabi_d2iz>
 800c7ce:	9011      	str	r0, [sp, #68]	; 0x44
 800c7d0:	f7f3 feb8 	bl	8000544 <__aeabi_i2d>
 800c7d4:	4602      	mov	r2, r0
 800c7d6:	460b      	mov	r3, r1
 800c7d8:	4630      	mov	r0, r6
 800c7da:	4639      	mov	r1, r7
 800c7dc:	f7f3 fd64 	bl	80002a8 <__aeabi_dsub>
 800c7e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c7e2:	3330      	adds	r3, #48	; 0x30
 800c7e4:	f805 3b01 	strb.w	r3, [r5], #1
 800c7e8:	9b02      	ldr	r3, [sp, #8]
 800c7ea:	429d      	cmp	r5, r3
 800c7ec:	4606      	mov	r6, r0
 800c7ee:	460f      	mov	r7, r1
 800c7f0:	f04f 0200 	mov.w	r2, #0
 800c7f4:	d134      	bne.n	800c860 <_dtoa_r+0x660>
 800c7f6:	4b19      	ldr	r3, [pc, #100]	; (800c85c <_dtoa_r+0x65c>)
 800c7f8:	ec51 0b18 	vmov	r0, r1, d8
 800c7fc:	f7f3 fd56 	bl	80002ac <__adddf3>
 800c800:	4602      	mov	r2, r0
 800c802:	460b      	mov	r3, r1
 800c804:	4630      	mov	r0, r6
 800c806:	4639      	mov	r1, r7
 800c808:	f7f4 f996 	bl	8000b38 <__aeabi_dcmpgt>
 800c80c:	2800      	cmp	r0, #0
 800c80e:	d175      	bne.n	800c8fc <_dtoa_r+0x6fc>
 800c810:	ec53 2b18 	vmov	r2, r3, d8
 800c814:	4911      	ldr	r1, [pc, #68]	; (800c85c <_dtoa_r+0x65c>)
 800c816:	2000      	movs	r0, #0
 800c818:	f7f3 fd46 	bl	80002a8 <__aeabi_dsub>
 800c81c:	4602      	mov	r2, r0
 800c81e:	460b      	mov	r3, r1
 800c820:	4630      	mov	r0, r6
 800c822:	4639      	mov	r1, r7
 800c824:	f7f4 f96a 	bl	8000afc <__aeabi_dcmplt>
 800c828:	2800      	cmp	r0, #0
 800c82a:	f43f af27 	beq.w	800c67c <_dtoa_r+0x47c>
 800c82e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c830:	1e6b      	subs	r3, r5, #1
 800c832:	930c      	str	r3, [sp, #48]	; 0x30
 800c834:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c838:	2b30      	cmp	r3, #48	; 0x30
 800c83a:	d0f8      	beq.n	800c82e <_dtoa_r+0x62e>
 800c83c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c840:	e04a      	b.n	800c8d8 <_dtoa_r+0x6d8>
 800c842:	bf00      	nop
 800c844:	08010558 	.word	0x08010558
 800c848:	08010530 	.word	0x08010530
 800c84c:	3ff00000 	.word	0x3ff00000
 800c850:	40240000 	.word	0x40240000
 800c854:	401c0000 	.word	0x401c0000
 800c858:	40140000 	.word	0x40140000
 800c85c:	3fe00000 	.word	0x3fe00000
 800c860:	4baf      	ldr	r3, [pc, #700]	; (800cb20 <_dtoa_r+0x920>)
 800c862:	f7f3 fed9 	bl	8000618 <__aeabi_dmul>
 800c866:	4606      	mov	r6, r0
 800c868:	460f      	mov	r7, r1
 800c86a:	e7ac      	b.n	800c7c6 <_dtoa_r+0x5c6>
 800c86c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c870:	9d00      	ldr	r5, [sp, #0]
 800c872:	4642      	mov	r2, r8
 800c874:	464b      	mov	r3, r9
 800c876:	4630      	mov	r0, r6
 800c878:	4639      	mov	r1, r7
 800c87a:	f7f3 fff7 	bl	800086c <__aeabi_ddiv>
 800c87e:	f7f4 f97b 	bl	8000b78 <__aeabi_d2iz>
 800c882:	9002      	str	r0, [sp, #8]
 800c884:	f7f3 fe5e 	bl	8000544 <__aeabi_i2d>
 800c888:	4642      	mov	r2, r8
 800c88a:	464b      	mov	r3, r9
 800c88c:	f7f3 fec4 	bl	8000618 <__aeabi_dmul>
 800c890:	4602      	mov	r2, r0
 800c892:	460b      	mov	r3, r1
 800c894:	4630      	mov	r0, r6
 800c896:	4639      	mov	r1, r7
 800c898:	f7f3 fd06 	bl	80002a8 <__aeabi_dsub>
 800c89c:	9e02      	ldr	r6, [sp, #8]
 800c89e:	9f01      	ldr	r7, [sp, #4]
 800c8a0:	3630      	adds	r6, #48	; 0x30
 800c8a2:	f805 6b01 	strb.w	r6, [r5], #1
 800c8a6:	9e00      	ldr	r6, [sp, #0]
 800c8a8:	1bae      	subs	r6, r5, r6
 800c8aa:	42b7      	cmp	r7, r6
 800c8ac:	4602      	mov	r2, r0
 800c8ae:	460b      	mov	r3, r1
 800c8b0:	d137      	bne.n	800c922 <_dtoa_r+0x722>
 800c8b2:	f7f3 fcfb 	bl	80002ac <__adddf3>
 800c8b6:	4642      	mov	r2, r8
 800c8b8:	464b      	mov	r3, r9
 800c8ba:	4606      	mov	r6, r0
 800c8bc:	460f      	mov	r7, r1
 800c8be:	f7f4 f93b 	bl	8000b38 <__aeabi_dcmpgt>
 800c8c2:	b9c8      	cbnz	r0, 800c8f8 <_dtoa_r+0x6f8>
 800c8c4:	4642      	mov	r2, r8
 800c8c6:	464b      	mov	r3, r9
 800c8c8:	4630      	mov	r0, r6
 800c8ca:	4639      	mov	r1, r7
 800c8cc:	f7f4 f90c 	bl	8000ae8 <__aeabi_dcmpeq>
 800c8d0:	b110      	cbz	r0, 800c8d8 <_dtoa_r+0x6d8>
 800c8d2:	9b02      	ldr	r3, [sp, #8]
 800c8d4:	07d9      	lsls	r1, r3, #31
 800c8d6:	d40f      	bmi.n	800c8f8 <_dtoa_r+0x6f8>
 800c8d8:	4620      	mov	r0, r4
 800c8da:	4659      	mov	r1, fp
 800c8dc:	f000 fc0c 	bl	800d0f8 <_Bfree>
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	702b      	strb	r3, [r5, #0]
 800c8e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c8e6:	f10a 0001 	add.w	r0, sl, #1
 800c8ea:	6018      	str	r0, [r3, #0]
 800c8ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	f43f acd8 	beq.w	800c2a4 <_dtoa_r+0xa4>
 800c8f4:	601d      	str	r5, [r3, #0]
 800c8f6:	e4d5      	b.n	800c2a4 <_dtoa_r+0xa4>
 800c8f8:	f8cd a01c 	str.w	sl, [sp, #28]
 800c8fc:	462b      	mov	r3, r5
 800c8fe:	461d      	mov	r5, r3
 800c900:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c904:	2a39      	cmp	r2, #57	; 0x39
 800c906:	d108      	bne.n	800c91a <_dtoa_r+0x71a>
 800c908:	9a00      	ldr	r2, [sp, #0]
 800c90a:	429a      	cmp	r2, r3
 800c90c:	d1f7      	bne.n	800c8fe <_dtoa_r+0x6fe>
 800c90e:	9a07      	ldr	r2, [sp, #28]
 800c910:	9900      	ldr	r1, [sp, #0]
 800c912:	3201      	adds	r2, #1
 800c914:	9207      	str	r2, [sp, #28]
 800c916:	2230      	movs	r2, #48	; 0x30
 800c918:	700a      	strb	r2, [r1, #0]
 800c91a:	781a      	ldrb	r2, [r3, #0]
 800c91c:	3201      	adds	r2, #1
 800c91e:	701a      	strb	r2, [r3, #0]
 800c920:	e78c      	b.n	800c83c <_dtoa_r+0x63c>
 800c922:	4b7f      	ldr	r3, [pc, #508]	; (800cb20 <_dtoa_r+0x920>)
 800c924:	2200      	movs	r2, #0
 800c926:	f7f3 fe77 	bl	8000618 <__aeabi_dmul>
 800c92a:	2200      	movs	r2, #0
 800c92c:	2300      	movs	r3, #0
 800c92e:	4606      	mov	r6, r0
 800c930:	460f      	mov	r7, r1
 800c932:	f7f4 f8d9 	bl	8000ae8 <__aeabi_dcmpeq>
 800c936:	2800      	cmp	r0, #0
 800c938:	d09b      	beq.n	800c872 <_dtoa_r+0x672>
 800c93a:	e7cd      	b.n	800c8d8 <_dtoa_r+0x6d8>
 800c93c:	9a08      	ldr	r2, [sp, #32]
 800c93e:	2a00      	cmp	r2, #0
 800c940:	f000 80c4 	beq.w	800cacc <_dtoa_r+0x8cc>
 800c944:	9a05      	ldr	r2, [sp, #20]
 800c946:	2a01      	cmp	r2, #1
 800c948:	f300 80a8 	bgt.w	800ca9c <_dtoa_r+0x89c>
 800c94c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c94e:	2a00      	cmp	r2, #0
 800c950:	f000 80a0 	beq.w	800ca94 <_dtoa_r+0x894>
 800c954:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c958:	9e06      	ldr	r6, [sp, #24]
 800c95a:	4645      	mov	r5, r8
 800c95c:	9a04      	ldr	r2, [sp, #16]
 800c95e:	2101      	movs	r1, #1
 800c960:	441a      	add	r2, r3
 800c962:	4620      	mov	r0, r4
 800c964:	4498      	add	r8, r3
 800c966:	9204      	str	r2, [sp, #16]
 800c968:	f000 fc82 	bl	800d270 <__i2b>
 800c96c:	4607      	mov	r7, r0
 800c96e:	2d00      	cmp	r5, #0
 800c970:	dd0b      	ble.n	800c98a <_dtoa_r+0x78a>
 800c972:	9b04      	ldr	r3, [sp, #16]
 800c974:	2b00      	cmp	r3, #0
 800c976:	dd08      	ble.n	800c98a <_dtoa_r+0x78a>
 800c978:	42ab      	cmp	r3, r5
 800c97a:	9a04      	ldr	r2, [sp, #16]
 800c97c:	bfa8      	it	ge
 800c97e:	462b      	movge	r3, r5
 800c980:	eba8 0803 	sub.w	r8, r8, r3
 800c984:	1aed      	subs	r5, r5, r3
 800c986:	1ad3      	subs	r3, r2, r3
 800c988:	9304      	str	r3, [sp, #16]
 800c98a:	9b06      	ldr	r3, [sp, #24]
 800c98c:	b1fb      	cbz	r3, 800c9ce <_dtoa_r+0x7ce>
 800c98e:	9b08      	ldr	r3, [sp, #32]
 800c990:	2b00      	cmp	r3, #0
 800c992:	f000 809f 	beq.w	800cad4 <_dtoa_r+0x8d4>
 800c996:	2e00      	cmp	r6, #0
 800c998:	dd11      	ble.n	800c9be <_dtoa_r+0x7be>
 800c99a:	4639      	mov	r1, r7
 800c99c:	4632      	mov	r2, r6
 800c99e:	4620      	mov	r0, r4
 800c9a0:	f000 fd22 	bl	800d3e8 <__pow5mult>
 800c9a4:	465a      	mov	r2, fp
 800c9a6:	4601      	mov	r1, r0
 800c9a8:	4607      	mov	r7, r0
 800c9aa:	4620      	mov	r0, r4
 800c9ac:	f000 fc76 	bl	800d29c <__multiply>
 800c9b0:	4659      	mov	r1, fp
 800c9b2:	9007      	str	r0, [sp, #28]
 800c9b4:	4620      	mov	r0, r4
 800c9b6:	f000 fb9f 	bl	800d0f8 <_Bfree>
 800c9ba:	9b07      	ldr	r3, [sp, #28]
 800c9bc:	469b      	mov	fp, r3
 800c9be:	9b06      	ldr	r3, [sp, #24]
 800c9c0:	1b9a      	subs	r2, r3, r6
 800c9c2:	d004      	beq.n	800c9ce <_dtoa_r+0x7ce>
 800c9c4:	4659      	mov	r1, fp
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	f000 fd0e 	bl	800d3e8 <__pow5mult>
 800c9cc:	4683      	mov	fp, r0
 800c9ce:	2101      	movs	r1, #1
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	f000 fc4d 	bl	800d270 <__i2b>
 800c9d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	4606      	mov	r6, r0
 800c9dc:	dd7c      	ble.n	800cad8 <_dtoa_r+0x8d8>
 800c9de:	461a      	mov	r2, r3
 800c9e0:	4601      	mov	r1, r0
 800c9e2:	4620      	mov	r0, r4
 800c9e4:	f000 fd00 	bl	800d3e8 <__pow5mult>
 800c9e8:	9b05      	ldr	r3, [sp, #20]
 800c9ea:	2b01      	cmp	r3, #1
 800c9ec:	4606      	mov	r6, r0
 800c9ee:	dd76      	ble.n	800cade <_dtoa_r+0x8de>
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	9306      	str	r3, [sp, #24]
 800c9f4:	6933      	ldr	r3, [r6, #16]
 800c9f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c9fa:	6918      	ldr	r0, [r3, #16]
 800c9fc:	f000 fbe8 	bl	800d1d0 <__hi0bits>
 800ca00:	f1c0 0020 	rsb	r0, r0, #32
 800ca04:	9b04      	ldr	r3, [sp, #16]
 800ca06:	4418      	add	r0, r3
 800ca08:	f010 001f 	ands.w	r0, r0, #31
 800ca0c:	f000 8086 	beq.w	800cb1c <_dtoa_r+0x91c>
 800ca10:	f1c0 0320 	rsb	r3, r0, #32
 800ca14:	2b04      	cmp	r3, #4
 800ca16:	dd7f      	ble.n	800cb18 <_dtoa_r+0x918>
 800ca18:	f1c0 001c 	rsb	r0, r0, #28
 800ca1c:	9b04      	ldr	r3, [sp, #16]
 800ca1e:	4403      	add	r3, r0
 800ca20:	4480      	add	r8, r0
 800ca22:	4405      	add	r5, r0
 800ca24:	9304      	str	r3, [sp, #16]
 800ca26:	f1b8 0f00 	cmp.w	r8, #0
 800ca2a:	dd05      	ble.n	800ca38 <_dtoa_r+0x838>
 800ca2c:	4659      	mov	r1, fp
 800ca2e:	4642      	mov	r2, r8
 800ca30:	4620      	mov	r0, r4
 800ca32:	f000 fd33 	bl	800d49c <__lshift>
 800ca36:	4683      	mov	fp, r0
 800ca38:	9b04      	ldr	r3, [sp, #16]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	dd05      	ble.n	800ca4a <_dtoa_r+0x84a>
 800ca3e:	4631      	mov	r1, r6
 800ca40:	461a      	mov	r2, r3
 800ca42:	4620      	mov	r0, r4
 800ca44:	f000 fd2a 	bl	800d49c <__lshift>
 800ca48:	4606      	mov	r6, r0
 800ca4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d069      	beq.n	800cb24 <_dtoa_r+0x924>
 800ca50:	4631      	mov	r1, r6
 800ca52:	4658      	mov	r0, fp
 800ca54:	f000 fd8e 	bl	800d574 <__mcmp>
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	da63      	bge.n	800cb24 <_dtoa_r+0x924>
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	4659      	mov	r1, fp
 800ca60:	220a      	movs	r2, #10
 800ca62:	4620      	mov	r0, r4
 800ca64:	f000 fb6a 	bl	800d13c <__multadd>
 800ca68:	9b08      	ldr	r3, [sp, #32]
 800ca6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca6e:	4683      	mov	fp, r0
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	f000 818f 	beq.w	800cd94 <_dtoa_r+0xb94>
 800ca76:	4639      	mov	r1, r7
 800ca78:	2300      	movs	r3, #0
 800ca7a:	220a      	movs	r2, #10
 800ca7c:	4620      	mov	r0, r4
 800ca7e:	f000 fb5d 	bl	800d13c <__multadd>
 800ca82:	f1b9 0f00 	cmp.w	r9, #0
 800ca86:	4607      	mov	r7, r0
 800ca88:	f300 808e 	bgt.w	800cba8 <_dtoa_r+0x9a8>
 800ca8c:	9b05      	ldr	r3, [sp, #20]
 800ca8e:	2b02      	cmp	r3, #2
 800ca90:	dc50      	bgt.n	800cb34 <_dtoa_r+0x934>
 800ca92:	e089      	b.n	800cba8 <_dtoa_r+0x9a8>
 800ca94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ca96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ca9a:	e75d      	b.n	800c958 <_dtoa_r+0x758>
 800ca9c:	9b01      	ldr	r3, [sp, #4]
 800ca9e:	1e5e      	subs	r6, r3, #1
 800caa0:	9b06      	ldr	r3, [sp, #24]
 800caa2:	42b3      	cmp	r3, r6
 800caa4:	bfbf      	itttt	lt
 800caa6:	9b06      	ldrlt	r3, [sp, #24]
 800caa8:	9606      	strlt	r6, [sp, #24]
 800caaa:	1af2      	sublt	r2, r6, r3
 800caac:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800caae:	bfb6      	itet	lt
 800cab0:	189b      	addlt	r3, r3, r2
 800cab2:	1b9e      	subge	r6, r3, r6
 800cab4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800cab6:	9b01      	ldr	r3, [sp, #4]
 800cab8:	bfb8      	it	lt
 800caba:	2600      	movlt	r6, #0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	bfb5      	itete	lt
 800cac0:	eba8 0503 	sublt.w	r5, r8, r3
 800cac4:	9b01      	ldrge	r3, [sp, #4]
 800cac6:	2300      	movlt	r3, #0
 800cac8:	4645      	movge	r5, r8
 800caca:	e747      	b.n	800c95c <_dtoa_r+0x75c>
 800cacc:	9e06      	ldr	r6, [sp, #24]
 800cace:	9f08      	ldr	r7, [sp, #32]
 800cad0:	4645      	mov	r5, r8
 800cad2:	e74c      	b.n	800c96e <_dtoa_r+0x76e>
 800cad4:	9a06      	ldr	r2, [sp, #24]
 800cad6:	e775      	b.n	800c9c4 <_dtoa_r+0x7c4>
 800cad8:	9b05      	ldr	r3, [sp, #20]
 800cada:	2b01      	cmp	r3, #1
 800cadc:	dc18      	bgt.n	800cb10 <_dtoa_r+0x910>
 800cade:	9b02      	ldr	r3, [sp, #8]
 800cae0:	b9b3      	cbnz	r3, 800cb10 <_dtoa_r+0x910>
 800cae2:	9b03      	ldr	r3, [sp, #12]
 800cae4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cae8:	b9a3      	cbnz	r3, 800cb14 <_dtoa_r+0x914>
 800caea:	9b03      	ldr	r3, [sp, #12]
 800caec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800caf0:	0d1b      	lsrs	r3, r3, #20
 800caf2:	051b      	lsls	r3, r3, #20
 800caf4:	b12b      	cbz	r3, 800cb02 <_dtoa_r+0x902>
 800caf6:	9b04      	ldr	r3, [sp, #16]
 800caf8:	3301      	adds	r3, #1
 800cafa:	9304      	str	r3, [sp, #16]
 800cafc:	f108 0801 	add.w	r8, r8, #1
 800cb00:	2301      	movs	r3, #1
 800cb02:	9306      	str	r3, [sp, #24]
 800cb04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	f47f af74 	bne.w	800c9f4 <_dtoa_r+0x7f4>
 800cb0c:	2001      	movs	r0, #1
 800cb0e:	e779      	b.n	800ca04 <_dtoa_r+0x804>
 800cb10:	2300      	movs	r3, #0
 800cb12:	e7f6      	b.n	800cb02 <_dtoa_r+0x902>
 800cb14:	9b02      	ldr	r3, [sp, #8]
 800cb16:	e7f4      	b.n	800cb02 <_dtoa_r+0x902>
 800cb18:	d085      	beq.n	800ca26 <_dtoa_r+0x826>
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	301c      	adds	r0, #28
 800cb1e:	e77d      	b.n	800ca1c <_dtoa_r+0x81c>
 800cb20:	40240000 	.word	0x40240000
 800cb24:	9b01      	ldr	r3, [sp, #4]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	dc38      	bgt.n	800cb9c <_dtoa_r+0x99c>
 800cb2a:	9b05      	ldr	r3, [sp, #20]
 800cb2c:	2b02      	cmp	r3, #2
 800cb2e:	dd35      	ble.n	800cb9c <_dtoa_r+0x99c>
 800cb30:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800cb34:	f1b9 0f00 	cmp.w	r9, #0
 800cb38:	d10d      	bne.n	800cb56 <_dtoa_r+0x956>
 800cb3a:	4631      	mov	r1, r6
 800cb3c:	464b      	mov	r3, r9
 800cb3e:	2205      	movs	r2, #5
 800cb40:	4620      	mov	r0, r4
 800cb42:	f000 fafb 	bl	800d13c <__multadd>
 800cb46:	4601      	mov	r1, r0
 800cb48:	4606      	mov	r6, r0
 800cb4a:	4658      	mov	r0, fp
 800cb4c:	f000 fd12 	bl	800d574 <__mcmp>
 800cb50:	2800      	cmp	r0, #0
 800cb52:	f73f adbd 	bgt.w	800c6d0 <_dtoa_r+0x4d0>
 800cb56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb58:	9d00      	ldr	r5, [sp, #0]
 800cb5a:	ea6f 0a03 	mvn.w	sl, r3
 800cb5e:	f04f 0800 	mov.w	r8, #0
 800cb62:	4631      	mov	r1, r6
 800cb64:	4620      	mov	r0, r4
 800cb66:	f000 fac7 	bl	800d0f8 <_Bfree>
 800cb6a:	2f00      	cmp	r7, #0
 800cb6c:	f43f aeb4 	beq.w	800c8d8 <_dtoa_r+0x6d8>
 800cb70:	f1b8 0f00 	cmp.w	r8, #0
 800cb74:	d005      	beq.n	800cb82 <_dtoa_r+0x982>
 800cb76:	45b8      	cmp	r8, r7
 800cb78:	d003      	beq.n	800cb82 <_dtoa_r+0x982>
 800cb7a:	4641      	mov	r1, r8
 800cb7c:	4620      	mov	r0, r4
 800cb7e:	f000 fabb 	bl	800d0f8 <_Bfree>
 800cb82:	4639      	mov	r1, r7
 800cb84:	4620      	mov	r0, r4
 800cb86:	f000 fab7 	bl	800d0f8 <_Bfree>
 800cb8a:	e6a5      	b.n	800c8d8 <_dtoa_r+0x6d8>
 800cb8c:	2600      	movs	r6, #0
 800cb8e:	4637      	mov	r7, r6
 800cb90:	e7e1      	b.n	800cb56 <_dtoa_r+0x956>
 800cb92:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cb94:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800cb98:	4637      	mov	r7, r6
 800cb9a:	e599      	b.n	800c6d0 <_dtoa_r+0x4d0>
 800cb9c:	9b08      	ldr	r3, [sp, #32]
 800cb9e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	f000 80fd 	beq.w	800cda2 <_dtoa_r+0xba2>
 800cba8:	2d00      	cmp	r5, #0
 800cbaa:	dd05      	ble.n	800cbb8 <_dtoa_r+0x9b8>
 800cbac:	4639      	mov	r1, r7
 800cbae:	462a      	mov	r2, r5
 800cbb0:	4620      	mov	r0, r4
 800cbb2:	f000 fc73 	bl	800d49c <__lshift>
 800cbb6:	4607      	mov	r7, r0
 800cbb8:	9b06      	ldr	r3, [sp, #24]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d05c      	beq.n	800cc78 <_dtoa_r+0xa78>
 800cbbe:	6879      	ldr	r1, [r7, #4]
 800cbc0:	4620      	mov	r0, r4
 800cbc2:	f000 fa59 	bl	800d078 <_Balloc>
 800cbc6:	4605      	mov	r5, r0
 800cbc8:	b928      	cbnz	r0, 800cbd6 <_dtoa_r+0x9d6>
 800cbca:	4b80      	ldr	r3, [pc, #512]	; (800cdcc <_dtoa_r+0xbcc>)
 800cbcc:	4602      	mov	r2, r0
 800cbce:	f240 21ea 	movw	r1, #746	; 0x2ea
 800cbd2:	f7ff bb2e 	b.w	800c232 <_dtoa_r+0x32>
 800cbd6:	693a      	ldr	r2, [r7, #16]
 800cbd8:	3202      	adds	r2, #2
 800cbda:	0092      	lsls	r2, r2, #2
 800cbdc:	f107 010c 	add.w	r1, r7, #12
 800cbe0:	300c      	adds	r0, #12
 800cbe2:	f7fe fb76 	bl	800b2d2 <memcpy>
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	4629      	mov	r1, r5
 800cbea:	4620      	mov	r0, r4
 800cbec:	f000 fc56 	bl	800d49c <__lshift>
 800cbf0:	9b00      	ldr	r3, [sp, #0]
 800cbf2:	3301      	adds	r3, #1
 800cbf4:	9301      	str	r3, [sp, #4]
 800cbf6:	9b00      	ldr	r3, [sp, #0]
 800cbf8:	444b      	add	r3, r9
 800cbfa:	9307      	str	r3, [sp, #28]
 800cbfc:	9b02      	ldr	r3, [sp, #8]
 800cbfe:	f003 0301 	and.w	r3, r3, #1
 800cc02:	46b8      	mov	r8, r7
 800cc04:	9306      	str	r3, [sp, #24]
 800cc06:	4607      	mov	r7, r0
 800cc08:	9b01      	ldr	r3, [sp, #4]
 800cc0a:	4631      	mov	r1, r6
 800cc0c:	3b01      	subs	r3, #1
 800cc0e:	4658      	mov	r0, fp
 800cc10:	9302      	str	r3, [sp, #8]
 800cc12:	f7ff fa67 	bl	800c0e4 <quorem>
 800cc16:	4603      	mov	r3, r0
 800cc18:	3330      	adds	r3, #48	; 0x30
 800cc1a:	9004      	str	r0, [sp, #16]
 800cc1c:	4641      	mov	r1, r8
 800cc1e:	4658      	mov	r0, fp
 800cc20:	9308      	str	r3, [sp, #32]
 800cc22:	f000 fca7 	bl	800d574 <__mcmp>
 800cc26:	463a      	mov	r2, r7
 800cc28:	4681      	mov	r9, r0
 800cc2a:	4631      	mov	r1, r6
 800cc2c:	4620      	mov	r0, r4
 800cc2e:	f000 fcbd 	bl	800d5ac <__mdiff>
 800cc32:	68c2      	ldr	r2, [r0, #12]
 800cc34:	9b08      	ldr	r3, [sp, #32]
 800cc36:	4605      	mov	r5, r0
 800cc38:	bb02      	cbnz	r2, 800cc7c <_dtoa_r+0xa7c>
 800cc3a:	4601      	mov	r1, r0
 800cc3c:	4658      	mov	r0, fp
 800cc3e:	f000 fc99 	bl	800d574 <__mcmp>
 800cc42:	9b08      	ldr	r3, [sp, #32]
 800cc44:	4602      	mov	r2, r0
 800cc46:	4629      	mov	r1, r5
 800cc48:	4620      	mov	r0, r4
 800cc4a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800cc4e:	f000 fa53 	bl	800d0f8 <_Bfree>
 800cc52:	9b05      	ldr	r3, [sp, #20]
 800cc54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc56:	9d01      	ldr	r5, [sp, #4]
 800cc58:	ea43 0102 	orr.w	r1, r3, r2
 800cc5c:	9b06      	ldr	r3, [sp, #24]
 800cc5e:	430b      	orrs	r3, r1
 800cc60:	9b08      	ldr	r3, [sp, #32]
 800cc62:	d10d      	bne.n	800cc80 <_dtoa_r+0xa80>
 800cc64:	2b39      	cmp	r3, #57	; 0x39
 800cc66:	d029      	beq.n	800ccbc <_dtoa_r+0xabc>
 800cc68:	f1b9 0f00 	cmp.w	r9, #0
 800cc6c:	dd01      	ble.n	800cc72 <_dtoa_r+0xa72>
 800cc6e:	9b04      	ldr	r3, [sp, #16]
 800cc70:	3331      	adds	r3, #49	; 0x31
 800cc72:	9a02      	ldr	r2, [sp, #8]
 800cc74:	7013      	strb	r3, [r2, #0]
 800cc76:	e774      	b.n	800cb62 <_dtoa_r+0x962>
 800cc78:	4638      	mov	r0, r7
 800cc7a:	e7b9      	b.n	800cbf0 <_dtoa_r+0x9f0>
 800cc7c:	2201      	movs	r2, #1
 800cc7e:	e7e2      	b.n	800cc46 <_dtoa_r+0xa46>
 800cc80:	f1b9 0f00 	cmp.w	r9, #0
 800cc84:	db06      	blt.n	800cc94 <_dtoa_r+0xa94>
 800cc86:	9905      	ldr	r1, [sp, #20]
 800cc88:	ea41 0909 	orr.w	r9, r1, r9
 800cc8c:	9906      	ldr	r1, [sp, #24]
 800cc8e:	ea59 0101 	orrs.w	r1, r9, r1
 800cc92:	d120      	bne.n	800ccd6 <_dtoa_r+0xad6>
 800cc94:	2a00      	cmp	r2, #0
 800cc96:	ddec      	ble.n	800cc72 <_dtoa_r+0xa72>
 800cc98:	4659      	mov	r1, fp
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	4620      	mov	r0, r4
 800cc9e:	9301      	str	r3, [sp, #4]
 800cca0:	f000 fbfc 	bl	800d49c <__lshift>
 800cca4:	4631      	mov	r1, r6
 800cca6:	4683      	mov	fp, r0
 800cca8:	f000 fc64 	bl	800d574 <__mcmp>
 800ccac:	2800      	cmp	r0, #0
 800ccae:	9b01      	ldr	r3, [sp, #4]
 800ccb0:	dc02      	bgt.n	800ccb8 <_dtoa_r+0xab8>
 800ccb2:	d1de      	bne.n	800cc72 <_dtoa_r+0xa72>
 800ccb4:	07da      	lsls	r2, r3, #31
 800ccb6:	d5dc      	bpl.n	800cc72 <_dtoa_r+0xa72>
 800ccb8:	2b39      	cmp	r3, #57	; 0x39
 800ccba:	d1d8      	bne.n	800cc6e <_dtoa_r+0xa6e>
 800ccbc:	9a02      	ldr	r2, [sp, #8]
 800ccbe:	2339      	movs	r3, #57	; 0x39
 800ccc0:	7013      	strb	r3, [r2, #0]
 800ccc2:	462b      	mov	r3, r5
 800ccc4:	461d      	mov	r5, r3
 800ccc6:	3b01      	subs	r3, #1
 800ccc8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cccc:	2a39      	cmp	r2, #57	; 0x39
 800ccce:	d050      	beq.n	800cd72 <_dtoa_r+0xb72>
 800ccd0:	3201      	adds	r2, #1
 800ccd2:	701a      	strb	r2, [r3, #0]
 800ccd4:	e745      	b.n	800cb62 <_dtoa_r+0x962>
 800ccd6:	2a00      	cmp	r2, #0
 800ccd8:	dd03      	ble.n	800cce2 <_dtoa_r+0xae2>
 800ccda:	2b39      	cmp	r3, #57	; 0x39
 800ccdc:	d0ee      	beq.n	800ccbc <_dtoa_r+0xabc>
 800ccde:	3301      	adds	r3, #1
 800cce0:	e7c7      	b.n	800cc72 <_dtoa_r+0xa72>
 800cce2:	9a01      	ldr	r2, [sp, #4]
 800cce4:	9907      	ldr	r1, [sp, #28]
 800cce6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ccea:	428a      	cmp	r2, r1
 800ccec:	d02a      	beq.n	800cd44 <_dtoa_r+0xb44>
 800ccee:	4659      	mov	r1, fp
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	220a      	movs	r2, #10
 800ccf4:	4620      	mov	r0, r4
 800ccf6:	f000 fa21 	bl	800d13c <__multadd>
 800ccfa:	45b8      	cmp	r8, r7
 800ccfc:	4683      	mov	fp, r0
 800ccfe:	f04f 0300 	mov.w	r3, #0
 800cd02:	f04f 020a 	mov.w	r2, #10
 800cd06:	4641      	mov	r1, r8
 800cd08:	4620      	mov	r0, r4
 800cd0a:	d107      	bne.n	800cd1c <_dtoa_r+0xb1c>
 800cd0c:	f000 fa16 	bl	800d13c <__multadd>
 800cd10:	4680      	mov	r8, r0
 800cd12:	4607      	mov	r7, r0
 800cd14:	9b01      	ldr	r3, [sp, #4]
 800cd16:	3301      	adds	r3, #1
 800cd18:	9301      	str	r3, [sp, #4]
 800cd1a:	e775      	b.n	800cc08 <_dtoa_r+0xa08>
 800cd1c:	f000 fa0e 	bl	800d13c <__multadd>
 800cd20:	4639      	mov	r1, r7
 800cd22:	4680      	mov	r8, r0
 800cd24:	2300      	movs	r3, #0
 800cd26:	220a      	movs	r2, #10
 800cd28:	4620      	mov	r0, r4
 800cd2a:	f000 fa07 	bl	800d13c <__multadd>
 800cd2e:	4607      	mov	r7, r0
 800cd30:	e7f0      	b.n	800cd14 <_dtoa_r+0xb14>
 800cd32:	f1b9 0f00 	cmp.w	r9, #0
 800cd36:	9a00      	ldr	r2, [sp, #0]
 800cd38:	bfcc      	ite	gt
 800cd3a:	464d      	movgt	r5, r9
 800cd3c:	2501      	movle	r5, #1
 800cd3e:	4415      	add	r5, r2
 800cd40:	f04f 0800 	mov.w	r8, #0
 800cd44:	4659      	mov	r1, fp
 800cd46:	2201      	movs	r2, #1
 800cd48:	4620      	mov	r0, r4
 800cd4a:	9301      	str	r3, [sp, #4]
 800cd4c:	f000 fba6 	bl	800d49c <__lshift>
 800cd50:	4631      	mov	r1, r6
 800cd52:	4683      	mov	fp, r0
 800cd54:	f000 fc0e 	bl	800d574 <__mcmp>
 800cd58:	2800      	cmp	r0, #0
 800cd5a:	dcb2      	bgt.n	800ccc2 <_dtoa_r+0xac2>
 800cd5c:	d102      	bne.n	800cd64 <_dtoa_r+0xb64>
 800cd5e:	9b01      	ldr	r3, [sp, #4]
 800cd60:	07db      	lsls	r3, r3, #31
 800cd62:	d4ae      	bmi.n	800ccc2 <_dtoa_r+0xac2>
 800cd64:	462b      	mov	r3, r5
 800cd66:	461d      	mov	r5, r3
 800cd68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd6c:	2a30      	cmp	r2, #48	; 0x30
 800cd6e:	d0fa      	beq.n	800cd66 <_dtoa_r+0xb66>
 800cd70:	e6f7      	b.n	800cb62 <_dtoa_r+0x962>
 800cd72:	9a00      	ldr	r2, [sp, #0]
 800cd74:	429a      	cmp	r2, r3
 800cd76:	d1a5      	bne.n	800ccc4 <_dtoa_r+0xac4>
 800cd78:	f10a 0a01 	add.w	sl, sl, #1
 800cd7c:	2331      	movs	r3, #49	; 0x31
 800cd7e:	e779      	b.n	800cc74 <_dtoa_r+0xa74>
 800cd80:	4b13      	ldr	r3, [pc, #76]	; (800cdd0 <_dtoa_r+0xbd0>)
 800cd82:	f7ff baaf 	b.w	800c2e4 <_dtoa_r+0xe4>
 800cd86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	f47f aa86 	bne.w	800c29a <_dtoa_r+0x9a>
 800cd8e:	4b11      	ldr	r3, [pc, #68]	; (800cdd4 <_dtoa_r+0xbd4>)
 800cd90:	f7ff baa8 	b.w	800c2e4 <_dtoa_r+0xe4>
 800cd94:	f1b9 0f00 	cmp.w	r9, #0
 800cd98:	dc03      	bgt.n	800cda2 <_dtoa_r+0xba2>
 800cd9a:	9b05      	ldr	r3, [sp, #20]
 800cd9c:	2b02      	cmp	r3, #2
 800cd9e:	f73f aec9 	bgt.w	800cb34 <_dtoa_r+0x934>
 800cda2:	9d00      	ldr	r5, [sp, #0]
 800cda4:	4631      	mov	r1, r6
 800cda6:	4658      	mov	r0, fp
 800cda8:	f7ff f99c 	bl	800c0e4 <quorem>
 800cdac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800cdb0:	f805 3b01 	strb.w	r3, [r5], #1
 800cdb4:	9a00      	ldr	r2, [sp, #0]
 800cdb6:	1aaa      	subs	r2, r5, r2
 800cdb8:	4591      	cmp	r9, r2
 800cdba:	ddba      	ble.n	800cd32 <_dtoa_r+0xb32>
 800cdbc:	4659      	mov	r1, fp
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	220a      	movs	r2, #10
 800cdc2:	4620      	mov	r0, r4
 800cdc4:	f000 f9ba 	bl	800d13c <__multadd>
 800cdc8:	4683      	mov	fp, r0
 800cdca:	e7eb      	b.n	800cda4 <_dtoa_r+0xba4>
 800cdcc:	080104bb 	.word	0x080104bb
 800cdd0:	08010414 	.word	0x08010414
 800cdd4:	08010438 	.word	0x08010438

0800cdd8 <__sflush_r>:
 800cdd8:	898a      	ldrh	r2, [r1, #12]
 800cdda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdde:	4605      	mov	r5, r0
 800cde0:	0710      	lsls	r0, r2, #28
 800cde2:	460c      	mov	r4, r1
 800cde4:	d458      	bmi.n	800ce98 <__sflush_r+0xc0>
 800cde6:	684b      	ldr	r3, [r1, #4]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	dc05      	bgt.n	800cdf8 <__sflush_r+0x20>
 800cdec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	dc02      	bgt.n	800cdf8 <__sflush_r+0x20>
 800cdf2:	2000      	movs	r0, #0
 800cdf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdf8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cdfa:	2e00      	cmp	r6, #0
 800cdfc:	d0f9      	beq.n	800cdf2 <__sflush_r+0x1a>
 800cdfe:	2300      	movs	r3, #0
 800ce00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ce04:	682f      	ldr	r7, [r5, #0]
 800ce06:	602b      	str	r3, [r5, #0]
 800ce08:	d032      	beq.n	800ce70 <__sflush_r+0x98>
 800ce0a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ce0c:	89a3      	ldrh	r3, [r4, #12]
 800ce0e:	075a      	lsls	r2, r3, #29
 800ce10:	d505      	bpl.n	800ce1e <__sflush_r+0x46>
 800ce12:	6863      	ldr	r3, [r4, #4]
 800ce14:	1ac0      	subs	r0, r0, r3
 800ce16:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ce18:	b10b      	cbz	r3, 800ce1e <__sflush_r+0x46>
 800ce1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ce1c:	1ac0      	subs	r0, r0, r3
 800ce1e:	2300      	movs	r3, #0
 800ce20:	4602      	mov	r2, r0
 800ce22:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ce24:	6a21      	ldr	r1, [r4, #32]
 800ce26:	4628      	mov	r0, r5
 800ce28:	47b0      	blx	r6
 800ce2a:	1c43      	adds	r3, r0, #1
 800ce2c:	89a3      	ldrh	r3, [r4, #12]
 800ce2e:	d106      	bne.n	800ce3e <__sflush_r+0x66>
 800ce30:	6829      	ldr	r1, [r5, #0]
 800ce32:	291d      	cmp	r1, #29
 800ce34:	d82c      	bhi.n	800ce90 <__sflush_r+0xb8>
 800ce36:	4a2a      	ldr	r2, [pc, #168]	; (800cee0 <__sflush_r+0x108>)
 800ce38:	40ca      	lsrs	r2, r1
 800ce3a:	07d6      	lsls	r6, r2, #31
 800ce3c:	d528      	bpl.n	800ce90 <__sflush_r+0xb8>
 800ce3e:	2200      	movs	r2, #0
 800ce40:	6062      	str	r2, [r4, #4]
 800ce42:	04d9      	lsls	r1, r3, #19
 800ce44:	6922      	ldr	r2, [r4, #16]
 800ce46:	6022      	str	r2, [r4, #0]
 800ce48:	d504      	bpl.n	800ce54 <__sflush_r+0x7c>
 800ce4a:	1c42      	adds	r2, r0, #1
 800ce4c:	d101      	bne.n	800ce52 <__sflush_r+0x7a>
 800ce4e:	682b      	ldr	r3, [r5, #0]
 800ce50:	b903      	cbnz	r3, 800ce54 <__sflush_r+0x7c>
 800ce52:	6560      	str	r0, [r4, #84]	; 0x54
 800ce54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce56:	602f      	str	r7, [r5, #0]
 800ce58:	2900      	cmp	r1, #0
 800ce5a:	d0ca      	beq.n	800cdf2 <__sflush_r+0x1a>
 800ce5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ce60:	4299      	cmp	r1, r3
 800ce62:	d002      	beq.n	800ce6a <__sflush_r+0x92>
 800ce64:	4628      	mov	r0, r5
 800ce66:	f000 fc95 	bl	800d794 <_free_r>
 800ce6a:	2000      	movs	r0, #0
 800ce6c:	6360      	str	r0, [r4, #52]	; 0x34
 800ce6e:	e7c1      	b.n	800cdf4 <__sflush_r+0x1c>
 800ce70:	6a21      	ldr	r1, [r4, #32]
 800ce72:	2301      	movs	r3, #1
 800ce74:	4628      	mov	r0, r5
 800ce76:	47b0      	blx	r6
 800ce78:	1c41      	adds	r1, r0, #1
 800ce7a:	d1c7      	bne.n	800ce0c <__sflush_r+0x34>
 800ce7c:	682b      	ldr	r3, [r5, #0]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d0c4      	beq.n	800ce0c <__sflush_r+0x34>
 800ce82:	2b1d      	cmp	r3, #29
 800ce84:	d001      	beq.n	800ce8a <__sflush_r+0xb2>
 800ce86:	2b16      	cmp	r3, #22
 800ce88:	d101      	bne.n	800ce8e <__sflush_r+0xb6>
 800ce8a:	602f      	str	r7, [r5, #0]
 800ce8c:	e7b1      	b.n	800cdf2 <__sflush_r+0x1a>
 800ce8e:	89a3      	ldrh	r3, [r4, #12]
 800ce90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce94:	81a3      	strh	r3, [r4, #12]
 800ce96:	e7ad      	b.n	800cdf4 <__sflush_r+0x1c>
 800ce98:	690f      	ldr	r7, [r1, #16]
 800ce9a:	2f00      	cmp	r7, #0
 800ce9c:	d0a9      	beq.n	800cdf2 <__sflush_r+0x1a>
 800ce9e:	0793      	lsls	r3, r2, #30
 800cea0:	680e      	ldr	r6, [r1, #0]
 800cea2:	bf08      	it	eq
 800cea4:	694b      	ldreq	r3, [r1, #20]
 800cea6:	600f      	str	r7, [r1, #0]
 800cea8:	bf18      	it	ne
 800ceaa:	2300      	movne	r3, #0
 800ceac:	eba6 0807 	sub.w	r8, r6, r7
 800ceb0:	608b      	str	r3, [r1, #8]
 800ceb2:	f1b8 0f00 	cmp.w	r8, #0
 800ceb6:	dd9c      	ble.n	800cdf2 <__sflush_r+0x1a>
 800ceb8:	6a21      	ldr	r1, [r4, #32]
 800ceba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cebc:	4643      	mov	r3, r8
 800cebe:	463a      	mov	r2, r7
 800cec0:	4628      	mov	r0, r5
 800cec2:	47b0      	blx	r6
 800cec4:	2800      	cmp	r0, #0
 800cec6:	dc06      	bgt.n	800ced6 <__sflush_r+0xfe>
 800cec8:	89a3      	ldrh	r3, [r4, #12]
 800ceca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cece:	81a3      	strh	r3, [r4, #12]
 800ced0:	f04f 30ff 	mov.w	r0, #4294967295
 800ced4:	e78e      	b.n	800cdf4 <__sflush_r+0x1c>
 800ced6:	4407      	add	r7, r0
 800ced8:	eba8 0800 	sub.w	r8, r8, r0
 800cedc:	e7e9      	b.n	800ceb2 <__sflush_r+0xda>
 800cede:	bf00      	nop
 800cee0:	20400001 	.word	0x20400001

0800cee4 <_fflush_r>:
 800cee4:	b538      	push	{r3, r4, r5, lr}
 800cee6:	690b      	ldr	r3, [r1, #16]
 800cee8:	4605      	mov	r5, r0
 800ceea:	460c      	mov	r4, r1
 800ceec:	b913      	cbnz	r3, 800cef4 <_fflush_r+0x10>
 800ceee:	2500      	movs	r5, #0
 800cef0:	4628      	mov	r0, r5
 800cef2:	bd38      	pop	{r3, r4, r5, pc}
 800cef4:	b118      	cbz	r0, 800cefe <_fflush_r+0x1a>
 800cef6:	6983      	ldr	r3, [r0, #24]
 800cef8:	b90b      	cbnz	r3, 800cefe <_fflush_r+0x1a>
 800cefa:	f7fe f925 	bl	800b148 <__sinit>
 800cefe:	4b14      	ldr	r3, [pc, #80]	; (800cf50 <_fflush_r+0x6c>)
 800cf00:	429c      	cmp	r4, r3
 800cf02:	d11b      	bne.n	800cf3c <_fflush_r+0x58>
 800cf04:	686c      	ldr	r4, [r5, #4]
 800cf06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d0ef      	beq.n	800ceee <_fflush_r+0xa>
 800cf0e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cf10:	07d0      	lsls	r0, r2, #31
 800cf12:	d404      	bmi.n	800cf1e <_fflush_r+0x3a>
 800cf14:	0599      	lsls	r1, r3, #22
 800cf16:	d402      	bmi.n	800cf1e <_fflush_r+0x3a>
 800cf18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf1a:	f7fe f9d8 	bl	800b2ce <__retarget_lock_acquire_recursive>
 800cf1e:	4628      	mov	r0, r5
 800cf20:	4621      	mov	r1, r4
 800cf22:	f7ff ff59 	bl	800cdd8 <__sflush_r>
 800cf26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf28:	07da      	lsls	r2, r3, #31
 800cf2a:	4605      	mov	r5, r0
 800cf2c:	d4e0      	bmi.n	800cef0 <_fflush_r+0xc>
 800cf2e:	89a3      	ldrh	r3, [r4, #12]
 800cf30:	059b      	lsls	r3, r3, #22
 800cf32:	d4dd      	bmi.n	800cef0 <_fflush_r+0xc>
 800cf34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf36:	f7fe f9cb 	bl	800b2d0 <__retarget_lock_release_recursive>
 800cf3a:	e7d9      	b.n	800cef0 <_fflush_r+0xc>
 800cf3c:	4b05      	ldr	r3, [pc, #20]	; (800cf54 <_fflush_r+0x70>)
 800cf3e:	429c      	cmp	r4, r3
 800cf40:	d101      	bne.n	800cf46 <_fflush_r+0x62>
 800cf42:	68ac      	ldr	r4, [r5, #8]
 800cf44:	e7df      	b.n	800cf06 <_fflush_r+0x22>
 800cf46:	4b04      	ldr	r3, [pc, #16]	; (800cf58 <_fflush_r+0x74>)
 800cf48:	429c      	cmp	r4, r3
 800cf4a:	bf08      	it	eq
 800cf4c:	68ec      	ldreq	r4, [r5, #12]
 800cf4e:	e7da      	b.n	800cf06 <_fflush_r+0x22>
 800cf50:	080103c0 	.word	0x080103c0
 800cf54:	080103e0 	.word	0x080103e0
 800cf58:	080103a0 	.word	0x080103a0

0800cf5c <_localeconv_r>:
 800cf5c:	4800      	ldr	r0, [pc, #0]	; (800cf60 <_localeconv_r+0x4>)
 800cf5e:	4770      	bx	lr
 800cf60:	20000198 	.word	0x20000198

0800cf64 <_lseek_r>:
 800cf64:	b538      	push	{r3, r4, r5, lr}
 800cf66:	4d07      	ldr	r5, [pc, #28]	; (800cf84 <_lseek_r+0x20>)
 800cf68:	4604      	mov	r4, r0
 800cf6a:	4608      	mov	r0, r1
 800cf6c:	4611      	mov	r1, r2
 800cf6e:	2200      	movs	r2, #0
 800cf70:	602a      	str	r2, [r5, #0]
 800cf72:	461a      	mov	r2, r3
 800cf74:	f7f4 fef8 	bl	8001d68 <_lseek>
 800cf78:	1c43      	adds	r3, r0, #1
 800cf7a:	d102      	bne.n	800cf82 <_lseek_r+0x1e>
 800cf7c:	682b      	ldr	r3, [r5, #0]
 800cf7e:	b103      	cbz	r3, 800cf82 <_lseek_r+0x1e>
 800cf80:	6023      	str	r3, [r4, #0]
 800cf82:	bd38      	pop	{r3, r4, r5, pc}
 800cf84:	2000d890 	.word	0x2000d890

0800cf88 <__swhatbuf_r>:
 800cf88:	b570      	push	{r4, r5, r6, lr}
 800cf8a:	460e      	mov	r6, r1
 800cf8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf90:	2900      	cmp	r1, #0
 800cf92:	b096      	sub	sp, #88	; 0x58
 800cf94:	4614      	mov	r4, r2
 800cf96:	461d      	mov	r5, r3
 800cf98:	da07      	bge.n	800cfaa <__swhatbuf_r+0x22>
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	602b      	str	r3, [r5, #0]
 800cf9e:	89b3      	ldrh	r3, [r6, #12]
 800cfa0:	061a      	lsls	r2, r3, #24
 800cfa2:	d410      	bmi.n	800cfc6 <__swhatbuf_r+0x3e>
 800cfa4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cfa8:	e00e      	b.n	800cfc8 <__swhatbuf_r+0x40>
 800cfaa:	466a      	mov	r2, sp
 800cfac:	f000 fdde 	bl	800db6c <_fstat_r>
 800cfb0:	2800      	cmp	r0, #0
 800cfb2:	dbf2      	blt.n	800cf9a <__swhatbuf_r+0x12>
 800cfb4:	9a01      	ldr	r2, [sp, #4]
 800cfb6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cfba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cfbe:	425a      	negs	r2, r3
 800cfc0:	415a      	adcs	r2, r3
 800cfc2:	602a      	str	r2, [r5, #0]
 800cfc4:	e7ee      	b.n	800cfa4 <__swhatbuf_r+0x1c>
 800cfc6:	2340      	movs	r3, #64	; 0x40
 800cfc8:	2000      	movs	r0, #0
 800cfca:	6023      	str	r3, [r4, #0]
 800cfcc:	b016      	add	sp, #88	; 0x58
 800cfce:	bd70      	pop	{r4, r5, r6, pc}

0800cfd0 <__smakebuf_r>:
 800cfd0:	898b      	ldrh	r3, [r1, #12]
 800cfd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cfd4:	079d      	lsls	r5, r3, #30
 800cfd6:	4606      	mov	r6, r0
 800cfd8:	460c      	mov	r4, r1
 800cfda:	d507      	bpl.n	800cfec <__smakebuf_r+0x1c>
 800cfdc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cfe0:	6023      	str	r3, [r4, #0]
 800cfe2:	6123      	str	r3, [r4, #16]
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	6163      	str	r3, [r4, #20]
 800cfe8:	b002      	add	sp, #8
 800cfea:	bd70      	pop	{r4, r5, r6, pc}
 800cfec:	ab01      	add	r3, sp, #4
 800cfee:	466a      	mov	r2, sp
 800cff0:	f7ff ffca 	bl	800cf88 <__swhatbuf_r>
 800cff4:	9900      	ldr	r1, [sp, #0]
 800cff6:	4605      	mov	r5, r0
 800cff8:	4630      	mov	r0, r6
 800cffa:	f7fe f981 	bl	800b300 <_malloc_r>
 800cffe:	b948      	cbnz	r0, 800d014 <__smakebuf_r+0x44>
 800d000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d004:	059a      	lsls	r2, r3, #22
 800d006:	d4ef      	bmi.n	800cfe8 <__smakebuf_r+0x18>
 800d008:	f023 0303 	bic.w	r3, r3, #3
 800d00c:	f043 0302 	orr.w	r3, r3, #2
 800d010:	81a3      	strh	r3, [r4, #12]
 800d012:	e7e3      	b.n	800cfdc <__smakebuf_r+0xc>
 800d014:	4b0d      	ldr	r3, [pc, #52]	; (800d04c <__smakebuf_r+0x7c>)
 800d016:	62b3      	str	r3, [r6, #40]	; 0x28
 800d018:	89a3      	ldrh	r3, [r4, #12]
 800d01a:	6020      	str	r0, [r4, #0]
 800d01c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d020:	81a3      	strh	r3, [r4, #12]
 800d022:	9b00      	ldr	r3, [sp, #0]
 800d024:	6163      	str	r3, [r4, #20]
 800d026:	9b01      	ldr	r3, [sp, #4]
 800d028:	6120      	str	r0, [r4, #16]
 800d02a:	b15b      	cbz	r3, 800d044 <__smakebuf_r+0x74>
 800d02c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d030:	4630      	mov	r0, r6
 800d032:	f000 fdad 	bl	800db90 <_isatty_r>
 800d036:	b128      	cbz	r0, 800d044 <__smakebuf_r+0x74>
 800d038:	89a3      	ldrh	r3, [r4, #12]
 800d03a:	f023 0303 	bic.w	r3, r3, #3
 800d03e:	f043 0301 	orr.w	r3, r3, #1
 800d042:	81a3      	strh	r3, [r4, #12]
 800d044:	89a0      	ldrh	r0, [r4, #12]
 800d046:	4305      	orrs	r5, r0
 800d048:	81a5      	strh	r5, [r4, #12]
 800d04a:	e7cd      	b.n	800cfe8 <__smakebuf_r+0x18>
 800d04c:	0800b0e1 	.word	0x0800b0e1

0800d050 <malloc>:
 800d050:	4b02      	ldr	r3, [pc, #8]	; (800d05c <malloc+0xc>)
 800d052:	4601      	mov	r1, r0
 800d054:	6818      	ldr	r0, [r3, #0]
 800d056:	f7fe b953 	b.w	800b300 <_malloc_r>
 800d05a:	bf00      	nop
 800d05c:	20000044 	.word	0x20000044

0800d060 <__malloc_lock>:
 800d060:	4801      	ldr	r0, [pc, #4]	; (800d068 <__malloc_lock+0x8>)
 800d062:	f7fe b934 	b.w	800b2ce <__retarget_lock_acquire_recursive>
 800d066:	bf00      	nop
 800d068:	2000d88a 	.word	0x2000d88a

0800d06c <__malloc_unlock>:
 800d06c:	4801      	ldr	r0, [pc, #4]	; (800d074 <__malloc_unlock+0x8>)
 800d06e:	f7fe b92f 	b.w	800b2d0 <__retarget_lock_release_recursive>
 800d072:	bf00      	nop
 800d074:	2000d88a 	.word	0x2000d88a

0800d078 <_Balloc>:
 800d078:	b570      	push	{r4, r5, r6, lr}
 800d07a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d07c:	4604      	mov	r4, r0
 800d07e:	460d      	mov	r5, r1
 800d080:	b976      	cbnz	r6, 800d0a0 <_Balloc+0x28>
 800d082:	2010      	movs	r0, #16
 800d084:	f7ff ffe4 	bl	800d050 <malloc>
 800d088:	4602      	mov	r2, r0
 800d08a:	6260      	str	r0, [r4, #36]	; 0x24
 800d08c:	b920      	cbnz	r0, 800d098 <_Balloc+0x20>
 800d08e:	4b18      	ldr	r3, [pc, #96]	; (800d0f0 <_Balloc+0x78>)
 800d090:	4818      	ldr	r0, [pc, #96]	; (800d0f4 <_Balloc+0x7c>)
 800d092:	2166      	movs	r1, #102	; 0x66
 800d094:	f000 fd3a 	bl	800db0c <__assert_func>
 800d098:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d09c:	6006      	str	r6, [r0, #0]
 800d09e:	60c6      	str	r6, [r0, #12]
 800d0a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d0a2:	68f3      	ldr	r3, [r6, #12]
 800d0a4:	b183      	cbz	r3, 800d0c8 <_Balloc+0x50>
 800d0a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d0a8:	68db      	ldr	r3, [r3, #12]
 800d0aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d0ae:	b9b8      	cbnz	r0, 800d0e0 <_Balloc+0x68>
 800d0b0:	2101      	movs	r1, #1
 800d0b2:	fa01 f605 	lsl.w	r6, r1, r5
 800d0b6:	1d72      	adds	r2, r6, #5
 800d0b8:	0092      	lsls	r2, r2, #2
 800d0ba:	4620      	mov	r0, r4
 800d0bc:	f000 fb5a 	bl	800d774 <_calloc_r>
 800d0c0:	b160      	cbz	r0, 800d0dc <_Balloc+0x64>
 800d0c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d0c6:	e00e      	b.n	800d0e6 <_Balloc+0x6e>
 800d0c8:	2221      	movs	r2, #33	; 0x21
 800d0ca:	2104      	movs	r1, #4
 800d0cc:	4620      	mov	r0, r4
 800d0ce:	f000 fb51 	bl	800d774 <_calloc_r>
 800d0d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d0d4:	60f0      	str	r0, [r6, #12]
 800d0d6:	68db      	ldr	r3, [r3, #12]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d1e4      	bne.n	800d0a6 <_Balloc+0x2e>
 800d0dc:	2000      	movs	r0, #0
 800d0de:	bd70      	pop	{r4, r5, r6, pc}
 800d0e0:	6802      	ldr	r2, [r0, #0]
 800d0e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d0ec:	e7f7      	b.n	800d0de <_Balloc+0x66>
 800d0ee:	bf00      	nop
 800d0f0:	08010445 	.word	0x08010445
 800d0f4:	080104cc 	.word	0x080104cc

0800d0f8 <_Bfree>:
 800d0f8:	b570      	push	{r4, r5, r6, lr}
 800d0fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d0fc:	4605      	mov	r5, r0
 800d0fe:	460c      	mov	r4, r1
 800d100:	b976      	cbnz	r6, 800d120 <_Bfree+0x28>
 800d102:	2010      	movs	r0, #16
 800d104:	f7ff ffa4 	bl	800d050 <malloc>
 800d108:	4602      	mov	r2, r0
 800d10a:	6268      	str	r0, [r5, #36]	; 0x24
 800d10c:	b920      	cbnz	r0, 800d118 <_Bfree+0x20>
 800d10e:	4b09      	ldr	r3, [pc, #36]	; (800d134 <_Bfree+0x3c>)
 800d110:	4809      	ldr	r0, [pc, #36]	; (800d138 <_Bfree+0x40>)
 800d112:	218a      	movs	r1, #138	; 0x8a
 800d114:	f000 fcfa 	bl	800db0c <__assert_func>
 800d118:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d11c:	6006      	str	r6, [r0, #0]
 800d11e:	60c6      	str	r6, [r0, #12]
 800d120:	b13c      	cbz	r4, 800d132 <_Bfree+0x3a>
 800d122:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d124:	6862      	ldr	r2, [r4, #4]
 800d126:	68db      	ldr	r3, [r3, #12]
 800d128:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d12c:	6021      	str	r1, [r4, #0]
 800d12e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d132:	bd70      	pop	{r4, r5, r6, pc}
 800d134:	08010445 	.word	0x08010445
 800d138:	080104cc 	.word	0x080104cc

0800d13c <__multadd>:
 800d13c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d140:	690e      	ldr	r6, [r1, #16]
 800d142:	4607      	mov	r7, r0
 800d144:	4698      	mov	r8, r3
 800d146:	460c      	mov	r4, r1
 800d148:	f101 0014 	add.w	r0, r1, #20
 800d14c:	2300      	movs	r3, #0
 800d14e:	6805      	ldr	r5, [r0, #0]
 800d150:	b2a9      	uxth	r1, r5
 800d152:	fb02 8101 	mla	r1, r2, r1, r8
 800d156:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d15a:	0c2d      	lsrs	r5, r5, #16
 800d15c:	fb02 c505 	mla	r5, r2, r5, ip
 800d160:	b289      	uxth	r1, r1
 800d162:	3301      	adds	r3, #1
 800d164:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d168:	429e      	cmp	r6, r3
 800d16a:	f840 1b04 	str.w	r1, [r0], #4
 800d16e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d172:	dcec      	bgt.n	800d14e <__multadd+0x12>
 800d174:	f1b8 0f00 	cmp.w	r8, #0
 800d178:	d022      	beq.n	800d1c0 <__multadd+0x84>
 800d17a:	68a3      	ldr	r3, [r4, #8]
 800d17c:	42b3      	cmp	r3, r6
 800d17e:	dc19      	bgt.n	800d1b4 <__multadd+0x78>
 800d180:	6861      	ldr	r1, [r4, #4]
 800d182:	4638      	mov	r0, r7
 800d184:	3101      	adds	r1, #1
 800d186:	f7ff ff77 	bl	800d078 <_Balloc>
 800d18a:	4605      	mov	r5, r0
 800d18c:	b928      	cbnz	r0, 800d19a <__multadd+0x5e>
 800d18e:	4602      	mov	r2, r0
 800d190:	4b0d      	ldr	r3, [pc, #52]	; (800d1c8 <__multadd+0x8c>)
 800d192:	480e      	ldr	r0, [pc, #56]	; (800d1cc <__multadd+0x90>)
 800d194:	21b5      	movs	r1, #181	; 0xb5
 800d196:	f000 fcb9 	bl	800db0c <__assert_func>
 800d19a:	6922      	ldr	r2, [r4, #16]
 800d19c:	3202      	adds	r2, #2
 800d19e:	f104 010c 	add.w	r1, r4, #12
 800d1a2:	0092      	lsls	r2, r2, #2
 800d1a4:	300c      	adds	r0, #12
 800d1a6:	f7fe f894 	bl	800b2d2 <memcpy>
 800d1aa:	4621      	mov	r1, r4
 800d1ac:	4638      	mov	r0, r7
 800d1ae:	f7ff ffa3 	bl	800d0f8 <_Bfree>
 800d1b2:	462c      	mov	r4, r5
 800d1b4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d1b8:	3601      	adds	r6, #1
 800d1ba:	f8c3 8014 	str.w	r8, [r3, #20]
 800d1be:	6126      	str	r6, [r4, #16]
 800d1c0:	4620      	mov	r0, r4
 800d1c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1c6:	bf00      	nop
 800d1c8:	080104bb 	.word	0x080104bb
 800d1cc:	080104cc 	.word	0x080104cc

0800d1d0 <__hi0bits>:
 800d1d0:	0c03      	lsrs	r3, r0, #16
 800d1d2:	041b      	lsls	r3, r3, #16
 800d1d4:	b9d3      	cbnz	r3, 800d20c <__hi0bits+0x3c>
 800d1d6:	0400      	lsls	r0, r0, #16
 800d1d8:	2310      	movs	r3, #16
 800d1da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d1de:	bf04      	itt	eq
 800d1e0:	0200      	lsleq	r0, r0, #8
 800d1e2:	3308      	addeq	r3, #8
 800d1e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d1e8:	bf04      	itt	eq
 800d1ea:	0100      	lsleq	r0, r0, #4
 800d1ec:	3304      	addeq	r3, #4
 800d1ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d1f2:	bf04      	itt	eq
 800d1f4:	0080      	lsleq	r0, r0, #2
 800d1f6:	3302      	addeq	r3, #2
 800d1f8:	2800      	cmp	r0, #0
 800d1fa:	db05      	blt.n	800d208 <__hi0bits+0x38>
 800d1fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d200:	f103 0301 	add.w	r3, r3, #1
 800d204:	bf08      	it	eq
 800d206:	2320      	moveq	r3, #32
 800d208:	4618      	mov	r0, r3
 800d20a:	4770      	bx	lr
 800d20c:	2300      	movs	r3, #0
 800d20e:	e7e4      	b.n	800d1da <__hi0bits+0xa>

0800d210 <__lo0bits>:
 800d210:	6803      	ldr	r3, [r0, #0]
 800d212:	f013 0207 	ands.w	r2, r3, #7
 800d216:	4601      	mov	r1, r0
 800d218:	d00b      	beq.n	800d232 <__lo0bits+0x22>
 800d21a:	07da      	lsls	r2, r3, #31
 800d21c:	d424      	bmi.n	800d268 <__lo0bits+0x58>
 800d21e:	0798      	lsls	r0, r3, #30
 800d220:	bf49      	itett	mi
 800d222:	085b      	lsrmi	r3, r3, #1
 800d224:	089b      	lsrpl	r3, r3, #2
 800d226:	2001      	movmi	r0, #1
 800d228:	600b      	strmi	r3, [r1, #0]
 800d22a:	bf5c      	itt	pl
 800d22c:	600b      	strpl	r3, [r1, #0]
 800d22e:	2002      	movpl	r0, #2
 800d230:	4770      	bx	lr
 800d232:	b298      	uxth	r0, r3
 800d234:	b9b0      	cbnz	r0, 800d264 <__lo0bits+0x54>
 800d236:	0c1b      	lsrs	r3, r3, #16
 800d238:	2010      	movs	r0, #16
 800d23a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d23e:	bf04      	itt	eq
 800d240:	0a1b      	lsreq	r3, r3, #8
 800d242:	3008      	addeq	r0, #8
 800d244:	071a      	lsls	r2, r3, #28
 800d246:	bf04      	itt	eq
 800d248:	091b      	lsreq	r3, r3, #4
 800d24a:	3004      	addeq	r0, #4
 800d24c:	079a      	lsls	r2, r3, #30
 800d24e:	bf04      	itt	eq
 800d250:	089b      	lsreq	r3, r3, #2
 800d252:	3002      	addeq	r0, #2
 800d254:	07da      	lsls	r2, r3, #31
 800d256:	d403      	bmi.n	800d260 <__lo0bits+0x50>
 800d258:	085b      	lsrs	r3, r3, #1
 800d25a:	f100 0001 	add.w	r0, r0, #1
 800d25e:	d005      	beq.n	800d26c <__lo0bits+0x5c>
 800d260:	600b      	str	r3, [r1, #0]
 800d262:	4770      	bx	lr
 800d264:	4610      	mov	r0, r2
 800d266:	e7e8      	b.n	800d23a <__lo0bits+0x2a>
 800d268:	2000      	movs	r0, #0
 800d26a:	4770      	bx	lr
 800d26c:	2020      	movs	r0, #32
 800d26e:	4770      	bx	lr

0800d270 <__i2b>:
 800d270:	b510      	push	{r4, lr}
 800d272:	460c      	mov	r4, r1
 800d274:	2101      	movs	r1, #1
 800d276:	f7ff feff 	bl	800d078 <_Balloc>
 800d27a:	4602      	mov	r2, r0
 800d27c:	b928      	cbnz	r0, 800d28a <__i2b+0x1a>
 800d27e:	4b05      	ldr	r3, [pc, #20]	; (800d294 <__i2b+0x24>)
 800d280:	4805      	ldr	r0, [pc, #20]	; (800d298 <__i2b+0x28>)
 800d282:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d286:	f000 fc41 	bl	800db0c <__assert_func>
 800d28a:	2301      	movs	r3, #1
 800d28c:	6144      	str	r4, [r0, #20]
 800d28e:	6103      	str	r3, [r0, #16]
 800d290:	bd10      	pop	{r4, pc}
 800d292:	bf00      	nop
 800d294:	080104bb 	.word	0x080104bb
 800d298:	080104cc 	.word	0x080104cc

0800d29c <__multiply>:
 800d29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2a0:	4614      	mov	r4, r2
 800d2a2:	690a      	ldr	r2, [r1, #16]
 800d2a4:	6923      	ldr	r3, [r4, #16]
 800d2a6:	429a      	cmp	r2, r3
 800d2a8:	bfb8      	it	lt
 800d2aa:	460b      	movlt	r3, r1
 800d2ac:	460d      	mov	r5, r1
 800d2ae:	bfbc      	itt	lt
 800d2b0:	4625      	movlt	r5, r4
 800d2b2:	461c      	movlt	r4, r3
 800d2b4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d2b8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d2bc:	68ab      	ldr	r3, [r5, #8]
 800d2be:	6869      	ldr	r1, [r5, #4]
 800d2c0:	eb0a 0709 	add.w	r7, sl, r9
 800d2c4:	42bb      	cmp	r3, r7
 800d2c6:	b085      	sub	sp, #20
 800d2c8:	bfb8      	it	lt
 800d2ca:	3101      	addlt	r1, #1
 800d2cc:	f7ff fed4 	bl	800d078 <_Balloc>
 800d2d0:	b930      	cbnz	r0, 800d2e0 <__multiply+0x44>
 800d2d2:	4602      	mov	r2, r0
 800d2d4:	4b42      	ldr	r3, [pc, #264]	; (800d3e0 <__multiply+0x144>)
 800d2d6:	4843      	ldr	r0, [pc, #268]	; (800d3e4 <__multiply+0x148>)
 800d2d8:	f240 115d 	movw	r1, #349	; 0x15d
 800d2dc:	f000 fc16 	bl	800db0c <__assert_func>
 800d2e0:	f100 0614 	add.w	r6, r0, #20
 800d2e4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d2e8:	4633      	mov	r3, r6
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	4543      	cmp	r3, r8
 800d2ee:	d31e      	bcc.n	800d32e <__multiply+0x92>
 800d2f0:	f105 0c14 	add.w	ip, r5, #20
 800d2f4:	f104 0314 	add.w	r3, r4, #20
 800d2f8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d2fc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d300:	9202      	str	r2, [sp, #8]
 800d302:	ebac 0205 	sub.w	r2, ip, r5
 800d306:	3a15      	subs	r2, #21
 800d308:	f022 0203 	bic.w	r2, r2, #3
 800d30c:	3204      	adds	r2, #4
 800d30e:	f105 0115 	add.w	r1, r5, #21
 800d312:	458c      	cmp	ip, r1
 800d314:	bf38      	it	cc
 800d316:	2204      	movcc	r2, #4
 800d318:	9201      	str	r2, [sp, #4]
 800d31a:	9a02      	ldr	r2, [sp, #8]
 800d31c:	9303      	str	r3, [sp, #12]
 800d31e:	429a      	cmp	r2, r3
 800d320:	d808      	bhi.n	800d334 <__multiply+0x98>
 800d322:	2f00      	cmp	r7, #0
 800d324:	dc55      	bgt.n	800d3d2 <__multiply+0x136>
 800d326:	6107      	str	r7, [r0, #16]
 800d328:	b005      	add	sp, #20
 800d32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d32e:	f843 2b04 	str.w	r2, [r3], #4
 800d332:	e7db      	b.n	800d2ec <__multiply+0x50>
 800d334:	f8b3 a000 	ldrh.w	sl, [r3]
 800d338:	f1ba 0f00 	cmp.w	sl, #0
 800d33c:	d020      	beq.n	800d380 <__multiply+0xe4>
 800d33e:	f105 0e14 	add.w	lr, r5, #20
 800d342:	46b1      	mov	r9, r6
 800d344:	2200      	movs	r2, #0
 800d346:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d34a:	f8d9 b000 	ldr.w	fp, [r9]
 800d34e:	b2a1      	uxth	r1, r4
 800d350:	fa1f fb8b 	uxth.w	fp, fp
 800d354:	fb0a b101 	mla	r1, sl, r1, fp
 800d358:	4411      	add	r1, r2
 800d35a:	f8d9 2000 	ldr.w	r2, [r9]
 800d35e:	0c24      	lsrs	r4, r4, #16
 800d360:	0c12      	lsrs	r2, r2, #16
 800d362:	fb0a 2404 	mla	r4, sl, r4, r2
 800d366:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d36a:	b289      	uxth	r1, r1
 800d36c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d370:	45f4      	cmp	ip, lr
 800d372:	f849 1b04 	str.w	r1, [r9], #4
 800d376:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d37a:	d8e4      	bhi.n	800d346 <__multiply+0xaa>
 800d37c:	9901      	ldr	r1, [sp, #4]
 800d37e:	5072      	str	r2, [r6, r1]
 800d380:	9a03      	ldr	r2, [sp, #12]
 800d382:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d386:	3304      	adds	r3, #4
 800d388:	f1b9 0f00 	cmp.w	r9, #0
 800d38c:	d01f      	beq.n	800d3ce <__multiply+0x132>
 800d38e:	6834      	ldr	r4, [r6, #0]
 800d390:	f105 0114 	add.w	r1, r5, #20
 800d394:	46b6      	mov	lr, r6
 800d396:	f04f 0a00 	mov.w	sl, #0
 800d39a:	880a      	ldrh	r2, [r1, #0]
 800d39c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d3a0:	fb09 b202 	mla	r2, r9, r2, fp
 800d3a4:	4492      	add	sl, r2
 800d3a6:	b2a4      	uxth	r4, r4
 800d3a8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d3ac:	f84e 4b04 	str.w	r4, [lr], #4
 800d3b0:	f851 4b04 	ldr.w	r4, [r1], #4
 800d3b4:	f8be 2000 	ldrh.w	r2, [lr]
 800d3b8:	0c24      	lsrs	r4, r4, #16
 800d3ba:	fb09 2404 	mla	r4, r9, r4, r2
 800d3be:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d3c2:	458c      	cmp	ip, r1
 800d3c4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d3c8:	d8e7      	bhi.n	800d39a <__multiply+0xfe>
 800d3ca:	9a01      	ldr	r2, [sp, #4]
 800d3cc:	50b4      	str	r4, [r6, r2]
 800d3ce:	3604      	adds	r6, #4
 800d3d0:	e7a3      	b.n	800d31a <__multiply+0x7e>
 800d3d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d1a5      	bne.n	800d326 <__multiply+0x8a>
 800d3da:	3f01      	subs	r7, #1
 800d3dc:	e7a1      	b.n	800d322 <__multiply+0x86>
 800d3de:	bf00      	nop
 800d3e0:	080104bb 	.word	0x080104bb
 800d3e4:	080104cc 	.word	0x080104cc

0800d3e8 <__pow5mult>:
 800d3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3ec:	4615      	mov	r5, r2
 800d3ee:	f012 0203 	ands.w	r2, r2, #3
 800d3f2:	4606      	mov	r6, r0
 800d3f4:	460f      	mov	r7, r1
 800d3f6:	d007      	beq.n	800d408 <__pow5mult+0x20>
 800d3f8:	4c25      	ldr	r4, [pc, #148]	; (800d490 <__pow5mult+0xa8>)
 800d3fa:	3a01      	subs	r2, #1
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d402:	f7ff fe9b 	bl	800d13c <__multadd>
 800d406:	4607      	mov	r7, r0
 800d408:	10ad      	asrs	r5, r5, #2
 800d40a:	d03d      	beq.n	800d488 <__pow5mult+0xa0>
 800d40c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d40e:	b97c      	cbnz	r4, 800d430 <__pow5mult+0x48>
 800d410:	2010      	movs	r0, #16
 800d412:	f7ff fe1d 	bl	800d050 <malloc>
 800d416:	4602      	mov	r2, r0
 800d418:	6270      	str	r0, [r6, #36]	; 0x24
 800d41a:	b928      	cbnz	r0, 800d428 <__pow5mult+0x40>
 800d41c:	4b1d      	ldr	r3, [pc, #116]	; (800d494 <__pow5mult+0xac>)
 800d41e:	481e      	ldr	r0, [pc, #120]	; (800d498 <__pow5mult+0xb0>)
 800d420:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d424:	f000 fb72 	bl	800db0c <__assert_func>
 800d428:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d42c:	6004      	str	r4, [r0, #0]
 800d42e:	60c4      	str	r4, [r0, #12]
 800d430:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d434:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d438:	b94c      	cbnz	r4, 800d44e <__pow5mult+0x66>
 800d43a:	f240 2171 	movw	r1, #625	; 0x271
 800d43e:	4630      	mov	r0, r6
 800d440:	f7ff ff16 	bl	800d270 <__i2b>
 800d444:	2300      	movs	r3, #0
 800d446:	f8c8 0008 	str.w	r0, [r8, #8]
 800d44a:	4604      	mov	r4, r0
 800d44c:	6003      	str	r3, [r0, #0]
 800d44e:	f04f 0900 	mov.w	r9, #0
 800d452:	07eb      	lsls	r3, r5, #31
 800d454:	d50a      	bpl.n	800d46c <__pow5mult+0x84>
 800d456:	4639      	mov	r1, r7
 800d458:	4622      	mov	r2, r4
 800d45a:	4630      	mov	r0, r6
 800d45c:	f7ff ff1e 	bl	800d29c <__multiply>
 800d460:	4639      	mov	r1, r7
 800d462:	4680      	mov	r8, r0
 800d464:	4630      	mov	r0, r6
 800d466:	f7ff fe47 	bl	800d0f8 <_Bfree>
 800d46a:	4647      	mov	r7, r8
 800d46c:	106d      	asrs	r5, r5, #1
 800d46e:	d00b      	beq.n	800d488 <__pow5mult+0xa0>
 800d470:	6820      	ldr	r0, [r4, #0]
 800d472:	b938      	cbnz	r0, 800d484 <__pow5mult+0x9c>
 800d474:	4622      	mov	r2, r4
 800d476:	4621      	mov	r1, r4
 800d478:	4630      	mov	r0, r6
 800d47a:	f7ff ff0f 	bl	800d29c <__multiply>
 800d47e:	6020      	str	r0, [r4, #0]
 800d480:	f8c0 9000 	str.w	r9, [r0]
 800d484:	4604      	mov	r4, r0
 800d486:	e7e4      	b.n	800d452 <__pow5mult+0x6a>
 800d488:	4638      	mov	r0, r7
 800d48a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d48e:	bf00      	nop
 800d490:	08010620 	.word	0x08010620
 800d494:	08010445 	.word	0x08010445
 800d498:	080104cc 	.word	0x080104cc

0800d49c <__lshift>:
 800d49c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4a0:	460c      	mov	r4, r1
 800d4a2:	6849      	ldr	r1, [r1, #4]
 800d4a4:	6923      	ldr	r3, [r4, #16]
 800d4a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d4aa:	68a3      	ldr	r3, [r4, #8]
 800d4ac:	4607      	mov	r7, r0
 800d4ae:	4691      	mov	r9, r2
 800d4b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d4b4:	f108 0601 	add.w	r6, r8, #1
 800d4b8:	42b3      	cmp	r3, r6
 800d4ba:	db0b      	blt.n	800d4d4 <__lshift+0x38>
 800d4bc:	4638      	mov	r0, r7
 800d4be:	f7ff fddb 	bl	800d078 <_Balloc>
 800d4c2:	4605      	mov	r5, r0
 800d4c4:	b948      	cbnz	r0, 800d4da <__lshift+0x3e>
 800d4c6:	4602      	mov	r2, r0
 800d4c8:	4b28      	ldr	r3, [pc, #160]	; (800d56c <__lshift+0xd0>)
 800d4ca:	4829      	ldr	r0, [pc, #164]	; (800d570 <__lshift+0xd4>)
 800d4cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d4d0:	f000 fb1c 	bl	800db0c <__assert_func>
 800d4d4:	3101      	adds	r1, #1
 800d4d6:	005b      	lsls	r3, r3, #1
 800d4d8:	e7ee      	b.n	800d4b8 <__lshift+0x1c>
 800d4da:	2300      	movs	r3, #0
 800d4dc:	f100 0114 	add.w	r1, r0, #20
 800d4e0:	f100 0210 	add.w	r2, r0, #16
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	4553      	cmp	r3, sl
 800d4e8:	db33      	blt.n	800d552 <__lshift+0xb6>
 800d4ea:	6920      	ldr	r0, [r4, #16]
 800d4ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d4f0:	f104 0314 	add.w	r3, r4, #20
 800d4f4:	f019 091f 	ands.w	r9, r9, #31
 800d4f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d4fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d500:	d02b      	beq.n	800d55a <__lshift+0xbe>
 800d502:	f1c9 0e20 	rsb	lr, r9, #32
 800d506:	468a      	mov	sl, r1
 800d508:	2200      	movs	r2, #0
 800d50a:	6818      	ldr	r0, [r3, #0]
 800d50c:	fa00 f009 	lsl.w	r0, r0, r9
 800d510:	4302      	orrs	r2, r0
 800d512:	f84a 2b04 	str.w	r2, [sl], #4
 800d516:	f853 2b04 	ldr.w	r2, [r3], #4
 800d51a:	459c      	cmp	ip, r3
 800d51c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d520:	d8f3      	bhi.n	800d50a <__lshift+0x6e>
 800d522:	ebac 0304 	sub.w	r3, ip, r4
 800d526:	3b15      	subs	r3, #21
 800d528:	f023 0303 	bic.w	r3, r3, #3
 800d52c:	3304      	adds	r3, #4
 800d52e:	f104 0015 	add.w	r0, r4, #21
 800d532:	4584      	cmp	ip, r0
 800d534:	bf38      	it	cc
 800d536:	2304      	movcc	r3, #4
 800d538:	50ca      	str	r2, [r1, r3]
 800d53a:	b10a      	cbz	r2, 800d540 <__lshift+0xa4>
 800d53c:	f108 0602 	add.w	r6, r8, #2
 800d540:	3e01      	subs	r6, #1
 800d542:	4638      	mov	r0, r7
 800d544:	612e      	str	r6, [r5, #16]
 800d546:	4621      	mov	r1, r4
 800d548:	f7ff fdd6 	bl	800d0f8 <_Bfree>
 800d54c:	4628      	mov	r0, r5
 800d54e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d552:	f842 0f04 	str.w	r0, [r2, #4]!
 800d556:	3301      	adds	r3, #1
 800d558:	e7c5      	b.n	800d4e6 <__lshift+0x4a>
 800d55a:	3904      	subs	r1, #4
 800d55c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d560:	f841 2f04 	str.w	r2, [r1, #4]!
 800d564:	459c      	cmp	ip, r3
 800d566:	d8f9      	bhi.n	800d55c <__lshift+0xc0>
 800d568:	e7ea      	b.n	800d540 <__lshift+0xa4>
 800d56a:	bf00      	nop
 800d56c:	080104bb 	.word	0x080104bb
 800d570:	080104cc 	.word	0x080104cc

0800d574 <__mcmp>:
 800d574:	b530      	push	{r4, r5, lr}
 800d576:	6902      	ldr	r2, [r0, #16]
 800d578:	690c      	ldr	r4, [r1, #16]
 800d57a:	1b12      	subs	r2, r2, r4
 800d57c:	d10e      	bne.n	800d59c <__mcmp+0x28>
 800d57e:	f100 0314 	add.w	r3, r0, #20
 800d582:	3114      	adds	r1, #20
 800d584:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d588:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d58c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d590:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d594:	42a5      	cmp	r5, r4
 800d596:	d003      	beq.n	800d5a0 <__mcmp+0x2c>
 800d598:	d305      	bcc.n	800d5a6 <__mcmp+0x32>
 800d59a:	2201      	movs	r2, #1
 800d59c:	4610      	mov	r0, r2
 800d59e:	bd30      	pop	{r4, r5, pc}
 800d5a0:	4283      	cmp	r3, r0
 800d5a2:	d3f3      	bcc.n	800d58c <__mcmp+0x18>
 800d5a4:	e7fa      	b.n	800d59c <__mcmp+0x28>
 800d5a6:	f04f 32ff 	mov.w	r2, #4294967295
 800d5aa:	e7f7      	b.n	800d59c <__mcmp+0x28>

0800d5ac <__mdiff>:
 800d5ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5b0:	460c      	mov	r4, r1
 800d5b2:	4606      	mov	r6, r0
 800d5b4:	4611      	mov	r1, r2
 800d5b6:	4620      	mov	r0, r4
 800d5b8:	4617      	mov	r7, r2
 800d5ba:	f7ff ffdb 	bl	800d574 <__mcmp>
 800d5be:	1e05      	subs	r5, r0, #0
 800d5c0:	d110      	bne.n	800d5e4 <__mdiff+0x38>
 800d5c2:	4629      	mov	r1, r5
 800d5c4:	4630      	mov	r0, r6
 800d5c6:	f7ff fd57 	bl	800d078 <_Balloc>
 800d5ca:	b930      	cbnz	r0, 800d5da <__mdiff+0x2e>
 800d5cc:	4b39      	ldr	r3, [pc, #228]	; (800d6b4 <__mdiff+0x108>)
 800d5ce:	4602      	mov	r2, r0
 800d5d0:	f240 2132 	movw	r1, #562	; 0x232
 800d5d4:	4838      	ldr	r0, [pc, #224]	; (800d6b8 <__mdiff+0x10c>)
 800d5d6:	f000 fa99 	bl	800db0c <__assert_func>
 800d5da:	2301      	movs	r3, #1
 800d5dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d5e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5e4:	bfa4      	itt	ge
 800d5e6:	463b      	movge	r3, r7
 800d5e8:	4627      	movge	r7, r4
 800d5ea:	4630      	mov	r0, r6
 800d5ec:	6879      	ldr	r1, [r7, #4]
 800d5ee:	bfa6      	itte	ge
 800d5f0:	461c      	movge	r4, r3
 800d5f2:	2500      	movge	r5, #0
 800d5f4:	2501      	movlt	r5, #1
 800d5f6:	f7ff fd3f 	bl	800d078 <_Balloc>
 800d5fa:	b920      	cbnz	r0, 800d606 <__mdiff+0x5a>
 800d5fc:	4b2d      	ldr	r3, [pc, #180]	; (800d6b4 <__mdiff+0x108>)
 800d5fe:	4602      	mov	r2, r0
 800d600:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d604:	e7e6      	b.n	800d5d4 <__mdiff+0x28>
 800d606:	693e      	ldr	r6, [r7, #16]
 800d608:	60c5      	str	r5, [r0, #12]
 800d60a:	6925      	ldr	r5, [r4, #16]
 800d60c:	f107 0114 	add.w	r1, r7, #20
 800d610:	f104 0914 	add.w	r9, r4, #20
 800d614:	f100 0e14 	add.w	lr, r0, #20
 800d618:	f107 0210 	add.w	r2, r7, #16
 800d61c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800d620:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800d624:	46f2      	mov	sl, lr
 800d626:	2700      	movs	r7, #0
 800d628:	f859 3b04 	ldr.w	r3, [r9], #4
 800d62c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d630:	fa1f f883 	uxth.w	r8, r3
 800d634:	fa17 f78b 	uxtah	r7, r7, fp
 800d638:	0c1b      	lsrs	r3, r3, #16
 800d63a:	eba7 0808 	sub.w	r8, r7, r8
 800d63e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d642:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d646:	fa1f f888 	uxth.w	r8, r8
 800d64a:	141f      	asrs	r7, r3, #16
 800d64c:	454d      	cmp	r5, r9
 800d64e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d652:	f84a 3b04 	str.w	r3, [sl], #4
 800d656:	d8e7      	bhi.n	800d628 <__mdiff+0x7c>
 800d658:	1b2b      	subs	r3, r5, r4
 800d65a:	3b15      	subs	r3, #21
 800d65c:	f023 0303 	bic.w	r3, r3, #3
 800d660:	3304      	adds	r3, #4
 800d662:	3415      	adds	r4, #21
 800d664:	42a5      	cmp	r5, r4
 800d666:	bf38      	it	cc
 800d668:	2304      	movcc	r3, #4
 800d66a:	4419      	add	r1, r3
 800d66c:	4473      	add	r3, lr
 800d66e:	469e      	mov	lr, r3
 800d670:	460d      	mov	r5, r1
 800d672:	4565      	cmp	r5, ip
 800d674:	d30e      	bcc.n	800d694 <__mdiff+0xe8>
 800d676:	f10c 0203 	add.w	r2, ip, #3
 800d67a:	1a52      	subs	r2, r2, r1
 800d67c:	f022 0203 	bic.w	r2, r2, #3
 800d680:	3903      	subs	r1, #3
 800d682:	458c      	cmp	ip, r1
 800d684:	bf38      	it	cc
 800d686:	2200      	movcc	r2, #0
 800d688:	441a      	add	r2, r3
 800d68a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d68e:	b17b      	cbz	r3, 800d6b0 <__mdiff+0x104>
 800d690:	6106      	str	r6, [r0, #16]
 800d692:	e7a5      	b.n	800d5e0 <__mdiff+0x34>
 800d694:	f855 8b04 	ldr.w	r8, [r5], #4
 800d698:	fa17 f488 	uxtah	r4, r7, r8
 800d69c:	1422      	asrs	r2, r4, #16
 800d69e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800d6a2:	b2a4      	uxth	r4, r4
 800d6a4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d6a8:	f84e 4b04 	str.w	r4, [lr], #4
 800d6ac:	1417      	asrs	r7, r2, #16
 800d6ae:	e7e0      	b.n	800d672 <__mdiff+0xc6>
 800d6b0:	3e01      	subs	r6, #1
 800d6b2:	e7ea      	b.n	800d68a <__mdiff+0xde>
 800d6b4:	080104bb 	.word	0x080104bb
 800d6b8:	080104cc 	.word	0x080104cc

0800d6bc <__d2b>:
 800d6bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d6c0:	4689      	mov	r9, r1
 800d6c2:	2101      	movs	r1, #1
 800d6c4:	ec57 6b10 	vmov	r6, r7, d0
 800d6c8:	4690      	mov	r8, r2
 800d6ca:	f7ff fcd5 	bl	800d078 <_Balloc>
 800d6ce:	4604      	mov	r4, r0
 800d6d0:	b930      	cbnz	r0, 800d6e0 <__d2b+0x24>
 800d6d2:	4602      	mov	r2, r0
 800d6d4:	4b25      	ldr	r3, [pc, #148]	; (800d76c <__d2b+0xb0>)
 800d6d6:	4826      	ldr	r0, [pc, #152]	; (800d770 <__d2b+0xb4>)
 800d6d8:	f240 310a 	movw	r1, #778	; 0x30a
 800d6dc:	f000 fa16 	bl	800db0c <__assert_func>
 800d6e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d6e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d6e8:	bb35      	cbnz	r5, 800d738 <__d2b+0x7c>
 800d6ea:	2e00      	cmp	r6, #0
 800d6ec:	9301      	str	r3, [sp, #4]
 800d6ee:	d028      	beq.n	800d742 <__d2b+0x86>
 800d6f0:	4668      	mov	r0, sp
 800d6f2:	9600      	str	r6, [sp, #0]
 800d6f4:	f7ff fd8c 	bl	800d210 <__lo0bits>
 800d6f8:	9900      	ldr	r1, [sp, #0]
 800d6fa:	b300      	cbz	r0, 800d73e <__d2b+0x82>
 800d6fc:	9a01      	ldr	r2, [sp, #4]
 800d6fe:	f1c0 0320 	rsb	r3, r0, #32
 800d702:	fa02 f303 	lsl.w	r3, r2, r3
 800d706:	430b      	orrs	r3, r1
 800d708:	40c2      	lsrs	r2, r0
 800d70a:	6163      	str	r3, [r4, #20]
 800d70c:	9201      	str	r2, [sp, #4]
 800d70e:	9b01      	ldr	r3, [sp, #4]
 800d710:	61a3      	str	r3, [r4, #24]
 800d712:	2b00      	cmp	r3, #0
 800d714:	bf14      	ite	ne
 800d716:	2202      	movne	r2, #2
 800d718:	2201      	moveq	r2, #1
 800d71a:	6122      	str	r2, [r4, #16]
 800d71c:	b1d5      	cbz	r5, 800d754 <__d2b+0x98>
 800d71e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d722:	4405      	add	r5, r0
 800d724:	f8c9 5000 	str.w	r5, [r9]
 800d728:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d72c:	f8c8 0000 	str.w	r0, [r8]
 800d730:	4620      	mov	r0, r4
 800d732:	b003      	add	sp, #12
 800d734:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d738:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d73c:	e7d5      	b.n	800d6ea <__d2b+0x2e>
 800d73e:	6161      	str	r1, [r4, #20]
 800d740:	e7e5      	b.n	800d70e <__d2b+0x52>
 800d742:	a801      	add	r0, sp, #4
 800d744:	f7ff fd64 	bl	800d210 <__lo0bits>
 800d748:	9b01      	ldr	r3, [sp, #4]
 800d74a:	6163      	str	r3, [r4, #20]
 800d74c:	2201      	movs	r2, #1
 800d74e:	6122      	str	r2, [r4, #16]
 800d750:	3020      	adds	r0, #32
 800d752:	e7e3      	b.n	800d71c <__d2b+0x60>
 800d754:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d758:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d75c:	f8c9 0000 	str.w	r0, [r9]
 800d760:	6918      	ldr	r0, [r3, #16]
 800d762:	f7ff fd35 	bl	800d1d0 <__hi0bits>
 800d766:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d76a:	e7df      	b.n	800d72c <__d2b+0x70>
 800d76c:	080104bb 	.word	0x080104bb
 800d770:	080104cc 	.word	0x080104cc

0800d774 <_calloc_r>:
 800d774:	b513      	push	{r0, r1, r4, lr}
 800d776:	434a      	muls	r2, r1
 800d778:	4611      	mov	r1, r2
 800d77a:	9201      	str	r2, [sp, #4]
 800d77c:	f7fd fdc0 	bl	800b300 <_malloc_r>
 800d780:	4604      	mov	r4, r0
 800d782:	b118      	cbz	r0, 800d78c <_calloc_r+0x18>
 800d784:	9a01      	ldr	r2, [sp, #4]
 800d786:	2100      	movs	r1, #0
 800d788:	f7fd fdb1 	bl	800b2ee <memset>
 800d78c:	4620      	mov	r0, r4
 800d78e:	b002      	add	sp, #8
 800d790:	bd10      	pop	{r4, pc}
	...

0800d794 <_free_r>:
 800d794:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d796:	2900      	cmp	r1, #0
 800d798:	d048      	beq.n	800d82c <_free_r+0x98>
 800d79a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d79e:	9001      	str	r0, [sp, #4]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	f1a1 0404 	sub.w	r4, r1, #4
 800d7a6:	bfb8      	it	lt
 800d7a8:	18e4      	addlt	r4, r4, r3
 800d7aa:	f7ff fc59 	bl	800d060 <__malloc_lock>
 800d7ae:	4a20      	ldr	r2, [pc, #128]	; (800d830 <_free_r+0x9c>)
 800d7b0:	9801      	ldr	r0, [sp, #4]
 800d7b2:	6813      	ldr	r3, [r2, #0]
 800d7b4:	4615      	mov	r5, r2
 800d7b6:	b933      	cbnz	r3, 800d7c6 <_free_r+0x32>
 800d7b8:	6063      	str	r3, [r4, #4]
 800d7ba:	6014      	str	r4, [r2, #0]
 800d7bc:	b003      	add	sp, #12
 800d7be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d7c2:	f7ff bc53 	b.w	800d06c <__malloc_unlock>
 800d7c6:	42a3      	cmp	r3, r4
 800d7c8:	d90b      	bls.n	800d7e2 <_free_r+0x4e>
 800d7ca:	6821      	ldr	r1, [r4, #0]
 800d7cc:	1862      	adds	r2, r4, r1
 800d7ce:	4293      	cmp	r3, r2
 800d7d0:	bf04      	itt	eq
 800d7d2:	681a      	ldreq	r2, [r3, #0]
 800d7d4:	685b      	ldreq	r3, [r3, #4]
 800d7d6:	6063      	str	r3, [r4, #4]
 800d7d8:	bf04      	itt	eq
 800d7da:	1852      	addeq	r2, r2, r1
 800d7dc:	6022      	streq	r2, [r4, #0]
 800d7de:	602c      	str	r4, [r5, #0]
 800d7e0:	e7ec      	b.n	800d7bc <_free_r+0x28>
 800d7e2:	461a      	mov	r2, r3
 800d7e4:	685b      	ldr	r3, [r3, #4]
 800d7e6:	b10b      	cbz	r3, 800d7ec <_free_r+0x58>
 800d7e8:	42a3      	cmp	r3, r4
 800d7ea:	d9fa      	bls.n	800d7e2 <_free_r+0x4e>
 800d7ec:	6811      	ldr	r1, [r2, #0]
 800d7ee:	1855      	adds	r5, r2, r1
 800d7f0:	42a5      	cmp	r5, r4
 800d7f2:	d10b      	bne.n	800d80c <_free_r+0x78>
 800d7f4:	6824      	ldr	r4, [r4, #0]
 800d7f6:	4421      	add	r1, r4
 800d7f8:	1854      	adds	r4, r2, r1
 800d7fa:	42a3      	cmp	r3, r4
 800d7fc:	6011      	str	r1, [r2, #0]
 800d7fe:	d1dd      	bne.n	800d7bc <_free_r+0x28>
 800d800:	681c      	ldr	r4, [r3, #0]
 800d802:	685b      	ldr	r3, [r3, #4]
 800d804:	6053      	str	r3, [r2, #4]
 800d806:	4421      	add	r1, r4
 800d808:	6011      	str	r1, [r2, #0]
 800d80a:	e7d7      	b.n	800d7bc <_free_r+0x28>
 800d80c:	d902      	bls.n	800d814 <_free_r+0x80>
 800d80e:	230c      	movs	r3, #12
 800d810:	6003      	str	r3, [r0, #0]
 800d812:	e7d3      	b.n	800d7bc <_free_r+0x28>
 800d814:	6825      	ldr	r5, [r4, #0]
 800d816:	1961      	adds	r1, r4, r5
 800d818:	428b      	cmp	r3, r1
 800d81a:	bf04      	itt	eq
 800d81c:	6819      	ldreq	r1, [r3, #0]
 800d81e:	685b      	ldreq	r3, [r3, #4]
 800d820:	6063      	str	r3, [r4, #4]
 800d822:	bf04      	itt	eq
 800d824:	1949      	addeq	r1, r1, r5
 800d826:	6021      	streq	r1, [r4, #0]
 800d828:	6054      	str	r4, [r2, #4]
 800d82a:	e7c7      	b.n	800d7bc <_free_r+0x28>
 800d82c:	b003      	add	sp, #12
 800d82e:	bd30      	pop	{r4, r5, pc}
 800d830:	2000c690 	.word	0x2000c690

0800d834 <__sfputc_r>:
 800d834:	6893      	ldr	r3, [r2, #8]
 800d836:	3b01      	subs	r3, #1
 800d838:	2b00      	cmp	r3, #0
 800d83a:	b410      	push	{r4}
 800d83c:	6093      	str	r3, [r2, #8]
 800d83e:	da08      	bge.n	800d852 <__sfputc_r+0x1e>
 800d840:	6994      	ldr	r4, [r2, #24]
 800d842:	42a3      	cmp	r3, r4
 800d844:	db01      	blt.n	800d84a <__sfputc_r+0x16>
 800d846:	290a      	cmp	r1, #10
 800d848:	d103      	bne.n	800d852 <__sfputc_r+0x1e>
 800d84a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d84e:	f7fe bb67 	b.w	800bf20 <__swbuf_r>
 800d852:	6813      	ldr	r3, [r2, #0]
 800d854:	1c58      	adds	r0, r3, #1
 800d856:	6010      	str	r0, [r2, #0]
 800d858:	7019      	strb	r1, [r3, #0]
 800d85a:	4608      	mov	r0, r1
 800d85c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d860:	4770      	bx	lr

0800d862 <__sfputs_r>:
 800d862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d864:	4606      	mov	r6, r0
 800d866:	460f      	mov	r7, r1
 800d868:	4614      	mov	r4, r2
 800d86a:	18d5      	adds	r5, r2, r3
 800d86c:	42ac      	cmp	r4, r5
 800d86e:	d101      	bne.n	800d874 <__sfputs_r+0x12>
 800d870:	2000      	movs	r0, #0
 800d872:	e007      	b.n	800d884 <__sfputs_r+0x22>
 800d874:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d878:	463a      	mov	r2, r7
 800d87a:	4630      	mov	r0, r6
 800d87c:	f7ff ffda 	bl	800d834 <__sfputc_r>
 800d880:	1c43      	adds	r3, r0, #1
 800d882:	d1f3      	bne.n	800d86c <__sfputs_r+0xa>
 800d884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d888 <_vfiprintf_r>:
 800d888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d88c:	460d      	mov	r5, r1
 800d88e:	b09d      	sub	sp, #116	; 0x74
 800d890:	4614      	mov	r4, r2
 800d892:	4698      	mov	r8, r3
 800d894:	4606      	mov	r6, r0
 800d896:	b118      	cbz	r0, 800d8a0 <_vfiprintf_r+0x18>
 800d898:	6983      	ldr	r3, [r0, #24]
 800d89a:	b90b      	cbnz	r3, 800d8a0 <_vfiprintf_r+0x18>
 800d89c:	f7fd fc54 	bl	800b148 <__sinit>
 800d8a0:	4b89      	ldr	r3, [pc, #548]	; (800dac8 <_vfiprintf_r+0x240>)
 800d8a2:	429d      	cmp	r5, r3
 800d8a4:	d11b      	bne.n	800d8de <_vfiprintf_r+0x56>
 800d8a6:	6875      	ldr	r5, [r6, #4]
 800d8a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8aa:	07d9      	lsls	r1, r3, #31
 800d8ac:	d405      	bmi.n	800d8ba <_vfiprintf_r+0x32>
 800d8ae:	89ab      	ldrh	r3, [r5, #12]
 800d8b0:	059a      	lsls	r2, r3, #22
 800d8b2:	d402      	bmi.n	800d8ba <_vfiprintf_r+0x32>
 800d8b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8b6:	f7fd fd0a 	bl	800b2ce <__retarget_lock_acquire_recursive>
 800d8ba:	89ab      	ldrh	r3, [r5, #12]
 800d8bc:	071b      	lsls	r3, r3, #28
 800d8be:	d501      	bpl.n	800d8c4 <_vfiprintf_r+0x3c>
 800d8c0:	692b      	ldr	r3, [r5, #16]
 800d8c2:	b9eb      	cbnz	r3, 800d900 <_vfiprintf_r+0x78>
 800d8c4:	4629      	mov	r1, r5
 800d8c6:	4630      	mov	r0, r6
 800d8c8:	f7fe fb8e 	bl	800bfe8 <__swsetup_r>
 800d8cc:	b1c0      	cbz	r0, 800d900 <_vfiprintf_r+0x78>
 800d8ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8d0:	07dc      	lsls	r4, r3, #31
 800d8d2:	d50e      	bpl.n	800d8f2 <_vfiprintf_r+0x6a>
 800d8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d8d8:	b01d      	add	sp, #116	; 0x74
 800d8da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8de:	4b7b      	ldr	r3, [pc, #492]	; (800dacc <_vfiprintf_r+0x244>)
 800d8e0:	429d      	cmp	r5, r3
 800d8e2:	d101      	bne.n	800d8e8 <_vfiprintf_r+0x60>
 800d8e4:	68b5      	ldr	r5, [r6, #8]
 800d8e6:	e7df      	b.n	800d8a8 <_vfiprintf_r+0x20>
 800d8e8:	4b79      	ldr	r3, [pc, #484]	; (800dad0 <_vfiprintf_r+0x248>)
 800d8ea:	429d      	cmp	r5, r3
 800d8ec:	bf08      	it	eq
 800d8ee:	68f5      	ldreq	r5, [r6, #12]
 800d8f0:	e7da      	b.n	800d8a8 <_vfiprintf_r+0x20>
 800d8f2:	89ab      	ldrh	r3, [r5, #12]
 800d8f4:	0598      	lsls	r0, r3, #22
 800d8f6:	d4ed      	bmi.n	800d8d4 <_vfiprintf_r+0x4c>
 800d8f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8fa:	f7fd fce9 	bl	800b2d0 <__retarget_lock_release_recursive>
 800d8fe:	e7e9      	b.n	800d8d4 <_vfiprintf_r+0x4c>
 800d900:	2300      	movs	r3, #0
 800d902:	9309      	str	r3, [sp, #36]	; 0x24
 800d904:	2320      	movs	r3, #32
 800d906:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d90a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d90e:	2330      	movs	r3, #48	; 0x30
 800d910:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800dad4 <_vfiprintf_r+0x24c>
 800d914:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d918:	f04f 0901 	mov.w	r9, #1
 800d91c:	4623      	mov	r3, r4
 800d91e:	469a      	mov	sl, r3
 800d920:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d924:	b10a      	cbz	r2, 800d92a <_vfiprintf_r+0xa2>
 800d926:	2a25      	cmp	r2, #37	; 0x25
 800d928:	d1f9      	bne.n	800d91e <_vfiprintf_r+0x96>
 800d92a:	ebba 0b04 	subs.w	fp, sl, r4
 800d92e:	d00b      	beq.n	800d948 <_vfiprintf_r+0xc0>
 800d930:	465b      	mov	r3, fp
 800d932:	4622      	mov	r2, r4
 800d934:	4629      	mov	r1, r5
 800d936:	4630      	mov	r0, r6
 800d938:	f7ff ff93 	bl	800d862 <__sfputs_r>
 800d93c:	3001      	adds	r0, #1
 800d93e:	f000 80aa 	beq.w	800da96 <_vfiprintf_r+0x20e>
 800d942:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d944:	445a      	add	r2, fp
 800d946:	9209      	str	r2, [sp, #36]	; 0x24
 800d948:	f89a 3000 	ldrb.w	r3, [sl]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	f000 80a2 	beq.w	800da96 <_vfiprintf_r+0x20e>
 800d952:	2300      	movs	r3, #0
 800d954:	f04f 32ff 	mov.w	r2, #4294967295
 800d958:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d95c:	f10a 0a01 	add.w	sl, sl, #1
 800d960:	9304      	str	r3, [sp, #16]
 800d962:	9307      	str	r3, [sp, #28]
 800d964:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d968:	931a      	str	r3, [sp, #104]	; 0x68
 800d96a:	4654      	mov	r4, sl
 800d96c:	2205      	movs	r2, #5
 800d96e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d972:	4858      	ldr	r0, [pc, #352]	; (800dad4 <_vfiprintf_r+0x24c>)
 800d974:	f7f2 fc44 	bl	8000200 <memchr>
 800d978:	9a04      	ldr	r2, [sp, #16]
 800d97a:	b9d8      	cbnz	r0, 800d9b4 <_vfiprintf_r+0x12c>
 800d97c:	06d1      	lsls	r1, r2, #27
 800d97e:	bf44      	itt	mi
 800d980:	2320      	movmi	r3, #32
 800d982:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d986:	0713      	lsls	r3, r2, #28
 800d988:	bf44      	itt	mi
 800d98a:	232b      	movmi	r3, #43	; 0x2b
 800d98c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d990:	f89a 3000 	ldrb.w	r3, [sl]
 800d994:	2b2a      	cmp	r3, #42	; 0x2a
 800d996:	d015      	beq.n	800d9c4 <_vfiprintf_r+0x13c>
 800d998:	9a07      	ldr	r2, [sp, #28]
 800d99a:	4654      	mov	r4, sl
 800d99c:	2000      	movs	r0, #0
 800d99e:	f04f 0c0a 	mov.w	ip, #10
 800d9a2:	4621      	mov	r1, r4
 800d9a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9a8:	3b30      	subs	r3, #48	; 0x30
 800d9aa:	2b09      	cmp	r3, #9
 800d9ac:	d94e      	bls.n	800da4c <_vfiprintf_r+0x1c4>
 800d9ae:	b1b0      	cbz	r0, 800d9de <_vfiprintf_r+0x156>
 800d9b0:	9207      	str	r2, [sp, #28]
 800d9b2:	e014      	b.n	800d9de <_vfiprintf_r+0x156>
 800d9b4:	eba0 0308 	sub.w	r3, r0, r8
 800d9b8:	fa09 f303 	lsl.w	r3, r9, r3
 800d9bc:	4313      	orrs	r3, r2
 800d9be:	9304      	str	r3, [sp, #16]
 800d9c0:	46a2      	mov	sl, r4
 800d9c2:	e7d2      	b.n	800d96a <_vfiprintf_r+0xe2>
 800d9c4:	9b03      	ldr	r3, [sp, #12]
 800d9c6:	1d19      	adds	r1, r3, #4
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	9103      	str	r1, [sp, #12]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	bfbb      	ittet	lt
 800d9d0:	425b      	neglt	r3, r3
 800d9d2:	f042 0202 	orrlt.w	r2, r2, #2
 800d9d6:	9307      	strge	r3, [sp, #28]
 800d9d8:	9307      	strlt	r3, [sp, #28]
 800d9da:	bfb8      	it	lt
 800d9dc:	9204      	strlt	r2, [sp, #16]
 800d9de:	7823      	ldrb	r3, [r4, #0]
 800d9e0:	2b2e      	cmp	r3, #46	; 0x2e
 800d9e2:	d10c      	bne.n	800d9fe <_vfiprintf_r+0x176>
 800d9e4:	7863      	ldrb	r3, [r4, #1]
 800d9e6:	2b2a      	cmp	r3, #42	; 0x2a
 800d9e8:	d135      	bne.n	800da56 <_vfiprintf_r+0x1ce>
 800d9ea:	9b03      	ldr	r3, [sp, #12]
 800d9ec:	1d1a      	adds	r2, r3, #4
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	9203      	str	r2, [sp, #12]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	bfb8      	it	lt
 800d9f6:	f04f 33ff 	movlt.w	r3, #4294967295
 800d9fa:	3402      	adds	r4, #2
 800d9fc:	9305      	str	r3, [sp, #20]
 800d9fe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800dae4 <_vfiprintf_r+0x25c>
 800da02:	7821      	ldrb	r1, [r4, #0]
 800da04:	2203      	movs	r2, #3
 800da06:	4650      	mov	r0, sl
 800da08:	f7f2 fbfa 	bl	8000200 <memchr>
 800da0c:	b140      	cbz	r0, 800da20 <_vfiprintf_r+0x198>
 800da0e:	2340      	movs	r3, #64	; 0x40
 800da10:	eba0 000a 	sub.w	r0, r0, sl
 800da14:	fa03 f000 	lsl.w	r0, r3, r0
 800da18:	9b04      	ldr	r3, [sp, #16]
 800da1a:	4303      	orrs	r3, r0
 800da1c:	3401      	adds	r4, #1
 800da1e:	9304      	str	r3, [sp, #16]
 800da20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da24:	482c      	ldr	r0, [pc, #176]	; (800dad8 <_vfiprintf_r+0x250>)
 800da26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da2a:	2206      	movs	r2, #6
 800da2c:	f7f2 fbe8 	bl	8000200 <memchr>
 800da30:	2800      	cmp	r0, #0
 800da32:	d03f      	beq.n	800dab4 <_vfiprintf_r+0x22c>
 800da34:	4b29      	ldr	r3, [pc, #164]	; (800dadc <_vfiprintf_r+0x254>)
 800da36:	bb1b      	cbnz	r3, 800da80 <_vfiprintf_r+0x1f8>
 800da38:	9b03      	ldr	r3, [sp, #12]
 800da3a:	3307      	adds	r3, #7
 800da3c:	f023 0307 	bic.w	r3, r3, #7
 800da40:	3308      	adds	r3, #8
 800da42:	9303      	str	r3, [sp, #12]
 800da44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da46:	443b      	add	r3, r7
 800da48:	9309      	str	r3, [sp, #36]	; 0x24
 800da4a:	e767      	b.n	800d91c <_vfiprintf_r+0x94>
 800da4c:	fb0c 3202 	mla	r2, ip, r2, r3
 800da50:	460c      	mov	r4, r1
 800da52:	2001      	movs	r0, #1
 800da54:	e7a5      	b.n	800d9a2 <_vfiprintf_r+0x11a>
 800da56:	2300      	movs	r3, #0
 800da58:	3401      	adds	r4, #1
 800da5a:	9305      	str	r3, [sp, #20]
 800da5c:	4619      	mov	r1, r3
 800da5e:	f04f 0c0a 	mov.w	ip, #10
 800da62:	4620      	mov	r0, r4
 800da64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da68:	3a30      	subs	r2, #48	; 0x30
 800da6a:	2a09      	cmp	r2, #9
 800da6c:	d903      	bls.n	800da76 <_vfiprintf_r+0x1ee>
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d0c5      	beq.n	800d9fe <_vfiprintf_r+0x176>
 800da72:	9105      	str	r1, [sp, #20]
 800da74:	e7c3      	b.n	800d9fe <_vfiprintf_r+0x176>
 800da76:	fb0c 2101 	mla	r1, ip, r1, r2
 800da7a:	4604      	mov	r4, r0
 800da7c:	2301      	movs	r3, #1
 800da7e:	e7f0      	b.n	800da62 <_vfiprintf_r+0x1da>
 800da80:	ab03      	add	r3, sp, #12
 800da82:	9300      	str	r3, [sp, #0]
 800da84:	462a      	mov	r2, r5
 800da86:	4b16      	ldr	r3, [pc, #88]	; (800dae0 <_vfiprintf_r+0x258>)
 800da88:	a904      	add	r1, sp, #16
 800da8a:	4630      	mov	r0, r6
 800da8c:	f7fd fd32 	bl	800b4f4 <_printf_float>
 800da90:	4607      	mov	r7, r0
 800da92:	1c78      	adds	r0, r7, #1
 800da94:	d1d6      	bne.n	800da44 <_vfiprintf_r+0x1bc>
 800da96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da98:	07d9      	lsls	r1, r3, #31
 800da9a:	d405      	bmi.n	800daa8 <_vfiprintf_r+0x220>
 800da9c:	89ab      	ldrh	r3, [r5, #12]
 800da9e:	059a      	lsls	r2, r3, #22
 800daa0:	d402      	bmi.n	800daa8 <_vfiprintf_r+0x220>
 800daa2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800daa4:	f7fd fc14 	bl	800b2d0 <__retarget_lock_release_recursive>
 800daa8:	89ab      	ldrh	r3, [r5, #12]
 800daaa:	065b      	lsls	r3, r3, #25
 800daac:	f53f af12 	bmi.w	800d8d4 <_vfiprintf_r+0x4c>
 800dab0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dab2:	e711      	b.n	800d8d8 <_vfiprintf_r+0x50>
 800dab4:	ab03      	add	r3, sp, #12
 800dab6:	9300      	str	r3, [sp, #0]
 800dab8:	462a      	mov	r2, r5
 800daba:	4b09      	ldr	r3, [pc, #36]	; (800dae0 <_vfiprintf_r+0x258>)
 800dabc:	a904      	add	r1, sp, #16
 800dabe:	4630      	mov	r0, r6
 800dac0:	f7fd ffbc 	bl	800ba3c <_printf_i>
 800dac4:	e7e4      	b.n	800da90 <_vfiprintf_r+0x208>
 800dac6:	bf00      	nop
 800dac8:	080103c0 	.word	0x080103c0
 800dacc:	080103e0 	.word	0x080103e0
 800dad0:	080103a0 	.word	0x080103a0
 800dad4:	0801062c 	.word	0x0801062c
 800dad8:	08010636 	.word	0x08010636
 800dadc:	0800b4f5 	.word	0x0800b4f5
 800dae0:	0800d863 	.word	0x0800d863
 800dae4:	08010632 	.word	0x08010632

0800dae8 <_read_r>:
 800dae8:	b538      	push	{r3, r4, r5, lr}
 800daea:	4d07      	ldr	r5, [pc, #28]	; (800db08 <_read_r+0x20>)
 800daec:	4604      	mov	r4, r0
 800daee:	4608      	mov	r0, r1
 800daf0:	4611      	mov	r1, r2
 800daf2:	2200      	movs	r2, #0
 800daf4:	602a      	str	r2, [r5, #0]
 800daf6:	461a      	mov	r2, r3
 800daf8:	f7f4 f8d6 	bl	8001ca8 <_read>
 800dafc:	1c43      	adds	r3, r0, #1
 800dafe:	d102      	bne.n	800db06 <_read_r+0x1e>
 800db00:	682b      	ldr	r3, [r5, #0]
 800db02:	b103      	cbz	r3, 800db06 <_read_r+0x1e>
 800db04:	6023      	str	r3, [r4, #0]
 800db06:	bd38      	pop	{r3, r4, r5, pc}
 800db08:	2000d890 	.word	0x2000d890

0800db0c <__assert_func>:
 800db0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db0e:	4614      	mov	r4, r2
 800db10:	461a      	mov	r2, r3
 800db12:	4b09      	ldr	r3, [pc, #36]	; (800db38 <__assert_func+0x2c>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	4605      	mov	r5, r0
 800db18:	68d8      	ldr	r0, [r3, #12]
 800db1a:	b14c      	cbz	r4, 800db30 <__assert_func+0x24>
 800db1c:	4b07      	ldr	r3, [pc, #28]	; (800db3c <__assert_func+0x30>)
 800db1e:	9100      	str	r1, [sp, #0]
 800db20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db24:	4906      	ldr	r1, [pc, #24]	; (800db40 <__assert_func+0x34>)
 800db26:	462b      	mov	r3, r5
 800db28:	f000 f80e 	bl	800db48 <fiprintf>
 800db2c:	f000 f85f 	bl	800dbee <abort>
 800db30:	4b04      	ldr	r3, [pc, #16]	; (800db44 <__assert_func+0x38>)
 800db32:	461c      	mov	r4, r3
 800db34:	e7f3      	b.n	800db1e <__assert_func+0x12>
 800db36:	bf00      	nop
 800db38:	20000044 	.word	0x20000044
 800db3c:	0801063d 	.word	0x0801063d
 800db40:	0801064a 	.word	0x0801064a
 800db44:	08010678 	.word	0x08010678

0800db48 <fiprintf>:
 800db48:	b40e      	push	{r1, r2, r3}
 800db4a:	b503      	push	{r0, r1, lr}
 800db4c:	4601      	mov	r1, r0
 800db4e:	ab03      	add	r3, sp, #12
 800db50:	4805      	ldr	r0, [pc, #20]	; (800db68 <fiprintf+0x20>)
 800db52:	f853 2b04 	ldr.w	r2, [r3], #4
 800db56:	6800      	ldr	r0, [r0, #0]
 800db58:	9301      	str	r3, [sp, #4]
 800db5a:	f7ff fe95 	bl	800d888 <_vfiprintf_r>
 800db5e:	b002      	add	sp, #8
 800db60:	f85d eb04 	ldr.w	lr, [sp], #4
 800db64:	b003      	add	sp, #12
 800db66:	4770      	bx	lr
 800db68:	20000044 	.word	0x20000044

0800db6c <_fstat_r>:
 800db6c:	b538      	push	{r3, r4, r5, lr}
 800db6e:	4d07      	ldr	r5, [pc, #28]	; (800db8c <_fstat_r+0x20>)
 800db70:	2300      	movs	r3, #0
 800db72:	4604      	mov	r4, r0
 800db74:	4608      	mov	r0, r1
 800db76:	4611      	mov	r1, r2
 800db78:	602b      	str	r3, [r5, #0]
 800db7a:	f7f4 f8da 	bl	8001d32 <_fstat>
 800db7e:	1c43      	adds	r3, r0, #1
 800db80:	d102      	bne.n	800db88 <_fstat_r+0x1c>
 800db82:	682b      	ldr	r3, [r5, #0]
 800db84:	b103      	cbz	r3, 800db88 <_fstat_r+0x1c>
 800db86:	6023      	str	r3, [r4, #0]
 800db88:	bd38      	pop	{r3, r4, r5, pc}
 800db8a:	bf00      	nop
 800db8c:	2000d890 	.word	0x2000d890

0800db90 <_isatty_r>:
 800db90:	b538      	push	{r3, r4, r5, lr}
 800db92:	4d06      	ldr	r5, [pc, #24]	; (800dbac <_isatty_r+0x1c>)
 800db94:	2300      	movs	r3, #0
 800db96:	4604      	mov	r4, r0
 800db98:	4608      	mov	r0, r1
 800db9a:	602b      	str	r3, [r5, #0]
 800db9c:	f7f4 f8d9 	bl	8001d52 <_isatty>
 800dba0:	1c43      	adds	r3, r0, #1
 800dba2:	d102      	bne.n	800dbaa <_isatty_r+0x1a>
 800dba4:	682b      	ldr	r3, [r5, #0]
 800dba6:	b103      	cbz	r3, 800dbaa <_isatty_r+0x1a>
 800dba8:	6023      	str	r3, [r4, #0]
 800dbaa:	bd38      	pop	{r3, r4, r5, pc}
 800dbac:	2000d890 	.word	0x2000d890

0800dbb0 <__ascii_mbtowc>:
 800dbb0:	b082      	sub	sp, #8
 800dbb2:	b901      	cbnz	r1, 800dbb6 <__ascii_mbtowc+0x6>
 800dbb4:	a901      	add	r1, sp, #4
 800dbb6:	b142      	cbz	r2, 800dbca <__ascii_mbtowc+0x1a>
 800dbb8:	b14b      	cbz	r3, 800dbce <__ascii_mbtowc+0x1e>
 800dbba:	7813      	ldrb	r3, [r2, #0]
 800dbbc:	600b      	str	r3, [r1, #0]
 800dbbe:	7812      	ldrb	r2, [r2, #0]
 800dbc0:	1e10      	subs	r0, r2, #0
 800dbc2:	bf18      	it	ne
 800dbc4:	2001      	movne	r0, #1
 800dbc6:	b002      	add	sp, #8
 800dbc8:	4770      	bx	lr
 800dbca:	4610      	mov	r0, r2
 800dbcc:	e7fb      	b.n	800dbc6 <__ascii_mbtowc+0x16>
 800dbce:	f06f 0001 	mvn.w	r0, #1
 800dbd2:	e7f8      	b.n	800dbc6 <__ascii_mbtowc+0x16>

0800dbd4 <__ascii_wctomb>:
 800dbd4:	b149      	cbz	r1, 800dbea <__ascii_wctomb+0x16>
 800dbd6:	2aff      	cmp	r2, #255	; 0xff
 800dbd8:	bf85      	ittet	hi
 800dbda:	238a      	movhi	r3, #138	; 0x8a
 800dbdc:	6003      	strhi	r3, [r0, #0]
 800dbde:	700a      	strbls	r2, [r1, #0]
 800dbe0:	f04f 30ff 	movhi.w	r0, #4294967295
 800dbe4:	bf98      	it	ls
 800dbe6:	2001      	movls	r0, #1
 800dbe8:	4770      	bx	lr
 800dbea:	4608      	mov	r0, r1
 800dbec:	4770      	bx	lr

0800dbee <abort>:
 800dbee:	b508      	push	{r3, lr}
 800dbf0:	2006      	movs	r0, #6
 800dbf2:	f000 f82b 	bl	800dc4c <raise>
 800dbf6:	2001      	movs	r0, #1
 800dbf8:	f7f4 f84c 	bl	8001c94 <_exit>

0800dbfc <_raise_r>:
 800dbfc:	291f      	cmp	r1, #31
 800dbfe:	b538      	push	{r3, r4, r5, lr}
 800dc00:	4604      	mov	r4, r0
 800dc02:	460d      	mov	r5, r1
 800dc04:	d904      	bls.n	800dc10 <_raise_r+0x14>
 800dc06:	2316      	movs	r3, #22
 800dc08:	6003      	str	r3, [r0, #0]
 800dc0a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc0e:	bd38      	pop	{r3, r4, r5, pc}
 800dc10:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800dc12:	b112      	cbz	r2, 800dc1a <_raise_r+0x1e>
 800dc14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc18:	b94b      	cbnz	r3, 800dc2e <_raise_r+0x32>
 800dc1a:	4620      	mov	r0, r4
 800dc1c:	f000 f830 	bl	800dc80 <_getpid_r>
 800dc20:	462a      	mov	r2, r5
 800dc22:	4601      	mov	r1, r0
 800dc24:	4620      	mov	r0, r4
 800dc26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc2a:	f000 b817 	b.w	800dc5c <_kill_r>
 800dc2e:	2b01      	cmp	r3, #1
 800dc30:	d00a      	beq.n	800dc48 <_raise_r+0x4c>
 800dc32:	1c59      	adds	r1, r3, #1
 800dc34:	d103      	bne.n	800dc3e <_raise_r+0x42>
 800dc36:	2316      	movs	r3, #22
 800dc38:	6003      	str	r3, [r0, #0]
 800dc3a:	2001      	movs	r0, #1
 800dc3c:	e7e7      	b.n	800dc0e <_raise_r+0x12>
 800dc3e:	2400      	movs	r4, #0
 800dc40:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dc44:	4628      	mov	r0, r5
 800dc46:	4798      	blx	r3
 800dc48:	2000      	movs	r0, #0
 800dc4a:	e7e0      	b.n	800dc0e <_raise_r+0x12>

0800dc4c <raise>:
 800dc4c:	4b02      	ldr	r3, [pc, #8]	; (800dc58 <raise+0xc>)
 800dc4e:	4601      	mov	r1, r0
 800dc50:	6818      	ldr	r0, [r3, #0]
 800dc52:	f7ff bfd3 	b.w	800dbfc <_raise_r>
 800dc56:	bf00      	nop
 800dc58:	20000044 	.word	0x20000044

0800dc5c <_kill_r>:
 800dc5c:	b538      	push	{r3, r4, r5, lr}
 800dc5e:	4d07      	ldr	r5, [pc, #28]	; (800dc7c <_kill_r+0x20>)
 800dc60:	2300      	movs	r3, #0
 800dc62:	4604      	mov	r4, r0
 800dc64:	4608      	mov	r0, r1
 800dc66:	4611      	mov	r1, r2
 800dc68:	602b      	str	r3, [r5, #0]
 800dc6a:	f7f4 f803 	bl	8001c74 <_kill>
 800dc6e:	1c43      	adds	r3, r0, #1
 800dc70:	d102      	bne.n	800dc78 <_kill_r+0x1c>
 800dc72:	682b      	ldr	r3, [r5, #0]
 800dc74:	b103      	cbz	r3, 800dc78 <_kill_r+0x1c>
 800dc76:	6023      	str	r3, [r4, #0]
 800dc78:	bd38      	pop	{r3, r4, r5, pc}
 800dc7a:	bf00      	nop
 800dc7c:	2000d890 	.word	0x2000d890

0800dc80 <_getpid_r>:
 800dc80:	f7f3 bff0 	b.w	8001c64 <_getpid>
 800dc84:	0000      	movs	r0, r0
	...

0800dc88 <cos>:
 800dc88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc8a:	ec53 2b10 	vmov	r2, r3, d0
 800dc8e:	4824      	ldr	r0, [pc, #144]	; (800dd20 <cos+0x98>)
 800dc90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dc94:	4281      	cmp	r1, r0
 800dc96:	dc06      	bgt.n	800dca6 <cos+0x1e>
 800dc98:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800dd18 <cos+0x90>
 800dc9c:	f001 fa2c 	bl	800f0f8 <__kernel_cos>
 800dca0:	ec51 0b10 	vmov	r0, r1, d0
 800dca4:	e007      	b.n	800dcb6 <cos+0x2e>
 800dca6:	481f      	ldr	r0, [pc, #124]	; (800dd24 <cos+0x9c>)
 800dca8:	4281      	cmp	r1, r0
 800dcaa:	dd09      	ble.n	800dcc0 <cos+0x38>
 800dcac:	ee10 0a10 	vmov	r0, s0
 800dcb0:	4619      	mov	r1, r3
 800dcb2:	f7f2 faf9 	bl	80002a8 <__aeabi_dsub>
 800dcb6:	ec41 0b10 	vmov	d0, r0, r1
 800dcba:	b005      	add	sp, #20
 800dcbc:	f85d fb04 	ldr.w	pc, [sp], #4
 800dcc0:	4668      	mov	r0, sp
 800dcc2:	f000 ff59 	bl	800eb78 <__ieee754_rem_pio2>
 800dcc6:	f000 0003 	and.w	r0, r0, #3
 800dcca:	2801      	cmp	r0, #1
 800dccc:	d007      	beq.n	800dcde <cos+0x56>
 800dcce:	2802      	cmp	r0, #2
 800dcd0:	d012      	beq.n	800dcf8 <cos+0x70>
 800dcd2:	b9c0      	cbnz	r0, 800dd06 <cos+0x7e>
 800dcd4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dcd8:	ed9d 0b00 	vldr	d0, [sp]
 800dcdc:	e7de      	b.n	800dc9c <cos+0x14>
 800dcde:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dce2:	ed9d 0b00 	vldr	d0, [sp]
 800dce6:	f001 fe0f 	bl	800f908 <__kernel_sin>
 800dcea:	ec53 2b10 	vmov	r2, r3, d0
 800dcee:	ee10 0a10 	vmov	r0, s0
 800dcf2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800dcf6:	e7de      	b.n	800dcb6 <cos+0x2e>
 800dcf8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dcfc:	ed9d 0b00 	vldr	d0, [sp]
 800dd00:	f001 f9fa 	bl	800f0f8 <__kernel_cos>
 800dd04:	e7f1      	b.n	800dcea <cos+0x62>
 800dd06:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd0a:	ed9d 0b00 	vldr	d0, [sp]
 800dd0e:	2001      	movs	r0, #1
 800dd10:	f001 fdfa 	bl	800f908 <__kernel_sin>
 800dd14:	e7c4      	b.n	800dca0 <cos+0x18>
 800dd16:	bf00      	nop
	...
 800dd20:	3fe921fb 	.word	0x3fe921fb
 800dd24:	7fefffff 	.word	0x7fefffff

0800dd28 <sin>:
 800dd28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd2a:	ec53 2b10 	vmov	r2, r3, d0
 800dd2e:	4826      	ldr	r0, [pc, #152]	; (800ddc8 <sin+0xa0>)
 800dd30:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dd34:	4281      	cmp	r1, r0
 800dd36:	dc07      	bgt.n	800dd48 <sin+0x20>
 800dd38:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800ddc0 <sin+0x98>
 800dd3c:	2000      	movs	r0, #0
 800dd3e:	f001 fde3 	bl	800f908 <__kernel_sin>
 800dd42:	ec51 0b10 	vmov	r0, r1, d0
 800dd46:	e007      	b.n	800dd58 <sin+0x30>
 800dd48:	4820      	ldr	r0, [pc, #128]	; (800ddcc <sin+0xa4>)
 800dd4a:	4281      	cmp	r1, r0
 800dd4c:	dd09      	ble.n	800dd62 <sin+0x3a>
 800dd4e:	ee10 0a10 	vmov	r0, s0
 800dd52:	4619      	mov	r1, r3
 800dd54:	f7f2 faa8 	bl	80002a8 <__aeabi_dsub>
 800dd58:	ec41 0b10 	vmov	d0, r0, r1
 800dd5c:	b005      	add	sp, #20
 800dd5e:	f85d fb04 	ldr.w	pc, [sp], #4
 800dd62:	4668      	mov	r0, sp
 800dd64:	f000 ff08 	bl	800eb78 <__ieee754_rem_pio2>
 800dd68:	f000 0003 	and.w	r0, r0, #3
 800dd6c:	2801      	cmp	r0, #1
 800dd6e:	d008      	beq.n	800dd82 <sin+0x5a>
 800dd70:	2802      	cmp	r0, #2
 800dd72:	d00d      	beq.n	800dd90 <sin+0x68>
 800dd74:	b9d0      	cbnz	r0, 800ddac <sin+0x84>
 800dd76:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd7a:	ed9d 0b00 	vldr	d0, [sp]
 800dd7e:	2001      	movs	r0, #1
 800dd80:	e7dd      	b.n	800dd3e <sin+0x16>
 800dd82:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd86:	ed9d 0b00 	vldr	d0, [sp]
 800dd8a:	f001 f9b5 	bl	800f0f8 <__kernel_cos>
 800dd8e:	e7d8      	b.n	800dd42 <sin+0x1a>
 800dd90:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dd94:	ed9d 0b00 	vldr	d0, [sp]
 800dd98:	2001      	movs	r0, #1
 800dd9a:	f001 fdb5 	bl	800f908 <__kernel_sin>
 800dd9e:	ec53 2b10 	vmov	r2, r3, d0
 800dda2:	ee10 0a10 	vmov	r0, s0
 800dda6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ddaa:	e7d5      	b.n	800dd58 <sin+0x30>
 800ddac:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ddb0:	ed9d 0b00 	vldr	d0, [sp]
 800ddb4:	f001 f9a0 	bl	800f0f8 <__kernel_cos>
 800ddb8:	e7f1      	b.n	800dd9e <sin+0x76>
 800ddba:	bf00      	nop
 800ddbc:	f3af 8000 	nop.w
	...
 800ddc8:	3fe921fb 	.word	0x3fe921fb
 800ddcc:	7fefffff 	.word	0x7fefffff

0800ddd0 <atan2>:
 800ddd0:	f000 b8e2 	b.w	800df98 <__ieee754_atan2>

0800ddd4 <pow>:
 800ddd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddd8:	ec59 8b10 	vmov	r8, r9, d0
 800dddc:	ec57 6b11 	vmov	r6, r7, d1
 800dde0:	f000 f9a6 	bl	800e130 <__ieee754_pow>
 800dde4:	4b4e      	ldr	r3, [pc, #312]	; (800df20 <pow+0x14c>)
 800dde6:	f993 3000 	ldrsb.w	r3, [r3]
 800ddea:	3301      	adds	r3, #1
 800ddec:	ec55 4b10 	vmov	r4, r5, d0
 800ddf0:	d015      	beq.n	800de1e <pow+0x4a>
 800ddf2:	4632      	mov	r2, r6
 800ddf4:	463b      	mov	r3, r7
 800ddf6:	4630      	mov	r0, r6
 800ddf8:	4639      	mov	r1, r7
 800ddfa:	f7f2 fea7 	bl	8000b4c <__aeabi_dcmpun>
 800ddfe:	b970      	cbnz	r0, 800de1e <pow+0x4a>
 800de00:	4642      	mov	r2, r8
 800de02:	464b      	mov	r3, r9
 800de04:	4640      	mov	r0, r8
 800de06:	4649      	mov	r1, r9
 800de08:	f7f2 fea0 	bl	8000b4c <__aeabi_dcmpun>
 800de0c:	2200      	movs	r2, #0
 800de0e:	2300      	movs	r3, #0
 800de10:	b148      	cbz	r0, 800de26 <pow+0x52>
 800de12:	4630      	mov	r0, r6
 800de14:	4639      	mov	r1, r7
 800de16:	f7f2 fe67 	bl	8000ae8 <__aeabi_dcmpeq>
 800de1a:	2800      	cmp	r0, #0
 800de1c:	d17d      	bne.n	800df1a <pow+0x146>
 800de1e:	ec45 4b10 	vmov	d0, r4, r5
 800de22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de26:	4640      	mov	r0, r8
 800de28:	4649      	mov	r1, r9
 800de2a:	f7f2 fe5d 	bl	8000ae8 <__aeabi_dcmpeq>
 800de2e:	b1e0      	cbz	r0, 800de6a <pow+0x96>
 800de30:	2200      	movs	r2, #0
 800de32:	2300      	movs	r3, #0
 800de34:	4630      	mov	r0, r6
 800de36:	4639      	mov	r1, r7
 800de38:	f7f2 fe56 	bl	8000ae8 <__aeabi_dcmpeq>
 800de3c:	2800      	cmp	r0, #0
 800de3e:	d16c      	bne.n	800df1a <pow+0x146>
 800de40:	ec47 6b10 	vmov	d0, r6, r7
 800de44:	f001 ffc9 	bl	800fdda <finite>
 800de48:	2800      	cmp	r0, #0
 800de4a:	d0e8      	beq.n	800de1e <pow+0x4a>
 800de4c:	2200      	movs	r2, #0
 800de4e:	2300      	movs	r3, #0
 800de50:	4630      	mov	r0, r6
 800de52:	4639      	mov	r1, r7
 800de54:	f7f2 fe52 	bl	8000afc <__aeabi_dcmplt>
 800de58:	2800      	cmp	r0, #0
 800de5a:	d0e0      	beq.n	800de1e <pow+0x4a>
 800de5c:	f7fd f916 	bl	800b08c <__errno>
 800de60:	2321      	movs	r3, #33	; 0x21
 800de62:	6003      	str	r3, [r0, #0]
 800de64:	2400      	movs	r4, #0
 800de66:	4d2f      	ldr	r5, [pc, #188]	; (800df24 <pow+0x150>)
 800de68:	e7d9      	b.n	800de1e <pow+0x4a>
 800de6a:	ec45 4b10 	vmov	d0, r4, r5
 800de6e:	f001 ffb4 	bl	800fdda <finite>
 800de72:	bbb8      	cbnz	r0, 800dee4 <pow+0x110>
 800de74:	ec49 8b10 	vmov	d0, r8, r9
 800de78:	f001 ffaf 	bl	800fdda <finite>
 800de7c:	b390      	cbz	r0, 800dee4 <pow+0x110>
 800de7e:	ec47 6b10 	vmov	d0, r6, r7
 800de82:	f001 ffaa 	bl	800fdda <finite>
 800de86:	b368      	cbz	r0, 800dee4 <pow+0x110>
 800de88:	4622      	mov	r2, r4
 800de8a:	462b      	mov	r3, r5
 800de8c:	4620      	mov	r0, r4
 800de8e:	4629      	mov	r1, r5
 800de90:	f7f2 fe5c 	bl	8000b4c <__aeabi_dcmpun>
 800de94:	b160      	cbz	r0, 800deb0 <pow+0xdc>
 800de96:	f7fd f8f9 	bl	800b08c <__errno>
 800de9a:	2321      	movs	r3, #33	; 0x21
 800de9c:	6003      	str	r3, [r0, #0]
 800de9e:	2200      	movs	r2, #0
 800dea0:	2300      	movs	r3, #0
 800dea2:	4610      	mov	r0, r2
 800dea4:	4619      	mov	r1, r3
 800dea6:	f7f2 fce1 	bl	800086c <__aeabi_ddiv>
 800deaa:	4604      	mov	r4, r0
 800deac:	460d      	mov	r5, r1
 800deae:	e7b6      	b.n	800de1e <pow+0x4a>
 800deb0:	f7fd f8ec 	bl	800b08c <__errno>
 800deb4:	2322      	movs	r3, #34	; 0x22
 800deb6:	6003      	str	r3, [r0, #0]
 800deb8:	2200      	movs	r2, #0
 800deba:	2300      	movs	r3, #0
 800debc:	4640      	mov	r0, r8
 800debe:	4649      	mov	r1, r9
 800dec0:	f7f2 fe1c 	bl	8000afc <__aeabi_dcmplt>
 800dec4:	2400      	movs	r4, #0
 800dec6:	b158      	cbz	r0, 800dee0 <pow+0x10c>
 800dec8:	ec47 6b10 	vmov	d0, r6, r7
 800decc:	f002 f818 	bl	800ff00 <rint>
 800ded0:	4632      	mov	r2, r6
 800ded2:	ec51 0b10 	vmov	r0, r1, d0
 800ded6:	463b      	mov	r3, r7
 800ded8:	f7f2 fe06 	bl	8000ae8 <__aeabi_dcmpeq>
 800dedc:	2800      	cmp	r0, #0
 800dede:	d0c2      	beq.n	800de66 <pow+0x92>
 800dee0:	4d11      	ldr	r5, [pc, #68]	; (800df28 <pow+0x154>)
 800dee2:	e79c      	b.n	800de1e <pow+0x4a>
 800dee4:	2200      	movs	r2, #0
 800dee6:	2300      	movs	r3, #0
 800dee8:	4620      	mov	r0, r4
 800deea:	4629      	mov	r1, r5
 800deec:	f7f2 fdfc 	bl	8000ae8 <__aeabi_dcmpeq>
 800def0:	2800      	cmp	r0, #0
 800def2:	d094      	beq.n	800de1e <pow+0x4a>
 800def4:	ec49 8b10 	vmov	d0, r8, r9
 800def8:	f001 ff6f 	bl	800fdda <finite>
 800defc:	2800      	cmp	r0, #0
 800defe:	d08e      	beq.n	800de1e <pow+0x4a>
 800df00:	ec47 6b10 	vmov	d0, r6, r7
 800df04:	f001 ff69 	bl	800fdda <finite>
 800df08:	2800      	cmp	r0, #0
 800df0a:	d088      	beq.n	800de1e <pow+0x4a>
 800df0c:	f7fd f8be 	bl	800b08c <__errno>
 800df10:	2322      	movs	r3, #34	; 0x22
 800df12:	6003      	str	r3, [r0, #0]
 800df14:	2400      	movs	r4, #0
 800df16:	2500      	movs	r5, #0
 800df18:	e781      	b.n	800de1e <pow+0x4a>
 800df1a:	4d04      	ldr	r5, [pc, #16]	; (800df2c <pow+0x158>)
 800df1c:	2400      	movs	r4, #0
 800df1e:	e77e      	b.n	800de1e <pow+0x4a>
 800df20:	20000214 	.word	0x20000214
 800df24:	fff00000 	.word	0xfff00000
 800df28:	7ff00000 	.word	0x7ff00000
 800df2c:	3ff00000 	.word	0x3ff00000

0800df30 <sqrt>:
 800df30:	b538      	push	{r3, r4, r5, lr}
 800df32:	ed2d 8b02 	vpush	{d8}
 800df36:	ec55 4b10 	vmov	r4, r5, d0
 800df3a:	f001 f827 	bl	800ef8c <__ieee754_sqrt>
 800df3e:	4b15      	ldr	r3, [pc, #84]	; (800df94 <sqrt+0x64>)
 800df40:	eeb0 8a40 	vmov.f32	s16, s0
 800df44:	eef0 8a60 	vmov.f32	s17, s1
 800df48:	f993 3000 	ldrsb.w	r3, [r3]
 800df4c:	3301      	adds	r3, #1
 800df4e:	d019      	beq.n	800df84 <sqrt+0x54>
 800df50:	4622      	mov	r2, r4
 800df52:	462b      	mov	r3, r5
 800df54:	4620      	mov	r0, r4
 800df56:	4629      	mov	r1, r5
 800df58:	f7f2 fdf8 	bl	8000b4c <__aeabi_dcmpun>
 800df5c:	b990      	cbnz	r0, 800df84 <sqrt+0x54>
 800df5e:	2200      	movs	r2, #0
 800df60:	2300      	movs	r3, #0
 800df62:	4620      	mov	r0, r4
 800df64:	4629      	mov	r1, r5
 800df66:	f7f2 fdc9 	bl	8000afc <__aeabi_dcmplt>
 800df6a:	b158      	cbz	r0, 800df84 <sqrt+0x54>
 800df6c:	f7fd f88e 	bl	800b08c <__errno>
 800df70:	2321      	movs	r3, #33	; 0x21
 800df72:	6003      	str	r3, [r0, #0]
 800df74:	2200      	movs	r2, #0
 800df76:	2300      	movs	r3, #0
 800df78:	4610      	mov	r0, r2
 800df7a:	4619      	mov	r1, r3
 800df7c:	f7f2 fc76 	bl	800086c <__aeabi_ddiv>
 800df80:	ec41 0b18 	vmov	d8, r0, r1
 800df84:	eeb0 0a48 	vmov.f32	s0, s16
 800df88:	eef0 0a68 	vmov.f32	s1, s17
 800df8c:	ecbd 8b02 	vpop	{d8}
 800df90:	bd38      	pop	{r3, r4, r5, pc}
 800df92:	bf00      	nop
 800df94:	20000214 	.word	0x20000214

0800df98 <__ieee754_atan2>:
 800df98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df9c:	ec57 6b11 	vmov	r6, r7, d1
 800dfa0:	4273      	negs	r3, r6
 800dfa2:	f8df e184 	ldr.w	lr, [pc, #388]	; 800e128 <__ieee754_atan2+0x190>
 800dfa6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800dfaa:	4333      	orrs	r3, r6
 800dfac:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800dfb0:	4573      	cmp	r3, lr
 800dfb2:	ec51 0b10 	vmov	r0, r1, d0
 800dfb6:	ee11 8a10 	vmov	r8, s2
 800dfba:	d80a      	bhi.n	800dfd2 <__ieee754_atan2+0x3a>
 800dfbc:	4244      	negs	r4, r0
 800dfbe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dfc2:	4304      	orrs	r4, r0
 800dfc4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800dfc8:	4574      	cmp	r4, lr
 800dfca:	ee10 9a10 	vmov	r9, s0
 800dfce:	468c      	mov	ip, r1
 800dfd0:	d907      	bls.n	800dfe2 <__ieee754_atan2+0x4a>
 800dfd2:	4632      	mov	r2, r6
 800dfd4:	463b      	mov	r3, r7
 800dfd6:	f7f2 f969 	bl	80002ac <__adddf3>
 800dfda:	ec41 0b10 	vmov	d0, r0, r1
 800dfde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfe2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800dfe6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800dfea:	4334      	orrs	r4, r6
 800dfec:	d103      	bne.n	800dff6 <__ieee754_atan2+0x5e>
 800dfee:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dff2:	f001 bd49 	b.w	800fa88 <atan>
 800dff6:	17bc      	asrs	r4, r7, #30
 800dff8:	f004 0402 	and.w	r4, r4, #2
 800dffc:	ea53 0909 	orrs.w	r9, r3, r9
 800e000:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800e004:	d107      	bne.n	800e016 <__ieee754_atan2+0x7e>
 800e006:	2c02      	cmp	r4, #2
 800e008:	d060      	beq.n	800e0cc <__ieee754_atan2+0x134>
 800e00a:	2c03      	cmp	r4, #3
 800e00c:	d1e5      	bne.n	800dfda <__ieee754_atan2+0x42>
 800e00e:	a142      	add	r1, pc, #264	; (adr r1, 800e118 <__ieee754_atan2+0x180>)
 800e010:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e014:	e7e1      	b.n	800dfda <__ieee754_atan2+0x42>
 800e016:	ea52 0808 	orrs.w	r8, r2, r8
 800e01a:	d106      	bne.n	800e02a <__ieee754_atan2+0x92>
 800e01c:	f1bc 0f00 	cmp.w	ip, #0
 800e020:	da5f      	bge.n	800e0e2 <__ieee754_atan2+0x14a>
 800e022:	a13f      	add	r1, pc, #252	; (adr r1, 800e120 <__ieee754_atan2+0x188>)
 800e024:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e028:	e7d7      	b.n	800dfda <__ieee754_atan2+0x42>
 800e02a:	4572      	cmp	r2, lr
 800e02c:	d10f      	bne.n	800e04e <__ieee754_atan2+0xb6>
 800e02e:	4293      	cmp	r3, r2
 800e030:	f104 34ff 	add.w	r4, r4, #4294967295
 800e034:	d107      	bne.n	800e046 <__ieee754_atan2+0xae>
 800e036:	2c02      	cmp	r4, #2
 800e038:	d84c      	bhi.n	800e0d4 <__ieee754_atan2+0x13c>
 800e03a:	4b35      	ldr	r3, [pc, #212]	; (800e110 <__ieee754_atan2+0x178>)
 800e03c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800e040:	e9d4 0100 	ldrd	r0, r1, [r4]
 800e044:	e7c9      	b.n	800dfda <__ieee754_atan2+0x42>
 800e046:	2c02      	cmp	r4, #2
 800e048:	d848      	bhi.n	800e0dc <__ieee754_atan2+0x144>
 800e04a:	4b32      	ldr	r3, [pc, #200]	; (800e114 <__ieee754_atan2+0x17c>)
 800e04c:	e7f6      	b.n	800e03c <__ieee754_atan2+0xa4>
 800e04e:	4573      	cmp	r3, lr
 800e050:	d0e4      	beq.n	800e01c <__ieee754_atan2+0x84>
 800e052:	1a9b      	subs	r3, r3, r2
 800e054:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800e058:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e05c:	da1e      	bge.n	800e09c <__ieee754_atan2+0x104>
 800e05e:	2f00      	cmp	r7, #0
 800e060:	da01      	bge.n	800e066 <__ieee754_atan2+0xce>
 800e062:	323c      	adds	r2, #60	; 0x3c
 800e064:	db1e      	blt.n	800e0a4 <__ieee754_atan2+0x10c>
 800e066:	4632      	mov	r2, r6
 800e068:	463b      	mov	r3, r7
 800e06a:	f7f2 fbff 	bl	800086c <__aeabi_ddiv>
 800e06e:	ec41 0b10 	vmov	d0, r0, r1
 800e072:	f001 fea9 	bl	800fdc8 <fabs>
 800e076:	f001 fd07 	bl	800fa88 <atan>
 800e07a:	ec51 0b10 	vmov	r0, r1, d0
 800e07e:	2c01      	cmp	r4, #1
 800e080:	d013      	beq.n	800e0aa <__ieee754_atan2+0x112>
 800e082:	2c02      	cmp	r4, #2
 800e084:	d015      	beq.n	800e0b2 <__ieee754_atan2+0x11a>
 800e086:	2c00      	cmp	r4, #0
 800e088:	d0a7      	beq.n	800dfda <__ieee754_atan2+0x42>
 800e08a:	a319      	add	r3, pc, #100	; (adr r3, 800e0f0 <__ieee754_atan2+0x158>)
 800e08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e090:	f7f2 f90a 	bl	80002a8 <__aeabi_dsub>
 800e094:	a318      	add	r3, pc, #96	; (adr r3, 800e0f8 <__ieee754_atan2+0x160>)
 800e096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e09a:	e014      	b.n	800e0c6 <__ieee754_atan2+0x12e>
 800e09c:	a118      	add	r1, pc, #96	; (adr r1, 800e100 <__ieee754_atan2+0x168>)
 800e09e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0a2:	e7ec      	b.n	800e07e <__ieee754_atan2+0xe6>
 800e0a4:	2000      	movs	r0, #0
 800e0a6:	2100      	movs	r1, #0
 800e0a8:	e7e9      	b.n	800e07e <__ieee754_atan2+0xe6>
 800e0aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e0ae:	4619      	mov	r1, r3
 800e0b0:	e793      	b.n	800dfda <__ieee754_atan2+0x42>
 800e0b2:	a30f      	add	r3, pc, #60	; (adr r3, 800e0f0 <__ieee754_atan2+0x158>)
 800e0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b8:	f7f2 f8f6 	bl	80002a8 <__aeabi_dsub>
 800e0bc:	4602      	mov	r2, r0
 800e0be:	460b      	mov	r3, r1
 800e0c0:	a10d      	add	r1, pc, #52	; (adr r1, 800e0f8 <__ieee754_atan2+0x160>)
 800e0c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0c6:	f7f2 f8ef 	bl	80002a8 <__aeabi_dsub>
 800e0ca:	e786      	b.n	800dfda <__ieee754_atan2+0x42>
 800e0cc:	a10a      	add	r1, pc, #40	; (adr r1, 800e0f8 <__ieee754_atan2+0x160>)
 800e0ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0d2:	e782      	b.n	800dfda <__ieee754_atan2+0x42>
 800e0d4:	a10c      	add	r1, pc, #48	; (adr r1, 800e108 <__ieee754_atan2+0x170>)
 800e0d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0da:	e77e      	b.n	800dfda <__ieee754_atan2+0x42>
 800e0dc:	2000      	movs	r0, #0
 800e0de:	2100      	movs	r1, #0
 800e0e0:	e77b      	b.n	800dfda <__ieee754_atan2+0x42>
 800e0e2:	a107      	add	r1, pc, #28	; (adr r1, 800e100 <__ieee754_atan2+0x168>)
 800e0e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0e8:	e777      	b.n	800dfda <__ieee754_atan2+0x42>
 800e0ea:	bf00      	nop
 800e0ec:	f3af 8000 	nop.w
 800e0f0:	33145c07 	.word	0x33145c07
 800e0f4:	3ca1a626 	.word	0x3ca1a626
 800e0f8:	54442d18 	.word	0x54442d18
 800e0fc:	400921fb 	.word	0x400921fb
 800e100:	54442d18 	.word	0x54442d18
 800e104:	3ff921fb 	.word	0x3ff921fb
 800e108:	54442d18 	.word	0x54442d18
 800e10c:	3fe921fb 	.word	0x3fe921fb
 800e110:	08010788 	.word	0x08010788
 800e114:	080107a0 	.word	0x080107a0
 800e118:	54442d18 	.word	0x54442d18
 800e11c:	c00921fb 	.word	0xc00921fb
 800e120:	54442d18 	.word	0x54442d18
 800e124:	bff921fb 	.word	0xbff921fb
 800e128:	7ff00000 	.word	0x7ff00000
 800e12c:	00000000 	.word	0x00000000

0800e130 <__ieee754_pow>:
 800e130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e134:	ed2d 8b06 	vpush	{d8-d10}
 800e138:	b08d      	sub	sp, #52	; 0x34
 800e13a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800e13e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800e142:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800e146:	ea56 0100 	orrs.w	r1, r6, r0
 800e14a:	ec53 2b10 	vmov	r2, r3, d0
 800e14e:	f000 84d1 	beq.w	800eaf4 <__ieee754_pow+0x9c4>
 800e152:	497f      	ldr	r1, [pc, #508]	; (800e350 <__ieee754_pow+0x220>)
 800e154:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800e158:	428c      	cmp	r4, r1
 800e15a:	ee10 8a10 	vmov	r8, s0
 800e15e:	4699      	mov	r9, r3
 800e160:	dc09      	bgt.n	800e176 <__ieee754_pow+0x46>
 800e162:	d103      	bne.n	800e16c <__ieee754_pow+0x3c>
 800e164:	b97a      	cbnz	r2, 800e186 <__ieee754_pow+0x56>
 800e166:	42a6      	cmp	r6, r4
 800e168:	dd02      	ble.n	800e170 <__ieee754_pow+0x40>
 800e16a:	e00c      	b.n	800e186 <__ieee754_pow+0x56>
 800e16c:	428e      	cmp	r6, r1
 800e16e:	dc02      	bgt.n	800e176 <__ieee754_pow+0x46>
 800e170:	428e      	cmp	r6, r1
 800e172:	d110      	bne.n	800e196 <__ieee754_pow+0x66>
 800e174:	b178      	cbz	r0, 800e196 <__ieee754_pow+0x66>
 800e176:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e17a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e17e:	ea54 0308 	orrs.w	r3, r4, r8
 800e182:	f000 84b7 	beq.w	800eaf4 <__ieee754_pow+0x9c4>
 800e186:	4873      	ldr	r0, [pc, #460]	; (800e354 <__ieee754_pow+0x224>)
 800e188:	b00d      	add	sp, #52	; 0x34
 800e18a:	ecbd 8b06 	vpop	{d8-d10}
 800e18e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e192:	f001 bead 	b.w	800fef0 <nan>
 800e196:	f1b9 0f00 	cmp.w	r9, #0
 800e19a:	da36      	bge.n	800e20a <__ieee754_pow+0xda>
 800e19c:	496e      	ldr	r1, [pc, #440]	; (800e358 <__ieee754_pow+0x228>)
 800e19e:	428e      	cmp	r6, r1
 800e1a0:	dc51      	bgt.n	800e246 <__ieee754_pow+0x116>
 800e1a2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800e1a6:	428e      	cmp	r6, r1
 800e1a8:	f340 84af 	ble.w	800eb0a <__ieee754_pow+0x9da>
 800e1ac:	1531      	asrs	r1, r6, #20
 800e1ae:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e1b2:	2914      	cmp	r1, #20
 800e1b4:	dd0f      	ble.n	800e1d6 <__ieee754_pow+0xa6>
 800e1b6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800e1ba:	fa20 fc01 	lsr.w	ip, r0, r1
 800e1be:	fa0c f101 	lsl.w	r1, ip, r1
 800e1c2:	4281      	cmp	r1, r0
 800e1c4:	f040 84a1 	bne.w	800eb0a <__ieee754_pow+0x9da>
 800e1c8:	f00c 0c01 	and.w	ip, ip, #1
 800e1cc:	f1cc 0102 	rsb	r1, ip, #2
 800e1d0:	9100      	str	r1, [sp, #0]
 800e1d2:	b180      	cbz	r0, 800e1f6 <__ieee754_pow+0xc6>
 800e1d4:	e059      	b.n	800e28a <__ieee754_pow+0x15a>
 800e1d6:	2800      	cmp	r0, #0
 800e1d8:	d155      	bne.n	800e286 <__ieee754_pow+0x156>
 800e1da:	f1c1 0114 	rsb	r1, r1, #20
 800e1de:	fa46 fc01 	asr.w	ip, r6, r1
 800e1e2:	fa0c f101 	lsl.w	r1, ip, r1
 800e1e6:	42b1      	cmp	r1, r6
 800e1e8:	f040 848c 	bne.w	800eb04 <__ieee754_pow+0x9d4>
 800e1ec:	f00c 0c01 	and.w	ip, ip, #1
 800e1f0:	f1cc 0102 	rsb	r1, ip, #2
 800e1f4:	9100      	str	r1, [sp, #0]
 800e1f6:	4959      	ldr	r1, [pc, #356]	; (800e35c <__ieee754_pow+0x22c>)
 800e1f8:	428e      	cmp	r6, r1
 800e1fa:	d12d      	bne.n	800e258 <__ieee754_pow+0x128>
 800e1fc:	2f00      	cmp	r7, #0
 800e1fe:	da79      	bge.n	800e2f4 <__ieee754_pow+0x1c4>
 800e200:	4956      	ldr	r1, [pc, #344]	; (800e35c <__ieee754_pow+0x22c>)
 800e202:	2000      	movs	r0, #0
 800e204:	f7f2 fb32 	bl	800086c <__aeabi_ddiv>
 800e208:	e016      	b.n	800e238 <__ieee754_pow+0x108>
 800e20a:	2100      	movs	r1, #0
 800e20c:	9100      	str	r1, [sp, #0]
 800e20e:	2800      	cmp	r0, #0
 800e210:	d13b      	bne.n	800e28a <__ieee754_pow+0x15a>
 800e212:	494f      	ldr	r1, [pc, #316]	; (800e350 <__ieee754_pow+0x220>)
 800e214:	428e      	cmp	r6, r1
 800e216:	d1ee      	bne.n	800e1f6 <__ieee754_pow+0xc6>
 800e218:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e21c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e220:	ea53 0308 	orrs.w	r3, r3, r8
 800e224:	f000 8466 	beq.w	800eaf4 <__ieee754_pow+0x9c4>
 800e228:	4b4d      	ldr	r3, [pc, #308]	; (800e360 <__ieee754_pow+0x230>)
 800e22a:	429c      	cmp	r4, r3
 800e22c:	dd0d      	ble.n	800e24a <__ieee754_pow+0x11a>
 800e22e:	2f00      	cmp	r7, #0
 800e230:	f280 8464 	bge.w	800eafc <__ieee754_pow+0x9cc>
 800e234:	2000      	movs	r0, #0
 800e236:	2100      	movs	r1, #0
 800e238:	ec41 0b10 	vmov	d0, r0, r1
 800e23c:	b00d      	add	sp, #52	; 0x34
 800e23e:	ecbd 8b06 	vpop	{d8-d10}
 800e242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e246:	2102      	movs	r1, #2
 800e248:	e7e0      	b.n	800e20c <__ieee754_pow+0xdc>
 800e24a:	2f00      	cmp	r7, #0
 800e24c:	daf2      	bge.n	800e234 <__ieee754_pow+0x104>
 800e24e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800e252:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e256:	e7ef      	b.n	800e238 <__ieee754_pow+0x108>
 800e258:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800e25c:	d104      	bne.n	800e268 <__ieee754_pow+0x138>
 800e25e:	4610      	mov	r0, r2
 800e260:	4619      	mov	r1, r3
 800e262:	f7f2 f9d9 	bl	8000618 <__aeabi_dmul>
 800e266:	e7e7      	b.n	800e238 <__ieee754_pow+0x108>
 800e268:	493e      	ldr	r1, [pc, #248]	; (800e364 <__ieee754_pow+0x234>)
 800e26a:	428f      	cmp	r7, r1
 800e26c:	d10d      	bne.n	800e28a <__ieee754_pow+0x15a>
 800e26e:	f1b9 0f00 	cmp.w	r9, #0
 800e272:	db0a      	blt.n	800e28a <__ieee754_pow+0x15a>
 800e274:	ec43 2b10 	vmov	d0, r2, r3
 800e278:	b00d      	add	sp, #52	; 0x34
 800e27a:	ecbd 8b06 	vpop	{d8-d10}
 800e27e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e282:	f000 be83 	b.w	800ef8c <__ieee754_sqrt>
 800e286:	2100      	movs	r1, #0
 800e288:	9100      	str	r1, [sp, #0]
 800e28a:	ec43 2b10 	vmov	d0, r2, r3
 800e28e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e292:	f001 fd99 	bl	800fdc8 <fabs>
 800e296:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e29a:	ec51 0b10 	vmov	r0, r1, d0
 800e29e:	f1b8 0f00 	cmp.w	r8, #0
 800e2a2:	d12a      	bne.n	800e2fa <__ieee754_pow+0x1ca>
 800e2a4:	b12c      	cbz	r4, 800e2b2 <__ieee754_pow+0x182>
 800e2a6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800e35c <__ieee754_pow+0x22c>
 800e2aa:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800e2ae:	45e6      	cmp	lr, ip
 800e2b0:	d123      	bne.n	800e2fa <__ieee754_pow+0x1ca>
 800e2b2:	2f00      	cmp	r7, #0
 800e2b4:	da05      	bge.n	800e2c2 <__ieee754_pow+0x192>
 800e2b6:	4602      	mov	r2, r0
 800e2b8:	460b      	mov	r3, r1
 800e2ba:	2000      	movs	r0, #0
 800e2bc:	4927      	ldr	r1, [pc, #156]	; (800e35c <__ieee754_pow+0x22c>)
 800e2be:	f7f2 fad5 	bl	800086c <__aeabi_ddiv>
 800e2c2:	f1b9 0f00 	cmp.w	r9, #0
 800e2c6:	dab7      	bge.n	800e238 <__ieee754_pow+0x108>
 800e2c8:	9b00      	ldr	r3, [sp, #0]
 800e2ca:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e2ce:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e2d2:	4323      	orrs	r3, r4
 800e2d4:	d108      	bne.n	800e2e8 <__ieee754_pow+0x1b8>
 800e2d6:	4602      	mov	r2, r0
 800e2d8:	460b      	mov	r3, r1
 800e2da:	4610      	mov	r0, r2
 800e2dc:	4619      	mov	r1, r3
 800e2de:	f7f1 ffe3 	bl	80002a8 <__aeabi_dsub>
 800e2e2:	4602      	mov	r2, r0
 800e2e4:	460b      	mov	r3, r1
 800e2e6:	e78d      	b.n	800e204 <__ieee754_pow+0xd4>
 800e2e8:	9b00      	ldr	r3, [sp, #0]
 800e2ea:	2b01      	cmp	r3, #1
 800e2ec:	d1a4      	bne.n	800e238 <__ieee754_pow+0x108>
 800e2ee:	4602      	mov	r2, r0
 800e2f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e2f4:	4610      	mov	r0, r2
 800e2f6:	4619      	mov	r1, r3
 800e2f8:	e79e      	b.n	800e238 <__ieee754_pow+0x108>
 800e2fa:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800e2fe:	f10c 35ff 	add.w	r5, ip, #4294967295
 800e302:	950a      	str	r5, [sp, #40]	; 0x28
 800e304:	9d00      	ldr	r5, [sp, #0]
 800e306:	46ac      	mov	ip, r5
 800e308:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800e30a:	ea5c 0505 	orrs.w	r5, ip, r5
 800e30e:	d0e4      	beq.n	800e2da <__ieee754_pow+0x1aa>
 800e310:	4b15      	ldr	r3, [pc, #84]	; (800e368 <__ieee754_pow+0x238>)
 800e312:	429e      	cmp	r6, r3
 800e314:	f340 80fc 	ble.w	800e510 <__ieee754_pow+0x3e0>
 800e318:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e31c:	429e      	cmp	r6, r3
 800e31e:	4b10      	ldr	r3, [pc, #64]	; (800e360 <__ieee754_pow+0x230>)
 800e320:	dd07      	ble.n	800e332 <__ieee754_pow+0x202>
 800e322:	429c      	cmp	r4, r3
 800e324:	dc0a      	bgt.n	800e33c <__ieee754_pow+0x20c>
 800e326:	2f00      	cmp	r7, #0
 800e328:	da84      	bge.n	800e234 <__ieee754_pow+0x104>
 800e32a:	a307      	add	r3, pc, #28	; (adr r3, 800e348 <__ieee754_pow+0x218>)
 800e32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e330:	e795      	b.n	800e25e <__ieee754_pow+0x12e>
 800e332:	429c      	cmp	r4, r3
 800e334:	dbf7      	blt.n	800e326 <__ieee754_pow+0x1f6>
 800e336:	4b09      	ldr	r3, [pc, #36]	; (800e35c <__ieee754_pow+0x22c>)
 800e338:	429c      	cmp	r4, r3
 800e33a:	dd17      	ble.n	800e36c <__ieee754_pow+0x23c>
 800e33c:	2f00      	cmp	r7, #0
 800e33e:	dcf4      	bgt.n	800e32a <__ieee754_pow+0x1fa>
 800e340:	e778      	b.n	800e234 <__ieee754_pow+0x104>
 800e342:	bf00      	nop
 800e344:	f3af 8000 	nop.w
 800e348:	8800759c 	.word	0x8800759c
 800e34c:	7e37e43c 	.word	0x7e37e43c
 800e350:	7ff00000 	.word	0x7ff00000
 800e354:	08010678 	.word	0x08010678
 800e358:	433fffff 	.word	0x433fffff
 800e35c:	3ff00000 	.word	0x3ff00000
 800e360:	3fefffff 	.word	0x3fefffff
 800e364:	3fe00000 	.word	0x3fe00000
 800e368:	41e00000 	.word	0x41e00000
 800e36c:	4b64      	ldr	r3, [pc, #400]	; (800e500 <__ieee754_pow+0x3d0>)
 800e36e:	2200      	movs	r2, #0
 800e370:	f7f1 ff9a 	bl	80002a8 <__aeabi_dsub>
 800e374:	a356      	add	r3, pc, #344	; (adr r3, 800e4d0 <__ieee754_pow+0x3a0>)
 800e376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e37a:	4604      	mov	r4, r0
 800e37c:	460d      	mov	r5, r1
 800e37e:	f7f2 f94b 	bl	8000618 <__aeabi_dmul>
 800e382:	a355      	add	r3, pc, #340	; (adr r3, 800e4d8 <__ieee754_pow+0x3a8>)
 800e384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e388:	4606      	mov	r6, r0
 800e38a:	460f      	mov	r7, r1
 800e38c:	4620      	mov	r0, r4
 800e38e:	4629      	mov	r1, r5
 800e390:	f7f2 f942 	bl	8000618 <__aeabi_dmul>
 800e394:	4b5b      	ldr	r3, [pc, #364]	; (800e504 <__ieee754_pow+0x3d4>)
 800e396:	4682      	mov	sl, r0
 800e398:	468b      	mov	fp, r1
 800e39a:	2200      	movs	r2, #0
 800e39c:	4620      	mov	r0, r4
 800e39e:	4629      	mov	r1, r5
 800e3a0:	f7f2 f93a 	bl	8000618 <__aeabi_dmul>
 800e3a4:	4602      	mov	r2, r0
 800e3a6:	460b      	mov	r3, r1
 800e3a8:	a14d      	add	r1, pc, #308	; (adr r1, 800e4e0 <__ieee754_pow+0x3b0>)
 800e3aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3ae:	f7f1 ff7b 	bl	80002a8 <__aeabi_dsub>
 800e3b2:	4622      	mov	r2, r4
 800e3b4:	462b      	mov	r3, r5
 800e3b6:	f7f2 f92f 	bl	8000618 <__aeabi_dmul>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	460b      	mov	r3, r1
 800e3be:	2000      	movs	r0, #0
 800e3c0:	4951      	ldr	r1, [pc, #324]	; (800e508 <__ieee754_pow+0x3d8>)
 800e3c2:	f7f1 ff71 	bl	80002a8 <__aeabi_dsub>
 800e3c6:	4622      	mov	r2, r4
 800e3c8:	4680      	mov	r8, r0
 800e3ca:	4689      	mov	r9, r1
 800e3cc:	462b      	mov	r3, r5
 800e3ce:	4620      	mov	r0, r4
 800e3d0:	4629      	mov	r1, r5
 800e3d2:	f7f2 f921 	bl	8000618 <__aeabi_dmul>
 800e3d6:	4602      	mov	r2, r0
 800e3d8:	460b      	mov	r3, r1
 800e3da:	4640      	mov	r0, r8
 800e3dc:	4649      	mov	r1, r9
 800e3de:	f7f2 f91b 	bl	8000618 <__aeabi_dmul>
 800e3e2:	a341      	add	r3, pc, #260	; (adr r3, 800e4e8 <__ieee754_pow+0x3b8>)
 800e3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3e8:	f7f2 f916 	bl	8000618 <__aeabi_dmul>
 800e3ec:	4602      	mov	r2, r0
 800e3ee:	460b      	mov	r3, r1
 800e3f0:	4650      	mov	r0, sl
 800e3f2:	4659      	mov	r1, fp
 800e3f4:	f7f1 ff58 	bl	80002a8 <__aeabi_dsub>
 800e3f8:	4602      	mov	r2, r0
 800e3fa:	460b      	mov	r3, r1
 800e3fc:	4680      	mov	r8, r0
 800e3fe:	4689      	mov	r9, r1
 800e400:	4630      	mov	r0, r6
 800e402:	4639      	mov	r1, r7
 800e404:	f7f1 ff52 	bl	80002ac <__adddf3>
 800e408:	2400      	movs	r4, #0
 800e40a:	4632      	mov	r2, r6
 800e40c:	463b      	mov	r3, r7
 800e40e:	4620      	mov	r0, r4
 800e410:	460d      	mov	r5, r1
 800e412:	f7f1 ff49 	bl	80002a8 <__aeabi_dsub>
 800e416:	4602      	mov	r2, r0
 800e418:	460b      	mov	r3, r1
 800e41a:	4640      	mov	r0, r8
 800e41c:	4649      	mov	r1, r9
 800e41e:	f7f1 ff43 	bl	80002a8 <__aeabi_dsub>
 800e422:	9b00      	ldr	r3, [sp, #0]
 800e424:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e426:	3b01      	subs	r3, #1
 800e428:	4313      	orrs	r3, r2
 800e42a:	4682      	mov	sl, r0
 800e42c:	468b      	mov	fp, r1
 800e42e:	f040 81f1 	bne.w	800e814 <__ieee754_pow+0x6e4>
 800e432:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800e4f0 <__ieee754_pow+0x3c0>
 800e436:	eeb0 8a47 	vmov.f32	s16, s14
 800e43a:	eef0 8a67 	vmov.f32	s17, s15
 800e43e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e442:	2600      	movs	r6, #0
 800e444:	4632      	mov	r2, r6
 800e446:	463b      	mov	r3, r7
 800e448:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e44c:	f7f1 ff2c 	bl	80002a8 <__aeabi_dsub>
 800e450:	4622      	mov	r2, r4
 800e452:	462b      	mov	r3, r5
 800e454:	f7f2 f8e0 	bl	8000618 <__aeabi_dmul>
 800e458:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e45c:	4680      	mov	r8, r0
 800e45e:	4689      	mov	r9, r1
 800e460:	4650      	mov	r0, sl
 800e462:	4659      	mov	r1, fp
 800e464:	f7f2 f8d8 	bl	8000618 <__aeabi_dmul>
 800e468:	4602      	mov	r2, r0
 800e46a:	460b      	mov	r3, r1
 800e46c:	4640      	mov	r0, r8
 800e46e:	4649      	mov	r1, r9
 800e470:	f7f1 ff1c 	bl	80002ac <__adddf3>
 800e474:	4632      	mov	r2, r6
 800e476:	463b      	mov	r3, r7
 800e478:	4680      	mov	r8, r0
 800e47a:	4689      	mov	r9, r1
 800e47c:	4620      	mov	r0, r4
 800e47e:	4629      	mov	r1, r5
 800e480:	f7f2 f8ca 	bl	8000618 <__aeabi_dmul>
 800e484:	460b      	mov	r3, r1
 800e486:	4604      	mov	r4, r0
 800e488:	460d      	mov	r5, r1
 800e48a:	4602      	mov	r2, r0
 800e48c:	4649      	mov	r1, r9
 800e48e:	4640      	mov	r0, r8
 800e490:	f7f1 ff0c 	bl	80002ac <__adddf3>
 800e494:	4b1d      	ldr	r3, [pc, #116]	; (800e50c <__ieee754_pow+0x3dc>)
 800e496:	4299      	cmp	r1, r3
 800e498:	ec45 4b19 	vmov	d9, r4, r5
 800e49c:	4606      	mov	r6, r0
 800e49e:	460f      	mov	r7, r1
 800e4a0:	468b      	mov	fp, r1
 800e4a2:	f340 82fe 	ble.w	800eaa2 <__ieee754_pow+0x972>
 800e4a6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e4aa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e4ae:	4303      	orrs	r3, r0
 800e4b0:	f000 81f0 	beq.w	800e894 <__ieee754_pow+0x764>
 800e4b4:	a310      	add	r3, pc, #64	; (adr r3, 800e4f8 <__ieee754_pow+0x3c8>)
 800e4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ba:	ec51 0b18 	vmov	r0, r1, d8
 800e4be:	f7f2 f8ab 	bl	8000618 <__aeabi_dmul>
 800e4c2:	a30d      	add	r3, pc, #52	; (adr r3, 800e4f8 <__ieee754_pow+0x3c8>)
 800e4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4c8:	e6cb      	b.n	800e262 <__ieee754_pow+0x132>
 800e4ca:	bf00      	nop
 800e4cc:	f3af 8000 	nop.w
 800e4d0:	60000000 	.word	0x60000000
 800e4d4:	3ff71547 	.word	0x3ff71547
 800e4d8:	f85ddf44 	.word	0xf85ddf44
 800e4dc:	3e54ae0b 	.word	0x3e54ae0b
 800e4e0:	55555555 	.word	0x55555555
 800e4e4:	3fd55555 	.word	0x3fd55555
 800e4e8:	652b82fe 	.word	0x652b82fe
 800e4ec:	3ff71547 	.word	0x3ff71547
 800e4f0:	00000000 	.word	0x00000000
 800e4f4:	bff00000 	.word	0xbff00000
 800e4f8:	8800759c 	.word	0x8800759c
 800e4fc:	7e37e43c 	.word	0x7e37e43c
 800e500:	3ff00000 	.word	0x3ff00000
 800e504:	3fd00000 	.word	0x3fd00000
 800e508:	3fe00000 	.word	0x3fe00000
 800e50c:	408fffff 	.word	0x408fffff
 800e510:	4bd7      	ldr	r3, [pc, #860]	; (800e870 <__ieee754_pow+0x740>)
 800e512:	ea03 0309 	and.w	r3, r3, r9
 800e516:	2200      	movs	r2, #0
 800e518:	b92b      	cbnz	r3, 800e526 <__ieee754_pow+0x3f6>
 800e51a:	4bd6      	ldr	r3, [pc, #856]	; (800e874 <__ieee754_pow+0x744>)
 800e51c:	f7f2 f87c 	bl	8000618 <__aeabi_dmul>
 800e520:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e524:	460c      	mov	r4, r1
 800e526:	1523      	asrs	r3, r4, #20
 800e528:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e52c:	4413      	add	r3, r2
 800e52e:	9309      	str	r3, [sp, #36]	; 0x24
 800e530:	4bd1      	ldr	r3, [pc, #836]	; (800e878 <__ieee754_pow+0x748>)
 800e532:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e536:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e53a:	429c      	cmp	r4, r3
 800e53c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e540:	dd08      	ble.n	800e554 <__ieee754_pow+0x424>
 800e542:	4bce      	ldr	r3, [pc, #824]	; (800e87c <__ieee754_pow+0x74c>)
 800e544:	429c      	cmp	r4, r3
 800e546:	f340 8163 	ble.w	800e810 <__ieee754_pow+0x6e0>
 800e54a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e54c:	3301      	adds	r3, #1
 800e54e:	9309      	str	r3, [sp, #36]	; 0x24
 800e550:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800e554:	2400      	movs	r4, #0
 800e556:	00e3      	lsls	r3, r4, #3
 800e558:	930b      	str	r3, [sp, #44]	; 0x2c
 800e55a:	4bc9      	ldr	r3, [pc, #804]	; (800e880 <__ieee754_pow+0x750>)
 800e55c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e560:	ed93 7b00 	vldr	d7, [r3]
 800e564:	4629      	mov	r1, r5
 800e566:	ec53 2b17 	vmov	r2, r3, d7
 800e56a:	eeb0 8a47 	vmov.f32	s16, s14
 800e56e:	eef0 8a67 	vmov.f32	s17, s15
 800e572:	4682      	mov	sl, r0
 800e574:	f7f1 fe98 	bl	80002a8 <__aeabi_dsub>
 800e578:	4652      	mov	r2, sl
 800e57a:	4606      	mov	r6, r0
 800e57c:	460f      	mov	r7, r1
 800e57e:	462b      	mov	r3, r5
 800e580:	ec51 0b18 	vmov	r0, r1, d8
 800e584:	f7f1 fe92 	bl	80002ac <__adddf3>
 800e588:	4602      	mov	r2, r0
 800e58a:	460b      	mov	r3, r1
 800e58c:	2000      	movs	r0, #0
 800e58e:	49bd      	ldr	r1, [pc, #756]	; (800e884 <__ieee754_pow+0x754>)
 800e590:	f7f2 f96c 	bl	800086c <__aeabi_ddiv>
 800e594:	ec41 0b19 	vmov	d9, r0, r1
 800e598:	4602      	mov	r2, r0
 800e59a:	460b      	mov	r3, r1
 800e59c:	4630      	mov	r0, r6
 800e59e:	4639      	mov	r1, r7
 800e5a0:	f7f2 f83a 	bl	8000618 <__aeabi_dmul>
 800e5a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e5a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e5ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	9304      	str	r3, [sp, #16]
 800e5b4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800e5b8:	46ab      	mov	fp, r5
 800e5ba:	106d      	asrs	r5, r5, #1
 800e5bc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800e5c0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800e5c4:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800e5c8:	2200      	movs	r2, #0
 800e5ca:	4640      	mov	r0, r8
 800e5cc:	4649      	mov	r1, r9
 800e5ce:	4614      	mov	r4, r2
 800e5d0:	461d      	mov	r5, r3
 800e5d2:	f7f2 f821 	bl	8000618 <__aeabi_dmul>
 800e5d6:	4602      	mov	r2, r0
 800e5d8:	460b      	mov	r3, r1
 800e5da:	4630      	mov	r0, r6
 800e5dc:	4639      	mov	r1, r7
 800e5de:	f7f1 fe63 	bl	80002a8 <__aeabi_dsub>
 800e5e2:	ec53 2b18 	vmov	r2, r3, d8
 800e5e6:	4606      	mov	r6, r0
 800e5e8:	460f      	mov	r7, r1
 800e5ea:	4620      	mov	r0, r4
 800e5ec:	4629      	mov	r1, r5
 800e5ee:	f7f1 fe5b 	bl	80002a8 <__aeabi_dsub>
 800e5f2:	4602      	mov	r2, r0
 800e5f4:	460b      	mov	r3, r1
 800e5f6:	4650      	mov	r0, sl
 800e5f8:	4659      	mov	r1, fp
 800e5fa:	f7f1 fe55 	bl	80002a8 <__aeabi_dsub>
 800e5fe:	4642      	mov	r2, r8
 800e600:	464b      	mov	r3, r9
 800e602:	f7f2 f809 	bl	8000618 <__aeabi_dmul>
 800e606:	4602      	mov	r2, r0
 800e608:	460b      	mov	r3, r1
 800e60a:	4630      	mov	r0, r6
 800e60c:	4639      	mov	r1, r7
 800e60e:	f7f1 fe4b 	bl	80002a8 <__aeabi_dsub>
 800e612:	ec53 2b19 	vmov	r2, r3, d9
 800e616:	f7f1 ffff 	bl	8000618 <__aeabi_dmul>
 800e61a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e61e:	ec41 0b18 	vmov	d8, r0, r1
 800e622:	4610      	mov	r0, r2
 800e624:	4619      	mov	r1, r3
 800e626:	f7f1 fff7 	bl	8000618 <__aeabi_dmul>
 800e62a:	a37d      	add	r3, pc, #500	; (adr r3, 800e820 <__ieee754_pow+0x6f0>)
 800e62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e630:	4604      	mov	r4, r0
 800e632:	460d      	mov	r5, r1
 800e634:	f7f1 fff0 	bl	8000618 <__aeabi_dmul>
 800e638:	a37b      	add	r3, pc, #492	; (adr r3, 800e828 <__ieee754_pow+0x6f8>)
 800e63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e63e:	f7f1 fe35 	bl	80002ac <__adddf3>
 800e642:	4622      	mov	r2, r4
 800e644:	462b      	mov	r3, r5
 800e646:	f7f1 ffe7 	bl	8000618 <__aeabi_dmul>
 800e64a:	a379      	add	r3, pc, #484	; (adr r3, 800e830 <__ieee754_pow+0x700>)
 800e64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e650:	f7f1 fe2c 	bl	80002ac <__adddf3>
 800e654:	4622      	mov	r2, r4
 800e656:	462b      	mov	r3, r5
 800e658:	f7f1 ffde 	bl	8000618 <__aeabi_dmul>
 800e65c:	a376      	add	r3, pc, #472	; (adr r3, 800e838 <__ieee754_pow+0x708>)
 800e65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e662:	f7f1 fe23 	bl	80002ac <__adddf3>
 800e666:	4622      	mov	r2, r4
 800e668:	462b      	mov	r3, r5
 800e66a:	f7f1 ffd5 	bl	8000618 <__aeabi_dmul>
 800e66e:	a374      	add	r3, pc, #464	; (adr r3, 800e840 <__ieee754_pow+0x710>)
 800e670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e674:	f7f1 fe1a 	bl	80002ac <__adddf3>
 800e678:	4622      	mov	r2, r4
 800e67a:	462b      	mov	r3, r5
 800e67c:	f7f1 ffcc 	bl	8000618 <__aeabi_dmul>
 800e680:	a371      	add	r3, pc, #452	; (adr r3, 800e848 <__ieee754_pow+0x718>)
 800e682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e686:	f7f1 fe11 	bl	80002ac <__adddf3>
 800e68a:	4622      	mov	r2, r4
 800e68c:	4606      	mov	r6, r0
 800e68e:	460f      	mov	r7, r1
 800e690:	462b      	mov	r3, r5
 800e692:	4620      	mov	r0, r4
 800e694:	4629      	mov	r1, r5
 800e696:	f7f1 ffbf 	bl	8000618 <__aeabi_dmul>
 800e69a:	4602      	mov	r2, r0
 800e69c:	460b      	mov	r3, r1
 800e69e:	4630      	mov	r0, r6
 800e6a0:	4639      	mov	r1, r7
 800e6a2:	f7f1 ffb9 	bl	8000618 <__aeabi_dmul>
 800e6a6:	4642      	mov	r2, r8
 800e6a8:	4604      	mov	r4, r0
 800e6aa:	460d      	mov	r5, r1
 800e6ac:	464b      	mov	r3, r9
 800e6ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6b2:	f7f1 fdfb 	bl	80002ac <__adddf3>
 800e6b6:	ec53 2b18 	vmov	r2, r3, d8
 800e6ba:	f7f1 ffad 	bl	8000618 <__aeabi_dmul>
 800e6be:	4622      	mov	r2, r4
 800e6c0:	462b      	mov	r3, r5
 800e6c2:	f7f1 fdf3 	bl	80002ac <__adddf3>
 800e6c6:	4642      	mov	r2, r8
 800e6c8:	4682      	mov	sl, r0
 800e6ca:	468b      	mov	fp, r1
 800e6cc:	464b      	mov	r3, r9
 800e6ce:	4640      	mov	r0, r8
 800e6d0:	4649      	mov	r1, r9
 800e6d2:	f7f1 ffa1 	bl	8000618 <__aeabi_dmul>
 800e6d6:	4b6c      	ldr	r3, [pc, #432]	; (800e888 <__ieee754_pow+0x758>)
 800e6d8:	2200      	movs	r2, #0
 800e6da:	4606      	mov	r6, r0
 800e6dc:	460f      	mov	r7, r1
 800e6de:	f7f1 fde5 	bl	80002ac <__adddf3>
 800e6e2:	4652      	mov	r2, sl
 800e6e4:	465b      	mov	r3, fp
 800e6e6:	f7f1 fde1 	bl	80002ac <__adddf3>
 800e6ea:	9c04      	ldr	r4, [sp, #16]
 800e6ec:	460d      	mov	r5, r1
 800e6ee:	4622      	mov	r2, r4
 800e6f0:	460b      	mov	r3, r1
 800e6f2:	4640      	mov	r0, r8
 800e6f4:	4649      	mov	r1, r9
 800e6f6:	f7f1 ff8f 	bl	8000618 <__aeabi_dmul>
 800e6fa:	4b63      	ldr	r3, [pc, #396]	; (800e888 <__ieee754_pow+0x758>)
 800e6fc:	4680      	mov	r8, r0
 800e6fe:	4689      	mov	r9, r1
 800e700:	2200      	movs	r2, #0
 800e702:	4620      	mov	r0, r4
 800e704:	4629      	mov	r1, r5
 800e706:	f7f1 fdcf 	bl	80002a8 <__aeabi_dsub>
 800e70a:	4632      	mov	r2, r6
 800e70c:	463b      	mov	r3, r7
 800e70e:	f7f1 fdcb 	bl	80002a8 <__aeabi_dsub>
 800e712:	4602      	mov	r2, r0
 800e714:	460b      	mov	r3, r1
 800e716:	4650      	mov	r0, sl
 800e718:	4659      	mov	r1, fp
 800e71a:	f7f1 fdc5 	bl	80002a8 <__aeabi_dsub>
 800e71e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e722:	f7f1 ff79 	bl	8000618 <__aeabi_dmul>
 800e726:	4622      	mov	r2, r4
 800e728:	4606      	mov	r6, r0
 800e72a:	460f      	mov	r7, r1
 800e72c:	462b      	mov	r3, r5
 800e72e:	ec51 0b18 	vmov	r0, r1, d8
 800e732:	f7f1 ff71 	bl	8000618 <__aeabi_dmul>
 800e736:	4602      	mov	r2, r0
 800e738:	460b      	mov	r3, r1
 800e73a:	4630      	mov	r0, r6
 800e73c:	4639      	mov	r1, r7
 800e73e:	f7f1 fdb5 	bl	80002ac <__adddf3>
 800e742:	4606      	mov	r6, r0
 800e744:	460f      	mov	r7, r1
 800e746:	4602      	mov	r2, r0
 800e748:	460b      	mov	r3, r1
 800e74a:	4640      	mov	r0, r8
 800e74c:	4649      	mov	r1, r9
 800e74e:	f7f1 fdad 	bl	80002ac <__adddf3>
 800e752:	9c04      	ldr	r4, [sp, #16]
 800e754:	a33e      	add	r3, pc, #248	; (adr r3, 800e850 <__ieee754_pow+0x720>)
 800e756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e75a:	4620      	mov	r0, r4
 800e75c:	460d      	mov	r5, r1
 800e75e:	f7f1 ff5b 	bl	8000618 <__aeabi_dmul>
 800e762:	4642      	mov	r2, r8
 800e764:	ec41 0b18 	vmov	d8, r0, r1
 800e768:	464b      	mov	r3, r9
 800e76a:	4620      	mov	r0, r4
 800e76c:	4629      	mov	r1, r5
 800e76e:	f7f1 fd9b 	bl	80002a8 <__aeabi_dsub>
 800e772:	4602      	mov	r2, r0
 800e774:	460b      	mov	r3, r1
 800e776:	4630      	mov	r0, r6
 800e778:	4639      	mov	r1, r7
 800e77a:	f7f1 fd95 	bl	80002a8 <__aeabi_dsub>
 800e77e:	a336      	add	r3, pc, #216	; (adr r3, 800e858 <__ieee754_pow+0x728>)
 800e780:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e784:	f7f1 ff48 	bl	8000618 <__aeabi_dmul>
 800e788:	a335      	add	r3, pc, #212	; (adr r3, 800e860 <__ieee754_pow+0x730>)
 800e78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78e:	4606      	mov	r6, r0
 800e790:	460f      	mov	r7, r1
 800e792:	4620      	mov	r0, r4
 800e794:	4629      	mov	r1, r5
 800e796:	f7f1 ff3f 	bl	8000618 <__aeabi_dmul>
 800e79a:	4602      	mov	r2, r0
 800e79c:	460b      	mov	r3, r1
 800e79e:	4630      	mov	r0, r6
 800e7a0:	4639      	mov	r1, r7
 800e7a2:	f7f1 fd83 	bl	80002ac <__adddf3>
 800e7a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e7a8:	4b38      	ldr	r3, [pc, #224]	; (800e88c <__ieee754_pow+0x75c>)
 800e7aa:	4413      	add	r3, r2
 800e7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b0:	f7f1 fd7c 	bl	80002ac <__adddf3>
 800e7b4:	4682      	mov	sl, r0
 800e7b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e7b8:	468b      	mov	fp, r1
 800e7ba:	f7f1 fec3 	bl	8000544 <__aeabi_i2d>
 800e7be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e7c0:	4b33      	ldr	r3, [pc, #204]	; (800e890 <__ieee754_pow+0x760>)
 800e7c2:	4413      	add	r3, r2
 800e7c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e7c8:	4606      	mov	r6, r0
 800e7ca:	460f      	mov	r7, r1
 800e7cc:	4652      	mov	r2, sl
 800e7ce:	465b      	mov	r3, fp
 800e7d0:	ec51 0b18 	vmov	r0, r1, d8
 800e7d4:	f7f1 fd6a 	bl	80002ac <__adddf3>
 800e7d8:	4642      	mov	r2, r8
 800e7da:	464b      	mov	r3, r9
 800e7dc:	f7f1 fd66 	bl	80002ac <__adddf3>
 800e7e0:	4632      	mov	r2, r6
 800e7e2:	463b      	mov	r3, r7
 800e7e4:	f7f1 fd62 	bl	80002ac <__adddf3>
 800e7e8:	9c04      	ldr	r4, [sp, #16]
 800e7ea:	4632      	mov	r2, r6
 800e7ec:	463b      	mov	r3, r7
 800e7ee:	4620      	mov	r0, r4
 800e7f0:	460d      	mov	r5, r1
 800e7f2:	f7f1 fd59 	bl	80002a8 <__aeabi_dsub>
 800e7f6:	4642      	mov	r2, r8
 800e7f8:	464b      	mov	r3, r9
 800e7fa:	f7f1 fd55 	bl	80002a8 <__aeabi_dsub>
 800e7fe:	ec53 2b18 	vmov	r2, r3, d8
 800e802:	f7f1 fd51 	bl	80002a8 <__aeabi_dsub>
 800e806:	4602      	mov	r2, r0
 800e808:	460b      	mov	r3, r1
 800e80a:	4650      	mov	r0, sl
 800e80c:	4659      	mov	r1, fp
 800e80e:	e606      	b.n	800e41e <__ieee754_pow+0x2ee>
 800e810:	2401      	movs	r4, #1
 800e812:	e6a0      	b.n	800e556 <__ieee754_pow+0x426>
 800e814:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800e868 <__ieee754_pow+0x738>
 800e818:	e60d      	b.n	800e436 <__ieee754_pow+0x306>
 800e81a:	bf00      	nop
 800e81c:	f3af 8000 	nop.w
 800e820:	4a454eef 	.word	0x4a454eef
 800e824:	3fca7e28 	.word	0x3fca7e28
 800e828:	93c9db65 	.word	0x93c9db65
 800e82c:	3fcd864a 	.word	0x3fcd864a
 800e830:	a91d4101 	.word	0xa91d4101
 800e834:	3fd17460 	.word	0x3fd17460
 800e838:	518f264d 	.word	0x518f264d
 800e83c:	3fd55555 	.word	0x3fd55555
 800e840:	db6fabff 	.word	0xdb6fabff
 800e844:	3fdb6db6 	.word	0x3fdb6db6
 800e848:	33333303 	.word	0x33333303
 800e84c:	3fe33333 	.word	0x3fe33333
 800e850:	e0000000 	.word	0xe0000000
 800e854:	3feec709 	.word	0x3feec709
 800e858:	dc3a03fd 	.word	0xdc3a03fd
 800e85c:	3feec709 	.word	0x3feec709
 800e860:	145b01f5 	.word	0x145b01f5
 800e864:	be3e2fe0 	.word	0xbe3e2fe0
 800e868:	00000000 	.word	0x00000000
 800e86c:	3ff00000 	.word	0x3ff00000
 800e870:	7ff00000 	.word	0x7ff00000
 800e874:	43400000 	.word	0x43400000
 800e878:	0003988e 	.word	0x0003988e
 800e87c:	000bb679 	.word	0x000bb679
 800e880:	080107b8 	.word	0x080107b8
 800e884:	3ff00000 	.word	0x3ff00000
 800e888:	40080000 	.word	0x40080000
 800e88c:	080107d8 	.word	0x080107d8
 800e890:	080107c8 	.word	0x080107c8
 800e894:	a3b5      	add	r3, pc, #724	; (adr r3, 800eb6c <__ieee754_pow+0xa3c>)
 800e896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e89a:	4640      	mov	r0, r8
 800e89c:	4649      	mov	r1, r9
 800e89e:	f7f1 fd05 	bl	80002ac <__adddf3>
 800e8a2:	4622      	mov	r2, r4
 800e8a4:	ec41 0b1a 	vmov	d10, r0, r1
 800e8a8:	462b      	mov	r3, r5
 800e8aa:	4630      	mov	r0, r6
 800e8ac:	4639      	mov	r1, r7
 800e8ae:	f7f1 fcfb 	bl	80002a8 <__aeabi_dsub>
 800e8b2:	4602      	mov	r2, r0
 800e8b4:	460b      	mov	r3, r1
 800e8b6:	ec51 0b1a 	vmov	r0, r1, d10
 800e8ba:	f7f2 f93d 	bl	8000b38 <__aeabi_dcmpgt>
 800e8be:	2800      	cmp	r0, #0
 800e8c0:	f47f adf8 	bne.w	800e4b4 <__ieee754_pow+0x384>
 800e8c4:	4aa4      	ldr	r2, [pc, #656]	; (800eb58 <__ieee754_pow+0xa28>)
 800e8c6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e8ca:	4293      	cmp	r3, r2
 800e8cc:	f340 810b 	ble.w	800eae6 <__ieee754_pow+0x9b6>
 800e8d0:	151b      	asrs	r3, r3, #20
 800e8d2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800e8d6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e8da:	fa4a f303 	asr.w	r3, sl, r3
 800e8de:	445b      	add	r3, fp
 800e8e0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800e8e4:	4e9d      	ldr	r6, [pc, #628]	; (800eb5c <__ieee754_pow+0xa2c>)
 800e8e6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e8ea:	4116      	asrs	r6, r2
 800e8ec:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800e8f0:	2000      	movs	r0, #0
 800e8f2:	ea23 0106 	bic.w	r1, r3, r6
 800e8f6:	f1c2 0214 	rsb	r2, r2, #20
 800e8fa:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800e8fe:	fa4a fa02 	asr.w	sl, sl, r2
 800e902:	f1bb 0f00 	cmp.w	fp, #0
 800e906:	4602      	mov	r2, r0
 800e908:	460b      	mov	r3, r1
 800e90a:	4620      	mov	r0, r4
 800e90c:	4629      	mov	r1, r5
 800e90e:	bfb8      	it	lt
 800e910:	f1ca 0a00 	rsblt	sl, sl, #0
 800e914:	f7f1 fcc8 	bl	80002a8 <__aeabi_dsub>
 800e918:	ec41 0b19 	vmov	d9, r0, r1
 800e91c:	4642      	mov	r2, r8
 800e91e:	464b      	mov	r3, r9
 800e920:	ec51 0b19 	vmov	r0, r1, d9
 800e924:	f7f1 fcc2 	bl	80002ac <__adddf3>
 800e928:	2400      	movs	r4, #0
 800e92a:	a379      	add	r3, pc, #484	; (adr r3, 800eb10 <__ieee754_pow+0x9e0>)
 800e92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e930:	4620      	mov	r0, r4
 800e932:	460d      	mov	r5, r1
 800e934:	f7f1 fe70 	bl	8000618 <__aeabi_dmul>
 800e938:	ec53 2b19 	vmov	r2, r3, d9
 800e93c:	4606      	mov	r6, r0
 800e93e:	460f      	mov	r7, r1
 800e940:	4620      	mov	r0, r4
 800e942:	4629      	mov	r1, r5
 800e944:	f7f1 fcb0 	bl	80002a8 <__aeabi_dsub>
 800e948:	4602      	mov	r2, r0
 800e94a:	460b      	mov	r3, r1
 800e94c:	4640      	mov	r0, r8
 800e94e:	4649      	mov	r1, r9
 800e950:	f7f1 fcaa 	bl	80002a8 <__aeabi_dsub>
 800e954:	a370      	add	r3, pc, #448	; (adr r3, 800eb18 <__ieee754_pow+0x9e8>)
 800e956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e95a:	f7f1 fe5d 	bl	8000618 <__aeabi_dmul>
 800e95e:	a370      	add	r3, pc, #448	; (adr r3, 800eb20 <__ieee754_pow+0x9f0>)
 800e960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e964:	4680      	mov	r8, r0
 800e966:	4689      	mov	r9, r1
 800e968:	4620      	mov	r0, r4
 800e96a:	4629      	mov	r1, r5
 800e96c:	f7f1 fe54 	bl	8000618 <__aeabi_dmul>
 800e970:	4602      	mov	r2, r0
 800e972:	460b      	mov	r3, r1
 800e974:	4640      	mov	r0, r8
 800e976:	4649      	mov	r1, r9
 800e978:	f7f1 fc98 	bl	80002ac <__adddf3>
 800e97c:	4604      	mov	r4, r0
 800e97e:	460d      	mov	r5, r1
 800e980:	4602      	mov	r2, r0
 800e982:	460b      	mov	r3, r1
 800e984:	4630      	mov	r0, r6
 800e986:	4639      	mov	r1, r7
 800e988:	f7f1 fc90 	bl	80002ac <__adddf3>
 800e98c:	4632      	mov	r2, r6
 800e98e:	463b      	mov	r3, r7
 800e990:	4680      	mov	r8, r0
 800e992:	4689      	mov	r9, r1
 800e994:	f7f1 fc88 	bl	80002a8 <__aeabi_dsub>
 800e998:	4602      	mov	r2, r0
 800e99a:	460b      	mov	r3, r1
 800e99c:	4620      	mov	r0, r4
 800e99e:	4629      	mov	r1, r5
 800e9a0:	f7f1 fc82 	bl	80002a8 <__aeabi_dsub>
 800e9a4:	4642      	mov	r2, r8
 800e9a6:	4606      	mov	r6, r0
 800e9a8:	460f      	mov	r7, r1
 800e9aa:	464b      	mov	r3, r9
 800e9ac:	4640      	mov	r0, r8
 800e9ae:	4649      	mov	r1, r9
 800e9b0:	f7f1 fe32 	bl	8000618 <__aeabi_dmul>
 800e9b4:	a35c      	add	r3, pc, #368	; (adr r3, 800eb28 <__ieee754_pow+0x9f8>)
 800e9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ba:	4604      	mov	r4, r0
 800e9bc:	460d      	mov	r5, r1
 800e9be:	f7f1 fe2b 	bl	8000618 <__aeabi_dmul>
 800e9c2:	a35b      	add	r3, pc, #364	; (adr r3, 800eb30 <__ieee754_pow+0xa00>)
 800e9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9c8:	f7f1 fc6e 	bl	80002a8 <__aeabi_dsub>
 800e9cc:	4622      	mov	r2, r4
 800e9ce:	462b      	mov	r3, r5
 800e9d0:	f7f1 fe22 	bl	8000618 <__aeabi_dmul>
 800e9d4:	a358      	add	r3, pc, #352	; (adr r3, 800eb38 <__ieee754_pow+0xa08>)
 800e9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9da:	f7f1 fc67 	bl	80002ac <__adddf3>
 800e9de:	4622      	mov	r2, r4
 800e9e0:	462b      	mov	r3, r5
 800e9e2:	f7f1 fe19 	bl	8000618 <__aeabi_dmul>
 800e9e6:	a356      	add	r3, pc, #344	; (adr r3, 800eb40 <__ieee754_pow+0xa10>)
 800e9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ec:	f7f1 fc5c 	bl	80002a8 <__aeabi_dsub>
 800e9f0:	4622      	mov	r2, r4
 800e9f2:	462b      	mov	r3, r5
 800e9f4:	f7f1 fe10 	bl	8000618 <__aeabi_dmul>
 800e9f8:	a353      	add	r3, pc, #332	; (adr r3, 800eb48 <__ieee754_pow+0xa18>)
 800e9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9fe:	f7f1 fc55 	bl	80002ac <__adddf3>
 800ea02:	4622      	mov	r2, r4
 800ea04:	462b      	mov	r3, r5
 800ea06:	f7f1 fe07 	bl	8000618 <__aeabi_dmul>
 800ea0a:	4602      	mov	r2, r0
 800ea0c:	460b      	mov	r3, r1
 800ea0e:	4640      	mov	r0, r8
 800ea10:	4649      	mov	r1, r9
 800ea12:	f7f1 fc49 	bl	80002a8 <__aeabi_dsub>
 800ea16:	4604      	mov	r4, r0
 800ea18:	460d      	mov	r5, r1
 800ea1a:	4602      	mov	r2, r0
 800ea1c:	460b      	mov	r3, r1
 800ea1e:	4640      	mov	r0, r8
 800ea20:	4649      	mov	r1, r9
 800ea22:	f7f1 fdf9 	bl	8000618 <__aeabi_dmul>
 800ea26:	2200      	movs	r2, #0
 800ea28:	ec41 0b19 	vmov	d9, r0, r1
 800ea2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ea30:	4620      	mov	r0, r4
 800ea32:	4629      	mov	r1, r5
 800ea34:	f7f1 fc38 	bl	80002a8 <__aeabi_dsub>
 800ea38:	4602      	mov	r2, r0
 800ea3a:	460b      	mov	r3, r1
 800ea3c:	ec51 0b19 	vmov	r0, r1, d9
 800ea40:	f7f1 ff14 	bl	800086c <__aeabi_ddiv>
 800ea44:	4632      	mov	r2, r6
 800ea46:	4604      	mov	r4, r0
 800ea48:	460d      	mov	r5, r1
 800ea4a:	463b      	mov	r3, r7
 800ea4c:	4640      	mov	r0, r8
 800ea4e:	4649      	mov	r1, r9
 800ea50:	f7f1 fde2 	bl	8000618 <__aeabi_dmul>
 800ea54:	4632      	mov	r2, r6
 800ea56:	463b      	mov	r3, r7
 800ea58:	f7f1 fc28 	bl	80002ac <__adddf3>
 800ea5c:	4602      	mov	r2, r0
 800ea5e:	460b      	mov	r3, r1
 800ea60:	4620      	mov	r0, r4
 800ea62:	4629      	mov	r1, r5
 800ea64:	f7f1 fc20 	bl	80002a8 <__aeabi_dsub>
 800ea68:	4642      	mov	r2, r8
 800ea6a:	464b      	mov	r3, r9
 800ea6c:	f7f1 fc1c 	bl	80002a8 <__aeabi_dsub>
 800ea70:	460b      	mov	r3, r1
 800ea72:	4602      	mov	r2, r0
 800ea74:	493a      	ldr	r1, [pc, #232]	; (800eb60 <__ieee754_pow+0xa30>)
 800ea76:	2000      	movs	r0, #0
 800ea78:	f7f1 fc16 	bl	80002a8 <__aeabi_dsub>
 800ea7c:	e9cd 0100 	strd	r0, r1, [sp]
 800ea80:	9b01      	ldr	r3, [sp, #4]
 800ea82:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ea86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea8a:	da2f      	bge.n	800eaec <__ieee754_pow+0x9bc>
 800ea8c:	4650      	mov	r0, sl
 800ea8e:	ed9d 0b00 	vldr	d0, [sp]
 800ea92:	f001 fac1 	bl	8010018 <scalbn>
 800ea96:	ec51 0b10 	vmov	r0, r1, d0
 800ea9a:	ec53 2b18 	vmov	r2, r3, d8
 800ea9e:	f7ff bbe0 	b.w	800e262 <__ieee754_pow+0x132>
 800eaa2:	4b30      	ldr	r3, [pc, #192]	; (800eb64 <__ieee754_pow+0xa34>)
 800eaa4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800eaa8:	429e      	cmp	r6, r3
 800eaaa:	f77f af0b 	ble.w	800e8c4 <__ieee754_pow+0x794>
 800eaae:	4b2e      	ldr	r3, [pc, #184]	; (800eb68 <__ieee754_pow+0xa38>)
 800eab0:	440b      	add	r3, r1
 800eab2:	4303      	orrs	r3, r0
 800eab4:	d00b      	beq.n	800eace <__ieee754_pow+0x99e>
 800eab6:	a326      	add	r3, pc, #152	; (adr r3, 800eb50 <__ieee754_pow+0xa20>)
 800eab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eabc:	ec51 0b18 	vmov	r0, r1, d8
 800eac0:	f7f1 fdaa 	bl	8000618 <__aeabi_dmul>
 800eac4:	a322      	add	r3, pc, #136	; (adr r3, 800eb50 <__ieee754_pow+0xa20>)
 800eac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaca:	f7ff bbca 	b.w	800e262 <__ieee754_pow+0x132>
 800eace:	4622      	mov	r2, r4
 800ead0:	462b      	mov	r3, r5
 800ead2:	f7f1 fbe9 	bl	80002a8 <__aeabi_dsub>
 800ead6:	4642      	mov	r2, r8
 800ead8:	464b      	mov	r3, r9
 800eada:	f7f2 f823 	bl	8000b24 <__aeabi_dcmpge>
 800eade:	2800      	cmp	r0, #0
 800eae0:	f43f aef0 	beq.w	800e8c4 <__ieee754_pow+0x794>
 800eae4:	e7e7      	b.n	800eab6 <__ieee754_pow+0x986>
 800eae6:	f04f 0a00 	mov.w	sl, #0
 800eaea:	e717      	b.n	800e91c <__ieee754_pow+0x7ec>
 800eaec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eaf0:	4619      	mov	r1, r3
 800eaf2:	e7d2      	b.n	800ea9a <__ieee754_pow+0x96a>
 800eaf4:	491a      	ldr	r1, [pc, #104]	; (800eb60 <__ieee754_pow+0xa30>)
 800eaf6:	2000      	movs	r0, #0
 800eaf8:	f7ff bb9e 	b.w	800e238 <__ieee754_pow+0x108>
 800eafc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb00:	f7ff bb9a 	b.w	800e238 <__ieee754_pow+0x108>
 800eb04:	9000      	str	r0, [sp, #0]
 800eb06:	f7ff bb76 	b.w	800e1f6 <__ieee754_pow+0xc6>
 800eb0a:	2100      	movs	r1, #0
 800eb0c:	f7ff bb60 	b.w	800e1d0 <__ieee754_pow+0xa0>
 800eb10:	00000000 	.word	0x00000000
 800eb14:	3fe62e43 	.word	0x3fe62e43
 800eb18:	fefa39ef 	.word	0xfefa39ef
 800eb1c:	3fe62e42 	.word	0x3fe62e42
 800eb20:	0ca86c39 	.word	0x0ca86c39
 800eb24:	be205c61 	.word	0xbe205c61
 800eb28:	72bea4d0 	.word	0x72bea4d0
 800eb2c:	3e663769 	.word	0x3e663769
 800eb30:	c5d26bf1 	.word	0xc5d26bf1
 800eb34:	3ebbbd41 	.word	0x3ebbbd41
 800eb38:	af25de2c 	.word	0xaf25de2c
 800eb3c:	3f11566a 	.word	0x3f11566a
 800eb40:	16bebd93 	.word	0x16bebd93
 800eb44:	3f66c16c 	.word	0x3f66c16c
 800eb48:	5555553e 	.word	0x5555553e
 800eb4c:	3fc55555 	.word	0x3fc55555
 800eb50:	c2f8f359 	.word	0xc2f8f359
 800eb54:	01a56e1f 	.word	0x01a56e1f
 800eb58:	3fe00000 	.word	0x3fe00000
 800eb5c:	000fffff 	.word	0x000fffff
 800eb60:	3ff00000 	.word	0x3ff00000
 800eb64:	4090cbff 	.word	0x4090cbff
 800eb68:	3f6f3400 	.word	0x3f6f3400
 800eb6c:	652b82fe 	.word	0x652b82fe
 800eb70:	3c971547 	.word	0x3c971547
 800eb74:	00000000 	.word	0x00000000

0800eb78 <__ieee754_rem_pio2>:
 800eb78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb7c:	ed2d 8b02 	vpush	{d8}
 800eb80:	ec55 4b10 	vmov	r4, r5, d0
 800eb84:	4bca      	ldr	r3, [pc, #808]	; (800eeb0 <__ieee754_rem_pio2+0x338>)
 800eb86:	b08b      	sub	sp, #44	; 0x2c
 800eb88:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800eb8c:	4598      	cmp	r8, r3
 800eb8e:	4682      	mov	sl, r0
 800eb90:	9502      	str	r5, [sp, #8]
 800eb92:	dc08      	bgt.n	800eba6 <__ieee754_rem_pio2+0x2e>
 800eb94:	2200      	movs	r2, #0
 800eb96:	2300      	movs	r3, #0
 800eb98:	ed80 0b00 	vstr	d0, [r0]
 800eb9c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800eba0:	f04f 0b00 	mov.w	fp, #0
 800eba4:	e028      	b.n	800ebf8 <__ieee754_rem_pio2+0x80>
 800eba6:	4bc3      	ldr	r3, [pc, #780]	; (800eeb4 <__ieee754_rem_pio2+0x33c>)
 800eba8:	4598      	cmp	r8, r3
 800ebaa:	dc78      	bgt.n	800ec9e <__ieee754_rem_pio2+0x126>
 800ebac:	9b02      	ldr	r3, [sp, #8]
 800ebae:	4ec2      	ldr	r6, [pc, #776]	; (800eeb8 <__ieee754_rem_pio2+0x340>)
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	ee10 0a10 	vmov	r0, s0
 800ebb6:	a3b0      	add	r3, pc, #704	; (adr r3, 800ee78 <__ieee754_rem_pio2+0x300>)
 800ebb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebbc:	4629      	mov	r1, r5
 800ebbe:	dd39      	ble.n	800ec34 <__ieee754_rem_pio2+0xbc>
 800ebc0:	f7f1 fb72 	bl	80002a8 <__aeabi_dsub>
 800ebc4:	45b0      	cmp	r8, r6
 800ebc6:	4604      	mov	r4, r0
 800ebc8:	460d      	mov	r5, r1
 800ebca:	d01b      	beq.n	800ec04 <__ieee754_rem_pio2+0x8c>
 800ebcc:	a3ac      	add	r3, pc, #688	; (adr r3, 800ee80 <__ieee754_rem_pio2+0x308>)
 800ebce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebd2:	f7f1 fb69 	bl	80002a8 <__aeabi_dsub>
 800ebd6:	4602      	mov	r2, r0
 800ebd8:	460b      	mov	r3, r1
 800ebda:	e9ca 2300 	strd	r2, r3, [sl]
 800ebde:	4620      	mov	r0, r4
 800ebe0:	4629      	mov	r1, r5
 800ebe2:	f7f1 fb61 	bl	80002a8 <__aeabi_dsub>
 800ebe6:	a3a6      	add	r3, pc, #664	; (adr r3, 800ee80 <__ieee754_rem_pio2+0x308>)
 800ebe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebec:	f7f1 fb5c 	bl	80002a8 <__aeabi_dsub>
 800ebf0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ebf4:	f04f 0b01 	mov.w	fp, #1
 800ebf8:	4658      	mov	r0, fp
 800ebfa:	b00b      	add	sp, #44	; 0x2c
 800ebfc:	ecbd 8b02 	vpop	{d8}
 800ec00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec04:	a3a0      	add	r3, pc, #640	; (adr r3, 800ee88 <__ieee754_rem_pio2+0x310>)
 800ec06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec0a:	f7f1 fb4d 	bl	80002a8 <__aeabi_dsub>
 800ec0e:	a3a0      	add	r3, pc, #640	; (adr r3, 800ee90 <__ieee754_rem_pio2+0x318>)
 800ec10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec14:	4604      	mov	r4, r0
 800ec16:	460d      	mov	r5, r1
 800ec18:	f7f1 fb46 	bl	80002a8 <__aeabi_dsub>
 800ec1c:	4602      	mov	r2, r0
 800ec1e:	460b      	mov	r3, r1
 800ec20:	e9ca 2300 	strd	r2, r3, [sl]
 800ec24:	4620      	mov	r0, r4
 800ec26:	4629      	mov	r1, r5
 800ec28:	f7f1 fb3e 	bl	80002a8 <__aeabi_dsub>
 800ec2c:	a398      	add	r3, pc, #608	; (adr r3, 800ee90 <__ieee754_rem_pio2+0x318>)
 800ec2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec32:	e7db      	b.n	800ebec <__ieee754_rem_pio2+0x74>
 800ec34:	f7f1 fb3a 	bl	80002ac <__adddf3>
 800ec38:	45b0      	cmp	r8, r6
 800ec3a:	4604      	mov	r4, r0
 800ec3c:	460d      	mov	r5, r1
 800ec3e:	d016      	beq.n	800ec6e <__ieee754_rem_pio2+0xf6>
 800ec40:	a38f      	add	r3, pc, #572	; (adr r3, 800ee80 <__ieee754_rem_pio2+0x308>)
 800ec42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec46:	f7f1 fb31 	bl	80002ac <__adddf3>
 800ec4a:	4602      	mov	r2, r0
 800ec4c:	460b      	mov	r3, r1
 800ec4e:	e9ca 2300 	strd	r2, r3, [sl]
 800ec52:	4620      	mov	r0, r4
 800ec54:	4629      	mov	r1, r5
 800ec56:	f7f1 fb27 	bl	80002a8 <__aeabi_dsub>
 800ec5a:	a389      	add	r3, pc, #548	; (adr r3, 800ee80 <__ieee754_rem_pio2+0x308>)
 800ec5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec60:	f7f1 fb24 	bl	80002ac <__adddf3>
 800ec64:	f04f 3bff 	mov.w	fp, #4294967295
 800ec68:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ec6c:	e7c4      	b.n	800ebf8 <__ieee754_rem_pio2+0x80>
 800ec6e:	a386      	add	r3, pc, #536	; (adr r3, 800ee88 <__ieee754_rem_pio2+0x310>)
 800ec70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec74:	f7f1 fb1a 	bl	80002ac <__adddf3>
 800ec78:	a385      	add	r3, pc, #532	; (adr r3, 800ee90 <__ieee754_rem_pio2+0x318>)
 800ec7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec7e:	4604      	mov	r4, r0
 800ec80:	460d      	mov	r5, r1
 800ec82:	f7f1 fb13 	bl	80002ac <__adddf3>
 800ec86:	4602      	mov	r2, r0
 800ec88:	460b      	mov	r3, r1
 800ec8a:	e9ca 2300 	strd	r2, r3, [sl]
 800ec8e:	4620      	mov	r0, r4
 800ec90:	4629      	mov	r1, r5
 800ec92:	f7f1 fb09 	bl	80002a8 <__aeabi_dsub>
 800ec96:	a37e      	add	r3, pc, #504	; (adr r3, 800ee90 <__ieee754_rem_pio2+0x318>)
 800ec98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec9c:	e7e0      	b.n	800ec60 <__ieee754_rem_pio2+0xe8>
 800ec9e:	4b87      	ldr	r3, [pc, #540]	; (800eebc <__ieee754_rem_pio2+0x344>)
 800eca0:	4598      	cmp	r8, r3
 800eca2:	f300 80d9 	bgt.w	800ee58 <__ieee754_rem_pio2+0x2e0>
 800eca6:	f001 f88f 	bl	800fdc8 <fabs>
 800ecaa:	ec55 4b10 	vmov	r4, r5, d0
 800ecae:	ee10 0a10 	vmov	r0, s0
 800ecb2:	a379      	add	r3, pc, #484	; (adr r3, 800ee98 <__ieee754_rem_pio2+0x320>)
 800ecb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecb8:	4629      	mov	r1, r5
 800ecba:	f7f1 fcad 	bl	8000618 <__aeabi_dmul>
 800ecbe:	4b80      	ldr	r3, [pc, #512]	; (800eec0 <__ieee754_rem_pio2+0x348>)
 800ecc0:	2200      	movs	r2, #0
 800ecc2:	f7f1 faf3 	bl	80002ac <__adddf3>
 800ecc6:	f7f1 ff57 	bl	8000b78 <__aeabi_d2iz>
 800ecca:	4683      	mov	fp, r0
 800eccc:	f7f1 fc3a 	bl	8000544 <__aeabi_i2d>
 800ecd0:	4602      	mov	r2, r0
 800ecd2:	460b      	mov	r3, r1
 800ecd4:	ec43 2b18 	vmov	d8, r2, r3
 800ecd8:	a367      	add	r3, pc, #412	; (adr r3, 800ee78 <__ieee754_rem_pio2+0x300>)
 800ecda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecde:	f7f1 fc9b 	bl	8000618 <__aeabi_dmul>
 800ece2:	4602      	mov	r2, r0
 800ece4:	460b      	mov	r3, r1
 800ece6:	4620      	mov	r0, r4
 800ece8:	4629      	mov	r1, r5
 800ecea:	f7f1 fadd 	bl	80002a8 <__aeabi_dsub>
 800ecee:	a364      	add	r3, pc, #400	; (adr r3, 800ee80 <__ieee754_rem_pio2+0x308>)
 800ecf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecf4:	4606      	mov	r6, r0
 800ecf6:	460f      	mov	r7, r1
 800ecf8:	ec51 0b18 	vmov	r0, r1, d8
 800ecfc:	f7f1 fc8c 	bl	8000618 <__aeabi_dmul>
 800ed00:	f1bb 0f1f 	cmp.w	fp, #31
 800ed04:	4604      	mov	r4, r0
 800ed06:	460d      	mov	r5, r1
 800ed08:	dc0d      	bgt.n	800ed26 <__ieee754_rem_pio2+0x1ae>
 800ed0a:	4b6e      	ldr	r3, [pc, #440]	; (800eec4 <__ieee754_rem_pio2+0x34c>)
 800ed0c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800ed10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed14:	4543      	cmp	r3, r8
 800ed16:	d006      	beq.n	800ed26 <__ieee754_rem_pio2+0x1ae>
 800ed18:	4622      	mov	r2, r4
 800ed1a:	462b      	mov	r3, r5
 800ed1c:	4630      	mov	r0, r6
 800ed1e:	4639      	mov	r1, r7
 800ed20:	f7f1 fac2 	bl	80002a8 <__aeabi_dsub>
 800ed24:	e00f      	b.n	800ed46 <__ieee754_rem_pio2+0x1ce>
 800ed26:	462b      	mov	r3, r5
 800ed28:	4622      	mov	r2, r4
 800ed2a:	4630      	mov	r0, r6
 800ed2c:	4639      	mov	r1, r7
 800ed2e:	f7f1 fabb 	bl	80002a8 <__aeabi_dsub>
 800ed32:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ed36:	9303      	str	r3, [sp, #12]
 800ed38:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ed3c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800ed40:	f1b8 0f10 	cmp.w	r8, #16
 800ed44:	dc02      	bgt.n	800ed4c <__ieee754_rem_pio2+0x1d4>
 800ed46:	e9ca 0100 	strd	r0, r1, [sl]
 800ed4a:	e039      	b.n	800edc0 <__ieee754_rem_pio2+0x248>
 800ed4c:	a34e      	add	r3, pc, #312	; (adr r3, 800ee88 <__ieee754_rem_pio2+0x310>)
 800ed4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed52:	ec51 0b18 	vmov	r0, r1, d8
 800ed56:	f7f1 fc5f 	bl	8000618 <__aeabi_dmul>
 800ed5a:	4604      	mov	r4, r0
 800ed5c:	460d      	mov	r5, r1
 800ed5e:	4602      	mov	r2, r0
 800ed60:	460b      	mov	r3, r1
 800ed62:	4630      	mov	r0, r6
 800ed64:	4639      	mov	r1, r7
 800ed66:	f7f1 fa9f 	bl	80002a8 <__aeabi_dsub>
 800ed6a:	4602      	mov	r2, r0
 800ed6c:	460b      	mov	r3, r1
 800ed6e:	4680      	mov	r8, r0
 800ed70:	4689      	mov	r9, r1
 800ed72:	4630      	mov	r0, r6
 800ed74:	4639      	mov	r1, r7
 800ed76:	f7f1 fa97 	bl	80002a8 <__aeabi_dsub>
 800ed7a:	4622      	mov	r2, r4
 800ed7c:	462b      	mov	r3, r5
 800ed7e:	f7f1 fa93 	bl	80002a8 <__aeabi_dsub>
 800ed82:	a343      	add	r3, pc, #268	; (adr r3, 800ee90 <__ieee754_rem_pio2+0x318>)
 800ed84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed88:	4604      	mov	r4, r0
 800ed8a:	460d      	mov	r5, r1
 800ed8c:	ec51 0b18 	vmov	r0, r1, d8
 800ed90:	f7f1 fc42 	bl	8000618 <__aeabi_dmul>
 800ed94:	4622      	mov	r2, r4
 800ed96:	462b      	mov	r3, r5
 800ed98:	f7f1 fa86 	bl	80002a8 <__aeabi_dsub>
 800ed9c:	4602      	mov	r2, r0
 800ed9e:	460b      	mov	r3, r1
 800eda0:	4604      	mov	r4, r0
 800eda2:	460d      	mov	r5, r1
 800eda4:	4640      	mov	r0, r8
 800eda6:	4649      	mov	r1, r9
 800eda8:	f7f1 fa7e 	bl	80002a8 <__aeabi_dsub>
 800edac:	9a03      	ldr	r2, [sp, #12]
 800edae:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800edb2:	1ad3      	subs	r3, r2, r3
 800edb4:	2b31      	cmp	r3, #49	; 0x31
 800edb6:	dc24      	bgt.n	800ee02 <__ieee754_rem_pio2+0x28a>
 800edb8:	e9ca 0100 	strd	r0, r1, [sl]
 800edbc:	4646      	mov	r6, r8
 800edbe:	464f      	mov	r7, r9
 800edc0:	e9da 8900 	ldrd	r8, r9, [sl]
 800edc4:	4630      	mov	r0, r6
 800edc6:	4642      	mov	r2, r8
 800edc8:	464b      	mov	r3, r9
 800edca:	4639      	mov	r1, r7
 800edcc:	f7f1 fa6c 	bl	80002a8 <__aeabi_dsub>
 800edd0:	462b      	mov	r3, r5
 800edd2:	4622      	mov	r2, r4
 800edd4:	f7f1 fa68 	bl	80002a8 <__aeabi_dsub>
 800edd8:	9b02      	ldr	r3, [sp, #8]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ede0:	f6bf af0a 	bge.w	800ebf8 <__ieee754_rem_pio2+0x80>
 800ede4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ede8:	f8ca 3004 	str.w	r3, [sl, #4]
 800edec:	f8ca 8000 	str.w	r8, [sl]
 800edf0:	f8ca 0008 	str.w	r0, [sl, #8]
 800edf4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800edf8:	f8ca 300c 	str.w	r3, [sl, #12]
 800edfc:	f1cb 0b00 	rsb	fp, fp, #0
 800ee00:	e6fa      	b.n	800ebf8 <__ieee754_rem_pio2+0x80>
 800ee02:	a327      	add	r3, pc, #156	; (adr r3, 800eea0 <__ieee754_rem_pio2+0x328>)
 800ee04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee08:	ec51 0b18 	vmov	r0, r1, d8
 800ee0c:	f7f1 fc04 	bl	8000618 <__aeabi_dmul>
 800ee10:	4604      	mov	r4, r0
 800ee12:	460d      	mov	r5, r1
 800ee14:	4602      	mov	r2, r0
 800ee16:	460b      	mov	r3, r1
 800ee18:	4640      	mov	r0, r8
 800ee1a:	4649      	mov	r1, r9
 800ee1c:	f7f1 fa44 	bl	80002a8 <__aeabi_dsub>
 800ee20:	4602      	mov	r2, r0
 800ee22:	460b      	mov	r3, r1
 800ee24:	4606      	mov	r6, r0
 800ee26:	460f      	mov	r7, r1
 800ee28:	4640      	mov	r0, r8
 800ee2a:	4649      	mov	r1, r9
 800ee2c:	f7f1 fa3c 	bl	80002a8 <__aeabi_dsub>
 800ee30:	4622      	mov	r2, r4
 800ee32:	462b      	mov	r3, r5
 800ee34:	f7f1 fa38 	bl	80002a8 <__aeabi_dsub>
 800ee38:	a31b      	add	r3, pc, #108	; (adr r3, 800eea8 <__ieee754_rem_pio2+0x330>)
 800ee3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee3e:	4604      	mov	r4, r0
 800ee40:	460d      	mov	r5, r1
 800ee42:	ec51 0b18 	vmov	r0, r1, d8
 800ee46:	f7f1 fbe7 	bl	8000618 <__aeabi_dmul>
 800ee4a:	4622      	mov	r2, r4
 800ee4c:	462b      	mov	r3, r5
 800ee4e:	f7f1 fa2b 	bl	80002a8 <__aeabi_dsub>
 800ee52:	4604      	mov	r4, r0
 800ee54:	460d      	mov	r5, r1
 800ee56:	e75f      	b.n	800ed18 <__ieee754_rem_pio2+0x1a0>
 800ee58:	4b1b      	ldr	r3, [pc, #108]	; (800eec8 <__ieee754_rem_pio2+0x350>)
 800ee5a:	4598      	cmp	r8, r3
 800ee5c:	dd36      	ble.n	800eecc <__ieee754_rem_pio2+0x354>
 800ee5e:	ee10 2a10 	vmov	r2, s0
 800ee62:	462b      	mov	r3, r5
 800ee64:	4620      	mov	r0, r4
 800ee66:	4629      	mov	r1, r5
 800ee68:	f7f1 fa1e 	bl	80002a8 <__aeabi_dsub>
 800ee6c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ee70:	e9ca 0100 	strd	r0, r1, [sl]
 800ee74:	e694      	b.n	800eba0 <__ieee754_rem_pio2+0x28>
 800ee76:	bf00      	nop
 800ee78:	54400000 	.word	0x54400000
 800ee7c:	3ff921fb 	.word	0x3ff921fb
 800ee80:	1a626331 	.word	0x1a626331
 800ee84:	3dd0b461 	.word	0x3dd0b461
 800ee88:	1a600000 	.word	0x1a600000
 800ee8c:	3dd0b461 	.word	0x3dd0b461
 800ee90:	2e037073 	.word	0x2e037073
 800ee94:	3ba3198a 	.word	0x3ba3198a
 800ee98:	6dc9c883 	.word	0x6dc9c883
 800ee9c:	3fe45f30 	.word	0x3fe45f30
 800eea0:	2e000000 	.word	0x2e000000
 800eea4:	3ba3198a 	.word	0x3ba3198a
 800eea8:	252049c1 	.word	0x252049c1
 800eeac:	397b839a 	.word	0x397b839a
 800eeb0:	3fe921fb 	.word	0x3fe921fb
 800eeb4:	4002d97b 	.word	0x4002d97b
 800eeb8:	3ff921fb 	.word	0x3ff921fb
 800eebc:	413921fb 	.word	0x413921fb
 800eec0:	3fe00000 	.word	0x3fe00000
 800eec4:	080107e8 	.word	0x080107e8
 800eec8:	7fefffff 	.word	0x7fefffff
 800eecc:	ea4f 5428 	mov.w	r4, r8, asr #20
 800eed0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800eed4:	ee10 0a10 	vmov	r0, s0
 800eed8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800eedc:	ee10 6a10 	vmov	r6, s0
 800eee0:	460f      	mov	r7, r1
 800eee2:	f7f1 fe49 	bl	8000b78 <__aeabi_d2iz>
 800eee6:	f7f1 fb2d 	bl	8000544 <__aeabi_i2d>
 800eeea:	4602      	mov	r2, r0
 800eeec:	460b      	mov	r3, r1
 800eeee:	4630      	mov	r0, r6
 800eef0:	4639      	mov	r1, r7
 800eef2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800eef6:	f7f1 f9d7 	bl	80002a8 <__aeabi_dsub>
 800eefa:	4b22      	ldr	r3, [pc, #136]	; (800ef84 <__ieee754_rem_pio2+0x40c>)
 800eefc:	2200      	movs	r2, #0
 800eefe:	f7f1 fb8b 	bl	8000618 <__aeabi_dmul>
 800ef02:	460f      	mov	r7, r1
 800ef04:	4606      	mov	r6, r0
 800ef06:	f7f1 fe37 	bl	8000b78 <__aeabi_d2iz>
 800ef0a:	f7f1 fb1b 	bl	8000544 <__aeabi_i2d>
 800ef0e:	4602      	mov	r2, r0
 800ef10:	460b      	mov	r3, r1
 800ef12:	4630      	mov	r0, r6
 800ef14:	4639      	mov	r1, r7
 800ef16:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ef1a:	f7f1 f9c5 	bl	80002a8 <__aeabi_dsub>
 800ef1e:	4b19      	ldr	r3, [pc, #100]	; (800ef84 <__ieee754_rem_pio2+0x40c>)
 800ef20:	2200      	movs	r2, #0
 800ef22:	f7f1 fb79 	bl	8000618 <__aeabi_dmul>
 800ef26:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ef2a:	ad04      	add	r5, sp, #16
 800ef2c:	f04f 0803 	mov.w	r8, #3
 800ef30:	46a9      	mov	r9, r5
 800ef32:	2600      	movs	r6, #0
 800ef34:	2700      	movs	r7, #0
 800ef36:	4632      	mov	r2, r6
 800ef38:	463b      	mov	r3, r7
 800ef3a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800ef3e:	46c3      	mov	fp, r8
 800ef40:	3d08      	subs	r5, #8
 800ef42:	f108 38ff 	add.w	r8, r8, #4294967295
 800ef46:	f7f1 fdcf 	bl	8000ae8 <__aeabi_dcmpeq>
 800ef4a:	2800      	cmp	r0, #0
 800ef4c:	d1f3      	bne.n	800ef36 <__ieee754_rem_pio2+0x3be>
 800ef4e:	4b0e      	ldr	r3, [pc, #56]	; (800ef88 <__ieee754_rem_pio2+0x410>)
 800ef50:	9301      	str	r3, [sp, #4]
 800ef52:	2302      	movs	r3, #2
 800ef54:	9300      	str	r3, [sp, #0]
 800ef56:	4622      	mov	r2, r4
 800ef58:	465b      	mov	r3, fp
 800ef5a:	4651      	mov	r1, sl
 800ef5c:	4648      	mov	r0, r9
 800ef5e:	f000 f993 	bl	800f288 <__kernel_rem_pio2>
 800ef62:	9b02      	ldr	r3, [sp, #8]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	4683      	mov	fp, r0
 800ef68:	f6bf ae46 	bge.w	800ebf8 <__ieee754_rem_pio2+0x80>
 800ef6c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ef70:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ef74:	f8ca 3004 	str.w	r3, [sl, #4]
 800ef78:	f8da 300c 	ldr.w	r3, [sl, #12]
 800ef7c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ef80:	e73a      	b.n	800edf8 <__ieee754_rem_pio2+0x280>
 800ef82:	bf00      	nop
 800ef84:	41700000 	.word	0x41700000
 800ef88:	08010868 	.word	0x08010868

0800ef8c <__ieee754_sqrt>:
 800ef8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef90:	ec55 4b10 	vmov	r4, r5, d0
 800ef94:	4e56      	ldr	r6, [pc, #344]	; (800f0f0 <__ieee754_sqrt+0x164>)
 800ef96:	43ae      	bics	r6, r5
 800ef98:	ee10 0a10 	vmov	r0, s0
 800ef9c:	ee10 3a10 	vmov	r3, s0
 800efa0:	4629      	mov	r1, r5
 800efa2:	462a      	mov	r2, r5
 800efa4:	d110      	bne.n	800efc8 <__ieee754_sqrt+0x3c>
 800efa6:	ee10 2a10 	vmov	r2, s0
 800efaa:	462b      	mov	r3, r5
 800efac:	f7f1 fb34 	bl	8000618 <__aeabi_dmul>
 800efb0:	4602      	mov	r2, r0
 800efb2:	460b      	mov	r3, r1
 800efb4:	4620      	mov	r0, r4
 800efb6:	4629      	mov	r1, r5
 800efb8:	f7f1 f978 	bl	80002ac <__adddf3>
 800efbc:	4604      	mov	r4, r0
 800efbe:	460d      	mov	r5, r1
 800efc0:	ec45 4b10 	vmov	d0, r4, r5
 800efc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efc8:	2d00      	cmp	r5, #0
 800efca:	dc10      	bgt.n	800efee <__ieee754_sqrt+0x62>
 800efcc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800efd0:	4330      	orrs	r0, r6
 800efd2:	d0f5      	beq.n	800efc0 <__ieee754_sqrt+0x34>
 800efd4:	b15d      	cbz	r5, 800efee <__ieee754_sqrt+0x62>
 800efd6:	ee10 2a10 	vmov	r2, s0
 800efda:	462b      	mov	r3, r5
 800efdc:	ee10 0a10 	vmov	r0, s0
 800efe0:	f7f1 f962 	bl	80002a8 <__aeabi_dsub>
 800efe4:	4602      	mov	r2, r0
 800efe6:	460b      	mov	r3, r1
 800efe8:	f7f1 fc40 	bl	800086c <__aeabi_ddiv>
 800efec:	e7e6      	b.n	800efbc <__ieee754_sqrt+0x30>
 800efee:	1509      	asrs	r1, r1, #20
 800eff0:	d076      	beq.n	800f0e0 <__ieee754_sqrt+0x154>
 800eff2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800eff6:	07ce      	lsls	r6, r1, #31
 800eff8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800effc:	bf5e      	ittt	pl
 800effe:	0fda      	lsrpl	r2, r3, #31
 800f000:	005b      	lslpl	r3, r3, #1
 800f002:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800f006:	0fda      	lsrs	r2, r3, #31
 800f008:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800f00c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800f010:	2000      	movs	r0, #0
 800f012:	106d      	asrs	r5, r5, #1
 800f014:	005b      	lsls	r3, r3, #1
 800f016:	f04f 0e16 	mov.w	lr, #22
 800f01a:	4684      	mov	ip, r0
 800f01c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f020:	eb0c 0401 	add.w	r4, ip, r1
 800f024:	4294      	cmp	r4, r2
 800f026:	bfde      	ittt	le
 800f028:	1b12      	suble	r2, r2, r4
 800f02a:	eb04 0c01 	addle.w	ip, r4, r1
 800f02e:	1840      	addle	r0, r0, r1
 800f030:	0052      	lsls	r2, r2, #1
 800f032:	f1be 0e01 	subs.w	lr, lr, #1
 800f036:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800f03a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f03e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f042:	d1ed      	bne.n	800f020 <__ieee754_sqrt+0x94>
 800f044:	4671      	mov	r1, lr
 800f046:	2720      	movs	r7, #32
 800f048:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800f04c:	4562      	cmp	r2, ip
 800f04e:	eb04 060e 	add.w	r6, r4, lr
 800f052:	dc02      	bgt.n	800f05a <__ieee754_sqrt+0xce>
 800f054:	d113      	bne.n	800f07e <__ieee754_sqrt+0xf2>
 800f056:	429e      	cmp	r6, r3
 800f058:	d811      	bhi.n	800f07e <__ieee754_sqrt+0xf2>
 800f05a:	2e00      	cmp	r6, #0
 800f05c:	eb06 0e04 	add.w	lr, r6, r4
 800f060:	da43      	bge.n	800f0ea <__ieee754_sqrt+0x15e>
 800f062:	f1be 0f00 	cmp.w	lr, #0
 800f066:	db40      	blt.n	800f0ea <__ieee754_sqrt+0x15e>
 800f068:	f10c 0801 	add.w	r8, ip, #1
 800f06c:	eba2 020c 	sub.w	r2, r2, ip
 800f070:	429e      	cmp	r6, r3
 800f072:	bf88      	it	hi
 800f074:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800f078:	1b9b      	subs	r3, r3, r6
 800f07a:	4421      	add	r1, r4
 800f07c:	46c4      	mov	ip, r8
 800f07e:	0052      	lsls	r2, r2, #1
 800f080:	3f01      	subs	r7, #1
 800f082:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800f086:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f08a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f08e:	d1dd      	bne.n	800f04c <__ieee754_sqrt+0xc0>
 800f090:	4313      	orrs	r3, r2
 800f092:	d006      	beq.n	800f0a2 <__ieee754_sqrt+0x116>
 800f094:	1c4c      	adds	r4, r1, #1
 800f096:	bf13      	iteet	ne
 800f098:	3101      	addne	r1, #1
 800f09a:	3001      	addeq	r0, #1
 800f09c:	4639      	moveq	r1, r7
 800f09e:	f021 0101 	bicne.w	r1, r1, #1
 800f0a2:	1043      	asrs	r3, r0, #1
 800f0a4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f0a8:	0849      	lsrs	r1, r1, #1
 800f0aa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f0ae:	07c2      	lsls	r2, r0, #31
 800f0b0:	bf48      	it	mi
 800f0b2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800f0b6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800f0ba:	460c      	mov	r4, r1
 800f0bc:	463d      	mov	r5, r7
 800f0be:	e77f      	b.n	800efc0 <__ieee754_sqrt+0x34>
 800f0c0:	0ada      	lsrs	r2, r3, #11
 800f0c2:	3815      	subs	r0, #21
 800f0c4:	055b      	lsls	r3, r3, #21
 800f0c6:	2a00      	cmp	r2, #0
 800f0c8:	d0fa      	beq.n	800f0c0 <__ieee754_sqrt+0x134>
 800f0ca:	02d7      	lsls	r7, r2, #11
 800f0cc:	d50a      	bpl.n	800f0e4 <__ieee754_sqrt+0x158>
 800f0ce:	f1c1 0420 	rsb	r4, r1, #32
 800f0d2:	fa23 f404 	lsr.w	r4, r3, r4
 800f0d6:	1e4d      	subs	r5, r1, #1
 800f0d8:	408b      	lsls	r3, r1
 800f0da:	4322      	orrs	r2, r4
 800f0dc:	1b41      	subs	r1, r0, r5
 800f0de:	e788      	b.n	800eff2 <__ieee754_sqrt+0x66>
 800f0e0:	4608      	mov	r0, r1
 800f0e2:	e7f0      	b.n	800f0c6 <__ieee754_sqrt+0x13a>
 800f0e4:	0052      	lsls	r2, r2, #1
 800f0e6:	3101      	adds	r1, #1
 800f0e8:	e7ef      	b.n	800f0ca <__ieee754_sqrt+0x13e>
 800f0ea:	46e0      	mov	r8, ip
 800f0ec:	e7be      	b.n	800f06c <__ieee754_sqrt+0xe0>
 800f0ee:	bf00      	nop
 800f0f0:	7ff00000 	.word	0x7ff00000
 800f0f4:	00000000 	.word	0x00000000

0800f0f8 <__kernel_cos>:
 800f0f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0fc:	ec57 6b10 	vmov	r6, r7, d0
 800f100:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800f104:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800f108:	ed8d 1b00 	vstr	d1, [sp]
 800f10c:	da07      	bge.n	800f11e <__kernel_cos+0x26>
 800f10e:	ee10 0a10 	vmov	r0, s0
 800f112:	4639      	mov	r1, r7
 800f114:	f7f1 fd30 	bl	8000b78 <__aeabi_d2iz>
 800f118:	2800      	cmp	r0, #0
 800f11a:	f000 8088 	beq.w	800f22e <__kernel_cos+0x136>
 800f11e:	4632      	mov	r2, r6
 800f120:	463b      	mov	r3, r7
 800f122:	4630      	mov	r0, r6
 800f124:	4639      	mov	r1, r7
 800f126:	f7f1 fa77 	bl	8000618 <__aeabi_dmul>
 800f12a:	4b51      	ldr	r3, [pc, #324]	; (800f270 <__kernel_cos+0x178>)
 800f12c:	2200      	movs	r2, #0
 800f12e:	4604      	mov	r4, r0
 800f130:	460d      	mov	r5, r1
 800f132:	f7f1 fa71 	bl	8000618 <__aeabi_dmul>
 800f136:	a340      	add	r3, pc, #256	; (adr r3, 800f238 <__kernel_cos+0x140>)
 800f138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f13c:	4682      	mov	sl, r0
 800f13e:	468b      	mov	fp, r1
 800f140:	4620      	mov	r0, r4
 800f142:	4629      	mov	r1, r5
 800f144:	f7f1 fa68 	bl	8000618 <__aeabi_dmul>
 800f148:	a33d      	add	r3, pc, #244	; (adr r3, 800f240 <__kernel_cos+0x148>)
 800f14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14e:	f7f1 f8ad 	bl	80002ac <__adddf3>
 800f152:	4622      	mov	r2, r4
 800f154:	462b      	mov	r3, r5
 800f156:	f7f1 fa5f 	bl	8000618 <__aeabi_dmul>
 800f15a:	a33b      	add	r3, pc, #236	; (adr r3, 800f248 <__kernel_cos+0x150>)
 800f15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f160:	f7f1 f8a2 	bl	80002a8 <__aeabi_dsub>
 800f164:	4622      	mov	r2, r4
 800f166:	462b      	mov	r3, r5
 800f168:	f7f1 fa56 	bl	8000618 <__aeabi_dmul>
 800f16c:	a338      	add	r3, pc, #224	; (adr r3, 800f250 <__kernel_cos+0x158>)
 800f16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f172:	f7f1 f89b 	bl	80002ac <__adddf3>
 800f176:	4622      	mov	r2, r4
 800f178:	462b      	mov	r3, r5
 800f17a:	f7f1 fa4d 	bl	8000618 <__aeabi_dmul>
 800f17e:	a336      	add	r3, pc, #216	; (adr r3, 800f258 <__kernel_cos+0x160>)
 800f180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f184:	f7f1 f890 	bl	80002a8 <__aeabi_dsub>
 800f188:	4622      	mov	r2, r4
 800f18a:	462b      	mov	r3, r5
 800f18c:	f7f1 fa44 	bl	8000618 <__aeabi_dmul>
 800f190:	a333      	add	r3, pc, #204	; (adr r3, 800f260 <__kernel_cos+0x168>)
 800f192:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f196:	f7f1 f889 	bl	80002ac <__adddf3>
 800f19a:	4622      	mov	r2, r4
 800f19c:	462b      	mov	r3, r5
 800f19e:	f7f1 fa3b 	bl	8000618 <__aeabi_dmul>
 800f1a2:	4622      	mov	r2, r4
 800f1a4:	462b      	mov	r3, r5
 800f1a6:	f7f1 fa37 	bl	8000618 <__aeabi_dmul>
 800f1aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f1ae:	4604      	mov	r4, r0
 800f1b0:	460d      	mov	r5, r1
 800f1b2:	4630      	mov	r0, r6
 800f1b4:	4639      	mov	r1, r7
 800f1b6:	f7f1 fa2f 	bl	8000618 <__aeabi_dmul>
 800f1ba:	460b      	mov	r3, r1
 800f1bc:	4602      	mov	r2, r0
 800f1be:	4629      	mov	r1, r5
 800f1c0:	4620      	mov	r0, r4
 800f1c2:	f7f1 f871 	bl	80002a8 <__aeabi_dsub>
 800f1c6:	4b2b      	ldr	r3, [pc, #172]	; (800f274 <__kernel_cos+0x17c>)
 800f1c8:	4598      	cmp	r8, r3
 800f1ca:	4606      	mov	r6, r0
 800f1cc:	460f      	mov	r7, r1
 800f1ce:	dc10      	bgt.n	800f1f2 <__kernel_cos+0xfa>
 800f1d0:	4602      	mov	r2, r0
 800f1d2:	460b      	mov	r3, r1
 800f1d4:	4650      	mov	r0, sl
 800f1d6:	4659      	mov	r1, fp
 800f1d8:	f7f1 f866 	bl	80002a8 <__aeabi_dsub>
 800f1dc:	460b      	mov	r3, r1
 800f1de:	4926      	ldr	r1, [pc, #152]	; (800f278 <__kernel_cos+0x180>)
 800f1e0:	4602      	mov	r2, r0
 800f1e2:	2000      	movs	r0, #0
 800f1e4:	f7f1 f860 	bl	80002a8 <__aeabi_dsub>
 800f1e8:	ec41 0b10 	vmov	d0, r0, r1
 800f1ec:	b003      	add	sp, #12
 800f1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1f2:	4b22      	ldr	r3, [pc, #136]	; (800f27c <__kernel_cos+0x184>)
 800f1f4:	4920      	ldr	r1, [pc, #128]	; (800f278 <__kernel_cos+0x180>)
 800f1f6:	4598      	cmp	r8, r3
 800f1f8:	bfcc      	ite	gt
 800f1fa:	4d21      	ldrgt	r5, [pc, #132]	; (800f280 <__kernel_cos+0x188>)
 800f1fc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800f200:	2400      	movs	r4, #0
 800f202:	4622      	mov	r2, r4
 800f204:	462b      	mov	r3, r5
 800f206:	2000      	movs	r0, #0
 800f208:	f7f1 f84e 	bl	80002a8 <__aeabi_dsub>
 800f20c:	4622      	mov	r2, r4
 800f20e:	4680      	mov	r8, r0
 800f210:	4689      	mov	r9, r1
 800f212:	462b      	mov	r3, r5
 800f214:	4650      	mov	r0, sl
 800f216:	4659      	mov	r1, fp
 800f218:	f7f1 f846 	bl	80002a8 <__aeabi_dsub>
 800f21c:	4632      	mov	r2, r6
 800f21e:	463b      	mov	r3, r7
 800f220:	f7f1 f842 	bl	80002a8 <__aeabi_dsub>
 800f224:	4602      	mov	r2, r0
 800f226:	460b      	mov	r3, r1
 800f228:	4640      	mov	r0, r8
 800f22a:	4649      	mov	r1, r9
 800f22c:	e7da      	b.n	800f1e4 <__kernel_cos+0xec>
 800f22e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800f268 <__kernel_cos+0x170>
 800f232:	e7db      	b.n	800f1ec <__kernel_cos+0xf4>
 800f234:	f3af 8000 	nop.w
 800f238:	be8838d4 	.word	0xbe8838d4
 800f23c:	bda8fae9 	.word	0xbda8fae9
 800f240:	bdb4b1c4 	.word	0xbdb4b1c4
 800f244:	3e21ee9e 	.word	0x3e21ee9e
 800f248:	809c52ad 	.word	0x809c52ad
 800f24c:	3e927e4f 	.word	0x3e927e4f
 800f250:	19cb1590 	.word	0x19cb1590
 800f254:	3efa01a0 	.word	0x3efa01a0
 800f258:	16c15177 	.word	0x16c15177
 800f25c:	3f56c16c 	.word	0x3f56c16c
 800f260:	5555554c 	.word	0x5555554c
 800f264:	3fa55555 	.word	0x3fa55555
 800f268:	00000000 	.word	0x00000000
 800f26c:	3ff00000 	.word	0x3ff00000
 800f270:	3fe00000 	.word	0x3fe00000
 800f274:	3fd33332 	.word	0x3fd33332
 800f278:	3ff00000 	.word	0x3ff00000
 800f27c:	3fe90000 	.word	0x3fe90000
 800f280:	3fd20000 	.word	0x3fd20000
 800f284:	00000000 	.word	0x00000000

0800f288 <__kernel_rem_pio2>:
 800f288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f28c:	ed2d 8b02 	vpush	{d8}
 800f290:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800f294:	f112 0f14 	cmn.w	r2, #20
 800f298:	9308      	str	r3, [sp, #32]
 800f29a:	9101      	str	r1, [sp, #4]
 800f29c:	4bc6      	ldr	r3, [pc, #792]	; (800f5b8 <__kernel_rem_pio2+0x330>)
 800f29e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800f2a0:	9009      	str	r0, [sp, #36]	; 0x24
 800f2a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f2a6:	9304      	str	r3, [sp, #16]
 800f2a8:	9b08      	ldr	r3, [sp, #32]
 800f2aa:	f103 33ff 	add.w	r3, r3, #4294967295
 800f2ae:	bfa8      	it	ge
 800f2b0:	1ed4      	subge	r4, r2, #3
 800f2b2:	9306      	str	r3, [sp, #24]
 800f2b4:	bfb2      	itee	lt
 800f2b6:	2400      	movlt	r4, #0
 800f2b8:	2318      	movge	r3, #24
 800f2ba:	fb94 f4f3 	sdivge	r4, r4, r3
 800f2be:	f06f 0317 	mvn.w	r3, #23
 800f2c2:	fb04 3303 	mla	r3, r4, r3, r3
 800f2c6:	eb03 0a02 	add.w	sl, r3, r2
 800f2ca:	9b04      	ldr	r3, [sp, #16]
 800f2cc:	9a06      	ldr	r2, [sp, #24]
 800f2ce:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800f5a8 <__kernel_rem_pio2+0x320>
 800f2d2:	eb03 0802 	add.w	r8, r3, r2
 800f2d6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f2d8:	1aa7      	subs	r7, r4, r2
 800f2da:	ae20      	add	r6, sp, #128	; 0x80
 800f2dc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f2e0:	2500      	movs	r5, #0
 800f2e2:	4545      	cmp	r5, r8
 800f2e4:	dd18      	ble.n	800f318 <__kernel_rem_pio2+0x90>
 800f2e6:	9b08      	ldr	r3, [sp, #32]
 800f2e8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800f2ec:	aa20      	add	r2, sp, #128	; 0x80
 800f2ee:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800f5a8 <__kernel_rem_pio2+0x320>
 800f2f2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f2f6:	f1c3 0301 	rsb	r3, r3, #1
 800f2fa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800f2fe:	9307      	str	r3, [sp, #28]
 800f300:	9b07      	ldr	r3, [sp, #28]
 800f302:	9a04      	ldr	r2, [sp, #16]
 800f304:	4443      	add	r3, r8
 800f306:	429a      	cmp	r2, r3
 800f308:	db2f      	blt.n	800f36a <__kernel_rem_pio2+0xe2>
 800f30a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f30e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f312:	462f      	mov	r7, r5
 800f314:	2600      	movs	r6, #0
 800f316:	e01b      	b.n	800f350 <__kernel_rem_pio2+0xc8>
 800f318:	42ef      	cmn	r7, r5
 800f31a:	d407      	bmi.n	800f32c <__kernel_rem_pio2+0xa4>
 800f31c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f320:	f7f1 f910 	bl	8000544 <__aeabi_i2d>
 800f324:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f328:	3501      	adds	r5, #1
 800f32a:	e7da      	b.n	800f2e2 <__kernel_rem_pio2+0x5a>
 800f32c:	ec51 0b18 	vmov	r0, r1, d8
 800f330:	e7f8      	b.n	800f324 <__kernel_rem_pio2+0x9c>
 800f332:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f336:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f33a:	f7f1 f96d 	bl	8000618 <__aeabi_dmul>
 800f33e:	4602      	mov	r2, r0
 800f340:	460b      	mov	r3, r1
 800f342:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f346:	f7f0 ffb1 	bl	80002ac <__adddf3>
 800f34a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f34e:	3601      	adds	r6, #1
 800f350:	9b06      	ldr	r3, [sp, #24]
 800f352:	429e      	cmp	r6, r3
 800f354:	f1a7 0708 	sub.w	r7, r7, #8
 800f358:	ddeb      	ble.n	800f332 <__kernel_rem_pio2+0xaa>
 800f35a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f35e:	3508      	adds	r5, #8
 800f360:	ecab 7b02 	vstmia	fp!, {d7}
 800f364:	f108 0801 	add.w	r8, r8, #1
 800f368:	e7ca      	b.n	800f300 <__kernel_rem_pio2+0x78>
 800f36a:	9b04      	ldr	r3, [sp, #16]
 800f36c:	aa0c      	add	r2, sp, #48	; 0x30
 800f36e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f372:	930b      	str	r3, [sp, #44]	; 0x2c
 800f374:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f376:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f37a:	9c04      	ldr	r4, [sp, #16]
 800f37c:	930a      	str	r3, [sp, #40]	; 0x28
 800f37e:	ab98      	add	r3, sp, #608	; 0x260
 800f380:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f384:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800f388:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800f38c:	f8cd b008 	str.w	fp, [sp, #8]
 800f390:	4625      	mov	r5, r4
 800f392:	2d00      	cmp	r5, #0
 800f394:	dc78      	bgt.n	800f488 <__kernel_rem_pio2+0x200>
 800f396:	ec47 6b10 	vmov	d0, r6, r7
 800f39a:	4650      	mov	r0, sl
 800f39c:	f000 fe3c 	bl	8010018 <scalbn>
 800f3a0:	ec57 6b10 	vmov	r6, r7, d0
 800f3a4:	2200      	movs	r2, #0
 800f3a6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f3aa:	ee10 0a10 	vmov	r0, s0
 800f3ae:	4639      	mov	r1, r7
 800f3b0:	f7f1 f932 	bl	8000618 <__aeabi_dmul>
 800f3b4:	ec41 0b10 	vmov	d0, r0, r1
 800f3b8:	f000 fd1a 	bl	800fdf0 <floor>
 800f3bc:	4b7f      	ldr	r3, [pc, #508]	; (800f5bc <__kernel_rem_pio2+0x334>)
 800f3be:	ec51 0b10 	vmov	r0, r1, d0
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	f7f1 f928 	bl	8000618 <__aeabi_dmul>
 800f3c8:	4602      	mov	r2, r0
 800f3ca:	460b      	mov	r3, r1
 800f3cc:	4630      	mov	r0, r6
 800f3ce:	4639      	mov	r1, r7
 800f3d0:	f7f0 ff6a 	bl	80002a8 <__aeabi_dsub>
 800f3d4:	460f      	mov	r7, r1
 800f3d6:	4606      	mov	r6, r0
 800f3d8:	f7f1 fbce 	bl	8000b78 <__aeabi_d2iz>
 800f3dc:	9007      	str	r0, [sp, #28]
 800f3de:	f7f1 f8b1 	bl	8000544 <__aeabi_i2d>
 800f3e2:	4602      	mov	r2, r0
 800f3e4:	460b      	mov	r3, r1
 800f3e6:	4630      	mov	r0, r6
 800f3e8:	4639      	mov	r1, r7
 800f3ea:	f7f0 ff5d 	bl	80002a8 <__aeabi_dsub>
 800f3ee:	f1ba 0f00 	cmp.w	sl, #0
 800f3f2:	4606      	mov	r6, r0
 800f3f4:	460f      	mov	r7, r1
 800f3f6:	dd70      	ble.n	800f4da <__kernel_rem_pio2+0x252>
 800f3f8:	1e62      	subs	r2, r4, #1
 800f3fa:	ab0c      	add	r3, sp, #48	; 0x30
 800f3fc:	9d07      	ldr	r5, [sp, #28]
 800f3fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f402:	f1ca 0118 	rsb	r1, sl, #24
 800f406:	fa40 f301 	asr.w	r3, r0, r1
 800f40a:	441d      	add	r5, r3
 800f40c:	408b      	lsls	r3, r1
 800f40e:	1ac0      	subs	r0, r0, r3
 800f410:	ab0c      	add	r3, sp, #48	; 0x30
 800f412:	9507      	str	r5, [sp, #28]
 800f414:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800f418:	f1ca 0317 	rsb	r3, sl, #23
 800f41c:	fa40 f303 	asr.w	r3, r0, r3
 800f420:	9302      	str	r3, [sp, #8]
 800f422:	9b02      	ldr	r3, [sp, #8]
 800f424:	2b00      	cmp	r3, #0
 800f426:	dd66      	ble.n	800f4f6 <__kernel_rem_pio2+0x26e>
 800f428:	9b07      	ldr	r3, [sp, #28]
 800f42a:	2200      	movs	r2, #0
 800f42c:	3301      	adds	r3, #1
 800f42e:	9307      	str	r3, [sp, #28]
 800f430:	4615      	mov	r5, r2
 800f432:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f436:	4294      	cmp	r4, r2
 800f438:	f300 8099 	bgt.w	800f56e <__kernel_rem_pio2+0x2e6>
 800f43c:	f1ba 0f00 	cmp.w	sl, #0
 800f440:	dd07      	ble.n	800f452 <__kernel_rem_pio2+0x1ca>
 800f442:	f1ba 0f01 	cmp.w	sl, #1
 800f446:	f000 80a5 	beq.w	800f594 <__kernel_rem_pio2+0x30c>
 800f44a:	f1ba 0f02 	cmp.w	sl, #2
 800f44e:	f000 80c1 	beq.w	800f5d4 <__kernel_rem_pio2+0x34c>
 800f452:	9b02      	ldr	r3, [sp, #8]
 800f454:	2b02      	cmp	r3, #2
 800f456:	d14e      	bne.n	800f4f6 <__kernel_rem_pio2+0x26e>
 800f458:	4632      	mov	r2, r6
 800f45a:	463b      	mov	r3, r7
 800f45c:	4958      	ldr	r1, [pc, #352]	; (800f5c0 <__kernel_rem_pio2+0x338>)
 800f45e:	2000      	movs	r0, #0
 800f460:	f7f0 ff22 	bl	80002a8 <__aeabi_dsub>
 800f464:	4606      	mov	r6, r0
 800f466:	460f      	mov	r7, r1
 800f468:	2d00      	cmp	r5, #0
 800f46a:	d044      	beq.n	800f4f6 <__kernel_rem_pio2+0x26e>
 800f46c:	4650      	mov	r0, sl
 800f46e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800f5b0 <__kernel_rem_pio2+0x328>
 800f472:	f000 fdd1 	bl	8010018 <scalbn>
 800f476:	4630      	mov	r0, r6
 800f478:	4639      	mov	r1, r7
 800f47a:	ec53 2b10 	vmov	r2, r3, d0
 800f47e:	f7f0 ff13 	bl	80002a8 <__aeabi_dsub>
 800f482:	4606      	mov	r6, r0
 800f484:	460f      	mov	r7, r1
 800f486:	e036      	b.n	800f4f6 <__kernel_rem_pio2+0x26e>
 800f488:	4b4e      	ldr	r3, [pc, #312]	; (800f5c4 <__kernel_rem_pio2+0x33c>)
 800f48a:	2200      	movs	r2, #0
 800f48c:	4630      	mov	r0, r6
 800f48e:	4639      	mov	r1, r7
 800f490:	f7f1 f8c2 	bl	8000618 <__aeabi_dmul>
 800f494:	f7f1 fb70 	bl	8000b78 <__aeabi_d2iz>
 800f498:	f7f1 f854 	bl	8000544 <__aeabi_i2d>
 800f49c:	4b4a      	ldr	r3, [pc, #296]	; (800f5c8 <__kernel_rem_pio2+0x340>)
 800f49e:	2200      	movs	r2, #0
 800f4a0:	4680      	mov	r8, r0
 800f4a2:	4689      	mov	r9, r1
 800f4a4:	f7f1 f8b8 	bl	8000618 <__aeabi_dmul>
 800f4a8:	4602      	mov	r2, r0
 800f4aa:	460b      	mov	r3, r1
 800f4ac:	4630      	mov	r0, r6
 800f4ae:	4639      	mov	r1, r7
 800f4b0:	f7f0 fefa 	bl	80002a8 <__aeabi_dsub>
 800f4b4:	f7f1 fb60 	bl	8000b78 <__aeabi_d2iz>
 800f4b8:	9b02      	ldr	r3, [sp, #8]
 800f4ba:	f843 0b04 	str.w	r0, [r3], #4
 800f4be:	3d01      	subs	r5, #1
 800f4c0:	9302      	str	r3, [sp, #8]
 800f4c2:	ab70      	add	r3, sp, #448	; 0x1c0
 800f4c4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4cc:	4640      	mov	r0, r8
 800f4ce:	4649      	mov	r1, r9
 800f4d0:	f7f0 feec 	bl	80002ac <__adddf3>
 800f4d4:	4606      	mov	r6, r0
 800f4d6:	460f      	mov	r7, r1
 800f4d8:	e75b      	b.n	800f392 <__kernel_rem_pio2+0x10a>
 800f4da:	d105      	bne.n	800f4e8 <__kernel_rem_pio2+0x260>
 800f4dc:	1e63      	subs	r3, r4, #1
 800f4de:	aa0c      	add	r2, sp, #48	; 0x30
 800f4e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f4e4:	15c3      	asrs	r3, r0, #23
 800f4e6:	e79b      	b.n	800f420 <__kernel_rem_pio2+0x198>
 800f4e8:	4b38      	ldr	r3, [pc, #224]	; (800f5cc <__kernel_rem_pio2+0x344>)
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	f7f1 fb1a 	bl	8000b24 <__aeabi_dcmpge>
 800f4f0:	2800      	cmp	r0, #0
 800f4f2:	d139      	bne.n	800f568 <__kernel_rem_pio2+0x2e0>
 800f4f4:	9002      	str	r0, [sp, #8]
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	4630      	mov	r0, r6
 800f4fc:	4639      	mov	r1, r7
 800f4fe:	f7f1 faf3 	bl	8000ae8 <__aeabi_dcmpeq>
 800f502:	2800      	cmp	r0, #0
 800f504:	f000 80b4 	beq.w	800f670 <__kernel_rem_pio2+0x3e8>
 800f508:	f104 3bff 	add.w	fp, r4, #4294967295
 800f50c:	465b      	mov	r3, fp
 800f50e:	2200      	movs	r2, #0
 800f510:	9904      	ldr	r1, [sp, #16]
 800f512:	428b      	cmp	r3, r1
 800f514:	da65      	bge.n	800f5e2 <__kernel_rem_pio2+0x35a>
 800f516:	2a00      	cmp	r2, #0
 800f518:	d07b      	beq.n	800f612 <__kernel_rem_pio2+0x38a>
 800f51a:	ab0c      	add	r3, sp, #48	; 0x30
 800f51c:	f1aa 0a18 	sub.w	sl, sl, #24
 800f520:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800f524:	2b00      	cmp	r3, #0
 800f526:	f000 80a0 	beq.w	800f66a <__kernel_rem_pio2+0x3e2>
 800f52a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800f5b0 <__kernel_rem_pio2+0x328>
 800f52e:	4650      	mov	r0, sl
 800f530:	f000 fd72 	bl	8010018 <scalbn>
 800f534:	4f23      	ldr	r7, [pc, #140]	; (800f5c4 <__kernel_rem_pio2+0x33c>)
 800f536:	ec55 4b10 	vmov	r4, r5, d0
 800f53a:	46d8      	mov	r8, fp
 800f53c:	2600      	movs	r6, #0
 800f53e:	f1b8 0f00 	cmp.w	r8, #0
 800f542:	f280 80cf 	bge.w	800f6e4 <__kernel_rem_pio2+0x45c>
 800f546:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800f5a8 <__kernel_rem_pio2+0x320>
 800f54a:	465f      	mov	r7, fp
 800f54c:	f04f 0800 	mov.w	r8, #0
 800f550:	2f00      	cmp	r7, #0
 800f552:	f2c0 80fd 	blt.w	800f750 <__kernel_rem_pio2+0x4c8>
 800f556:	ab70      	add	r3, sp, #448	; 0x1c0
 800f558:	f8df a074 	ldr.w	sl, [pc, #116]	; 800f5d0 <__kernel_rem_pio2+0x348>
 800f55c:	ec55 4b18 	vmov	r4, r5, d8
 800f560:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800f564:	2600      	movs	r6, #0
 800f566:	e0e5      	b.n	800f734 <__kernel_rem_pio2+0x4ac>
 800f568:	2302      	movs	r3, #2
 800f56a:	9302      	str	r3, [sp, #8]
 800f56c:	e75c      	b.n	800f428 <__kernel_rem_pio2+0x1a0>
 800f56e:	f8db 3000 	ldr.w	r3, [fp]
 800f572:	b955      	cbnz	r5, 800f58a <__kernel_rem_pio2+0x302>
 800f574:	b123      	cbz	r3, 800f580 <__kernel_rem_pio2+0x2f8>
 800f576:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f57a:	f8cb 3000 	str.w	r3, [fp]
 800f57e:	2301      	movs	r3, #1
 800f580:	3201      	adds	r2, #1
 800f582:	f10b 0b04 	add.w	fp, fp, #4
 800f586:	461d      	mov	r5, r3
 800f588:	e755      	b.n	800f436 <__kernel_rem_pio2+0x1ae>
 800f58a:	1acb      	subs	r3, r1, r3
 800f58c:	f8cb 3000 	str.w	r3, [fp]
 800f590:	462b      	mov	r3, r5
 800f592:	e7f5      	b.n	800f580 <__kernel_rem_pio2+0x2f8>
 800f594:	1e62      	subs	r2, r4, #1
 800f596:	ab0c      	add	r3, sp, #48	; 0x30
 800f598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f59c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f5a0:	a90c      	add	r1, sp, #48	; 0x30
 800f5a2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f5a6:	e754      	b.n	800f452 <__kernel_rem_pio2+0x1ca>
	...
 800f5b4:	3ff00000 	.word	0x3ff00000
 800f5b8:	080109b0 	.word	0x080109b0
 800f5bc:	40200000 	.word	0x40200000
 800f5c0:	3ff00000 	.word	0x3ff00000
 800f5c4:	3e700000 	.word	0x3e700000
 800f5c8:	41700000 	.word	0x41700000
 800f5cc:	3fe00000 	.word	0x3fe00000
 800f5d0:	08010970 	.word	0x08010970
 800f5d4:	1e62      	subs	r2, r4, #1
 800f5d6:	ab0c      	add	r3, sp, #48	; 0x30
 800f5d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5dc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f5e0:	e7de      	b.n	800f5a0 <__kernel_rem_pio2+0x318>
 800f5e2:	a90c      	add	r1, sp, #48	; 0x30
 800f5e4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f5e8:	3b01      	subs	r3, #1
 800f5ea:	430a      	orrs	r2, r1
 800f5ec:	e790      	b.n	800f510 <__kernel_rem_pio2+0x288>
 800f5ee:	3301      	adds	r3, #1
 800f5f0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f5f4:	2900      	cmp	r1, #0
 800f5f6:	d0fa      	beq.n	800f5ee <__kernel_rem_pio2+0x366>
 800f5f8:	9a08      	ldr	r2, [sp, #32]
 800f5fa:	18e3      	adds	r3, r4, r3
 800f5fc:	18a6      	adds	r6, r4, r2
 800f5fe:	aa20      	add	r2, sp, #128	; 0x80
 800f600:	1c65      	adds	r5, r4, #1
 800f602:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800f606:	9302      	str	r3, [sp, #8]
 800f608:	9b02      	ldr	r3, [sp, #8]
 800f60a:	42ab      	cmp	r3, r5
 800f60c:	da04      	bge.n	800f618 <__kernel_rem_pio2+0x390>
 800f60e:	461c      	mov	r4, r3
 800f610:	e6b5      	b.n	800f37e <__kernel_rem_pio2+0xf6>
 800f612:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f614:	2301      	movs	r3, #1
 800f616:	e7eb      	b.n	800f5f0 <__kernel_rem_pio2+0x368>
 800f618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f61a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f61e:	f7f0 ff91 	bl	8000544 <__aeabi_i2d>
 800f622:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f628:	46b3      	mov	fp, r6
 800f62a:	461c      	mov	r4, r3
 800f62c:	2700      	movs	r7, #0
 800f62e:	f04f 0800 	mov.w	r8, #0
 800f632:	f04f 0900 	mov.w	r9, #0
 800f636:	9b06      	ldr	r3, [sp, #24]
 800f638:	429f      	cmp	r7, r3
 800f63a:	dd06      	ble.n	800f64a <__kernel_rem_pio2+0x3c2>
 800f63c:	ab70      	add	r3, sp, #448	; 0x1c0
 800f63e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f642:	e9c3 8900 	strd	r8, r9, [r3]
 800f646:	3501      	adds	r5, #1
 800f648:	e7de      	b.n	800f608 <__kernel_rem_pio2+0x380>
 800f64a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f64e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800f652:	f7f0 ffe1 	bl	8000618 <__aeabi_dmul>
 800f656:	4602      	mov	r2, r0
 800f658:	460b      	mov	r3, r1
 800f65a:	4640      	mov	r0, r8
 800f65c:	4649      	mov	r1, r9
 800f65e:	f7f0 fe25 	bl	80002ac <__adddf3>
 800f662:	3701      	adds	r7, #1
 800f664:	4680      	mov	r8, r0
 800f666:	4689      	mov	r9, r1
 800f668:	e7e5      	b.n	800f636 <__kernel_rem_pio2+0x3ae>
 800f66a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f66e:	e754      	b.n	800f51a <__kernel_rem_pio2+0x292>
 800f670:	ec47 6b10 	vmov	d0, r6, r7
 800f674:	f1ca 0000 	rsb	r0, sl, #0
 800f678:	f000 fcce 	bl	8010018 <scalbn>
 800f67c:	ec57 6b10 	vmov	r6, r7, d0
 800f680:	4b9f      	ldr	r3, [pc, #636]	; (800f900 <__kernel_rem_pio2+0x678>)
 800f682:	ee10 0a10 	vmov	r0, s0
 800f686:	2200      	movs	r2, #0
 800f688:	4639      	mov	r1, r7
 800f68a:	f7f1 fa4b 	bl	8000b24 <__aeabi_dcmpge>
 800f68e:	b300      	cbz	r0, 800f6d2 <__kernel_rem_pio2+0x44a>
 800f690:	4b9c      	ldr	r3, [pc, #624]	; (800f904 <__kernel_rem_pio2+0x67c>)
 800f692:	2200      	movs	r2, #0
 800f694:	4630      	mov	r0, r6
 800f696:	4639      	mov	r1, r7
 800f698:	f7f0 ffbe 	bl	8000618 <__aeabi_dmul>
 800f69c:	f7f1 fa6c 	bl	8000b78 <__aeabi_d2iz>
 800f6a0:	4605      	mov	r5, r0
 800f6a2:	f7f0 ff4f 	bl	8000544 <__aeabi_i2d>
 800f6a6:	4b96      	ldr	r3, [pc, #600]	; (800f900 <__kernel_rem_pio2+0x678>)
 800f6a8:	2200      	movs	r2, #0
 800f6aa:	f7f0 ffb5 	bl	8000618 <__aeabi_dmul>
 800f6ae:	460b      	mov	r3, r1
 800f6b0:	4602      	mov	r2, r0
 800f6b2:	4639      	mov	r1, r7
 800f6b4:	4630      	mov	r0, r6
 800f6b6:	f7f0 fdf7 	bl	80002a8 <__aeabi_dsub>
 800f6ba:	f7f1 fa5d 	bl	8000b78 <__aeabi_d2iz>
 800f6be:	f104 0b01 	add.w	fp, r4, #1
 800f6c2:	ab0c      	add	r3, sp, #48	; 0x30
 800f6c4:	f10a 0a18 	add.w	sl, sl, #24
 800f6c8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f6cc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800f6d0:	e72b      	b.n	800f52a <__kernel_rem_pio2+0x2a2>
 800f6d2:	4630      	mov	r0, r6
 800f6d4:	4639      	mov	r1, r7
 800f6d6:	f7f1 fa4f 	bl	8000b78 <__aeabi_d2iz>
 800f6da:	ab0c      	add	r3, sp, #48	; 0x30
 800f6dc:	46a3      	mov	fp, r4
 800f6de:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f6e2:	e722      	b.n	800f52a <__kernel_rem_pio2+0x2a2>
 800f6e4:	ab70      	add	r3, sp, #448	; 0x1c0
 800f6e6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800f6ea:	ab0c      	add	r3, sp, #48	; 0x30
 800f6ec:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800f6f0:	f7f0 ff28 	bl	8000544 <__aeabi_i2d>
 800f6f4:	4622      	mov	r2, r4
 800f6f6:	462b      	mov	r3, r5
 800f6f8:	f7f0 ff8e 	bl	8000618 <__aeabi_dmul>
 800f6fc:	4632      	mov	r2, r6
 800f6fe:	e9c9 0100 	strd	r0, r1, [r9]
 800f702:	463b      	mov	r3, r7
 800f704:	4620      	mov	r0, r4
 800f706:	4629      	mov	r1, r5
 800f708:	f7f0 ff86 	bl	8000618 <__aeabi_dmul>
 800f70c:	f108 38ff 	add.w	r8, r8, #4294967295
 800f710:	4604      	mov	r4, r0
 800f712:	460d      	mov	r5, r1
 800f714:	e713      	b.n	800f53e <__kernel_rem_pio2+0x2b6>
 800f716:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800f71a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800f71e:	f7f0 ff7b 	bl	8000618 <__aeabi_dmul>
 800f722:	4602      	mov	r2, r0
 800f724:	460b      	mov	r3, r1
 800f726:	4620      	mov	r0, r4
 800f728:	4629      	mov	r1, r5
 800f72a:	f7f0 fdbf 	bl	80002ac <__adddf3>
 800f72e:	3601      	adds	r6, #1
 800f730:	4604      	mov	r4, r0
 800f732:	460d      	mov	r5, r1
 800f734:	9b04      	ldr	r3, [sp, #16]
 800f736:	429e      	cmp	r6, r3
 800f738:	dc01      	bgt.n	800f73e <__kernel_rem_pio2+0x4b6>
 800f73a:	45b0      	cmp	r8, r6
 800f73c:	daeb      	bge.n	800f716 <__kernel_rem_pio2+0x48e>
 800f73e:	ab48      	add	r3, sp, #288	; 0x120
 800f740:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f744:	e9c3 4500 	strd	r4, r5, [r3]
 800f748:	3f01      	subs	r7, #1
 800f74a:	f108 0801 	add.w	r8, r8, #1
 800f74e:	e6ff      	b.n	800f550 <__kernel_rem_pio2+0x2c8>
 800f750:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f752:	2b02      	cmp	r3, #2
 800f754:	dc0b      	bgt.n	800f76e <__kernel_rem_pio2+0x4e6>
 800f756:	2b00      	cmp	r3, #0
 800f758:	dc6e      	bgt.n	800f838 <__kernel_rem_pio2+0x5b0>
 800f75a:	d045      	beq.n	800f7e8 <__kernel_rem_pio2+0x560>
 800f75c:	9b07      	ldr	r3, [sp, #28]
 800f75e:	f003 0007 	and.w	r0, r3, #7
 800f762:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800f766:	ecbd 8b02 	vpop	{d8}
 800f76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f76e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f770:	2b03      	cmp	r3, #3
 800f772:	d1f3      	bne.n	800f75c <__kernel_rem_pio2+0x4d4>
 800f774:	ab48      	add	r3, sp, #288	; 0x120
 800f776:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800f77a:	46d0      	mov	r8, sl
 800f77c:	46d9      	mov	r9, fp
 800f77e:	f1b9 0f00 	cmp.w	r9, #0
 800f782:	f1a8 0808 	sub.w	r8, r8, #8
 800f786:	dc64      	bgt.n	800f852 <__kernel_rem_pio2+0x5ca>
 800f788:	465c      	mov	r4, fp
 800f78a:	2c01      	cmp	r4, #1
 800f78c:	f1aa 0a08 	sub.w	sl, sl, #8
 800f790:	dc7e      	bgt.n	800f890 <__kernel_rem_pio2+0x608>
 800f792:	2000      	movs	r0, #0
 800f794:	2100      	movs	r1, #0
 800f796:	f1bb 0f01 	cmp.w	fp, #1
 800f79a:	f300 8097 	bgt.w	800f8cc <__kernel_rem_pio2+0x644>
 800f79e:	9b02      	ldr	r3, [sp, #8]
 800f7a0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800f7a4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	f040 8099 	bne.w	800f8e0 <__kernel_rem_pio2+0x658>
 800f7ae:	9b01      	ldr	r3, [sp, #4]
 800f7b0:	e9c3 5600 	strd	r5, r6, [r3]
 800f7b4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800f7b8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f7bc:	e7ce      	b.n	800f75c <__kernel_rem_pio2+0x4d4>
 800f7be:	ab48      	add	r3, sp, #288	; 0x120
 800f7c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c8:	f7f0 fd70 	bl	80002ac <__adddf3>
 800f7cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f7d0:	f1bb 0f00 	cmp.w	fp, #0
 800f7d4:	daf3      	bge.n	800f7be <__kernel_rem_pio2+0x536>
 800f7d6:	9b02      	ldr	r3, [sp, #8]
 800f7d8:	b113      	cbz	r3, 800f7e0 <__kernel_rem_pio2+0x558>
 800f7da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f7de:	4619      	mov	r1, r3
 800f7e0:	9b01      	ldr	r3, [sp, #4]
 800f7e2:	e9c3 0100 	strd	r0, r1, [r3]
 800f7e6:	e7b9      	b.n	800f75c <__kernel_rem_pio2+0x4d4>
 800f7e8:	2000      	movs	r0, #0
 800f7ea:	2100      	movs	r1, #0
 800f7ec:	e7f0      	b.n	800f7d0 <__kernel_rem_pio2+0x548>
 800f7ee:	ab48      	add	r3, sp, #288	; 0x120
 800f7f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f7f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7f8:	f7f0 fd58 	bl	80002ac <__adddf3>
 800f7fc:	3c01      	subs	r4, #1
 800f7fe:	2c00      	cmp	r4, #0
 800f800:	daf5      	bge.n	800f7ee <__kernel_rem_pio2+0x566>
 800f802:	9b02      	ldr	r3, [sp, #8]
 800f804:	b1e3      	cbz	r3, 800f840 <__kernel_rem_pio2+0x5b8>
 800f806:	4602      	mov	r2, r0
 800f808:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f80c:	9c01      	ldr	r4, [sp, #4]
 800f80e:	e9c4 2300 	strd	r2, r3, [r4]
 800f812:	4602      	mov	r2, r0
 800f814:	460b      	mov	r3, r1
 800f816:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800f81a:	f7f0 fd45 	bl	80002a8 <__aeabi_dsub>
 800f81e:	ad4a      	add	r5, sp, #296	; 0x128
 800f820:	2401      	movs	r4, #1
 800f822:	45a3      	cmp	fp, r4
 800f824:	da0f      	bge.n	800f846 <__kernel_rem_pio2+0x5be>
 800f826:	9b02      	ldr	r3, [sp, #8]
 800f828:	b113      	cbz	r3, 800f830 <__kernel_rem_pio2+0x5a8>
 800f82a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f82e:	4619      	mov	r1, r3
 800f830:	9b01      	ldr	r3, [sp, #4]
 800f832:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f836:	e791      	b.n	800f75c <__kernel_rem_pio2+0x4d4>
 800f838:	465c      	mov	r4, fp
 800f83a:	2000      	movs	r0, #0
 800f83c:	2100      	movs	r1, #0
 800f83e:	e7de      	b.n	800f7fe <__kernel_rem_pio2+0x576>
 800f840:	4602      	mov	r2, r0
 800f842:	460b      	mov	r3, r1
 800f844:	e7e2      	b.n	800f80c <__kernel_rem_pio2+0x584>
 800f846:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800f84a:	f7f0 fd2f 	bl	80002ac <__adddf3>
 800f84e:	3401      	adds	r4, #1
 800f850:	e7e7      	b.n	800f822 <__kernel_rem_pio2+0x59a>
 800f852:	e9d8 4500 	ldrd	r4, r5, [r8]
 800f856:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800f85a:	4620      	mov	r0, r4
 800f85c:	4632      	mov	r2, r6
 800f85e:	463b      	mov	r3, r7
 800f860:	4629      	mov	r1, r5
 800f862:	f7f0 fd23 	bl	80002ac <__adddf3>
 800f866:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f86a:	4602      	mov	r2, r0
 800f86c:	460b      	mov	r3, r1
 800f86e:	4620      	mov	r0, r4
 800f870:	4629      	mov	r1, r5
 800f872:	f7f0 fd19 	bl	80002a8 <__aeabi_dsub>
 800f876:	4632      	mov	r2, r6
 800f878:	463b      	mov	r3, r7
 800f87a:	f7f0 fd17 	bl	80002ac <__adddf3>
 800f87e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f882:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800f886:	ed88 7b00 	vstr	d7, [r8]
 800f88a:	f109 39ff 	add.w	r9, r9, #4294967295
 800f88e:	e776      	b.n	800f77e <__kernel_rem_pio2+0x4f6>
 800f890:	e9da 8900 	ldrd	r8, r9, [sl]
 800f894:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800f898:	4640      	mov	r0, r8
 800f89a:	4632      	mov	r2, r6
 800f89c:	463b      	mov	r3, r7
 800f89e:	4649      	mov	r1, r9
 800f8a0:	f7f0 fd04 	bl	80002ac <__adddf3>
 800f8a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f8a8:	4602      	mov	r2, r0
 800f8aa:	460b      	mov	r3, r1
 800f8ac:	4640      	mov	r0, r8
 800f8ae:	4649      	mov	r1, r9
 800f8b0:	f7f0 fcfa 	bl	80002a8 <__aeabi_dsub>
 800f8b4:	4632      	mov	r2, r6
 800f8b6:	463b      	mov	r3, r7
 800f8b8:	f7f0 fcf8 	bl	80002ac <__adddf3>
 800f8bc:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f8c0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f8c4:	ed8a 7b00 	vstr	d7, [sl]
 800f8c8:	3c01      	subs	r4, #1
 800f8ca:	e75e      	b.n	800f78a <__kernel_rem_pio2+0x502>
 800f8cc:	ab48      	add	r3, sp, #288	; 0x120
 800f8ce:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8d6:	f7f0 fce9 	bl	80002ac <__adddf3>
 800f8da:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f8de:	e75a      	b.n	800f796 <__kernel_rem_pio2+0x50e>
 800f8e0:	9b01      	ldr	r3, [sp, #4]
 800f8e2:	9a01      	ldr	r2, [sp, #4]
 800f8e4:	601d      	str	r5, [r3, #0]
 800f8e6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800f8ea:	605c      	str	r4, [r3, #4]
 800f8ec:	609f      	str	r7, [r3, #8]
 800f8ee:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800f8f2:	60d3      	str	r3, [r2, #12]
 800f8f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f8f8:	6110      	str	r0, [r2, #16]
 800f8fa:	6153      	str	r3, [r2, #20]
 800f8fc:	e72e      	b.n	800f75c <__kernel_rem_pio2+0x4d4>
 800f8fe:	bf00      	nop
 800f900:	41700000 	.word	0x41700000
 800f904:	3e700000 	.word	0x3e700000

0800f908 <__kernel_sin>:
 800f908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f90c:	ed2d 8b04 	vpush	{d8-d9}
 800f910:	eeb0 8a41 	vmov.f32	s16, s2
 800f914:	eef0 8a61 	vmov.f32	s17, s3
 800f918:	ec55 4b10 	vmov	r4, r5, d0
 800f91c:	b083      	sub	sp, #12
 800f91e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f922:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800f926:	9001      	str	r0, [sp, #4]
 800f928:	da06      	bge.n	800f938 <__kernel_sin+0x30>
 800f92a:	ee10 0a10 	vmov	r0, s0
 800f92e:	4629      	mov	r1, r5
 800f930:	f7f1 f922 	bl	8000b78 <__aeabi_d2iz>
 800f934:	2800      	cmp	r0, #0
 800f936:	d051      	beq.n	800f9dc <__kernel_sin+0xd4>
 800f938:	4622      	mov	r2, r4
 800f93a:	462b      	mov	r3, r5
 800f93c:	4620      	mov	r0, r4
 800f93e:	4629      	mov	r1, r5
 800f940:	f7f0 fe6a 	bl	8000618 <__aeabi_dmul>
 800f944:	4682      	mov	sl, r0
 800f946:	468b      	mov	fp, r1
 800f948:	4602      	mov	r2, r0
 800f94a:	460b      	mov	r3, r1
 800f94c:	4620      	mov	r0, r4
 800f94e:	4629      	mov	r1, r5
 800f950:	f7f0 fe62 	bl	8000618 <__aeabi_dmul>
 800f954:	a341      	add	r3, pc, #260	; (adr r3, 800fa5c <__kernel_sin+0x154>)
 800f956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f95a:	4680      	mov	r8, r0
 800f95c:	4689      	mov	r9, r1
 800f95e:	4650      	mov	r0, sl
 800f960:	4659      	mov	r1, fp
 800f962:	f7f0 fe59 	bl	8000618 <__aeabi_dmul>
 800f966:	a33f      	add	r3, pc, #252	; (adr r3, 800fa64 <__kernel_sin+0x15c>)
 800f968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f96c:	f7f0 fc9c 	bl	80002a8 <__aeabi_dsub>
 800f970:	4652      	mov	r2, sl
 800f972:	465b      	mov	r3, fp
 800f974:	f7f0 fe50 	bl	8000618 <__aeabi_dmul>
 800f978:	a33c      	add	r3, pc, #240	; (adr r3, 800fa6c <__kernel_sin+0x164>)
 800f97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f97e:	f7f0 fc95 	bl	80002ac <__adddf3>
 800f982:	4652      	mov	r2, sl
 800f984:	465b      	mov	r3, fp
 800f986:	f7f0 fe47 	bl	8000618 <__aeabi_dmul>
 800f98a:	a33a      	add	r3, pc, #232	; (adr r3, 800fa74 <__kernel_sin+0x16c>)
 800f98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f990:	f7f0 fc8a 	bl	80002a8 <__aeabi_dsub>
 800f994:	4652      	mov	r2, sl
 800f996:	465b      	mov	r3, fp
 800f998:	f7f0 fe3e 	bl	8000618 <__aeabi_dmul>
 800f99c:	a337      	add	r3, pc, #220	; (adr r3, 800fa7c <__kernel_sin+0x174>)
 800f99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9a2:	f7f0 fc83 	bl	80002ac <__adddf3>
 800f9a6:	9b01      	ldr	r3, [sp, #4]
 800f9a8:	4606      	mov	r6, r0
 800f9aa:	460f      	mov	r7, r1
 800f9ac:	b9eb      	cbnz	r3, 800f9ea <__kernel_sin+0xe2>
 800f9ae:	4602      	mov	r2, r0
 800f9b0:	460b      	mov	r3, r1
 800f9b2:	4650      	mov	r0, sl
 800f9b4:	4659      	mov	r1, fp
 800f9b6:	f7f0 fe2f 	bl	8000618 <__aeabi_dmul>
 800f9ba:	a325      	add	r3, pc, #148	; (adr r3, 800fa50 <__kernel_sin+0x148>)
 800f9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c0:	f7f0 fc72 	bl	80002a8 <__aeabi_dsub>
 800f9c4:	4642      	mov	r2, r8
 800f9c6:	464b      	mov	r3, r9
 800f9c8:	f7f0 fe26 	bl	8000618 <__aeabi_dmul>
 800f9cc:	4602      	mov	r2, r0
 800f9ce:	460b      	mov	r3, r1
 800f9d0:	4620      	mov	r0, r4
 800f9d2:	4629      	mov	r1, r5
 800f9d4:	f7f0 fc6a 	bl	80002ac <__adddf3>
 800f9d8:	4604      	mov	r4, r0
 800f9da:	460d      	mov	r5, r1
 800f9dc:	ec45 4b10 	vmov	d0, r4, r5
 800f9e0:	b003      	add	sp, #12
 800f9e2:	ecbd 8b04 	vpop	{d8-d9}
 800f9e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ea:	4b1b      	ldr	r3, [pc, #108]	; (800fa58 <__kernel_sin+0x150>)
 800f9ec:	ec51 0b18 	vmov	r0, r1, d8
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	f7f0 fe11 	bl	8000618 <__aeabi_dmul>
 800f9f6:	4632      	mov	r2, r6
 800f9f8:	ec41 0b19 	vmov	d9, r0, r1
 800f9fc:	463b      	mov	r3, r7
 800f9fe:	4640      	mov	r0, r8
 800fa00:	4649      	mov	r1, r9
 800fa02:	f7f0 fe09 	bl	8000618 <__aeabi_dmul>
 800fa06:	4602      	mov	r2, r0
 800fa08:	460b      	mov	r3, r1
 800fa0a:	ec51 0b19 	vmov	r0, r1, d9
 800fa0e:	f7f0 fc4b 	bl	80002a8 <__aeabi_dsub>
 800fa12:	4652      	mov	r2, sl
 800fa14:	465b      	mov	r3, fp
 800fa16:	f7f0 fdff 	bl	8000618 <__aeabi_dmul>
 800fa1a:	ec53 2b18 	vmov	r2, r3, d8
 800fa1e:	f7f0 fc43 	bl	80002a8 <__aeabi_dsub>
 800fa22:	a30b      	add	r3, pc, #44	; (adr r3, 800fa50 <__kernel_sin+0x148>)
 800fa24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa28:	4606      	mov	r6, r0
 800fa2a:	460f      	mov	r7, r1
 800fa2c:	4640      	mov	r0, r8
 800fa2e:	4649      	mov	r1, r9
 800fa30:	f7f0 fdf2 	bl	8000618 <__aeabi_dmul>
 800fa34:	4602      	mov	r2, r0
 800fa36:	460b      	mov	r3, r1
 800fa38:	4630      	mov	r0, r6
 800fa3a:	4639      	mov	r1, r7
 800fa3c:	f7f0 fc36 	bl	80002ac <__adddf3>
 800fa40:	4602      	mov	r2, r0
 800fa42:	460b      	mov	r3, r1
 800fa44:	4620      	mov	r0, r4
 800fa46:	4629      	mov	r1, r5
 800fa48:	f7f0 fc2e 	bl	80002a8 <__aeabi_dsub>
 800fa4c:	e7c4      	b.n	800f9d8 <__kernel_sin+0xd0>
 800fa4e:	bf00      	nop
 800fa50:	55555549 	.word	0x55555549
 800fa54:	3fc55555 	.word	0x3fc55555
 800fa58:	3fe00000 	.word	0x3fe00000
 800fa5c:	5acfd57c 	.word	0x5acfd57c
 800fa60:	3de5d93a 	.word	0x3de5d93a
 800fa64:	8a2b9ceb 	.word	0x8a2b9ceb
 800fa68:	3e5ae5e6 	.word	0x3e5ae5e6
 800fa6c:	57b1fe7d 	.word	0x57b1fe7d
 800fa70:	3ec71de3 	.word	0x3ec71de3
 800fa74:	19c161d5 	.word	0x19c161d5
 800fa78:	3f2a01a0 	.word	0x3f2a01a0
 800fa7c:	1110f8a6 	.word	0x1110f8a6
 800fa80:	3f811111 	.word	0x3f811111
 800fa84:	00000000 	.word	0x00000000

0800fa88 <atan>:
 800fa88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa8c:	ec55 4b10 	vmov	r4, r5, d0
 800fa90:	4bc3      	ldr	r3, [pc, #780]	; (800fda0 <atan+0x318>)
 800fa92:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fa96:	429e      	cmp	r6, r3
 800fa98:	46ab      	mov	fp, r5
 800fa9a:	dd18      	ble.n	800face <atan+0x46>
 800fa9c:	4bc1      	ldr	r3, [pc, #772]	; (800fda4 <atan+0x31c>)
 800fa9e:	429e      	cmp	r6, r3
 800faa0:	dc01      	bgt.n	800faa6 <atan+0x1e>
 800faa2:	d109      	bne.n	800fab8 <atan+0x30>
 800faa4:	b144      	cbz	r4, 800fab8 <atan+0x30>
 800faa6:	4622      	mov	r2, r4
 800faa8:	462b      	mov	r3, r5
 800faaa:	4620      	mov	r0, r4
 800faac:	4629      	mov	r1, r5
 800faae:	f7f0 fbfd 	bl	80002ac <__adddf3>
 800fab2:	4604      	mov	r4, r0
 800fab4:	460d      	mov	r5, r1
 800fab6:	e006      	b.n	800fac6 <atan+0x3e>
 800fab8:	f1bb 0f00 	cmp.w	fp, #0
 800fabc:	f300 8131 	bgt.w	800fd22 <atan+0x29a>
 800fac0:	a59b      	add	r5, pc, #620	; (adr r5, 800fd30 <atan+0x2a8>)
 800fac2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fac6:	ec45 4b10 	vmov	d0, r4, r5
 800faca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800face:	4bb6      	ldr	r3, [pc, #728]	; (800fda8 <atan+0x320>)
 800fad0:	429e      	cmp	r6, r3
 800fad2:	dc14      	bgt.n	800fafe <atan+0x76>
 800fad4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800fad8:	429e      	cmp	r6, r3
 800fada:	dc0d      	bgt.n	800faf8 <atan+0x70>
 800fadc:	a396      	add	r3, pc, #600	; (adr r3, 800fd38 <atan+0x2b0>)
 800fade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae2:	ee10 0a10 	vmov	r0, s0
 800fae6:	4629      	mov	r1, r5
 800fae8:	f7f0 fbe0 	bl	80002ac <__adddf3>
 800faec:	4baf      	ldr	r3, [pc, #700]	; (800fdac <atan+0x324>)
 800faee:	2200      	movs	r2, #0
 800faf0:	f7f1 f822 	bl	8000b38 <__aeabi_dcmpgt>
 800faf4:	2800      	cmp	r0, #0
 800faf6:	d1e6      	bne.n	800fac6 <atan+0x3e>
 800faf8:	f04f 3aff 	mov.w	sl, #4294967295
 800fafc:	e02b      	b.n	800fb56 <atan+0xce>
 800fafe:	f000 f963 	bl	800fdc8 <fabs>
 800fb02:	4bab      	ldr	r3, [pc, #684]	; (800fdb0 <atan+0x328>)
 800fb04:	429e      	cmp	r6, r3
 800fb06:	ec55 4b10 	vmov	r4, r5, d0
 800fb0a:	f300 80bf 	bgt.w	800fc8c <atan+0x204>
 800fb0e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800fb12:	429e      	cmp	r6, r3
 800fb14:	f300 80a0 	bgt.w	800fc58 <atan+0x1d0>
 800fb18:	ee10 2a10 	vmov	r2, s0
 800fb1c:	ee10 0a10 	vmov	r0, s0
 800fb20:	462b      	mov	r3, r5
 800fb22:	4629      	mov	r1, r5
 800fb24:	f7f0 fbc2 	bl	80002ac <__adddf3>
 800fb28:	4ba0      	ldr	r3, [pc, #640]	; (800fdac <atan+0x324>)
 800fb2a:	2200      	movs	r2, #0
 800fb2c:	f7f0 fbbc 	bl	80002a8 <__aeabi_dsub>
 800fb30:	2200      	movs	r2, #0
 800fb32:	4606      	mov	r6, r0
 800fb34:	460f      	mov	r7, r1
 800fb36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fb3a:	4620      	mov	r0, r4
 800fb3c:	4629      	mov	r1, r5
 800fb3e:	f7f0 fbb5 	bl	80002ac <__adddf3>
 800fb42:	4602      	mov	r2, r0
 800fb44:	460b      	mov	r3, r1
 800fb46:	4630      	mov	r0, r6
 800fb48:	4639      	mov	r1, r7
 800fb4a:	f7f0 fe8f 	bl	800086c <__aeabi_ddiv>
 800fb4e:	f04f 0a00 	mov.w	sl, #0
 800fb52:	4604      	mov	r4, r0
 800fb54:	460d      	mov	r5, r1
 800fb56:	4622      	mov	r2, r4
 800fb58:	462b      	mov	r3, r5
 800fb5a:	4620      	mov	r0, r4
 800fb5c:	4629      	mov	r1, r5
 800fb5e:	f7f0 fd5b 	bl	8000618 <__aeabi_dmul>
 800fb62:	4602      	mov	r2, r0
 800fb64:	460b      	mov	r3, r1
 800fb66:	4680      	mov	r8, r0
 800fb68:	4689      	mov	r9, r1
 800fb6a:	f7f0 fd55 	bl	8000618 <__aeabi_dmul>
 800fb6e:	a374      	add	r3, pc, #464	; (adr r3, 800fd40 <atan+0x2b8>)
 800fb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb74:	4606      	mov	r6, r0
 800fb76:	460f      	mov	r7, r1
 800fb78:	f7f0 fd4e 	bl	8000618 <__aeabi_dmul>
 800fb7c:	a372      	add	r3, pc, #456	; (adr r3, 800fd48 <atan+0x2c0>)
 800fb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb82:	f7f0 fb93 	bl	80002ac <__adddf3>
 800fb86:	4632      	mov	r2, r6
 800fb88:	463b      	mov	r3, r7
 800fb8a:	f7f0 fd45 	bl	8000618 <__aeabi_dmul>
 800fb8e:	a370      	add	r3, pc, #448	; (adr r3, 800fd50 <atan+0x2c8>)
 800fb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb94:	f7f0 fb8a 	bl	80002ac <__adddf3>
 800fb98:	4632      	mov	r2, r6
 800fb9a:	463b      	mov	r3, r7
 800fb9c:	f7f0 fd3c 	bl	8000618 <__aeabi_dmul>
 800fba0:	a36d      	add	r3, pc, #436	; (adr r3, 800fd58 <atan+0x2d0>)
 800fba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba6:	f7f0 fb81 	bl	80002ac <__adddf3>
 800fbaa:	4632      	mov	r2, r6
 800fbac:	463b      	mov	r3, r7
 800fbae:	f7f0 fd33 	bl	8000618 <__aeabi_dmul>
 800fbb2:	a36b      	add	r3, pc, #428	; (adr r3, 800fd60 <atan+0x2d8>)
 800fbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbb8:	f7f0 fb78 	bl	80002ac <__adddf3>
 800fbbc:	4632      	mov	r2, r6
 800fbbe:	463b      	mov	r3, r7
 800fbc0:	f7f0 fd2a 	bl	8000618 <__aeabi_dmul>
 800fbc4:	a368      	add	r3, pc, #416	; (adr r3, 800fd68 <atan+0x2e0>)
 800fbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbca:	f7f0 fb6f 	bl	80002ac <__adddf3>
 800fbce:	4642      	mov	r2, r8
 800fbd0:	464b      	mov	r3, r9
 800fbd2:	f7f0 fd21 	bl	8000618 <__aeabi_dmul>
 800fbd6:	a366      	add	r3, pc, #408	; (adr r3, 800fd70 <atan+0x2e8>)
 800fbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbdc:	4680      	mov	r8, r0
 800fbde:	4689      	mov	r9, r1
 800fbe0:	4630      	mov	r0, r6
 800fbe2:	4639      	mov	r1, r7
 800fbe4:	f7f0 fd18 	bl	8000618 <__aeabi_dmul>
 800fbe8:	a363      	add	r3, pc, #396	; (adr r3, 800fd78 <atan+0x2f0>)
 800fbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbee:	f7f0 fb5b 	bl	80002a8 <__aeabi_dsub>
 800fbf2:	4632      	mov	r2, r6
 800fbf4:	463b      	mov	r3, r7
 800fbf6:	f7f0 fd0f 	bl	8000618 <__aeabi_dmul>
 800fbfa:	a361      	add	r3, pc, #388	; (adr r3, 800fd80 <atan+0x2f8>)
 800fbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc00:	f7f0 fb52 	bl	80002a8 <__aeabi_dsub>
 800fc04:	4632      	mov	r2, r6
 800fc06:	463b      	mov	r3, r7
 800fc08:	f7f0 fd06 	bl	8000618 <__aeabi_dmul>
 800fc0c:	a35e      	add	r3, pc, #376	; (adr r3, 800fd88 <atan+0x300>)
 800fc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc12:	f7f0 fb49 	bl	80002a8 <__aeabi_dsub>
 800fc16:	4632      	mov	r2, r6
 800fc18:	463b      	mov	r3, r7
 800fc1a:	f7f0 fcfd 	bl	8000618 <__aeabi_dmul>
 800fc1e:	a35c      	add	r3, pc, #368	; (adr r3, 800fd90 <atan+0x308>)
 800fc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc24:	f7f0 fb40 	bl	80002a8 <__aeabi_dsub>
 800fc28:	4632      	mov	r2, r6
 800fc2a:	463b      	mov	r3, r7
 800fc2c:	f7f0 fcf4 	bl	8000618 <__aeabi_dmul>
 800fc30:	4602      	mov	r2, r0
 800fc32:	460b      	mov	r3, r1
 800fc34:	4640      	mov	r0, r8
 800fc36:	4649      	mov	r1, r9
 800fc38:	f7f0 fb38 	bl	80002ac <__adddf3>
 800fc3c:	4622      	mov	r2, r4
 800fc3e:	462b      	mov	r3, r5
 800fc40:	f7f0 fcea 	bl	8000618 <__aeabi_dmul>
 800fc44:	f1ba 3fff 	cmp.w	sl, #4294967295
 800fc48:	4602      	mov	r2, r0
 800fc4a:	460b      	mov	r3, r1
 800fc4c:	d14b      	bne.n	800fce6 <atan+0x25e>
 800fc4e:	4620      	mov	r0, r4
 800fc50:	4629      	mov	r1, r5
 800fc52:	f7f0 fb29 	bl	80002a8 <__aeabi_dsub>
 800fc56:	e72c      	b.n	800fab2 <atan+0x2a>
 800fc58:	ee10 0a10 	vmov	r0, s0
 800fc5c:	4b53      	ldr	r3, [pc, #332]	; (800fdac <atan+0x324>)
 800fc5e:	2200      	movs	r2, #0
 800fc60:	4629      	mov	r1, r5
 800fc62:	f7f0 fb21 	bl	80002a8 <__aeabi_dsub>
 800fc66:	4b51      	ldr	r3, [pc, #324]	; (800fdac <atan+0x324>)
 800fc68:	4606      	mov	r6, r0
 800fc6a:	460f      	mov	r7, r1
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	4620      	mov	r0, r4
 800fc70:	4629      	mov	r1, r5
 800fc72:	f7f0 fb1b 	bl	80002ac <__adddf3>
 800fc76:	4602      	mov	r2, r0
 800fc78:	460b      	mov	r3, r1
 800fc7a:	4630      	mov	r0, r6
 800fc7c:	4639      	mov	r1, r7
 800fc7e:	f7f0 fdf5 	bl	800086c <__aeabi_ddiv>
 800fc82:	f04f 0a01 	mov.w	sl, #1
 800fc86:	4604      	mov	r4, r0
 800fc88:	460d      	mov	r5, r1
 800fc8a:	e764      	b.n	800fb56 <atan+0xce>
 800fc8c:	4b49      	ldr	r3, [pc, #292]	; (800fdb4 <atan+0x32c>)
 800fc8e:	429e      	cmp	r6, r3
 800fc90:	da1d      	bge.n	800fcce <atan+0x246>
 800fc92:	ee10 0a10 	vmov	r0, s0
 800fc96:	4b48      	ldr	r3, [pc, #288]	; (800fdb8 <atan+0x330>)
 800fc98:	2200      	movs	r2, #0
 800fc9a:	4629      	mov	r1, r5
 800fc9c:	f7f0 fb04 	bl	80002a8 <__aeabi_dsub>
 800fca0:	4b45      	ldr	r3, [pc, #276]	; (800fdb8 <atan+0x330>)
 800fca2:	4606      	mov	r6, r0
 800fca4:	460f      	mov	r7, r1
 800fca6:	2200      	movs	r2, #0
 800fca8:	4620      	mov	r0, r4
 800fcaa:	4629      	mov	r1, r5
 800fcac:	f7f0 fcb4 	bl	8000618 <__aeabi_dmul>
 800fcb0:	4b3e      	ldr	r3, [pc, #248]	; (800fdac <atan+0x324>)
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	f7f0 fafa 	bl	80002ac <__adddf3>
 800fcb8:	4602      	mov	r2, r0
 800fcba:	460b      	mov	r3, r1
 800fcbc:	4630      	mov	r0, r6
 800fcbe:	4639      	mov	r1, r7
 800fcc0:	f7f0 fdd4 	bl	800086c <__aeabi_ddiv>
 800fcc4:	f04f 0a02 	mov.w	sl, #2
 800fcc8:	4604      	mov	r4, r0
 800fcca:	460d      	mov	r5, r1
 800fccc:	e743      	b.n	800fb56 <atan+0xce>
 800fcce:	462b      	mov	r3, r5
 800fcd0:	ee10 2a10 	vmov	r2, s0
 800fcd4:	4939      	ldr	r1, [pc, #228]	; (800fdbc <atan+0x334>)
 800fcd6:	2000      	movs	r0, #0
 800fcd8:	f7f0 fdc8 	bl	800086c <__aeabi_ddiv>
 800fcdc:	f04f 0a03 	mov.w	sl, #3
 800fce0:	4604      	mov	r4, r0
 800fce2:	460d      	mov	r5, r1
 800fce4:	e737      	b.n	800fb56 <atan+0xce>
 800fce6:	4b36      	ldr	r3, [pc, #216]	; (800fdc0 <atan+0x338>)
 800fce8:	4e36      	ldr	r6, [pc, #216]	; (800fdc4 <atan+0x33c>)
 800fcea:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800fcee:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800fcf2:	e9da 2300 	ldrd	r2, r3, [sl]
 800fcf6:	f7f0 fad7 	bl	80002a8 <__aeabi_dsub>
 800fcfa:	4622      	mov	r2, r4
 800fcfc:	462b      	mov	r3, r5
 800fcfe:	f7f0 fad3 	bl	80002a8 <__aeabi_dsub>
 800fd02:	4602      	mov	r2, r0
 800fd04:	460b      	mov	r3, r1
 800fd06:	e9d6 0100 	ldrd	r0, r1, [r6]
 800fd0a:	f7f0 facd 	bl	80002a8 <__aeabi_dsub>
 800fd0e:	f1bb 0f00 	cmp.w	fp, #0
 800fd12:	4604      	mov	r4, r0
 800fd14:	460d      	mov	r5, r1
 800fd16:	f6bf aed6 	bge.w	800fac6 <atan+0x3e>
 800fd1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fd1e:	461d      	mov	r5, r3
 800fd20:	e6d1      	b.n	800fac6 <atan+0x3e>
 800fd22:	a51d      	add	r5, pc, #116	; (adr r5, 800fd98 <atan+0x310>)
 800fd24:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fd28:	e6cd      	b.n	800fac6 <atan+0x3e>
 800fd2a:	bf00      	nop
 800fd2c:	f3af 8000 	nop.w
 800fd30:	54442d18 	.word	0x54442d18
 800fd34:	bff921fb 	.word	0xbff921fb
 800fd38:	8800759c 	.word	0x8800759c
 800fd3c:	7e37e43c 	.word	0x7e37e43c
 800fd40:	e322da11 	.word	0xe322da11
 800fd44:	3f90ad3a 	.word	0x3f90ad3a
 800fd48:	24760deb 	.word	0x24760deb
 800fd4c:	3fa97b4b 	.word	0x3fa97b4b
 800fd50:	a0d03d51 	.word	0xa0d03d51
 800fd54:	3fb10d66 	.word	0x3fb10d66
 800fd58:	c54c206e 	.word	0xc54c206e
 800fd5c:	3fb745cd 	.word	0x3fb745cd
 800fd60:	920083ff 	.word	0x920083ff
 800fd64:	3fc24924 	.word	0x3fc24924
 800fd68:	5555550d 	.word	0x5555550d
 800fd6c:	3fd55555 	.word	0x3fd55555
 800fd70:	2c6a6c2f 	.word	0x2c6a6c2f
 800fd74:	bfa2b444 	.word	0xbfa2b444
 800fd78:	52defd9a 	.word	0x52defd9a
 800fd7c:	3fadde2d 	.word	0x3fadde2d
 800fd80:	af749a6d 	.word	0xaf749a6d
 800fd84:	3fb3b0f2 	.word	0x3fb3b0f2
 800fd88:	fe231671 	.word	0xfe231671
 800fd8c:	3fbc71c6 	.word	0x3fbc71c6
 800fd90:	9998ebc4 	.word	0x9998ebc4
 800fd94:	3fc99999 	.word	0x3fc99999
 800fd98:	54442d18 	.word	0x54442d18
 800fd9c:	3ff921fb 	.word	0x3ff921fb
 800fda0:	440fffff 	.word	0x440fffff
 800fda4:	7ff00000 	.word	0x7ff00000
 800fda8:	3fdbffff 	.word	0x3fdbffff
 800fdac:	3ff00000 	.word	0x3ff00000
 800fdb0:	3ff2ffff 	.word	0x3ff2ffff
 800fdb4:	40038000 	.word	0x40038000
 800fdb8:	3ff80000 	.word	0x3ff80000
 800fdbc:	bff00000 	.word	0xbff00000
 800fdc0:	080109e0 	.word	0x080109e0
 800fdc4:	080109c0 	.word	0x080109c0

0800fdc8 <fabs>:
 800fdc8:	ec51 0b10 	vmov	r0, r1, d0
 800fdcc:	ee10 2a10 	vmov	r2, s0
 800fdd0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fdd4:	ec43 2b10 	vmov	d0, r2, r3
 800fdd8:	4770      	bx	lr

0800fdda <finite>:
 800fdda:	b082      	sub	sp, #8
 800fddc:	ed8d 0b00 	vstr	d0, [sp]
 800fde0:	9801      	ldr	r0, [sp, #4]
 800fde2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800fde6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800fdea:	0fc0      	lsrs	r0, r0, #31
 800fdec:	b002      	add	sp, #8
 800fdee:	4770      	bx	lr

0800fdf0 <floor>:
 800fdf0:	ec51 0b10 	vmov	r0, r1, d0
 800fdf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdf8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800fdfc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800fe00:	2e13      	cmp	r6, #19
 800fe02:	ee10 5a10 	vmov	r5, s0
 800fe06:	ee10 8a10 	vmov	r8, s0
 800fe0a:	460c      	mov	r4, r1
 800fe0c:	dc32      	bgt.n	800fe74 <floor+0x84>
 800fe0e:	2e00      	cmp	r6, #0
 800fe10:	da14      	bge.n	800fe3c <floor+0x4c>
 800fe12:	a333      	add	r3, pc, #204	; (adr r3, 800fee0 <floor+0xf0>)
 800fe14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe18:	f7f0 fa48 	bl	80002ac <__adddf3>
 800fe1c:	2200      	movs	r2, #0
 800fe1e:	2300      	movs	r3, #0
 800fe20:	f7f0 fe8a 	bl	8000b38 <__aeabi_dcmpgt>
 800fe24:	b138      	cbz	r0, 800fe36 <floor+0x46>
 800fe26:	2c00      	cmp	r4, #0
 800fe28:	da57      	bge.n	800feda <floor+0xea>
 800fe2a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800fe2e:	431d      	orrs	r5, r3
 800fe30:	d001      	beq.n	800fe36 <floor+0x46>
 800fe32:	4c2d      	ldr	r4, [pc, #180]	; (800fee8 <floor+0xf8>)
 800fe34:	2500      	movs	r5, #0
 800fe36:	4621      	mov	r1, r4
 800fe38:	4628      	mov	r0, r5
 800fe3a:	e025      	b.n	800fe88 <floor+0x98>
 800fe3c:	4f2b      	ldr	r7, [pc, #172]	; (800feec <floor+0xfc>)
 800fe3e:	4137      	asrs	r7, r6
 800fe40:	ea01 0307 	and.w	r3, r1, r7
 800fe44:	4303      	orrs	r3, r0
 800fe46:	d01f      	beq.n	800fe88 <floor+0x98>
 800fe48:	a325      	add	r3, pc, #148	; (adr r3, 800fee0 <floor+0xf0>)
 800fe4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe4e:	f7f0 fa2d 	bl	80002ac <__adddf3>
 800fe52:	2200      	movs	r2, #0
 800fe54:	2300      	movs	r3, #0
 800fe56:	f7f0 fe6f 	bl	8000b38 <__aeabi_dcmpgt>
 800fe5a:	2800      	cmp	r0, #0
 800fe5c:	d0eb      	beq.n	800fe36 <floor+0x46>
 800fe5e:	2c00      	cmp	r4, #0
 800fe60:	bfbe      	ittt	lt
 800fe62:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fe66:	fa43 f606 	asrlt.w	r6, r3, r6
 800fe6a:	19a4      	addlt	r4, r4, r6
 800fe6c:	ea24 0407 	bic.w	r4, r4, r7
 800fe70:	2500      	movs	r5, #0
 800fe72:	e7e0      	b.n	800fe36 <floor+0x46>
 800fe74:	2e33      	cmp	r6, #51	; 0x33
 800fe76:	dd0b      	ble.n	800fe90 <floor+0xa0>
 800fe78:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fe7c:	d104      	bne.n	800fe88 <floor+0x98>
 800fe7e:	ee10 2a10 	vmov	r2, s0
 800fe82:	460b      	mov	r3, r1
 800fe84:	f7f0 fa12 	bl	80002ac <__adddf3>
 800fe88:	ec41 0b10 	vmov	d0, r0, r1
 800fe8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe90:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800fe94:	f04f 33ff 	mov.w	r3, #4294967295
 800fe98:	fa23 f707 	lsr.w	r7, r3, r7
 800fe9c:	4207      	tst	r7, r0
 800fe9e:	d0f3      	beq.n	800fe88 <floor+0x98>
 800fea0:	a30f      	add	r3, pc, #60	; (adr r3, 800fee0 <floor+0xf0>)
 800fea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fea6:	f7f0 fa01 	bl	80002ac <__adddf3>
 800feaa:	2200      	movs	r2, #0
 800feac:	2300      	movs	r3, #0
 800feae:	f7f0 fe43 	bl	8000b38 <__aeabi_dcmpgt>
 800feb2:	2800      	cmp	r0, #0
 800feb4:	d0bf      	beq.n	800fe36 <floor+0x46>
 800feb6:	2c00      	cmp	r4, #0
 800feb8:	da02      	bge.n	800fec0 <floor+0xd0>
 800feba:	2e14      	cmp	r6, #20
 800febc:	d103      	bne.n	800fec6 <floor+0xd6>
 800febe:	3401      	adds	r4, #1
 800fec0:	ea25 0507 	bic.w	r5, r5, r7
 800fec4:	e7b7      	b.n	800fe36 <floor+0x46>
 800fec6:	2301      	movs	r3, #1
 800fec8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800fecc:	fa03 f606 	lsl.w	r6, r3, r6
 800fed0:	4435      	add	r5, r6
 800fed2:	4545      	cmp	r5, r8
 800fed4:	bf38      	it	cc
 800fed6:	18e4      	addcc	r4, r4, r3
 800fed8:	e7f2      	b.n	800fec0 <floor+0xd0>
 800feda:	2500      	movs	r5, #0
 800fedc:	462c      	mov	r4, r5
 800fede:	e7aa      	b.n	800fe36 <floor+0x46>
 800fee0:	8800759c 	.word	0x8800759c
 800fee4:	7e37e43c 	.word	0x7e37e43c
 800fee8:	bff00000 	.word	0xbff00000
 800feec:	000fffff 	.word	0x000fffff

0800fef0 <nan>:
 800fef0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fef8 <nan+0x8>
 800fef4:	4770      	bx	lr
 800fef6:	bf00      	nop
 800fef8:	00000000 	.word	0x00000000
 800fefc:	7ff80000 	.word	0x7ff80000

0800ff00 <rint>:
 800ff00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff02:	ec51 0b10 	vmov	r0, r1, d0
 800ff06:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ff0a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800ff0e:	2e13      	cmp	r6, #19
 800ff10:	ee10 4a10 	vmov	r4, s0
 800ff14:	460b      	mov	r3, r1
 800ff16:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800ff1a:	dc58      	bgt.n	800ffce <rint+0xce>
 800ff1c:	2e00      	cmp	r6, #0
 800ff1e:	da2b      	bge.n	800ff78 <rint+0x78>
 800ff20:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800ff24:	4302      	orrs	r2, r0
 800ff26:	d023      	beq.n	800ff70 <rint+0x70>
 800ff28:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800ff2c:	4302      	orrs	r2, r0
 800ff2e:	4254      	negs	r4, r2
 800ff30:	4314      	orrs	r4, r2
 800ff32:	0c4b      	lsrs	r3, r1, #17
 800ff34:	0b24      	lsrs	r4, r4, #12
 800ff36:	045b      	lsls	r3, r3, #17
 800ff38:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800ff3c:	ea44 0103 	orr.w	r1, r4, r3
 800ff40:	4b32      	ldr	r3, [pc, #200]	; (801000c <rint+0x10c>)
 800ff42:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ff46:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ff4a:	4602      	mov	r2, r0
 800ff4c:	460b      	mov	r3, r1
 800ff4e:	4630      	mov	r0, r6
 800ff50:	4639      	mov	r1, r7
 800ff52:	f7f0 f9ab 	bl	80002ac <__adddf3>
 800ff56:	e9cd 0100 	strd	r0, r1, [sp]
 800ff5a:	463b      	mov	r3, r7
 800ff5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff60:	4632      	mov	r2, r6
 800ff62:	f7f0 f9a1 	bl	80002a8 <__aeabi_dsub>
 800ff66:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ff6a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800ff6e:	4639      	mov	r1, r7
 800ff70:	ec41 0b10 	vmov	d0, r0, r1
 800ff74:	b003      	add	sp, #12
 800ff76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff78:	4a25      	ldr	r2, [pc, #148]	; (8010010 <rint+0x110>)
 800ff7a:	4132      	asrs	r2, r6
 800ff7c:	ea01 0702 	and.w	r7, r1, r2
 800ff80:	4307      	orrs	r7, r0
 800ff82:	d0f5      	beq.n	800ff70 <rint+0x70>
 800ff84:	0851      	lsrs	r1, r2, #1
 800ff86:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800ff8a:	4314      	orrs	r4, r2
 800ff8c:	d00c      	beq.n	800ffa8 <rint+0xa8>
 800ff8e:	ea23 0201 	bic.w	r2, r3, r1
 800ff92:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ff96:	2e13      	cmp	r6, #19
 800ff98:	fa43 f606 	asr.w	r6, r3, r6
 800ff9c:	bf0c      	ite	eq
 800ff9e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800ffa2:	2400      	movne	r4, #0
 800ffa4:	ea42 0306 	orr.w	r3, r2, r6
 800ffa8:	4918      	ldr	r1, [pc, #96]	; (801000c <rint+0x10c>)
 800ffaa:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800ffae:	4622      	mov	r2, r4
 800ffb0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ffb4:	4620      	mov	r0, r4
 800ffb6:	4629      	mov	r1, r5
 800ffb8:	f7f0 f978 	bl	80002ac <__adddf3>
 800ffbc:	e9cd 0100 	strd	r0, r1, [sp]
 800ffc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffc4:	4622      	mov	r2, r4
 800ffc6:	462b      	mov	r3, r5
 800ffc8:	f7f0 f96e 	bl	80002a8 <__aeabi_dsub>
 800ffcc:	e7d0      	b.n	800ff70 <rint+0x70>
 800ffce:	2e33      	cmp	r6, #51	; 0x33
 800ffd0:	dd07      	ble.n	800ffe2 <rint+0xe2>
 800ffd2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ffd6:	d1cb      	bne.n	800ff70 <rint+0x70>
 800ffd8:	ee10 2a10 	vmov	r2, s0
 800ffdc:	f7f0 f966 	bl	80002ac <__adddf3>
 800ffe0:	e7c6      	b.n	800ff70 <rint+0x70>
 800ffe2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800ffe6:	f04f 36ff 	mov.w	r6, #4294967295
 800ffea:	40d6      	lsrs	r6, r2
 800ffec:	4230      	tst	r0, r6
 800ffee:	d0bf      	beq.n	800ff70 <rint+0x70>
 800fff0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800fff4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800fff8:	bf1f      	itttt	ne
 800fffa:	ea24 0101 	bicne.w	r1, r4, r1
 800fffe:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8010002:	fa44 f202 	asrne.w	r2, r4, r2
 8010006:	ea41 0402 	orrne.w	r4, r1, r2
 801000a:	e7cd      	b.n	800ffa8 <rint+0xa8>
 801000c:	08010a00 	.word	0x08010a00
 8010010:	000fffff 	.word	0x000fffff
 8010014:	00000000 	.word	0x00000000

08010018 <scalbn>:
 8010018:	b570      	push	{r4, r5, r6, lr}
 801001a:	ec55 4b10 	vmov	r4, r5, d0
 801001e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8010022:	4606      	mov	r6, r0
 8010024:	462b      	mov	r3, r5
 8010026:	b99a      	cbnz	r2, 8010050 <scalbn+0x38>
 8010028:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801002c:	4323      	orrs	r3, r4
 801002e:	d036      	beq.n	801009e <scalbn+0x86>
 8010030:	4b39      	ldr	r3, [pc, #228]	; (8010118 <scalbn+0x100>)
 8010032:	4629      	mov	r1, r5
 8010034:	ee10 0a10 	vmov	r0, s0
 8010038:	2200      	movs	r2, #0
 801003a:	f7f0 faed 	bl	8000618 <__aeabi_dmul>
 801003e:	4b37      	ldr	r3, [pc, #220]	; (801011c <scalbn+0x104>)
 8010040:	429e      	cmp	r6, r3
 8010042:	4604      	mov	r4, r0
 8010044:	460d      	mov	r5, r1
 8010046:	da10      	bge.n	801006a <scalbn+0x52>
 8010048:	a32b      	add	r3, pc, #172	; (adr r3, 80100f8 <scalbn+0xe0>)
 801004a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801004e:	e03a      	b.n	80100c6 <scalbn+0xae>
 8010050:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010054:	428a      	cmp	r2, r1
 8010056:	d10c      	bne.n	8010072 <scalbn+0x5a>
 8010058:	ee10 2a10 	vmov	r2, s0
 801005c:	4620      	mov	r0, r4
 801005e:	4629      	mov	r1, r5
 8010060:	f7f0 f924 	bl	80002ac <__adddf3>
 8010064:	4604      	mov	r4, r0
 8010066:	460d      	mov	r5, r1
 8010068:	e019      	b.n	801009e <scalbn+0x86>
 801006a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801006e:	460b      	mov	r3, r1
 8010070:	3a36      	subs	r2, #54	; 0x36
 8010072:	4432      	add	r2, r6
 8010074:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010078:	428a      	cmp	r2, r1
 801007a:	dd08      	ble.n	801008e <scalbn+0x76>
 801007c:	2d00      	cmp	r5, #0
 801007e:	a120      	add	r1, pc, #128	; (adr r1, 8010100 <scalbn+0xe8>)
 8010080:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010084:	da1c      	bge.n	80100c0 <scalbn+0xa8>
 8010086:	a120      	add	r1, pc, #128	; (adr r1, 8010108 <scalbn+0xf0>)
 8010088:	e9d1 0100 	ldrd	r0, r1, [r1]
 801008c:	e018      	b.n	80100c0 <scalbn+0xa8>
 801008e:	2a00      	cmp	r2, #0
 8010090:	dd08      	ble.n	80100a4 <scalbn+0x8c>
 8010092:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010096:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801009a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801009e:	ec45 4b10 	vmov	d0, r4, r5
 80100a2:	bd70      	pop	{r4, r5, r6, pc}
 80100a4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80100a8:	da19      	bge.n	80100de <scalbn+0xc6>
 80100aa:	f24c 3350 	movw	r3, #50000	; 0xc350
 80100ae:	429e      	cmp	r6, r3
 80100b0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80100b4:	dd0a      	ble.n	80100cc <scalbn+0xb4>
 80100b6:	a112      	add	r1, pc, #72	; (adr r1, 8010100 <scalbn+0xe8>)
 80100b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d1e2      	bne.n	8010086 <scalbn+0x6e>
 80100c0:	a30f      	add	r3, pc, #60	; (adr r3, 8010100 <scalbn+0xe8>)
 80100c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100c6:	f7f0 faa7 	bl	8000618 <__aeabi_dmul>
 80100ca:	e7cb      	b.n	8010064 <scalbn+0x4c>
 80100cc:	a10a      	add	r1, pc, #40	; (adr r1, 80100f8 <scalbn+0xe0>)
 80100ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d0b8      	beq.n	8010048 <scalbn+0x30>
 80100d6:	a10e      	add	r1, pc, #56	; (adr r1, 8010110 <scalbn+0xf8>)
 80100d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100dc:	e7b4      	b.n	8010048 <scalbn+0x30>
 80100de:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80100e2:	3236      	adds	r2, #54	; 0x36
 80100e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80100e8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80100ec:	4620      	mov	r0, r4
 80100ee:	4b0c      	ldr	r3, [pc, #48]	; (8010120 <scalbn+0x108>)
 80100f0:	2200      	movs	r2, #0
 80100f2:	e7e8      	b.n	80100c6 <scalbn+0xae>
 80100f4:	f3af 8000 	nop.w
 80100f8:	c2f8f359 	.word	0xc2f8f359
 80100fc:	01a56e1f 	.word	0x01a56e1f
 8010100:	8800759c 	.word	0x8800759c
 8010104:	7e37e43c 	.word	0x7e37e43c
 8010108:	8800759c 	.word	0x8800759c
 801010c:	fe37e43c 	.word	0xfe37e43c
 8010110:	c2f8f359 	.word	0xc2f8f359
 8010114:	81a56e1f 	.word	0x81a56e1f
 8010118:	43500000 	.word	0x43500000
 801011c:	ffff3cb0 	.word	0xffff3cb0
 8010120:	3c900000 	.word	0x3c900000

08010124 <_init>:
 8010124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010126:	bf00      	nop
 8010128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801012a:	bc08      	pop	{r3}
 801012c:	469e      	mov	lr, r3
 801012e:	4770      	bx	lr

08010130 <_fini>:
 8010130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010132:	bf00      	nop
 8010134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010136:	bc08      	pop	{r3}
 8010138:	469e      	mov	lr, r3
 801013a:	4770      	bx	lr
