<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="exporter-version" content="Evernote Mac 7.12 (457936)"/><meta name="altitude" content="164"/><meta name="author" content="chinibottle@gmail.com"/><meta name="created" content="2018-02-15 20:02:46 +0000"/><meta name="latitude" content="32.84291751966718"/><meta name="longitude" content="-96.78278188658726"/><meta name="source" content="desktop.mac"/><meta name="updated" content="2018-02-15 21:18:56 +0000"/><title>Lecture 8</title></head><body><div><ol start="1"><li> MIPS</li><ol><li>LW R1, #8(R2)</li><li>LW dest, #offset(source) fetch then add the offset</li></ol><li>Instruction encoding: 3 types</li><ol><li>3 register instruction: </li><ol><li>opcode-6bits, RS-5bits, RT-5bits, RD-5bits(32 register)=&gt;ADD R1, R2, R3</li><li>immediate value in instruction=&gt; opcode-6bits, RS-5bits, RT-5bits, immediate value-16bits=&gt;ADD R1, R2, -3=&gt;LW</li></ol><li>I-type:</li><ol><li>Branch: opcode-6bits, RS-5bits, RT-5bits</li></ol><li>J-type:</li><ol><li>opcode, target</li></ol></ol><li>RISC<span style="font-size: 16px; letter-spacing: normal; orphans: 2; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-stroke-width: 0px; color: rgb(34, 34, 34); font-family: Roboto, arial, sans-serif; font-variant-caps: normal; font-variant-ligatures: normal;">(Reduced instruction set computing)</span>=&gt; has simple instruction</li><ol><li>readable</li><li>keep all instructions same length, easier to fetch</li><li>easier to pipeline or extract ILP</li></ol><li>CISC<span style="font-size: 16px; letter-spacing: normal; orphans: 2; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-stroke-width: 0px; color: rgb(34, 34, 34); font-family: Roboto, arial, sans-serif; font-variant-caps: normal; font-variant-ligatures: normal;">(Complex instruction set computing)</span>=&gt; complex instruction set</li><ol><li>instruction count is less; </li><li>important when don’t have a lot of memory; </li><li>code shorter</li><li>we still use it for backwards compatibility</li></ol><li>One way to use CISC on RISC hardware is to use microcode(micro-machine will translate for the lower hardware)=&gt;Intel called Microps</li><li>LW does most of the work:</li><ol><li>fetch the instruction</li><li>decode =&gt; see what type of instruction you have=&gt;evaluate the opcode and generate the control signals=&gt;figure out which register need to be read</li><li>execute=&gt;calculate the address of data by adding RS to the sign extended immediate</li><li>memory=&gt;use address to fetch the data</li><li>write back</li></ol><li>Pipeline lets us have different instructions in different stages</li><ol><li>5 stages are just like above works</li><li><font color="#ff2600">ideal speedup should be the pipeline stages</font></li></ol></ol></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div></body></html>