<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>conv</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>conv</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.912</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>8408</Best-caseLatency>
<Average-caseLatency>8408</Average-caseLatency>
<Worst-caseLatency>8408</Worst-caseLatency>
<Best-caseRealTimeLatency>84.080 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>84.080 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>84.080 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>8409</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<SaveFilterNLOOP>
<Name>SaveFilterNLOOP</Name>
<TripCount>2</TripCount>
<Latency>124</Latency>
<AbsoluteTimeLatency>1.240 us</AbsoluteTimeLatency>
<IterationLatency>62</IterationLatency>
<PipelineDepth>62</PipelineDepth>
<SaveKernelNLOOP>
<Name>SaveKernelNLOOP</Name>
<TripCount>3</TripCount>
<Latency>60</Latency>
<AbsoluteTimeLatency>0.600 us</AbsoluteTimeLatency>
<IterationLatency>20</IterationLatency>
<PipelineDepth>20</PipelineDepth>
<SaveKernelYLOOP>
<Name>SaveKernelYLOOP</Name>
<TripCount>3</TripCount>
<Latency>18</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<SaveKernelXLOOP>
<Name>SaveKernelXLOOP</Name>
<TripCount>3</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</SaveKernelXLOOP>
</SaveKernelYLOOP>
</SaveKernelNLOOP>
</SaveFilterNLOOP>
<SaveMapYLOOP>
<Name>SaveMapYLOOP</Name>
<TripCount>3</TripCount>
<Latency>171</Latency>
<AbsoluteTimeLatency>1.710 us</AbsoluteTimeLatency>
<IterationLatency>57</IterationLatency>
<PipelineDepth>57</PipelineDepth>
<SaveMapXLOOP>
<Name>SaveMapXLOOP</Name>
<TripCount>5</TripCount>
<Latency>55</Latency>
<AbsoluteTimeLatency>0.550 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<SaveMapNLOOP>
<Name>SaveMapNLOOP</Name>
<TripCount>3</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>7</PipelineDepth>
</SaveMapNLOOP>
</SaveMapXLOOP>
</SaveMapYLOOP>
<OutYLOOP>
<Name>OutYLOOP</Name>
<TripCount>5</TripCount>
<Latency>8110</Latency>
<AbsoluteTimeLatency>81.100 us</AbsoluteTimeLatency>
<IterationLatency>1622</IterationLatency>
<PipelineDepth>1622</PipelineDepth>
<OutXLOOP>
<Name>OutXLOOP</Name>
<TripCount>5</TripCount>
<Latency>1620</Latency>
<AbsoluteTimeLatency>16.200 us</AbsoluteTimeLatency>
<IterationLatency>324</IterationLatency>
<PipelineDepth>324</PipelineDepth>
<FilterLOOP>
<Name>FilterLOOP</Name>
<TripCount>2</TripCount>
<Latency>322</Latency>
<AbsoluteTimeLatency>3.220 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<KernelYLOOP>
<Name>KernelYLOOP</Name>
<TripCount>3</TripCount>
<Latency>159</Latency>
<AbsoluteTimeLatency>1.590 us</AbsoluteTimeLatency>
<IterationLatency>53</IterationLatency>
<PipelineDepth>53</PipelineDepth>
<KernelXLOOP>
<Name>KernelXLOOP</Name>
<TripCount>3</TripCount>
<Latency>51</Latency>
<AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
<ChannelLOOP>
<Name>ChannelLOOP</Name>
<TripCount>3</TripCount>
<Latency>14</Latency>
<AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>13</PipelineDepth>
</ChannelLOOP>
</KernelXLOOP>
</KernelYLOOP>
</FilterLOOP>
</OutXLOOP>
</OutYLOOP>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>5</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>1</UTIL_BRAM>
<DSP>7</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>3</UTIL_DSP>
<FF>3890</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>3</UTIL_FF>
<LUT>3332</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>6</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>strm_in_TDATA</name>
<Object>strm_in_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TVALID</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TREADY</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TLAST</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TKEEP</name>
<Object>strm_in_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TSTRB</name>
<Object>strm_in_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TDATA</name>
<Object>strm_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TVALID</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TREADY</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TLAST</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TKEEP</name>
<Object>strm_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TSTRB</name>
<Object>strm_out_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>filterN</name>
<Object>filterN</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernelN</name>
<Object>kernelN</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernelSize</name>
<Object>kernelSize</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>mapSizeX</name>
<Object>mapSizeX</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>mapSizeY</name>
<Object>mapSizeY</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>relu</name>
<Object>relu</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
