// Seed: 1774810093
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input logic id_4
    , id_6,
    output id_5
);
  assign id_5 = 1 < (id_1[1]);
endmodule
