# temp files
.gitinore.swp
**/*.bak
**/*.swp

#misc
#
.cshrc

# C extensions
*.so

# Sphinx documentation
docs/build/

#TODO: The following paths should be updated later

## efpga
IPs/eFPGA/libs/

# netlist processing
IPs/eFPGA/FABRIC*/status/
IPs/eFPGA/FABRIC*/final_files
IPs/eFPGA/FABRIC*/generateFabricKey
IPs/eFPGA/FABRIC*/generate_clock_tree
IPs/eFPGA/FABRIC*/generate_efpga_core
IPs/eFPGA/FABRIC*/generate_efpga_top
IPs/eFPGA/FABRIC*/generate_global_connectivity
IPs/eFPGA/FABRIC*/generate_shape
IPs/eFPGA/FABRIC*/pin_map_efpga_core
IPs/eFPGA/FABRIC*/restructureNetlist
IPs/eFPGA/FABRIC*/runOpenFPGA
IPs/eFPGA/FABRIC*/simplify_port_list
IPs/eFPGA/FABRIC*/generate_shapes
IPs/eFPGA/FABRIC*/all

IPs/eFPGA/FABRIC*/fabric_bitstream.xml
IPs/eFPGA/FABRIC*/_tmp*

IPs/eFPGA/FABRIC*/release/
IPs/eFPGA/FABRIC*/rr_data/
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_task/config/task.conf
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_task/latest
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_task/run001/

IPs/eFPGA/FABRIC*/_areafile.txt
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/physical_constraints/
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/SRC/
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/SRC_OpenFPGA
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/SRCBackup/
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/SRCLint/
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/SRCOutline/
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/SRC_openfpga_top/
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/TESTBENCH/
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/TaskConfigCopy/
IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/physical_contraints/

IPs/eFPGA/FABRIC*/FPGA[0-9]*_QLFK6N10_TSMC22_Verilog/proj_const.tcl
IPs/eFPGA/FABRIC*/_shapingConf.yml

# dp processing
IPs/eFPGA/FABRIC*/dp/efpga_core/all
IPs/eFPGA/FABRIC*/dp/efpga_core/budgeting
IPs/eFPGA/FABRIC*/dp/efpga_core/create_power
IPs/eFPGA/FABRIC*/dp/efpga_core/efpga_core_pin_constraints
IPs/eFPGA/FABRIC*/dp/efpga_core/init_dp
IPs/eFPGA/FABRIC*/dp/efpga_core/place_pins
IPs/eFPGA/FABRIC*/dp/efpga_core/placement
IPs/eFPGA/FABRIC*/dp/efpga_core/pre_shaping
IPs/eFPGA/FABRIC*/dp/efpga_core/pre_timing
IPs/eFPGA/FABRIC*/dp/efpga_core/setup
IPs/eFPGA/FABRIC*/dp/efpga_core/shaping
IPs/eFPGA/FABRIC*/dp/efpga_core/write_data
IPs/eFPGA/FABRIC*/dp/efpga_core/split_constraints
IPs/eFPGA/FABRIC*/dp/efpga_core/start
IPs/eFPGA/FABRIC*/dp/efpga_core/timing_estimation
IPs/eFPGA/FABRIC*/dp/efpga_core/feedthrough_nets


IPs/eFPGA/FABRIC*/dp/efpga_core/outputs_icc2/
IPs/eFPGA/FABRIC*/dp/efpga_core/logs_icc2/
IPs/eFPGA/FABRIC*/dp/efpga_core/reports/
IPs/eFPGA/FABRIC*/dp/efpga_core/rpts_icc2/
IPs/eFPGA/FABRIC*/dp/efpga_core/split/
IPs/eFPGA/FABRIC*/dp/efpga_core/work/
IPs/eFPGA/FABRIC*/dp/efpga_core/work_dir/
IPs/eFPGA/FABRIC*/dp/efpga_core/write_data_dir/

IPs/eFPGA/FABRIC*/dp/efpga_core/default-*
IPs/eFPGA/FABRIC*/dp/efpga_core/icc2_output.txt
IPs/eFPGA/FABRIC*/dp/efpga_core/PinConstraints.txt
IPs/eFPGA/FABRIC*/dp/efpga_core/floorplan.svg
IPs/eFPGA/FABRIC*/dp/efpga_core/pin_fixup

# block pnr processing
IPs/eFPGA/FABRIC*/pnr/sed*

IPs/eFPGA/FABRIC*/pnr/QL_*/
IPs/eFPGA/FABRIC*/pnr/cbx_*/
IPs/eFPGA/FABRIC*/pnr/cby_*/
IPs/eFPGA/FABRIC*/pnr/sb_*/
IPs/eFPGA/FABRIC*/pnr/grid_*/
IPs/eFPGA/FABRIC*/pnr/efpga_core/
IPs/eFPGA/FABRIC*/pnr/reports/
