--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/cadence/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml adc01.twx adc01.ncd -o adc01.twr adc01.pcf

Design file:              adc01.ncd
Physical constraint file: adc01.pcf
Device,package,speed:     xc3s1000,fg320,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3391 - Timing constraint COMP "BUS_DATA<0>" OFFSET = IN 15 ns 
   AFTER COMP "FCLK_IN"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "BUS_DATA<1>" OFFSET = IN 15 ns 
   AFTER COMP "FCLK_IN"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "BUS_DATA<2>" OFFSET = IN 15 ns 
   AFTER COMP "FCLK_IN"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "BUS_DATA<3>" OFFSET = IN 15 ns 
   AFTER COMP "FCLK_IN"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "BUS_DATA<4>" OFFSET = IN 15 ns 
   AFTER COMP "FCLK_IN"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "BUS_DATA<5>" OFFSET = IN 15 ns 
   AFTER COMP "FCLK_IN"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "BUS_DATA<6>" OFFSET = IN 15 ns 
   AFTER COMP "FCLK_IN"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "BUS_DATA<7>" OFFSET = IN 15 ns 
   AFTER COMP "FCLK_IN"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "RD_B" OFFSET = IN 10 ns AFTER 
   COMP "FCLK_IN"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "WR_B" OFFSET = IN 5 ns AFTER COMP 
   "FCLK_IN"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_FCLK_IN = PERIOD TIMEGRP "TNM_FCLK_IN" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.987ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCLK_IN = PERIOD TIMEGRP "TNM_FCLK_IN" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: i_clkgen/DCM_BUS/CLKIN
  Logical resource: i_clkgen/DCM_BUS/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: i_clkgen/CLKIN_BUF
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: i_clkgen/DCM_BUS/CLK0
  Logical resource: i_clkgen/DCM_BUS/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: i_clkgen/CLK0
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: i_clkgen/DCM_BUS/CLKIN
  Logical resource: i_clkgen/DCM_BUS/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: i_clkgen/CLKIN_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LCK = PERIOD TIMEGRP "TNM_LCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39198 paths analyzed, 571 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.522ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/dev_cnt_6 (SLICE_X2Y15.SR), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EN_SEQ_SYNC (FF)
  Destination:          i_seq_gen/i_seq_gen_core/dev_cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.922ns (Levels of Logic = 3)
  Clock Path Skew:      -4.600ns (0.799 - 5.399)
  Source Clock:         CLK_EN_SEQ rising at 0.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EN_SEQ_SYNC to i_seq_gen/i_seq_gen_core/dev_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.YQ       Tcko                  0.626   EN_SEQ_SYNC
                                                       EN_SEQ_SYNC
    SLICE_X10Y17.G3      net (fanout=4)        0.640   EN_SEQ_SYNC
    SLICE_X10Y17.Y       Tilo                  0.529   i_seq_gen/i_seq_gen_core/START_SYNC1
                                                       i_seq_gen/i_seq_gen_core/START_SYNC1_SW0
    SLICE_X7Y17.F4       net (fanout=2)        0.341   N4
    SLICE_X7Y17.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/RST_SYNC1
                                                       i_seq_gen/i_seq_gen_core/RST_SYNC1
    SLICE_X3Y17.G3       net (fanout=18)       0.859   i_seq_gen/i_seq_gen_core/RST_SYNC1
    SLICE_X3Y17.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_NESTED_START
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_or00001
    SLICE_X2Y15.SR       net (fanout=4)        1.077   i_seq_gen/i_seq_gen_core/dev_cnt_or0000
    SLICE_X2Y15.CLK      Tsrck                 0.892   i_seq_gen/i_seq_gen_core/dev_cnt<6>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (3.005ns logic, 2.917ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/dev_cnt_5 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/dev_cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.445ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LCK1_BUF rising at 0.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/dev_cnt_5 to i_seq_gen/i_seq_gen_core/dev_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y14.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/dev_cnt<4>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_5
    SLICE_X3Y15.F2       net (fanout=3)        0.534   i_seq_gen/i_seq_gen_core/dev_cnt<5>
    SLICE_X3Y15.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177
    SLICE_X5Y14.G1       net (fanout=1)        1.515   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177
    SLICE_X5Y14.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228
    SLICE_X5Y14.F3       net (fanout=1)        0.014   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228/O
    SLICE_X5Y14.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242
    SLICE_X7Y14.G2       net (fanout=7)        0.496   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X7Y14.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000
                                                       i_seq_gen/i_seq_gen_core/REP_START108
    SLICE_X3Y17.G2       net (fanout=18)       0.896   i_seq_gen/i_seq_gen_core/REP_START
    SLICE_X3Y17.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_NESTED_START
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_or00001
    SLICE_X2Y15.SR       net (fanout=4)        1.077   i_seq_gen/i_seq_gen_core/dev_cnt_or0000
    SLICE_X2Y15.CLK      Tsrck                 0.892   i_seq_gen/i_seq_gen_core/dev_cnt<6>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      8.445ns (3.913ns logic, 4.532ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/dev_cnt_4 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/dev_cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.360ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LCK1_BUF rising at 0.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/dev_cnt_4 to i_seq_gen/i_seq_gen_core/dev_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y14.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/dev_cnt<4>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_4
    SLICE_X4Y12.G2       net (fanout=3)        0.994   i_seq_gen/i_seq_gen_core/dev_cnt<4>
    SLICE_X4Y12.Y        Tilo                  0.529   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018137
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001821
    SLICE_X5Y13.F1       net (fanout=1)        0.181   i_seq_gen/i_seq_gen_core/N9
    SLICE_X5Y13.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831
    SLICE_X5Y14.F1       net (fanout=1)        0.753   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831
    SLICE_X5Y14.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242
    SLICE_X7Y14.G2       net (fanout=7)        0.496   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X7Y14.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000
                                                       i_seq_gen/i_seq_gen_core/REP_START108
    SLICE_X3Y17.G2       net (fanout=18)       0.896   i_seq_gen/i_seq_gen_core/REP_START
    SLICE_X3Y17.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_NESTED_START
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_or00001
    SLICE_X2Y15.SR       net (fanout=4)        1.077   i_seq_gen/i_seq_gen_core/dev_cnt_or0000
    SLICE_X2Y15.CLK      Tsrck                 0.892   i_seq_gen/i_seq_gen_core/dev_cnt<6>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      8.360ns (3.963ns logic, 4.397ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/dev_cnt_7 (SLICE_X2Y15.SR), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EN_SEQ_SYNC (FF)
  Destination:          i_seq_gen/i_seq_gen_core/dev_cnt_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.922ns (Levels of Logic = 3)
  Clock Path Skew:      -4.600ns (0.799 - 5.399)
  Source Clock:         CLK_EN_SEQ rising at 0.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EN_SEQ_SYNC to i_seq_gen/i_seq_gen_core/dev_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.YQ       Tcko                  0.626   EN_SEQ_SYNC
                                                       EN_SEQ_SYNC
    SLICE_X10Y17.G3      net (fanout=4)        0.640   EN_SEQ_SYNC
    SLICE_X10Y17.Y       Tilo                  0.529   i_seq_gen/i_seq_gen_core/START_SYNC1
                                                       i_seq_gen/i_seq_gen_core/START_SYNC1_SW0
    SLICE_X7Y17.F4       net (fanout=2)        0.341   N4
    SLICE_X7Y17.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/RST_SYNC1
                                                       i_seq_gen/i_seq_gen_core/RST_SYNC1
    SLICE_X3Y17.G3       net (fanout=18)       0.859   i_seq_gen/i_seq_gen_core/RST_SYNC1
    SLICE_X3Y17.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_NESTED_START
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_or00001
    SLICE_X2Y15.SR       net (fanout=4)        1.077   i_seq_gen/i_seq_gen_core/dev_cnt_or0000
    SLICE_X2Y15.CLK      Tsrck                 0.892   i_seq_gen/i_seq_gen_core/dev_cnt<6>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (3.005ns logic, 2.917ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/dev_cnt_5 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/dev_cnt_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.445ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LCK1_BUF rising at 0.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/dev_cnt_5 to i_seq_gen/i_seq_gen_core/dev_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y14.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/dev_cnt<4>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_5
    SLICE_X3Y15.F2       net (fanout=3)        0.534   i_seq_gen/i_seq_gen_core/dev_cnt<5>
    SLICE_X3Y15.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177
    SLICE_X5Y14.G1       net (fanout=1)        1.515   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177
    SLICE_X5Y14.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228
    SLICE_X5Y14.F3       net (fanout=1)        0.014   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228/O
    SLICE_X5Y14.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242
    SLICE_X7Y14.G2       net (fanout=7)        0.496   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X7Y14.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000
                                                       i_seq_gen/i_seq_gen_core/REP_START108
    SLICE_X3Y17.G2       net (fanout=18)       0.896   i_seq_gen/i_seq_gen_core/REP_START
    SLICE_X3Y17.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_NESTED_START
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_or00001
    SLICE_X2Y15.SR       net (fanout=4)        1.077   i_seq_gen/i_seq_gen_core/dev_cnt_or0000
    SLICE_X2Y15.CLK      Tsrck                 0.892   i_seq_gen/i_seq_gen_core/dev_cnt<6>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      8.445ns (3.913ns logic, 4.532ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/dev_cnt_4 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/dev_cnt_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.360ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LCK1_BUF rising at 0.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/dev_cnt_4 to i_seq_gen/i_seq_gen_core/dev_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y14.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/dev_cnt<4>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_4
    SLICE_X4Y12.G2       net (fanout=3)        0.994   i_seq_gen/i_seq_gen_core/dev_cnt<4>
    SLICE_X4Y12.Y        Tilo                  0.529   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018137
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001821
    SLICE_X5Y13.F1       net (fanout=1)        0.181   i_seq_gen/i_seq_gen_core/N9
    SLICE_X5Y13.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831
    SLICE_X5Y14.F1       net (fanout=1)        0.753   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831
    SLICE_X5Y14.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242
    SLICE_X7Y14.G2       net (fanout=7)        0.496   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X7Y14.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000
                                                       i_seq_gen/i_seq_gen_core/REP_START108
    SLICE_X3Y17.G2       net (fanout=18)       0.896   i_seq_gen/i_seq_gen_core/REP_START
    SLICE_X3Y17.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_NESTED_START
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_or00001
    SLICE_X2Y15.SR       net (fanout=4)        1.077   i_seq_gen/i_seq_gen_core/dev_cnt_or0000
    SLICE_X2Y15.CLK      Tsrck                 0.892   i_seq_gen/i_seq_gen_core/dev_cnt<6>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      8.360ns (3.963ns logic, 4.397ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/dev_cnt_4 (SLICE_X2Y14.SR), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EN_SEQ_SYNC (FF)
  Destination:          i_seq_gen/i_seq_gen_core/dev_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.785ns (Levels of Logic = 3)
  Clock Path Skew:      -4.600ns (0.799 - 5.399)
  Source Clock:         CLK_EN_SEQ rising at 0.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EN_SEQ_SYNC to i_seq_gen/i_seq_gen_core/dev_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.YQ       Tcko                  0.626   EN_SEQ_SYNC
                                                       EN_SEQ_SYNC
    SLICE_X10Y17.G3      net (fanout=4)        0.640   EN_SEQ_SYNC
    SLICE_X10Y17.Y       Tilo                  0.529   i_seq_gen/i_seq_gen_core/START_SYNC1
                                                       i_seq_gen/i_seq_gen_core/START_SYNC1_SW0
    SLICE_X7Y17.F4       net (fanout=2)        0.341   N4
    SLICE_X7Y17.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/RST_SYNC1
                                                       i_seq_gen/i_seq_gen_core/RST_SYNC1
    SLICE_X3Y17.G3       net (fanout=18)       0.859   i_seq_gen/i_seq_gen_core/RST_SYNC1
    SLICE_X3Y17.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_NESTED_START
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_or00001
    SLICE_X2Y14.SR       net (fanout=4)        0.940   i_seq_gen/i_seq_gen_core/dev_cnt_or0000
    SLICE_X2Y14.CLK      Tsrck                 0.892   i_seq_gen/i_seq_gen_core/dev_cnt<4>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (3.005ns logic, 2.780ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/dev_cnt_5 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/dev_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.308ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LCK1_BUF rising at 0.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/dev_cnt_5 to i_seq_gen/i_seq_gen_core/dev_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y14.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/dev_cnt<4>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_5
    SLICE_X3Y15.F2       net (fanout=3)        0.534   i_seq_gen/i_seq_gen_core/dev_cnt<5>
    SLICE_X3Y15.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177
    SLICE_X5Y14.G1       net (fanout=1)        1.515   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177
    SLICE_X5Y14.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228
    SLICE_X5Y14.F3       net (fanout=1)        0.014   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228/O
    SLICE_X5Y14.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242
    SLICE_X7Y14.G2       net (fanout=7)        0.496   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X7Y14.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000
                                                       i_seq_gen/i_seq_gen_core/REP_START108
    SLICE_X3Y17.G2       net (fanout=18)       0.896   i_seq_gen/i_seq_gen_core/REP_START
    SLICE_X3Y17.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_NESTED_START
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_or00001
    SLICE_X2Y14.SR       net (fanout=4)        0.940   i_seq_gen/i_seq_gen_core/dev_cnt_or0000
    SLICE_X2Y14.CLK      Tsrck                 0.892   i_seq_gen/i_seq_gen_core/dev_cnt<4>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      8.308ns (3.913ns logic, 4.395ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/dev_cnt_4 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/dev_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.223ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LCK1_BUF rising at 0.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/dev_cnt_4 to i_seq_gen/i_seq_gen_core/dev_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y14.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/dev_cnt<4>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_4
    SLICE_X4Y12.G2       net (fanout=3)        0.994   i_seq_gen/i_seq_gen_core/dev_cnt<4>
    SLICE_X4Y12.Y        Tilo                  0.529   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018137
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001821
    SLICE_X5Y13.F1       net (fanout=1)        0.181   i_seq_gen/i_seq_gen_core/N9
    SLICE_X5Y13.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831
    SLICE_X5Y14.F1       net (fanout=1)        0.753   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831
    SLICE_X5Y14.X        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242
    SLICE_X7Y14.G2       net (fanout=7)        0.496   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X7Y14.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000
                                                       i_seq_gen/i_seq_gen_core/REP_START108
    SLICE_X3Y17.G2       net (fanout=18)       0.896   i_seq_gen/i_seq_gen_core/REP_START
    SLICE_X3Y17.Y        Tilo                  0.479   i_seq_gen/i_seq_gen_core/REP_NESTED_START
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_or00001
    SLICE_X2Y14.SR       net (fanout=4)        0.940   i_seq_gen/i_seq_gen_core/dev_cnt_or0000
    SLICE_X2Y14.CLK      Tsrck                 0.892   i_seq_gen/i_seq_gen_core/dev_cnt<4>
                                                       i_seq_gen/i_seq_gen_core/dev_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (3.963ns logic, 4.260ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_LCK = PERIOD TIMEGRP "TNM_LCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2 (SLICE_X16Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_1 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LCK1_BUF rising at 10.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_1 to i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.YQ      Tcko                  0.501   i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_1
    SLICE_X16Y30.BX      net (fanout=1)        0.447   i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_1
    SLICE_X16Y30.CLK     Tckdi       (-Th)     0.246   i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2 (SLICE_X52Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LCK1_BUF rising at 10.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1 to i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.YQ      Tcko                  0.501   i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X52Y14.BX      net (fanout=1)        0.447   i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X52Y14.CLK     Tckdi       (-Th)     0.246   i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2 (SLICE_X45Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LCK1_BUF rising at 10.000ns
  Destination Clock:    LCK1_BUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1 to i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y14.YQ      Tcko                  0.501   i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1
    SLICE_X45Y14.BX      net (fanout=1)        0.447   i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1
    SLICE_X45Y14.CLK     Tckdi       (-Th)     0.246   i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LCK = PERIOD TIMEGRP "TNM_LCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKB
  Logical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: LCK1_BUF
--------------------------------------------------------------------------------
Slack: 7.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKB
  Logical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: LCK1_BUF
--------------------------------------------------------------------------------
Slack: 7.624ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.376ns (420.875MHz) (Tbp)
  Physical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKB
  Logical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: LCK1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_clkgen_CLK0 = PERIOD TIMEGRP "i_clkgen_CLK0" TS_FCLK_IN 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 53680 paths analyzed, 1168 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.159ns.
--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0 (H17.O1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_out_fifo/i_sram_fifo/read_state_1 (FF)
  Destination:          i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.009ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK rising at 0.000ns
  Destination Clock:    BUS_CLK falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_out_fifo/i_sram_fifo/read_state_1 to i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y25.XQ      Tcko                  0.626   i_out_fifo/i_sram_fifo/read_state<1>
                                                       i_out_fifo/i_sram_fifo/read_state_1
    SLICE_X65Y49.F4      net (fanout=70)       2.685   i_out_fifo/i_sram_fifo/read_state<1>
    SLICE_X65Y49.X       Tilo                  0.479   i_out_fifo/i_sram_fifo/write_sram_inv
                                                       i_out_fifo/i_sram_fifo/write_sram_inv1
    H17.O1               net (fanout=17)       1.568   i_out_fifo/i_sram_fifo/write_sram_inv
    H17.OTCLK1           Tioock                0.651   SRAM_WE_B
                                                       i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (1.756ns logic, 4.253ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_out_fifo/i_sram_fifo/i_buf_fifo/empty (FF)
  Destination:          i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK rising at 0.000ns
  Destination Clock:    BUS_CLK falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_out_fifo/i_sram_fifo/i_buf_fifo/empty to i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y67.XQ      Tcko                  0.626   i_out_fifo/i_sram_fifo/i_buf_fifo/empty
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/empty
    SLICE_X65Y49.F1      net (fanout=6)        1.493   i_out_fifo/i_sram_fifo/i_buf_fifo/empty
    SLICE_X65Y49.X       Tilo                  0.479   i_out_fifo/i_sram_fifo/write_sram_inv
                                                       i_out_fifo/i_sram_fifo/write_sram_inv1
    H17.O1               net (fanout=17)       1.568   i_out_fifo/i_sram_fifo/write_sram_inv
    H17.OTCLK1           Tioock                0.651   SRAM_WE_B
                                                       i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0
    -------------------------------------------------  ---------------------------
    Total                                      4.817ns (1.756ns logic, 3.061ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_out_fifo/i_sram_fifo/read_state_0 (FF)
  Destination:          i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK rising at 0.000ns
  Destination Clock:    BUS_CLK falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_out_fifo/i_sram_fifo/read_state_0 to i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y48.YQ      Tcko                  0.626   i_out_fifo/i_sram_fifo/read_state<0>
                                                       i_out_fifo/i_sram_fifo/read_state_0
    SLICE_X65Y49.F2      net (fanout=70)       1.019   i_out_fifo/i_sram_fifo/read_state<0>
    SLICE_X65Y49.X       Tilo                  0.479   i_out_fifo/i_sram_fifo/write_sram_inv
                                                       i_out_fifo/i_sram_fifo/write_sram_inv1
    H17.O1               net (fanout=17)       1.568   i_out_fifo/i_sram_fifo/write_sram_inv
    H17.OTCLK1           Tioock                0.651   SRAM_WE_B
                                                       i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.756ns logic, 2.587ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAMB16_X1Y8.ADDRB9), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_out_fifo/i_sram_fifo/wr_pointer_0 (FF)
  Destination:          i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.013ns (Levels of Logic = 11)
  Clock Path Skew:      -0.146ns (0.590 - 0.736)
  Source Clock:         BUS_CLK rising at 0.000ns
  Destination Clock:    BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_out_fifo/i_sram_fifo/wr_pointer_0 to i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y47.YQ      Tcko                  0.626   i_out_fifo/i_sram_fifo/wr_pointer<1>
                                                       i_out_fifo/i_sram_fifo/wr_pointer_0
    SLICE_X57Y40.F2      net (fanout=27)       1.443   i_out_fifo/i_sram_fifo/wr_pointer<0>
    SLICE_X57Y40.COUT    Topcyf                0.894   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut<0>_INV_0
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<3>
    SLICE_X57Y42.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<3>
    SLICE_X57Y42.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<4>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<4>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<5>
    SLICE_X57Y43.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<5>
    SLICE_X57Y43.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<6>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<6>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<7>
    SLICE_X57Y44.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<7>
    SLICE_X57Y44.X       Tcinx                 0.786   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<8>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor<8>
    SLICE_X55Y46.F1      net (fanout=4)        1.108   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<8>
    SLICE_X55Y46.COUT    Topcyf                0.894   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut<4>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<4>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
    SLICE_X55Y47.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<6>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
    SLICE_X55Y48.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
    SLICE_X55Y48.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<8>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.G2      net (fanout=1)        1.481   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0
    SLICE_X64Y59.G1      net (fanout=5)        0.824   N33
    SLICE_X64Y59.Y       Tilo                  0.529   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<0>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001
    SLICE_X71Y64.G2      net (fanout=11)       1.452   i_out_fifo/i_sram_fifo/i_buf_fifo/N20
    SLICE_X71Y64.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp_add0000<5>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<5>2
    RAMB16_X1Y8.ADDRB9   net (fanout=2)        2.159   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<5>
    RAMB16_X1Y8.CLKB     Tback                 0.304   i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    -------------------------------------------------  ---------------------------
    Total                                     14.013ns (5.546ns logic, 8.467ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_out_fifo/i_sram_fifo/wr_pointer_0 (FF)
  Destination:          i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.908ns (Levels of Logic = 10)
  Clock Path Skew:      -0.146ns (0.590 - 0.736)
  Source Clock:         BUS_CLK rising at 0.000ns
  Destination Clock:    BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_out_fifo/i_sram_fifo/wr_pointer_0 to i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y47.YQ      Tcko                  0.626   i_out_fifo/i_sram_fifo/wr_pointer<1>
                                                       i_out_fifo/i_sram_fifo/wr_pointer_0
    SLICE_X57Y40.F2      net (fanout=27)       1.443   i_out_fifo/i_sram_fifo/wr_pointer<0>
    SLICE_X57Y40.COUT    Topcyf                0.894   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut<0>_INV_0
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.X       Tcinx                 0.786   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor<2>
    SLICE_X55Y44.G3      net (fanout=4)        1.104   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<2>
    SLICE_X55Y44.COUT    Topcyg                0.904   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<1>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut<1>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<1>
    SLICE_X55Y45.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<1>
    SLICE_X55Y45.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<3>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<2>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<3>
    SLICE_X55Y46.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<3>
    SLICE_X55Y46.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<4>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
    SLICE_X55Y47.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<6>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
    SLICE_X55Y48.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
    SLICE_X55Y48.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<8>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.G2      net (fanout=1)        1.481   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0
    SLICE_X64Y59.G1      net (fanout=5)        0.824   N33
    SLICE_X64Y59.Y       Tilo                  0.529   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<0>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001
    SLICE_X71Y64.G2      net (fanout=11)       1.452   i_out_fifo/i_sram_fifo/i_buf_fifo/N20
    SLICE_X71Y64.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp_add0000<5>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<5>2
    RAMB16_X1Y8.ADDRB9   net (fanout=2)        2.159   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<5>
    RAMB16_X1Y8.CLKB     Tback                 0.304   i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    -------------------------------------------------  ---------------------------
    Total                                     13.908ns (5.445ns logic, 8.463ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_out_fifo/i_sram_fifo/wr_pointer_0 (FF)
  Destination:          i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.885ns (Levels of Logic = 14)
  Clock Path Skew:      -0.146ns (0.590 - 0.736)
  Source Clock:         BUS_CLK rising at 0.000ns
  Destination Clock:    BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_out_fifo/i_sram_fifo/wr_pointer_0 to i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y47.YQ      Tcko                  0.626   i_out_fifo/i_sram_fifo/wr_pointer<1>
                                                       i_out_fifo/i_sram_fifo/wr_pointer_0
    SLICE_X57Y40.F2      net (fanout=27)       1.443   i_out_fifo/i_sram_fifo/wr_pointer<0>
    SLICE_X57Y40.COUT    Topcyf                0.894   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut<0>_INV_0
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<3>
    SLICE_X57Y42.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<3>
    SLICE_X57Y42.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<4>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<4>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<5>
    SLICE_X57Y43.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<5>
    SLICE_X57Y43.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<6>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<6>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<7>
    SLICE_X57Y44.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<7>
    SLICE_X57Y44.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<8>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<8>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<9>
    SLICE_X57Y45.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<9>
    SLICE_X57Y45.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<10>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<10>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<11>
    SLICE_X57Y46.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<11>
    SLICE_X57Y46.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<12>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<12>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<13>
    SLICE_X57Y47.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<13>
    SLICE_X57Y47.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<14>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<14>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<15>
    SLICE_X57Y48.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<15>
    SLICE_X57Y48.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<16>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<16>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<17>
    SLICE_X57Y49.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<17>
    SLICE_X57Y49.Y       Tciny                 0.803   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<18>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<18>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor<19>
    SLICE_X55Y48.G1      net (fanout=4)        0.620   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<19>
    SLICE_X55Y48.COUT    Topcyg                0.904   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut<9>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.G2      net (fanout=1)        1.481   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0
    SLICE_X64Y59.G1      net (fanout=5)        0.824   N33
    SLICE_X64Y59.Y       Tilo                  0.529   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<0>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001
    SLICE_X71Y64.G2      net (fanout=11)       1.452   i_out_fifo/i_sram_fifo/i_buf_fifo/N20
    SLICE_X71Y64.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp_add0000<5>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<5>2
    RAMB16_X1Y8.ADDRB9   net (fanout=2)        2.159   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<5>
    RAMB16_X1Y8.CLKB     Tback                 0.304   i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    -------------------------------------------------  ---------------------------
    Total                                     13.885ns (5.906ns logic, 7.979ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAMB16_X1Y8.ADDRB11), 293 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_out_fifo/i_sram_fifo/wr_pointer_0 (FF)
  Destination:          i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.010ns (Levels of Logic = 11)
  Clock Path Skew:      -0.146ns (0.590 - 0.736)
  Source Clock:         BUS_CLK rising at 0.000ns
  Destination Clock:    BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_out_fifo/i_sram_fifo/wr_pointer_0 to i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y47.YQ      Tcko                  0.626   i_out_fifo/i_sram_fifo/wr_pointer<1>
                                                       i_out_fifo/i_sram_fifo/wr_pointer_0
    SLICE_X57Y40.F2      net (fanout=27)       1.443   i_out_fifo/i_sram_fifo/wr_pointer<0>
    SLICE_X57Y40.COUT    Topcyf                0.894   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut<0>_INV_0
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<3>
    SLICE_X57Y42.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<3>
    SLICE_X57Y42.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<4>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<4>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<5>
    SLICE_X57Y43.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<5>
    SLICE_X57Y43.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<6>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<6>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<7>
    SLICE_X57Y44.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<7>
    SLICE_X57Y44.X       Tcinx                 0.786   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<8>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor<8>
    SLICE_X55Y46.F1      net (fanout=4)        1.108   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<8>
    SLICE_X55Y46.COUT    Topcyf                0.894   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut<4>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<4>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
    SLICE_X55Y47.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<6>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
    SLICE_X55Y48.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
    SLICE_X55Y48.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<8>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.G2      net (fanout=1)        1.481   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0
    SLICE_X64Y59.G1      net (fanout=5)        0.824   N33
    SLICE_X64Y59.Y       Tilo                  0.529   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<0>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001
    SLICE_X70Y64.F1      net (fanout=11)       1.840   i_out_fifo/i_sram_fifo/i_buf_fifo/N20
    SLICE_X70Y64.X       Tilo                  0.529   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<7>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<7>
    RAMB16_X1Y8.ADDRB11  net (fanout=2)        1.718   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<7>
    RAMB16_X1Y8.CLKB     Tback                 0.304   i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    -------------------------------------------------  ---------------------------
    Total                                     14.010ns (5.596ns logic, 8.414ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_out_fifo/i_sram_fifo/wr_pointer_0 (FF)
  Destination:          i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.905ns (Levels of Logic = 10)
  Clock Path Skew:      -0.146ns (0.590 - 0.736)
  Source Clock:         BUS_CLK rising at 0.000ns
  Destination Clock:    BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_out_fifo/i_sram_fifo/wr_pointer_0 to i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y47.YQ      Tcko                  0.626   i_out_fifo/i_sram_fifo/wr_pointer<1>
                                                       i_out_fifo/i_sram_fifo/wr_pointer_0
    SLICE_X57Y40.F2      net (fanout=27)       1.443   i_out_fifo/i_sram_fifo/wr_pointer<0>
    SLICE_X57Y40.COUT    Topcyf                0.894   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut<0>_INV_0
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.X       Tcinx                 0.786   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor<2>
    SLICE_X55Y44.G3      net (fanout=4)        1.104   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<2>
    SLICE_X55Y44.COUT    Topcyg                0.904   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<1>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut<1>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<1>
    SLICE_X55Y45.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<1>
    SLICE_X55Y45.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<3>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<2>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<3>
    SLICE_X55Y46.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<3>
    SLICE_X55Y46.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<4>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<5>
    SLICE_X55Y47.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<6>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
    SLICE_X55Y48.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<7>
    SLICE_X55Y48.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<8>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.G2      net (fanout=1)        1.481   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0
    SLICE_X64Y59.G1      net (fanout=5)        0.824   N33
    SLICE_X64Y59.Y       Tilo                  0.529   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<0>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001
    SLICE_X70Y64.F1      net (fanout=11)       1.840   i_out_fifo/i_sram_fifo/i_buf_fifo/N20
    SLICE_X70Y64.X       Tilo                  0.529   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<7>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<7>
    RAMB16_X1Y8.ADDRB11  net (fanout=2)        1.718   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<7>
    RAMB16_X1Y8.CLKB     Tback                 0.304   i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    -------------------------------------------------  ---------------------------
    Total                                     13.905ns (5.495ns logic, 8.410ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_out_fifo/i_sram_fifo/wr_pointer_0 (FF)
  Destination:          i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.882ns (Levels of Logic = 14)
  Clock Path Skew:      -0.146ns (0.590 - 0.736)
  Source Clock:         BUS_CLK rising at 0.000ns
  Destination Clock:    BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_out_fifo/i_sram_fifo/wr_pointer_0 to i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y47.YQ      Tcko                  0.626   i_out_fifo/i_sram_fifo/wr_pointer<1>
                                                       i_out_fifo/i_sram_fifo/wr_pointer_0
    SLICE_X57Y40.F2      net (fanout=27)       1.443   i_out_fifo/i_sram_fifo/wr_pointer<0>
    SLICE_X57Y40.COUT    Topcyf                0.894   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut<0>_INV_0
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<0>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<1>
    SLICE_X57Y41.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<2>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<3>
    SLICE_X57Y42.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<3>
    SLICE_X57Y42.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<4>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<4>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<5>
    SLICE_X57Y43.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<5>
    SLICE_X57Y43.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<6>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<6>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<7>
    SLICE_X57Y44.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<7>
    SLICE_X57Y44.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<8>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<8>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<9>
    SLICE_X57Y45.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<9>
    SLICE_X57Y45.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<10>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<10>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<11>
    SLICE_X57Y46.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<11>
    SLICE_X57Y46.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<12>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<12>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<13>
    SLICE_X57Y47.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<13>
    SLICE_X57Y47.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<14>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<14>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<15>
    SLICE_X57Y48.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<15>
    SLICE_X57Y48.COUT    Tbyp                  0.111   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<16>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<16>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<17>
    SLICE_X57Y49.CIN     net (fanout=1)        0.000   i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<17>
    SLICE_X57Y49.Y       Tciny                 0.803   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<18>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy<18>
                                                       i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor<19>
    SLICE_X55Y48.G1      net (fanout=4)        0.620   i_out_fifo/i_sram_fifo/next_wr_pointer_add0000<19>
    SLICE_X55Y48.COUT    Topcyg                0.904   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut<9>
                                                       i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.G2      net (fanout=1)        1.481   i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy<9>
    SLICE_X65Y53.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0
    SLICE_X64Y59.G1      net (fanout=5)        0.824   N33
    SLICE_X64Y59.Y       Tilo                  0.529   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<0>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001
    SLICE_X70Y64.F1      net (fanout=11)       1.840   i_out_fifo/i_sram_fifo/i_buf_fifo/N20
    SLICE_X70Y64.X       Tilo                  0.529   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<7>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<7>
    RAMB16_X1Y8.ADDRB11  net (fanout=2)        1.718   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp<7>
    RAMB16_X1Y8.CLKB     Tback                 0.304   i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B
    -------------------------------------------------  ---------------------------
    Total                                     13.882ns (5.956ns logic, 7.926ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_clkgen_CLK0 = PERIOD TIMEGRP "i_clkgen_CLK0" TS_FCLK_IN HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2 (SLICE_X53Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK rising at 20.000ns
  Destination Clock:    BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1 to i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y15.YQ      Tcko                  0.501   i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1
    SLICE_X53Y15.BX      net (fanout=1)        0.447   i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1
    SLICE_X53Y15.CLK     Tckdi       (-Th)     0.246   i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2 (SLICE_X28Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_1 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK rising at 20.000ns
  Destination Clock:    BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_1 to i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.YQ      Tcko                  0.501   i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_1
    SLICE_X28Y17.BX      net (fanout=1)        0.447   i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_1
    SLICE_X28Y17.CLK     Tckdi       (-Th)     0.246   i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2
                                                       i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2 (SLICE_X20Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1 (FF)
  Destination:          i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK rising at 20.000ns
  Destination Clock:    BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1 to i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.YQ      Tcko                  0.501   i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2
                                                       i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1
    SLICE_X20Y46.BX      net (fanout=1)        0.447   i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1
    SLICE_X20Y46.CLK     Tckdi       (-Th)     0.246   i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2
                                                       i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clkgen_CLK0 = PERIOD TIMEGRP "i_clkgen_CLK0" TS_FCLK_IN HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKA
  Logical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: BUS_CLK
--------------------------------------------------------------------------------
Slack: 17.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKA
  Logical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: BUS_CLK
--------------------------------------------------------------------------------
Slack: 17.624ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.376ns (420.875MHz) (Tbp)
  Physical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKA
  Logical resource: i_seq_gen/i_seq_gen_core/Mram_.mem1.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: BUS_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<0>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 38 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is  16.710ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_17_0 (SLICE_X17Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<0> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_17_0 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 1)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<0> to i_seq_gen/i_seq_gen_core/status_regs_17_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 0.672   BUS_DATA<0>
                                                       BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/IBUF
    SLICE_X17Y10.BY      net (fanout=38)       3.742   N116
    SLICE_X17Y10.CLK     Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_17_1
                                                       i_seq_gen/i_seq_gen_core/status_regs_17_0
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (0.899ns logic, 3.742ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_17_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X17Y10.CLK     net (fanout=310)      0.559   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-0.696ns logic, 2.047ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_11_0 (SLICE_X13Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<0> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_11_0 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 1)
  Clock Path Delay:     1.389ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<0> to i_seq_gen/i_seq_gen_core/status_regs_11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 0.672   BUS_DATA<0>
                                                       BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/IBUF
    SLICE_X13Y13.BY      net (fanout=38)       3.479   N116
    SLICE_X13Y13.CLK     Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_11_1
                                                       i_seq_gen/i_seq_gen_core/status_regs_11_0
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (0.899ns logic, 3.479ns route)
                                                       (20.5% logic, 79.5% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X13Y13.CLK     net (fanout=310)      0.597   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (-0.696ns logic, 2.085ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_3_0 (SLICE_X3Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.076ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<0> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_3_0 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.365ns (Levels of Logic = 1)
  Clock Path Delay:     1.441ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<0> to i_seq_gen/i_seq_gen_core/status_regs_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 0.672   BUS_DATA<0>
                                                       BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/IBUF
    SLICE_X3Y10.BY       net (fanout=38)       3.466   N116
    SLICE_X3Y10.CLK      Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_3_1
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (0.899ns logic, 3.466ns route)
                                                       (20.6% logic, 79.4% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X3Y10.CLK      net (fanout=310)      0.649   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (-0.696ns logic, 2.137ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "BUS_DATA<0>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_gpio/DIRECTION_DATA_0_0 (SLICE_X45Y6.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.227ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<0> (PAD)
  Destination:          i_gpio/DIRECTION_DATA_0_0 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Clock Path Delay:     1.671ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<0> to i_gpio/DIRECTION_DATA_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 0.527   BUS_DATA<0>
                                                       BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/IBUF
    SLICE_X45Y6.BY       net (fanout=38)       1.122   N116
    SLICE_X45Y6.CLK      Tckdi       (-Th)     0.205   i_gpio/DIRECTION_DATA_0_1
                                                       i_gpio/DIRECTION_DATA_0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.322ns logic, 1.122ns route)
                                                       (22.3% logic, 77.7% route)

  Maximum Clock Path: FCLK_IN to i_gpio/DIRECTION_DATA_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X45Y6.CLK      net (fanout=310)      0.669   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (-0.792ns logic, 2.463ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_0 (SLICE_X40Y18.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.289ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<0> (PAD)
  Destination:          i_out_fifo/i_sram_fifo/status_regs_1_0 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.188ns (Levels of Logic = 1)
  Clock Path Delay:     1.899ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<0> to i_out_fifo/i_sram_fifo/status_regs_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 0.527   BUS_DATA<0>
                                                       BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/IBUF
    SLICE_X40Y18.BY      net (fanout=38)       1.866   N116
    SLICE_X40Y18.CLK     Tckdi       (-Th)     0.205   i_out_fifo/i_sram_fifo/status_regs_1_1
                                                       i_out_fifo/i_sram_fifo/status_regs_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (0.322ns logic, 1.866ns route)
                                                       (14.7% logic, 85.3% route)

  Maximum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/status_regs_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X40Y18.CLK     net (fanout=310)      0.897   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (-0.792ns logic, 2.691ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_6_0 (SLICE_X15Y18.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.522ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<0> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_6_0 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Delay:     1.918ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<0> to i_seq_gen/i_seq_gen_core/status_regs_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 0.527   BUS_DATA<0>
                                                       BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/IBUF
    SLICE_X15Y18.BY      net (fanout=38)       2.118   N116
    SLICE_X15Y18.CLK     Tckdi       (-Th)     0.205   i_seq_gen/i_seq_gen_core/status_regs_6_1
                                                       i_seq_gen/i_seq_gen_core/status_regs_6_0
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (0.322ns logic, 2.118ns route)
                                                       (13.2% logic, 86.8% route)

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X15Y18.CLK     net (fanout=310)      0.916   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (-0.792ns logic, 2.710ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<0>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   6.172ns.
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<0> (T12.PAD), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.172ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/Mram_.mem1.A (RAM)
  Destination:          BUS_DATA<0> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.914ns (Levels of Logic = 4)
  Clock Path Delay:     1.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/Mram_.mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    RAMB16_X0Y2.CLKA     net (fanout=310)      0.912   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (-0.792ns logic, 2.706ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/Mram_.mem1.A to BUS_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Tbcko                 2.082   i_seq_gen/i_seq_gen_core/Mram_.mem1
                                                       i_seq_gen/i_seq_gen_core/Mram_.mem1.A
    SLICE_X22Y5.G3       net (fanout=1)        1.630   i_seq_gen/i_seq_gen_core/BUS_IN_MEM<0>
    SLICE_X22Y5.Y        Tilo                  0.529   N292
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst42
    SLICE_X22Y5.F3       net (fanout=1)        0.014   BUS_DATA<0>_MLTSRCEDGELogicTrst42
    SLICE_X22Y5.X        Tilo                  0.529   N292
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X50Y0.F4       net (fanout=1)        1.471   N292
    SLICE_X50Y0.X        Tilo                  0.529   BUS_DATA<0>_MLTSRCEDGE
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54
    T12.O1               net (fanout=1)        0.283   BUS_DATA<0>_MLTSRCEDGE
    T12.PAD              Tioop                 4.847   BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/OBUFT
                                                       BUS_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                     11.914ns (8.516ns logic, 3.398ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.188ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 (FF)
  Destination:          BUS_DATA<0> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.140ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 to BUS_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    SLICE_X26Y4.G1       net (fanout=2)        0.844   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X22Y5.G4       net (fanout=8)        1.027   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X22Y5.Y        Tilo                  0.529   N292
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst42
    SLICE_X22Y5.F3       net (fanout=1)        0.014   BUS_DATA<0>_MLTSRCEDGELogicTrst42
    SLICE_X22Y5.X        Tilo                  0.529   N292
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X50Y0.F4       net (fanout=1)        1.471   N292
    SLICE_X50Y0.X        Tilo                  0.529   BUS_DATA<0>_MLTSRCEDGE
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54
    T12.O1               net (fanout=1)        0.283   BUS_DATA<0>_MLTSRCEDGE
    T12.PAD              Tioop                 4.847   BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/OBUFT
                                                       BUS_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.140ns (8.501ns logic, 3.639ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.245ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 (FF)
  Destination:          BUS_DATA<0> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.083ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 to BUS_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    SLICE_X26Y4.G2       net (fanout=2)        0.787   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<7>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X22Y5.G4       net (fanout=8)        1.027   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X22Y5.Y        Tilo                  0.529   N292
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst42
    SLICE_X22Y5.F3       net (fanout=1)        0.014   BUS_DATA<0>_MLTSRCEDGELogicTrst42
    SLICE_X22Y5.X        Tilo                  0.529   N292
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X50Y0.F4       net (fanout=1)        1.471   N292
    SLICE_X50Y0.X        Tilo                  0.529   BUS_DATA<0>_MLTSRCEDGE
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54
    T12.O1               net (fanout=1)        0.283   BUS_DATA<0>_MLTSRCEDGE
    T12.PAD              Tioop                 4.847   BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/OBUFT
                                                       BUS_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.083ns (8.501ns logic, 3.582ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "BUS_DATA<0>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<0> (T12.PAD), 27 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  9.978ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0 (FF)
  Destination:          BUS_DATA<0> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      8.596ns (Levels of Logic = 3)
  Clock Path Delay:     1.382ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X22Y36.CLK     net (fanout=310)      0.590   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (-0.696ns logic, 2.078ns route)

  Minimum Data Path: i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0 to BUS_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.YQ      Tcko                  0.501   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<0>
                                                       i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0
    SLICE_X22Y5.F4       net (fanout=1)        1.387   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<0>
    SLICE_X22Y5.X        Tilo                  0.423   N292
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X50Y0.F4       net (fanout=1)        1.177   N292
    SLICE_X50Y0.X        Tilo                  0.423   BUS_DATA<0>_MLTSRCEDGE
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54
    T12.O1               net (fanout=1)        0.226   BUS_DATA<0>_MLTSRCEDGE
    T12.PAD              Tioop                 4.459   BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/OBUFT
                                                       BUS_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.596ns (5.806ns logic, 2.790ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.546ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0 (FF)
  Destination:          BUS_DATA<0> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      8.037ns (Levels of Logic = 3)
  Clock Path Delay:     1.509ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X47Y20.CLK     net (fanout=310)      0.717   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (-0.696ns logic, 2.205ns route)

  Minimum Data Path: i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0 to BUS_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y20.XQ      Tcko                  0.501   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<0>
                                                       i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0
    SLICE_X50Y0.G1       net (fanout=1)        1.513   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<0>
    SLICE_X50Y0.Y        Tilo                  0.423   BUS_DATA<0>_MLTSRCEDGE
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X50Y0.F3       net (fanout=1)        0.492   N236
    SLICE_X50Y0.X        Tilo                  0.423   BUS_DATA<0>_MLTSRCEDGE
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54
    T12.O1               net (fanout=1)        0.226   BUS_DATA<0>_MLTSRCEDGE
    T12.PAD              Tioop                 4.459   BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/OBUFT
                                                       BUS_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.037ns (5.806ns logic, 2.231ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.612ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_gpio/IP_DATA_OUT_0 (FF)
  Destination:          BUS_DATA<0> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.251ns (Levels of Logic = 3)
  Clock Path Delay:     1.361ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X45Y7.CLK      net (fanout=310)      0.569   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (-0.696ns logic, 2.057ns route)

  Minimum Data Path: i_gpio/IP_DATA_OUT_0 to BUS_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.XQ       Tcko                  0.501   i_gpio/IP_DATA_OUT<0>
                                                       i_gpio/IP_DATA_OUT_0
    SLICE_X50Y0.G3       net (fanout=1)        0.727   i_gpio/IP_DATA_OUT<0>
    SLICE_X50Y0.Y        Tilo                  0.423   BUS_DATA<0>_MLTSRCEDGE
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X50Y0.F3       net (fanout=1)        0.492   N236
    SLICE_X50Y0.X        Tilo                  0.423   BUS_DATA<0>_MLTSRCEDGE
                                                       BUS_DATA<0>_MLTSRCEDGELogicTrst54
    T12.O1               net (fanout=1)        0.226   BUS_DATA<0>_MLTSRCEDGE
    T12.PAD              Tioop                 4.459   BUS_DATA<0>
                                                       BUS_DATA_0_IOBUF/OBUFT
                                                       BUS_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.251ns (5.806ns logic, 1.445ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<1>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is  15.840ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_8_1 (SLICE_X6Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.840ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<1> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_8_1 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.536ns (Levels of Logic = 1)
  Clock Path Delay:     1.376ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<1> to i_seq_gen/i_seq_gen_core/status_regs_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.I                Tiopi                 0.672   BUS_DATA<1>
                                                       BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/IBUF
    SLICE_X6Y6.BX        net (fanout=37)       4.688   N115
    SLICE_X6Y6.CLK       Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_8_1
                                                       i_seq_gen/i_seq_gen_core/status_regs_8_1
    -------------------------------------------------  ---------------------------
    Total                                      5.536ns (0.848ns logic, 4.688ns route)
                                                       (15.3% logic, 84.7% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X6Y6.CLK       net (fanout=310)      0.584   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (-0.696ns logic, 2.072ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_16_1 (SLICE_X8Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<1> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_16_1 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.539ns (Levels of Logic = 1)
  Clock Path Delay:     1.421ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<1> to i_seq_gen/i_seq_gen_core/status_regs_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.I                Tiopi                 0.672   BUS_DATA<1>
                                                       BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/IBUF
    SLICE_X8Y3.BX        net (fanout=37)       4.691   N115
    SLICE_X8Y3.CLK       Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_16_1
                                                       i_seq_gen/i_seq_gen_core/status_regs_16_1
    -------------------------------------------------  ---------------------------
    Total                                      5.539ns (0.848ns logic, 4.691ns route)
                                                       (15.3% logic, 84.7% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X8Y3.CLK       net (fanout=310)      0.629   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (-0.696ns logic, 2.117ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_9_1 (SLICE_X8Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.149ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<1> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_9_1 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.247ns (Levels of Logic = 1)
  Clock Path Delay:     1.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<1> to i_seq_gen/i_seq_gen_core/status_regs_9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.I                Tiopi                 0.672   BUS_DATA<1>
                                                       BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/IBUF
    SLICE_X8Y4.BX        net (fanout=37)       4.399   N115
    SLICE_X8Y4.CLK       Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_9_1
                                                       i_seq_gen/i_seq_gen_core/status_regs_9_1
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (0.848ns logic, 4.399ns route)
                                                       (16.2% logic, 83.8% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X8Y4.CLK       net (fanout=310)      0.604   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (-0.696ns logic, 2.092ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "BUS_DATA<1>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_gpio/DIRECTION_DATA_0_1 (SLICE_X45Y6.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.103ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<1> (PAD)
  Destination:          i_gpio/DIRECTION_DATA_0_1 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.568ns (Levels of Logic = 1)
  Clock Path Delay:     1.671ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<1> to i_gpio/DIRECTION_DATA_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.I                Tiopi                 0.527   BUS_DATA<1>
                                                       BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/IBUF
    SLICE_X45Y6.BX       net (fanout=37)       1.287   N115
    SLICE_X45Y6.CLK      Tckdi       (-Th)     0.246   i_gpio/DIRECTION_DATA_0_1
                                                       i_gpio/DIRECTION_DATA_0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.568ns (0.281ns logic, 1.287ns route)
                                                       (17.9% logic, 82.1% route)

  Maximum Clock Path: FCLK_IN to i_gpio/DIRECTION_DATA_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X45Y6.CLK      net (fanout=310)      0.669   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (-0.792ns logic, 2.463ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_1 (SLICE_X46Y21.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.187ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<1> (PAD)
  Destination:          i_out_fifo/i_sram_fifo/status_regs_2_1 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 1)
  Clock Path Delay:     1.846ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<1> to i_out_fifo/i_sram_fifo/status_regs_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.I                Tiopi                 0.527   BUS_DATA<1>
                                                       BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/IBUF
    SLICE_X46Y21.BX      net (fanout=37)       1.752   N115
    SLICE_X46Y21.CLK     Tckdi       (-Th)     0.246   i_out_fifo/i_sram_fifo/status_regs_2_1
                                                       i_out_fifo/i_sram_fifo/status_regs_2_1
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.281ns logic, 1.752ns route)
                                                       (13.8% logic, 86.2% route)

  Maximum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/status_regs_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X46Y21.CLK     net (fanout=310)      0.844   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (-0.792ns logic, 2.638ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_1 (SLICE_X40Y18.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.502ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<1> (PAD)
  Destination:          i_out_fifo/i_sram_fifo/status_regs_1_1 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.401ns (Levels of Logic = 1)
  Clock Path Delay:     1.899ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<1> to i_out_fifo/i_sram_fifo/status_regs_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.I                Tiopi                 0.527   BUS_DATA<1>
                                                       BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/IBUF
    SLICE_X40Y18.BX      net (fanout=37)       2.120   N115
    SLICE_X40Y18.CLK     Tckdi       (-Th)     0.246   i_out_fifo/i_sram_fifo/status_regs_1_1
                                                       i_out_fifo/i_sram_fifo/status_regs_1_1
    -------------------------------------------------  ---------------------------
    Total                                      2.401ns (0.281ns logic, 2.120ns route)
                                                       (11.7% logic, 88.3% route)

  Maximum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/status_regs_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X40Y18.CLK     net (fanout=310)      0.897   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (-0.792ns logic, 2.691ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<1>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   5.759ns.
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<1> (R12.PAD), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.759ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/Mram_.mem1.A (RAM)
  Destination:          BUS_DATA<1> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.327ns (Levels of Logic = 4)
  Clock Path Delay:     1.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/Mram_.mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    RAMB16_X0Y2.CLKA     net (fanout=310)      0.912   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (-0.792ns logic, 2.706ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/Mram_.mem1.A to BUS_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA1     Tbcko                 2.082   i_seq_gen/i_seq_gen_core/Mram_.mem1
                                                       i_seq_gen/i_seq_gen_core/Mram_.mem1.A
    SLICE_X26Y11.G4      net (fanout=1)        1.566   i_seq_gen/i_seq_gen_core/BUS_IN_MEM<1>
    SLICE_X26Y11.Y       Tilo                  0.529   N290
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst42
    SLICE_X26Y11.F3      net (fanout=1)        0.014   BUS_DATA<1>_MLTSRCEDGELogicTrst42
    SLICE_X26Y11.X       Tilo                  0.529   N290
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X50Y2.F1       net (fanout=1)        1.637   N290
    SLICE_X50Y2.X        Tilo                  0.529   BUS_DATA<1>_MLTSRCEDGE
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54
    R12.O1               net (fanout=1)        0.594   BUS_DATA<1>_MLTSRCEDGE
    R12.PAD              Tioop                 4.847   BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/OBUFT
                                                       BUS_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                     12.327ns (8.516ns logic, 3.811ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.042ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 (FF)
  Destination:          BUS_DATA<1> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.286ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 to BUS_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    SLICE_X26Y4.G1       net (fanout=2)        0.844   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X26Y11.G3      net (fanout=8)        0.696   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X26Y11.Y       Tilo                  0.529   N290
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst42
    SLICE_X26Y11.F3      net (fanout=1)        0.014   BUS_DATA<1>_MLTSRCEDGELogicTrst42
    SLICE_X26Y11.X       Tilo                  0.529   N290
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X50Y2.F1       net (fanout=1)        1.637   N290
    SLICE_X50Y2.X        Tilo                  0.529   BUS_DATA<1>_MLTSRCEDGE
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54
    R12.O1               net (fanout=1)        0.594   BUS_DATA<1>_MLTSRCEDGE
    R12.PAD              Tioop                 4.847   BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/OBUFT
                                                       BUS_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                     12.286ns (8.501ns logic, 3.785ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.099ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 (FF)
  Destination:          BUS_DATA<1> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.229ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 to BUS_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    SLICE_X26Y4.G2       net (fanout=2)        0.787   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<7>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X26Y11.G3      net (fanout=8)        0.696   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X26Y11.Y       Tilo                  0.529   N290
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst42
    SLICE_X26Y11.F3      net (fanout=1)        0.014   BUS_DATA<1>_MLTSRCEDGELogicTrst42
    SLICE_X26Y11.X       Tilo                  0.529   N290
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X50Y2.F1       net (fanout=1)        1.637   N290
    SLICE_X50Y2.X        Tilo                  0.529   BUS_DATA<1>_MLTSRCEDGE
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54
    R12.O1               net (fanout=1)        0.594   BUS_DATA<1>_MLTSRCEDGE
    R12.PAD              Tioop                 4.847   BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/OBUFT
                                                       BUS_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                     12.229ns (8.501ns logic, 3.728ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "BUS_DATA<1>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<1> (R12.PAD), 27 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  9.920ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_1 (FF)
  Destination:          BUS_DATA<1> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      8.489ns (Levels of Logic = 3)
  Clock Path Delay:     1.431ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X27Y25.CLK     net (fanout=310)      0.639   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (-0.696ns logic, 2.127ns route)

  Minimum Data Path: i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_1 to BUS_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.501   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<1>
                                                       i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_1
    SLICE_X26Y11.F2      net (fanout=1)        0.898   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<1>
    SLICE_X26Y11.X       Tilo                  0.423   N290
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X50Y2.F1       net (fanout=1)        1.310   N290
    SLICE_X50Y2.X        Tilo                  0.423   BUS_DATA<1>_MLTSRCEDGE
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54
    R12.O1               net (fanout=1)        0.475   BUS_DATA<1>_MLTSRCEDGE
    R12.PAD              Tioop                 4.459   BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/OBUFT
                                                       BUS_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.489ns (5.806ns logic, 2.683ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.056ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1 (FF)
  Destination:          BUS_DATA<1> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.531ns (Levels of Logic = 3)
  Clock Path Delay:     1.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X46Y19.CLK     net (fanout=310)      0.733   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (-0.696ns logic, 2.221ns route)

  Minimum Data Path: i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1 to BUS_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y19.XQ      Tcko                  0.501   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<1>
                                                       i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1
    SLICE_X50Y2.G1       net (fanout=1)        1.239   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<1>
    SLICE_X50Y2.Y        Tilo                  0.423   BUS_DATA<1>_MLTSRCEDGE
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X50Y2.F4       net (fanout=1)        0.011   N234
    SLICE_X50Y2.X        Tilo                  0.423   BUS_DATA<1>_MLTSRCEDGE
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54
    R12.O1               net (fanout=1)        0.475   BUS_DATA<1>_MLTSRCEDGE
    R12.PAD              Tioop                 4.459   BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/OBUFT
                                                       BUS_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.531ns (5.806ns logic, 1.725ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.552ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_gpio/IP_DATA_OUT_1 (FF)
  Destination:          BUS_DATA<1> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 3)
  Clock Path Delay:     1.361ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X44Y7.CLK      net (fanout=310)      0.569   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (-0.696ns logic, 2.057ns route)

  Minimum Data Path: i_gpio/IP_DATA_OUT_1 to BUS_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y7.YQ       Tcko                  0.501   i_gpio/IP_DATA_OUT<1>
                                                       i_gpio/IP_DATA_OUT_1
    SLICE_X50Y2.G2       net (fanout=1)        0.899   i_gpio/IP_DATA_OUT<1>
    SLICE_X50Y2.Y        Tilo                  0.423   BUS_DATA<1>_MLTSRCEDGE
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X50Y2.F4       net (fanout=1)        0.011   N234
    SLICE_X50Y2.X        Tilo                  0.423   BUS_DATA<1>_MLTSRCEDGE
                                                       BUS_DATA<1>_MLTSRCEDGELogicTrst54
    R12.O1               net (fanout=1)        0.475   BUS_DATA<1>_MLTSRCEDGE
    R12.PAD              Tioop                 4.459   BUS_DATA<1>
                                                       BUS_DATA_1_IOBUF/OBUFT
                                                       BUS_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.191ns (5.806ns logic, 1.385ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<2>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is  16.638ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_2_2 (SLICE_X7Y7.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.638ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<2> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_2_2 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.738ns (Levels of Logic = 1)
  Clock Path Delay:     1.376ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<2> to i_seq_gen/i_seq_gen_core/status_regs_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.I                Tiopi                 0.672   BUS_DATA<2>
                                                       BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/IBUF
    SLICE_X7Y7.BY        net (fanout=37)       3.839   N114
    SLICE_X7Y7.CLK       Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_2_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (0.899ns logic, 3.839ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X7Y7.CLK       net (fanout=310)      0.584   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (-0.696ns logic, 2.072ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_0_2 (SLICE_X7Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.930ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<2> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_0_2 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 1)
  Clock Path Delay:     1.376ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<2> to i_seq_gen/i_seq_gen_core/status_regs_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.I                Tiopi                 0.672   BUS_DATA<2>
                                                       BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/IBUF
    SLICE_X7Y9.BY        net (fanout=37)       3.547   N114
    SLICE_X7Y9.CLK       Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_0_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_0_2
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (0.899ns logic, 3.547ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X7Y9.CLK       net (fanout=310)      0.584   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (-0.696ns logic, 2.072ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_6_2 (SLICE_X9Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.985ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<2> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_6_2 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 1)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<2> to i_seq_gen/i_seq_gen_core/status_regs_6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.I                Tiopi                 0.672   BUS_DATA<2>
                                                       BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/IBUF
    SLICE_X9Y13.BY       net (fanout=37)       3.526   N114
    SLICE_X9Y13.CLK      Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_6_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_6_2
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (0.899ns logic, 3.526ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X9Y13.CLK      net (fanout=310)      0.618   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-0.696ns logic, 2.106ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "BUS_DATA<2>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_2 (SLICE_X44Y19.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.498ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<2> (PAD)
  Destination:          i_out_fifo/i_sram_fifo/status_regs_1_2 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.401ns (Levels of Logic = 1)
  Clock Path Delay:     1.899ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<2> to i_out_fifo/i_sram_fifo/status_regs_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.I                Tiopi                 0.527   BUS_DATA<2>
                                                       BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/IBUF
    SLICE_X44Y19.BY      net (fanout=37)       1.079   N114
    SLICE_X44Y19.CLK     Tckdi       (-Th)     0.205   i_out_fifo/i_sram_fifo/status_regs_1_3
                                                       i_out_fifo/i_sram_fifo/status_regs_1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.322ns logic, 1.079ns route)
                                                       (23.0% logic, 77.0% route)

  Maximum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/status_regs_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X44Y19.CLK     net (fanout=310)      0.897   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (-0.792ns logic, 2.691ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_2 (SLICE_X44Y21.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.479ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<2> (PAD)
  Destination:          i_out_fifo/i_sram_fifo/status_regs_2_2 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<2> to i_out_fifo/i_sram_fifo/status_regs_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.I                Tiopi                 0.527   BUS_DATA<2>
                                                       BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/IBUF
    SLICE_X44Y21.BY      net (fanout=37)       1.075   N114
    SLICE_X44Y21.CLK     Tckdi       (-Th)     0.205   i_out_fifo/i_sram_fifo/status_regs_2_3
                                                       i_out_fifo/i_sram_fifo/status_regs_2_2
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.322ns logic, 1.075ns route)
                                                       (23.0% logic, 77.0% route)

  Maximum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/status_regs_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X44Y21.CLK     net (fanout=310)      0.874   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-0.792ns logic, 2.668ns route)

--------------------------------------------------------------------------------

Paths for end point i_gpio/DIRECTION_DATA_0_2 (SLICE_X42Y8.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.353ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<2> (PAD)
  Destination:          i_gpio/DIRECTION_DATA_0_2 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.319ns (Levels of Logic = 1)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<2> to i_gpio/DIRECTION_DATA_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.I                Tiopi                 0.527   BUS_DATA<2>
                                                       BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/IBUF
    SLICE_X42Y8.BY       net (fanout=37)       0.997   N114
    SLICE_X42Y8.CLK      Tckdi       (-Th)     0.205   i_gpio/DIRECTION_DATA_0_3
                                                       i_gpio/DIRECTION_DATA_0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.322ns logic, 0.997ns route)
                                                       (24.4% logic, 75.6% route)

  Maximum Clock Path: FCLK_IN to i_gpio/DIRECTION_DATA_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X42Y8.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<2>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   5.674ns.
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<2> (N11.PAD), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.674ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/Mram_.mem2.A (RAM)
  Destination:          BUS_DATA<2> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.526ns (Levels of Logic = 4)
  Clock Path Delay:     1.800ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/Mram_.mem2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    RAMB16_X0Y3.CLKA     net (fanout=310)      0.798   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (-0.792ns logic, 2.592ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/Mram_.mem2.A to BUS_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA0     Tbcko                 2.082   i_seq_gen/i_seq_gen_core/Mram_.mem2
                                                       i_seq_gen/i_seq_gen_core/Mram_.mem2.A
    SLICE_X26Y8.G2       net (fanout=1)        1.818   i_seq_gen/i_seq_gen_core/BUS_IN_MEM<2>
    SLICE_X26Y8.Y        Tilo                  0.529   N288
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst42
    SLICE_X26Y8.F4       net (fanout=1)        0.014   BUS_DATA<2>_MLTSRCEDGELogicTrst42
    SLICE_X26Y8.X        Tilo                  0.529   N288
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X41Y3.F2       net (fanout=1)        1.324   N288
    SLICE_X41Y3.X        Tilo                  0.479   BUS_DATA<2>_MLTSRCEDGE
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54
    N11.O1               net (fanout=1)        0.904   BUS_DATA<2>_MLTSRCEDGE
    N11.PAD              Tioop                 4.847   BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/OBUFT
                                                       BUS_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                     12.526ns (8.466ns logic, 4.060ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.074ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 (FF)
  Destination:          BUS_DATA<2> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.254ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 to BUS_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    SLICE_X26Y4.G1       net (fanout=2)        0.844   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X26Y8.G4       net (fanout=8)        0.717   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X26Y8.Y        Tilo                  0.529   N288
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst42
    SLICE_X26Y8.F4       net (fanout=1)        0.014   BUS_DATA<2>_MLTSRCEDGELogicTrst42
    SLICE_X26Y8.X        Tilo                  0.529   N288
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X41Y3.F2       net (fanout=1)        1.324   N288
    SLICE_X41Y3.X        Tilo                  0.479   BUS_DATA<2>_MLTSRCEDGE
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54
    N11.O1               net (fanout=1)        0.904   BUS_DATA<2>_MLTSRCEDGE
    N11.PAD              Tioop                 4.847   BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/OBUFT
                                                       BUS_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                     12.254ns (8.451ns logic, 3.803ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.131ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 (FF)
  Destination:          BUS_DATA<2> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.197ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 to BUS_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    SLICE_X26Y4.G2       net (fanout=2)        0.787   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<7>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X26Y8.G4       net (fanout=8)        0.717   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X26Y8.Y        Tilo                  0.529   N288
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst42
    SLICE_X26Y8.F4       net (fanout=1)        0.014   BUS_DATA<2>_MLTSRCEDGELogicTrst42
    SLICE_X26Y8.X        Tilo                  0.529   N288
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X41Y3.F2       net (fanout=1)        1.324   N288
    SLICE_X41Y3.X        Tilo                  0.479   BUS_DATA<2>_MLTSRCEDGE
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54
    N11.O1               net (fanout=1)        0.904   BUS_DATA<2>_MLTSRCEDGE
    N11.PAD              Tioop                 4.847   BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/OBUFT
                                                       BUS_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                     12.197ns (8.451ns logic, 3.746ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "BUS_DATA<2>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<2> (N11.PAD), 27 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  9.741ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_2 (FF)
  Destination:          BUS_DATA<2> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      8.400ns (Levels of Logic = 4)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X27Y9.CLK      net (fanout=310)      0.549   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-0.696ns logic, 2.037ns route)

  Minimum Data Path: i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_2 to BUS_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.XQ       Tcko                  0.501   i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG<2>
                                                       i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_2
    SLICE_X26Y8.G1       net (fanout=2)        0.418   i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG<2>
    SLICE_X26Y8.Y        Tilo                  0.423   N288
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst42
    SLICE_X26Y8.F4       net (fanout=1)        0.011   BUS_DATA<2>_MLTSRCEDGELogicTrst42
    SLICE_X26Y8.X        Tilo                  0.423   N288
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X41Y3.F2       net (fanout=1)        1.059   N288
    SLICE_X41Y3.X        Tilo                  0.383   BUS_DATA<2>_MLTSRCEDGE
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54
    N11.O1               net (fanout=1)        0.723   BUS_DATA<2>_MLTSRCEDGE
    N11.PAD              Tioop                 4.459   BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/OBUFT
                                                       BUS_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      8.400ns (6.189ns logic, 2.211ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.138ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2 (FF)
  Destination:          BUS_DATA<2> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 3)
  Clock Path Delay:     1.566ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X45Y16.CLK     net (fanout=310)      0.774   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.566ns (-0.696ns logic, 2.262ns route)

  Minimum Data Path: i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2 to BUS_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y16.XQ      Tcko                  0.501   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<2>
                                                       i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2
    SLICE_X41Y3.G3       net (fanout=1)        1.112   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<2>
    SLICE_X41Y3.Y        Tilo                  0.383   BUS_DATA<2>_MLTSRCEDGE
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X41Y3.F4       net (fanout=1)        0.011   N232
    SLICE_X41Y3.X        Tilo                  0.383   BUS_DATA<2>_MLTSRCEDGE
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54
    N11.O1               net (fanout=1)        0.723   BUS_DATA<2>_MLTSRCEDGE
    N11.PAD              Tioop                 4.459   BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/OBUFT
                                                       BUS_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (5.726ns logic, 1.846ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.311ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_gpio/IP_DATA_OUT_2 (FF)
  Destination:          BUS_DATA<2> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 3)
  Clock Path Delay:     1.361ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X43Y8.CLK      net (fanout=310)      0.569   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (-0.696ns logic, 2.057ns route)

  Minimum Data Path: i_gpio/IP_DATA_OUT_2 to BUS_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y8.YQ       Tcko                  0.501   i_gpio/IP_DATA_OUT<3>
                                                       i_gpio/IP_DATA_OUT_2
    SLICE_X41Y3.G4       net (fanout=1)        0.490   i_gpio/IP_DATA_OUT<2>
    SLICE_X41Y3.Y        Tilo                  0.383   BUS_DATA<2>_MLTSRCEDGE
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X41Y3.F4       net (fanout=1)        0.011   N232
    SLICE_X41Y3.X        Tilo                  0.383   BUS_DATA<2>_MLTSRCEDGE
                                                       BUS_DATA<2>_MLTSRCEDGELogicTrst54
    N11.O1               net (fanout=1)        0.723   BUS_DATA<2>_MLTSRCEDGE
    N11.PAD              Tioop                 4.459   BUS_DATA<2>
                                                       BUS_DATA_2_IOBUF/OBUFT
                                                       BUS_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (5.726ns logic, 1.224ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<3>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is  15.490ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/Mram_.mem2.A (RAMB16_X0Y3.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<3> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/Mram_.mem2.A (RAM)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.980ns (Levels of Logic = 1)
  Clock Path Delay:     1.470ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<3> to i_seq_gen/i_seq_gen_core/Mram_.mem2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 0.672   BUS_DATA<3>
                                                       BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/IBUF
    RAMB16_X0Y3.DIA1     net (fanout=37)       4.887   N113
    RAMB16_X0Y3.CLKA     Tbdck                 0.421   i_seq_gen/i_seq_gen_core/Mram_.mem2
                                                       i_seq_gen/i_seq_gen_core/Mram_.mem2.A
    -------------------------------------------------  ---------------------------
    Total                                      5.980ns (1.093ns logic, 4.887ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/Mram_.mem2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    RAMB16_X0Y3.CLKA     net (fanout=310)      0.678   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (-0.696ns logic, 2.166ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_4_3 (SLICE_X9Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.505ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<3> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_4_3 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 1)
  Clock Path Delay:     1.541ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<3> to i_seq_gen/i_seq_gen_core/status_regs_4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 0.672   BUS_DATA<3>
                                                       BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/IBUF
    SLICE_X9Y17.BX       net (fanout=37)       4.188   N113
    SLICE_X9Y17.CLK      Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_4_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_4_3
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.848ns logic, 4.188ns route)
                                                       (16.8% logic, 83.2% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X9Y17.CLK      net (fanout=310)      0.749   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (-0.696ns logic, 2.237ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_1_3 (SLICE_X9Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.633ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<3> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_1_3 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Clock Path Delay:     1.369ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<3> to i_seq_gen/i_seq_gen_core/status_regs_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 0.672   BUS_DATA<3>
                                                       BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/IBUF
    SLICE_X9Y9.BX        net (fanout=37)       3.888   N113
    SLICE_X9Y9.CLK       Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_1_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (0.848ns logic, 3.888ns route)
                                                       (17.9% logic, 82.1% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X9Y9.CLK       net (fanout=310)      0.577   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (-0.696ns logic, 2.065ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "BUS_DATA<3>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_gpio/DIRECTION_DATA_0_3 (SLICE_X42Y8.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.494ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<3> (PAD)
  Destination:          i_gpio/DIRECTION_DATA_0_3 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<3> to i_gpio/DIRECTION_DATA_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 0.527   BUS_DATA<3>
                                                       BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/IBUF
    SLICE_X42Y8.BX       net (fanout=37)       0.897   N113
    SLICE_X42Y8.CLK      Tckdi       (-Th)     0.246   i_gpio/DIRECTION_DATA_0_3
                                                       i_gpio/DIRECTION_DATA_0_3
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.281ns logic, 0.897ns route)
                                                       (23.9% logic, 76.1% route)

  Maximum Clock Path: FCLK_IN to i_gpio/DIRECTION_DATA_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X42Y8.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_3 (SLICE_X44Y21.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.303ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<3> (PAD)
  Destination:          i_out_fifo/i_sram_fifo/status_regs_2_3 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.573ns (Levels of Logic = 1)
  Clock Path Delay:     1.876ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<3> to i_out_fifo/i_sram_fifo/status_regs_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 0.527   BUS_DATA<3>
                                                       BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/IBUF
    SLICE_X44Y21.BX      net (fanout=37)       1.292   N113
    SLICE_X44Y21.CLK     Tckdi       (-Th)     0.246   i_out_fifo/i_sram_fifo/status_regs_2_3
                                                       i_out_fifo/i_sram_fifo/status_regs_2_3
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (0.281ns logic, 1.292ns route)
                                                       (17.9% logic, 82.1% route)

  Maximum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/status_regs_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X44Y21.CLK     net (fanout=310)      0.874   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (-0.792ns logic, 2.668ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_3 (SLICE_X44Y19.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.116ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<3> (PAD)
  Destination:          i_out_fifo/i_sram_fifo/status_regs_1_3 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.015ns (Levels of Logic = 1)
  Clock Path Delay:     1.899ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<3> to i_out_fifo/i_sram_fifo/status_regs_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 0.527   BUS_DATA<3>
                                                       BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/IBUF
    SLICE_X44Y19.BX      net (fanout=37)       1.734   N113
    SLICE_X44Y19.CLK     Tckdi       (-Th)     0.246   i_out_fifo/i_sram_fifo/status_regs_1_3
                                                       i_out_fifo/i_sram_fifo/status_regs_1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.015ns (0.281ns logic, 1.734ns route)
                                                       (13.9% logic, 86.1% route)

  Maximum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/status_regs_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X44Y19.CLK     net (fanout=310)      0.897   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (-0.792ns logic, 2.691ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<3>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   6.022ns.
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<3> (P11.PAD), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.022ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/Mram_.mem2.A (RAM)
  Destination:          BUS_DATA<3> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.178ns (Levels of Logic = 4)
  Clock Path Delay:     1.800ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/Mram_.mem2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    RAMB16_X0Y3.CLKA     net (fanout=310)      0.798   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (-0.792ns logic, 2.592ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/Mram_.mem2.A to BUS_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA1     Tbcko                 2.082   i_seq_gen/i_seq_gen_core/Mram_.mem2
                                                       i_seq_gen/i_seq_gen_core/Mram_.mem2.A
    SLICE_X28Y6.G2       net (fanout=1)        2.213   i_seq_gen/i_seq_gen_core/BUS_IN_MEM<3>
    SLICE_X28Y6.Y        Tilo                  0.529   N286
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst42
    SLICE_X28Y6.F4       net (fanout=1)        0.014   BUS_DATA<3>_MLTSRCEDGELogicTrst42
    SLICE_X28Y6.X        Tilo                  0.529   N286
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X42Y0.F3       net (fanout=1)        1.143   N286
    SLICE_X42Y0.X        Tilo                  0.529   BUS_DATA<3>_MLTSRCEDGE
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54
    P11.O1               net (fanout=1)        0.292   BUS_DATA<3>_MLTSRCEDGE
    P11.PAD              Tioop                 4.847   BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/OBUFT
                                                       BUS_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                     12.178ns (8.516ns logic, 3.662ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.879ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 (FF)
  Destination:          BUS_DATA<3> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.449ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 to BUS_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    SLICE_X26Y4.G1       net (fanout=2)        0.844   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y6.G3       net (fanout=8)        0.655   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y6.Y        Tilo                  0.529   N286
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst42
    SLICE_X28Y6.F4       net (fanout=1)        0.014   BUS_DATA<3>_MLTSRCEDGELogicTrst42
    SLICE_X28Y6.X        Tilo                  0.529   N286
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X42Y0.F3       net (fanout=1)        1.143   N286
    SLICE_X42Y0.X        Tilo                  0.529   BUS_DATA<3>_MLTSRCEDGE
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54
    P11.O1               net (fanout=1)        0.292   BUS_DATA<3>_MLTSRCEDGE
    P11.PAD              Tioop                 4.847   BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/OBUFT
                                                       BUS_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                     11.449ns (8.501ns logic, 2.948ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.936ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 (FF)
  Destination:          BUS_DATA<3> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.392ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 to BUS_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    SLICE_X26Y4.G2       net (fanout=2)        0.787   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<7>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y6.G3       net (fanout=8)        0.655   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y6.Y        Tilo                  0.529   N286
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst42
    SLICE_X28Y6.F4       net (fanout=1)        0.014   BUS_DATA<3>_MLTSRCEDGELogicTrst42
    SLICE_X28Y6.X        Tilo                  0.529   N286
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X42Y0.F3       net (fanout=1)        1.143   N286
    SLICE_X42Y0.X        Tilo                  0.529   BUS_DATA<3>_MLTSRCEDGE
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54
    P11.O1               net (fanout=1)        0.292   BUS_DATA<3>_MLTSRCEDGE
    P11.PAD              Tioop                 4.847   BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/OBUFT
                                                       BUS_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                     11.392ns (8.501ns logic, 2.891ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "BUS_DATA<3>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<3> (P11.PAD), 27 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  8.977ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_3 (FF)
  Destination:          BUS_DATA<3> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.594ns (Levels of Logic = 3)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X26Y13.CLK     net (fanout=310)      0.591   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-0.696ns logic, 2.079ns route)

  Minimum Data Path: i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_3 to BUS_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y13.XQ      Tcko                  0.501   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<3>
                                                       i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_3
    SLICE_X28Y6.F1       net (fanout=1)        0.640   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<3>
    SLICE_X28Y6.X        Tilo                  0.423   N286
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X42Y0.F3       net (fanout=1)        0.914   N286
    SLICE_X42Y0.X        Tilo                  0.423   BUS_DATA<3>_MLTSRCEDGE
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54
    P11.O1               net (fanout=1)        0.234   BUS_DATA<3>_MLTSRCEDGE
    P11.PAD              Tioop                 4.459   BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/OBUFT
                                                       BUS_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.594ns (5.806ns logic, 1.788ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.571ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3 (FF)
  Destination:          BUS_DATA<3> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 3)
  Clock Path Delay:     1.566ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X44Y16.CLK     net (fanout=310)      0.774   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.566ns (-0.696ns logic, 2.262ns route)

  Minimum Data Path: i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3 to BUS_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y16.XQ      Tcko                  0.501   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<3>
                                                       i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3
    SLICE_X42Y0.G1       net (fanout=1)        0.954   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<3>
    SLICE_X42Y0.Y        Tilo                  0.423   BUS_DATA<3>_MLTSRCEDGE
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X42Y0.F4       net (fanout=1)        0.011   N230
    SLICE_X42Y0.X        Tilo                  0.423   BUS_DATA<3>_MLTSRCEDGE
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54
    P11.O1               net (fanout=1)        0.234   BUS_DATA<3>_MLTSRCEDGE
    P11.PAD              Tioop                 4.459   BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/OBUFT
                                                       BUS_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (5.806ns logic, 1.199ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.184ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_gpio/IP_DATA_OUT_3 (FF)
  Destination:          BUS_DATA<3> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      6.823ns (Levels of Logic = 3)
  Clock Path Delay:     1.361ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X43Y8.CLK      net (fanout=310)      0.569   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (-0.696ns logic, 2.057ns route)

  Minimum Data Path: i_gpio/IP_DATA_OUT_3 to BUS_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y8.XQ       Tcko                  0.501   i_gpio/IP_DATA_OUT<3>
                                                       i_gpio/IP_DATA_OUT_3
    SLICE_X42Y0.G4       net (fanout=1)        0.772   i_gpio/IP_DATA_OUT<3>
    SLICE_X42Y0.Y        Tilo                  0.423   BUS_DATA<3>_MLTSRCEDGE
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X42Y0.F4       net (fanout=1)        0.011   N230
    SLICE_X42Y0.X        Tilo                  0.423   BUS_DATA<3>_MLTSRCEDGE
                                                       BUS_DATA<3>_MLTSRCEDGELogicTrst54
    P11.O1               net (fanout=1)        0.234   BUS_DATA<3>_MLTSRCEDGE
    P11.PAD              Tioop                 4.459   BUS_DATA<3>
                                                       BUS_DATA_3_IOBUF/OBUFT
                                                       BUS_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.823ns (5.806ns logic, 1.017ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<4>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is  17.111ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_23_4 (SLICE_X15Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.111ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<4> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_23_4 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.406ns (Levels of Logic = 1)
  Clock Path Delay:     1.517ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<4> to i_seq_gen/i_seq_gen_core/status_regs_23_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U9.I                 Tiopi                 0.672   BUS_DATA<4>
                                                       BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/IBUF
    SLICE_X15Y23.BY      net (fanout=37)       3.507   N112
    SLICE_X15Y23.CLK     Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_23_5
                                                       i_seq_gen/i_seq_gen_core/status_regs_23_4
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (0.899ns logic, 3.507ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_23_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X15Y23.CLK     net (fanout=310)      0.725   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (-0.696ns logic, 2.213ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_19_4 (SLICE_X15Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.111ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<4> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_19_4 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.406ns (Levels of Logic = 1)
  Clock Path Delay:     1.517ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<4> to i_seq_gen/i_seq_gen_core/status_regs_19_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U9.I                 Tiopi                 0.672   BUS_DATA<4>
                                                       BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/IBUF
    SLICE_X15Y22.BY      net (fanout=37)       3.507   N112
    SLICE_X15Y22.CLK     Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_19_5
                                                       i_seq_gen/i_seq_gen_core/status_regs_19_4
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (0.899ns logic, 3.507ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_19_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X15Y22.CLK     net (fanout=310)      0.725   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (-0.696ns logic, 2.213ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_13_4 (SLICE_X10Y16.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.128ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<4> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_13_4 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 1)
  Clock Path Delay:     1.536ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<4> to i_seq_gen/i_seq_gen_core/status_regs_13_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U9.I                 Tiopi                 0.672   BUS_DATA<4>
                                                       BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/IBUF
    SLICE_X10Y16.BY      net (fanout=37)       3.509   N112
    SLICE_X10Y16.CLK     Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_13_5
                                                       i_seq_gen/i_seq_gen_core/status_regs_13_4
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (0.899ns logic, 3.509ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_13_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X10Y16.CLK     net (fanout=310)      0.744   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (-0.696ns logic, 2.232ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "BUS_DATA<4>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_gpio/DIRECTION_DATA_0_4 (SLICE_X32Y4.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.598ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<4> (PAD)
  Destination:          i_gpio/DIRECTION_DATA_0_4 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Clock Path Delay:     1.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<4> to i_gpio/DIRECTION_DATA_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U9.I                 Tiopi                 0.527   BUS_DATA<4>
                                                       BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/IBUF
    SLICE_X32Y4.BY       net (fanout=37)       0.772   N112
    SLICE_X32Y4.CLK      Tckdi       (-Th)     0.205   i_gpio/DIRECTION_DATA_0_5
                                                       i_gpio/DIRECTION_DATA_0_4
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.322ns logic, 0.772ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path: FCLK_IN to i_gpio/DIRECTION_DATA_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X32Y4.CLK      net (fanout=310)      0.690   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (-0.792ns logic, 2.484ns route)

--------------------------------------------------------------------------------

Paths for end point i_gpio/OUTPUT_DATA_0_4 (SLICE_X32Y5.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.598ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<4> (PAD)
  Destination:          i_gpio/OUTPUT_DATA_0_4 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Clock Path Delay:     1.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<4> to i_gpio/OUTPUT_DATA_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U9.I                 Tiopi                 0.527   BUS_DATA<4>
                                                       BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/IBUF
    SLICE_X32Y5.BY       net (fanout=37)       0.772   N112
    SLICE_X32Y5.CLK      Tckdi       (-Th)     0.205   i_gpio/OUTPUT_DATA_0_5
                                                       i_gpio/OUTPUT_DATA_0_4
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.322ns logic, 0.772ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path: FCLK_IN to i_gpio/OUTPUT_DATA_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X32Y5.CLK      net (fanout=310)      0.690   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (-0.792ns logic, 2.484ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_4 (SLICE_X42Y19.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.124ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<4> (PAD)
  Destination:          i_out_fifo/i_sram_fifo/status_regs_2_4 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 1)
  Clock Path Delay:     1.865ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<4> to i_out_fifo/i_sram_fifo/status_regs_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U9.I                 Tiopi                 0.527   BUS_DATA<4>
                                                       BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/IBUF
    SLICE_X42Y19.BY      net (fanout=37)       1.419   N112
    SLICE_X42Y19.CLK     Tckdi       (-Th)     0.205   i_out_fifo/i_sram_fifo/status_regs_2_5
                                                       i_out_fifo/i_sram_fifo/status_regs_2_4
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.322ns logic, 1.419ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/status_regs_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X42Y19.CLK     net (fanout=310)      0.863   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (-0.792ns logic, 2.657ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<4>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   6.718ns.
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<4> (U9.PAD), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.718ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/Mram_.mem3.A (RAM)
  Destination:          BUS_DATA<4> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.526ns (Levels of Logic = 4)
  Clock Path Delay:     1.756ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/Mram_.mem3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    RAMB16_X0Y1.CLKA     net (fanout=310)      0.754   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (-0.792ns logic, 2.548ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/Mram_.mem3.A to BUS_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA0     Tbcko                 2.082   i_seq_gen/i_seq_gen_core/Mram_.mem3
                                                       i_seq_gen/i_seq_gen_core/Mram_.mem3.A
    SLICE_X28Y4.G2       net (fanout=1)        1.723   i_seq_gen/i_seq_gen_core/BUS_IN_MEM<4>
    SLICE_X28Y4.Y        Tilo                  0.529   N284
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst42
    SLICE_X28Y4.F4       net (fanout=1)        0.014   BUS_DATA<4>_MLTSRCEDGELogicTrst42
    SLICE_X28Y4.X        Tilo                  0.529   N284
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y5.F4       net (fanout=1)        0.014   N284
    SLICE_X29Y5.X        Tilo                  0.479   BUS_DATA<4>_MLTSRCEDGE
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54
    U9.O1                net (fanout=1)        1.309   BUS_DATA<4>_MLTSRCEDGE
    U9.PAD               Tioop                 4.847   BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/OBUFT
                                                       BUS_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                     11.526ns (8.466ns logic, 3.060ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.173ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13 (FF)
  Destination:          BUS_DATA<4> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.155ns (Levels of Logic = 5)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X25Y5.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13 to BUS_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y5.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<13>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13
    SLICE_X27Y5.F4       net (fanout=2)        0.958   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<13>
    SLICE_X27Y5.COUT     Topcyf                0.894   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<2>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>
    SLICE_X28Y4.G1       net (fanout=8)        0.956   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>
    SLICE_X28Y4.Y        Tilo                  0.529   N284
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst42
    SLICE_X28Y4.F4       net (fanout=1)        0.014   BUS_DATA<4>_MLTSRCEDGELogicTrst42
    SLICE_X28Y4.X        Tilo                  0.529   N284
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y5.F4       net (fanout=1)        0.014   N284
    SLICE_X29Y5.X        Tilo                  0.479   BUS_DATA<4>_MLTSRCEDGE
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54
    U9.O1                net (fanout=1)        1.309   BUS_DATA<4>_MLTSRCEDGE
    U9.PAD               Tioop                 4.847   BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/OBUFT
                                                       BUS_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                     11.155ns (7.904ns logic, 3.251ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.273ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6 (FF)
  Destination:          BUS_DATA<4> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.028ns (Levels of Logic = 6)
  Clock Path Delay:     1.699ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X25Y2.CLK      net (fanout=310)      0.697   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.699ns (-0.792ns logic, 2.491ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6 to BUS_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y2.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<6>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6
    SLICE_X27Y4.G2       net (fanout=2)        0.710   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<6>
    SLICE_X27Y4.COUT     Topcyg                0.904   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>
    SLICE_X27Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>
    SLICE_X27Y5.COUT     Tbyp                  0.111   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>
    SLICE_X28Y4.G1       net (fanout=8)        0.956   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>
    SLICE_X28Y4.Y        Tilo                  0.529   N284
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst42
    SLICE_X28Y4.F4       net (fanout=1)        0.014   BUS_DATA<4>_MLTSRCEDGELogicTrst42
    SLICE_X28Y4.X        Tilo                  0.529   N284
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y5.F4       net (fanout=1)        0.014   N284
    SLICE_X29Y5.X        Tilo                  0.479   BUS_DATA<4>_MLTSRCEDGE
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54
    U9.O1                net (fanout=1)        1.309   BUS_DATA<4>_MLTSRCEDGE
    U9.PAD               Tioop                 4.847   BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/OBUFT
                                                       BUS_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                     11.028ns (8.025ns logic, 3.003ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "BUS_DATA<4>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<4> (U9.PAD), 27 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  9.172ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_4 (FF)
  Destination:          BUS_DATA<4> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.780ns (Levels of Logic = 3)
  Clock Path Delay:     1.392ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X26Y14.CLK     net (fanout=310)      0.600   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (-0.696ns logic, 2.088ns route)

  Minimum Data Path: i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_4 to BUS_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.YQ      Tcko                  0.501   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<5>
                                                       i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_4
    SLICE_X28Y4.F1       net (fanout=1)        0.956   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<4>
    SLICE_X28Y4.X        Tilo                  0.423   N284
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y5.F4       net (fanout=1)        0.011   N284
    SLICE_X29Y5.X        Tilo                  0.383   BUS_DATA<4>_MLTSRCEDGE
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54
    U9.O1                net (fanout=1)        1.047   BUS_DATA<4>_MLTSRCEDGE
    U9.PAD               Tioop                 4.459   BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/OBUFT
                                                       BUS_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (5.766ns logic, 2.014ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.133ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_gpio/IP_DATA_OUT_4 (FF)
  Destination:          BUS_DATA<4> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 3)
  Clock Path Delay:     1.379ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X33Y5.CLK      net (fanout=310)      0.587   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (-0.696ns logic, 2.075ns route)

  Minimum Data Path: i_gpio/IP_DATA_OUT_4 to BUS_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y5.YQ       Tcko                  0.501   i_gpio/IP_DATA_OUT<5>
                                                       i_gpio/IP_DATA_OUT_4
    SLICE_X29Y5.G4       net (fanout=1)        0.489   i_gpio/IP_DATA_OUT<4>
    SLICE_X29Y5.Y        Tilo                  0.383   BUS_DATA<4>_MLTSRCEDGE
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X29Y5.F3       net (fanout=1)        0.492   N228
    SLICE_X29Y5.X        Tilo                  0.383   BUS_DATA<4>_MLTSRCEDGE
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54
    U9.O1                net (fanout=1)        1.047   BUS_DATA<4>_MLTSRCEDGE
    U9.PAD               Tioop                 4.459   BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/OBUFT
                                                       BUS_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (5.726ns logic, 2.028ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.923ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4 (FF)
  Destination:          BUS_DATA<4> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 4)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X29Y7.CLK      net (fanout=310)      0.555   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-0.696ns logic, 2.043ns route)

  Minimum Data Path: i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4 to BUS_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y7.XQ       Tcko                  0.501   i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG<4>
                                                       i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4
    SLICE_X28Y4.G4       net (fanout=2)        0.318   i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG<4>
    SLICE_X28Y4.Y        Tilo                  0.423   N284
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst42
    SLICE_X28Y4.F4       net (fanout=1)        0.011   BUS_DATA<4>_MLTSRCEDGELogicTrst42
    SLICE_X28Y4.X        Tilo                  0.423   N284
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y5.F4       net (fanout=1)        0.011   N284
    SLICE_X29Y5.X        Tilo                  0.383   BUS_DATA<4>_MLTSRCEDGE
                                                       BUS_DATA<4>_MLTSRCEDGELogicTrst54
    U9.O1                net (fanout=1)        1.047   BUS_DATA<4>_MLTSRCEDGE
    U9.PAD               Tioop                 4.459   BUS_DATA<4>
                                                       BUS_DATA_4_IOBUF/OBUFT
                                                       BUS_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (6.189ns logic, 1.387ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<5>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is  16.606ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_6_5 (SLICE_X13Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.606ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<5> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_6_5 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)
  Clock Path Delay:     1.420ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<5> to i_seq_gen/i_seq_gen_core/status_regs_6_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.672   BUS_DATA<5>
                                                       BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/IBUF
    SLICE_X13Y26.BX      net (fanout=37)       3.966   N111
    SLICE_X13Y26.CLK     Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_6_5
                                                       i_seq_gen/i_seq_gen_core/status_regs_6_5
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (0.848ns logic, 3.966ns route)
                                                       (17.6% logic, 82.4% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_6_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X13Y26.CLK     net (fanout=310)      0.628   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (-0.696ns logic, 2.116ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_10_5 (SLICE_X13Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.606ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<5> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_10_5 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)
  Clock Path Delay:     1.420ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<5> to i_seq_gen/i_seq_gen_core/status_regs_10_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.672   BUS_DATA<5>
                                                       BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/IBUF
    SLICE_X13Y27.BX      net (fanout=37)       3.966   N111
    SLICE_X13Y27.CLK     Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_10_5
                                                       i_seq_gen/i_seq_gen_core/status_regs_10_5
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (0.848ns logic, 3.966ns route)
                                                       (17.6% logic, 82.4% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_10_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X13Y27.CLK     net (fanout=310)      0.628   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (-0.696ns logic, 2.116ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_1_5 (SLICE_X17Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.877ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<5> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_1_5 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 1)
  Clock Path Delay:     1.407ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<5> to i_seq_gen/i_seq_gen_core/status_regs_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.672   BUS_DATA<5>
                                                       BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/IBUF
    SLICE_X17Y26.BX      net (fanout=37)       3.682   N111
    SLICE_X17Y26.CLK     Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_1_5
                                                       i_seq_gen/i_seq_gen_core/status_regs_1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (0.848ns logic, 3.682ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X17Y26.CLK     net (fanout=310)      0.615   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (-0.696ns logic, 2.103ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "BUS_DATA<5>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_gpio/DIRECTION_DATA_0_5 (SLICE_X32Y4.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.645ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<5> (PAD)
  Destination:          i_gpio/DIRECTION_DATA_0_5 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 1)
  Clock Path Delay:     1.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<5> to i_gpio/DIRECTION_DATA_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.527   BUS_DATA<5>
                                                       BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/IBUF
    SLICE_X32Y4.BX       net (fanout=37)       0.766   N111
    SLICE_X32Y4.CLK      Tckdi       (-Th)     0.246   i_gpio/DIRECTION_DATA_0_5
                                                       i_gpio/DIRECTION_DATA_0_5
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.281ns logic, 0.766ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path: FCLK_IN to i_gpio/DIRECTION_DATA_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X32Y4.CLK      net (fanout=310)      0.690   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (-0.792ns logic, 2.484ns route)

--------------------------------------------------------------------------------

Paths for end point i_gpio/OUTPUT_DATA_0_5 (SLICE_X32Y5.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.645ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<5> (PAD)
  Destination:          i_gpio/OUTPUT_DATA_0_5 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 1)
  Clock Path Delay:     1.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<5> to i_gpio/OUTPUT_DATA_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.527   BUS_DATA<5>
                                                       BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/IBUF
    SLICE_X32Y5.BX       net (fanout=37)       0.766   N111
    SLICE_X32Y5.CLK      Tckdi       (-Th)     0.246   i_gpio/OUTPUT_DATA_0_5
                                                       i_gpio/OUTPUT_DATA_0_5
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.281ns logic, 0.766ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path: FCLK_IN to i_gpio/OUTPUT_DATA_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X32Y5.CLK      net (fanout=310)      0.690   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (-0.792ns logic, 2.484ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_11_5 (SLICE_X13Y18.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.088ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<5> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_11_5 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.976ns (Levels of Logic = 1)
  Clock Path Delay:     1.888ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<5> to i_seq_gen/i_seq_gen_core/status_regs_11_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.527   BUS_DATA<5>
                                                       BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/IBUF
    SLICE_X13Y18.BX      net (fanout=37)       1.695   N111
    SLICE_X13Y18.CLK     Tckdi       (-Th)     0.246   i_seq_gen/i_seq_gen_core/status_regs_11_5
                                                       i_seq_gen/i_seq_gen_core/status_regs_11_5
    -------------------------------------------------  ---------------------------
    Total                                      1.976ns (0.281ns logic, 1.695ns route)
                                                       (14.2% logic, 85.8% route)

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_11_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X13Y18.CLK     net (fanout=310)      0.886   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (-0.792ns logic, 2.680ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<5>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.086ns.
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<5> (V9.PAD), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.086ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/Mram_.mem3.A (RAM)
  Destination:          BUS_DATA<5> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.158ns (Levels of Logic = 4)
  Clock Path Delay:     1.756ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/Mram_.mem3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    RAMB16_X0Y1.CLKA     net (fanout=310)      0.754   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (-0.792ns logic, 2.548ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/Mram_.mem3.A to BUS_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA1     Tbcko                 2.082   i_seq_gen/i_seq_gen_core/Mram_.mem3
                                                       i_seq_gen/i_seq_gen_core/Mram_.mem3.A
    SLICE_X28Y5.G4       net (fanout=1)        1.576   i_seq_gen/i_seq_gen_core/BUS_IN_MEM<5>
    SLICE_X28Y5.Y        Tilo                  0.529   N282
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst42
    SLICE_X28Y5.F3       net (fanout=1)        0.014   BUS_DATA<5>_MLTSRCEDGELogicTrst42
    SLICE_X28Y5.X        Tilo                  0.529   N282
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y4.F3       net (fanout=1)        0.014   N282
    SLICE_X29Y4.X        Tilo                  0.479   BUS_DATA<5>_MLTSRCEDGE
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54
    V9.O1                net (fanout=1)        1.088   BUS_DATA<5>_MLTSRCEDGE
    V9.PAD               Tioop                 4.847   BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/OBUFT
                                                       BUS_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                     11.158ns (8.466ns logic, 2.692ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.502ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 (FF)
  Destination:          BUS_DATA<5> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      10.826ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 to BUS_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    SLICE_X26Y4.G1       net (fanout=2)        0.844   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y5.G3       net (fanout=8)        0.415   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y5.Y        Tilo                  0.529   N282
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst42
    SLICE_X28Y5.F3       net (fanout=1)        0.014   BUS_DATA<5>_MLTSRCEDGELogicTrst42
    SLICE_X28Y5.X        Tilo                  0.529   N282
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y4.F3       net (fanout=1)        0.014   N282
    SLICE_X29Y4.X        Tilo                  0.479   BUS_DATA<5>_MLTSRCEDGE
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54
    V9.O1                net (fanout=1)        1.088   BUS_DATA<5>_MLTSRCEDGE
    V9.PAD               Tioop                 4.847   BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/OBUFT
                                                       BUS_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                     10.826ns (8.451ns logic, 2.375ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.559ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 (FF)
  Destination:          BUS_DATA<5> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      10.769ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 to BUS_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    SLICE_X26Y4.G2       net (fanout=2)        0.787   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<7>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y5.G3       net (fanout=8)        0.415   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y5.Y        Tilo                  0.529   N282
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst42
    SLICE_X28Y5.F3       net (fanout=1)        0.014   BUS_DATA<5>_MLTSRCEDGELogicTrst42
    SLICE_X28Y5.X        Tilo                  0.529   N282
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y4.F3       net (fanout=1)        0.014   N282
    SLICE_X29Y4.X        Tilo                  0.479   BUS_DATA<5>_MLTSRCEDGE
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54
    V9.O1                net (fanout=1)        1.088   BUS_DATA<5>_MLTSRCEDGE
    V9.PAD               Tioop                 4.847   BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/OBUFT
                                                       BUS_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                     10.769ns (8.451ns logic, 2.318ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "BUS_DATA<5>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<5> (V9.PAD), 27 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  9.125ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5 (FF)
  Destination:          BUS_DATA<5> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.761ns (Levels of Logic = 4)
  Clock Path Delay:     1.364ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X27Y11.CLK     net (fanout=310)      0.572   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (-0.696ns logic, 2.060ns route)

  Minimum Data Path: i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5 to BUS_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y11.XQ      Tcko                  0.501   i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG<5>
                                                       i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5
    SLICE_X28Y5.G1       net (fanout=2)        0.679   i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG<5>
    SLICE_X28Y5.Y        Tilo                  0.423   N282
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst42
    SLICE_X28Y5.F3       net (fanout=1)        0.011   BUS_DATA<5>_MLTSRCEDGELogicTrst42
    SLICE_X28Y5.X        Tilo                  0.423   N282
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y4.F3       net (fanout=1)        0.011   N282
    SLICE_X29Y4.X        Tilo                  0.383   BUS_DATA<5>_MLTSRCEDGE
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54
    V9.O1                net (fanout=1)        0.871   BUS_DATA<5>_MLTSRCEDGE
    V9.PAD               Tioop                 4.459   BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/OBUFT
                                                       BUS_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.761ns (6.189ns logic, 1.572ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.035ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_5 (FF)
  Destination:          BUS_DATA<5> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 3)
  Clock Path Delay:     1.392ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X26Y14.CLK     net (fanout=310)      0.600   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (-0.696ns logic, 2.088ns route)

  Minimum Data Path: i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_5 to BUS_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.XQ      Tcko                  0.501   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<5>
                                                       i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_5
    SLICE_X28Y5.F1       net (fanout=1)        0.995   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<5>
    SLICE_X28Y5.X        Tilo                  0.423   N282
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X29Y4.F3       net (fanout=1)        0.011   N282
    SLICE_X29Y4.X        Tilo                  0.383   BUS_DATA<5>_MLTSRCEDGE
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54
    V9.O1                net (fanout=1)        0.871   BUS_DATA<5>_MLTSRCEDGE
    V9.PAD               Tioop                 4.459   BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/OBUFT
                                                       BUS_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (5.766ns logic, 1.877ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.753ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_gpio/IP_DATA_OUT_5 (FF)
  Destination:          BUS_DATA<5> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 3)
  Clock Path Delay:     1.379ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X33Y5.CLK      net (fanout=310)      0.587   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (-0.696ns logic, 2.075ns route)

  Minimum Data Path: i_gpio/IP_DATA_OUT_5 to BUS_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y5.XQ       Tcko                  0.501   i_gpio/IP_DATA_OUT<5>
                                                       i_gpio/IP_DATA_OUT_5
    SLICE_X29Y4.G4       net (fanout=1)        0.525   i_gpio/IP_DATA_OUT<5>
    SLICE_X29Y4.Y        Tilo                  0.383   BUS_DATA<5>_MLTSRCEDGE
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X29Y4.F4       net (fanout=1)        0.252   N226
    SLICE_X29Y4.X        Tilo                  0.383   BUS_DATA<5>_MLTSRCEDGE
                                                       BUS_DATA<5>_MLTSRCEDGELogicTrst54
    V9.O1                net (fanout=1)        0.871   BUS_DATA<5>_MLTSRCEDGE
    V9.PAD               Tioop                 4.459   BUS_DATA<5>
                                                       BUS_DATA_5_IOBUF/OBUFT
                                                       BUS_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (5.726ns logic, 1.648ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<6>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is  16.909ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_15_6 (SLICE_X12Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.909ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<6> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_15_6 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.465ns (Levels of Logic = 1)
  Clock Path Delay:     1.374ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<6> to i_seq_gen/i_seq_gen_core/status_regs_15_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.672   BUS_DATA<6>
                                                       BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/IBUF
    SLICE_X12Y10.BY      net (fanout=37)       3.566   N110
    SLICE_X12Y10.CLK     Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_15_7
                                                       i_seq_gen/i_seq_gen_core/status_regs_15_6
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (0.899ns logic, 3.566ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_15_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X12Y10.CLK     net (fanout=310)      0.582   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (-0.696ns logic, 2.070ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_23_6 (SLICE_X6Y7.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.929ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<6> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_23_6 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 1)
  Clock Path Delay:     1.376ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<6> to i_seq_gen/i_seq_gen_core/status_regs_23_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.672   BUS_DATA<6>
                                                       BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/IBUF
    SLICE_X6Y7.BY        net (fanout=37)       3.548   N110
    SLICE_X6Y7.CLK       Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_23_7
                                                       i_seq_gen/i_seq_gen_core/status_regs_23_6
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (0.899ns logic, 3.548ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_23_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X6Y7.CLK       net (fanout=310)      0.584   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (-0.696ns logic, 2.072ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_27_6 (SLICE_X8Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.062ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<6> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_27_6 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Clock Path Delay:     1.369ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<6> to i_seq_gen/i_seq_gen_core/status_regs_27_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.672   BUS_DATA<6>
                                                       BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/IBUF
    SLICE_X8Y9.BY        net (fanout=37)       3.408   N110
    SLICE_X8Y9.CLK       Tdick                 0.227   i_seq_gen/i_seq_gen_core/status_regs_27_7
                                                       i_seq_gen/i_seq_gen_core/status_regs_27_6
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.899ns logic, 3.408ns route)
                                                       (20.9% logic, 79.1% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_27_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X8Y9.CLK       net (fanout=310)      0.577   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (-0.696ns logic, 2.065ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "BUS_DATA<6>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_gpio/DIRECTION_DATA_0_6 (SLICE_X31Y4.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.691ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<6> (PAD)
  Destination:          i_gpio/DIRECTION_DATA_0_6 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      0.996ns (Levels of Logic = 1)
  Clock Path Delay:     1.687ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<6> to i_gpio/DIRECTION_DATA_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.527   BUS_DATA<6>
                                                       BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/IBUF
    SLICE_X31Y4.BY       net (fanout=37)       0.674   N110
    SLICE_X31Y4.CLK      Tckdi       (-Th)     0.205   i_gpio/DIRECTION_DATA_0_7
                                                       i_gpio/DIRECTION_DATA_0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.322ns logic, 0.674ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path: FCLK_IN to i_gpio/DIRECTION_DATA_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X31Y4.CLK      net (fanout=310)      0.685   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (-0.792ns logic, 2.479ns route)

--------------------------------------------------------------------------------

Paths for end point i_gpio/OUTPUT_DATA_0_6 (SLICE_X30Y2.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.515ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<6> (PAD)
  Destination:          i_gpio/OUTPUT_DATA_0_6 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Clock Path Delay:     1.714ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<6> to i_gpio/OUTPUT_DATA_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.527   BUS_DATA<6>
                                                       BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/IBUF
    SLICE_X30Y2.BY       net (fanout=37)       0.877   N110
    SLICE_X30Y2.CLK      Tckdi       (-Th)     0.205   i_gpio/OUTPUT_DATA_0_7
                                                       i_gpio/OUTPUT_DATA_0_6
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.322ns logic, 0.877ns route)
                                                       (26.9% logic, 73.1% route)

  Maximum Clock Path: FCLK_IN to i_gpio/OUTPUT_DATA_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X30Y2.CLK      net (fanout=310)      0.712   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (-0.792ns logic, 2.506ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_13_6 (SLICE_X7Y10.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.247ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<6> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_13_6 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.963ns (Levels of Logic = 1)
  Clock Path Delay:     1.716ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<6> to i_seq_gen/i_seq_gen_core/status_regs_13_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.527   BUS_DATA<6>
                                                       BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/IBUF
    SLICE_X7Y10.BY       net (fanout=37)       1.641   N110
    SLICE_X7Y10.CLK      Tckdi       (-Th)     0.205   i_seq_gen/i_seq_gen_core/status_regs_13_7
                                                       i_seq_gen/i_seq_gen_core/status_regs_13_6
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (0.322ns logic, 1.641ns route)
                                                       (16.4% logic, 83.6% route)

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_13_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X7Y10.CLK      net (fanout=310)      0.714   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (-0.792ns logic, 2.508ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<6>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   6.770ns.
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<6> (R7.PAD), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.770ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 (FF)
  Destination:          BUS_DATA<6> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.558ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 to BUS_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    SLICE_X26Y4.G1       net (fanout=2)        0.844   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X29Y2.G3       net (fanout=8)        1.270   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X29Y2.Y        Tilo                  0.479   N280
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst42
    SLICE_X29Y2.F3       net (fanout=1)        0.014   BUS_DATA<6>_MLTSRCEDGELogicTrst42
    SLICE_X29Y2.X        Tilo                  0.479   N280
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X30Y3.F2       net (fanout=1)        0.447   N280
    SLICE_X30Y3.X        Tilo                  0.529   BUS_DATA<6>_MLTSRCEDGE
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54
    R7.O1                net (fanout=1)        0.582   BUS_DATA<6>_MLTSRCEDGE
    R7.PAD               Tioop                 4.847   BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/OBUFT
                                                       BUS_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                     11.558ns (8.401ns logic, 3.157ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.827ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 (FF)
  Destination:          BUS_DATA<6> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.501ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 to BUS_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    SLICE_X26Y4.G2       net (fanout=2)        0.787   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<7>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X29Y2.G3       net (fanout=8)        1.270   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X29Y2.Y        Tilo                  0.479   N280
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst42
    SLICE_X29Y2.F3       net (fanout=1)        0.014   BUS_DATA<6>_MLTSRCEDGELogicTrst42
    SLICE_X29Y2.X        Tilo                  0.479   N280
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X30Y3.F2       net (fanout=1)        0.447   N280
    SLICE_X30Y3.X        Tilo                  0.529   BUS_DATA<6>_MLTSRCEDGE
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54
    R7.O1                net (fanout=1)        0.582   BUS_DATA<6>_MLTSRCEDGE
    R7.PAD               Tioop                 4.847   BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/OBUFT
                                                       BUS_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                     11.501ns (8.401ns logic, 3.100ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.848ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13 (FF)
  Destination:          BUS_DATA<6> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.480ns (Levels of Logic = 6)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X25Y5.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13 to BUS_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y5.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<13>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13
    SLICE_X26Y5.G2       net (fanout=2)        0.870   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<13>
    SLICE_X26Y5.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<13>_rt
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X29Y2.G3       net (fanout=8)        1.270   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X29Y2.Y        Tilo                  0.479   N280
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst42
    SLICE_X29Y2.F3       net (fanout=1)        0.014   BUS_DATA<6>_MLTSRCEDGELogicTrst42
    SLICE_X29Y2.X        Tilo                  0.479   N280
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X30Y3.F2       net (fanout=1)        0.447   N280
    SLICE_X30Y3.X        Tilo                  0.529   BUS_DATA<6>_MLTSRCEDGE
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54
    R7.O1                net (fanout=1)        0.582   BUS_DATA<6>_MLTSRCEDGE
    R7.PAD               Tioop                 4.847   BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/OBUFT
                                                       BUS_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                     11.480ns (8.297ns logic, 3.183ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "BUS_DATA<6>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<6> (R7.PAD), 27 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  8.874ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_out_fifo/i_sram_fifo/BUS_DATA_OUT_6 (FF)
  Destination:          BUS_DATA<6> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.477ns (Levels of Logic = 3)
  Clock Path Delay:     1.397ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/BUS_DATA_OUT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X38Y13.CLK     net (fanout=310)      0.605   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (-0.696ns logic, 2.093ns route)

  Minimum Data Path: i_out_fifo/i_sram_fifo/BUS_DATA_OUT_6 to BUS_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y13.XQ      Tcko                  0.501   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<6>
                                                       i_out_fifo/i_sram_fifo/BUS_DATA_OUT_6
    SLICE_X30Y3.G4       net (fanout=1)        1.194   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<6>
    SLICE_X30Y3.Y        Tilo                  0.423   BUS_DATA<6>_MLTSRCEDGE
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X30Y3.F3       net (fanout=1)        0.011   N224
    SLICE_X30Y3.X        Tilo                  0.423   BUS_DATA<6>_MLTSRCEDGE
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54
    R7.O1                net (fanout=1)        0.466   BUS_DATA<6>_MLTSRCEDGE
    R7.PAD               Tioop                 4.459   BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/OBUFT
                                                       BUS_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.477ns (5.806ns logic, 1.671ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.771ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6 (FF)
  Destination:          BUS_DATA<6> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.388ns (Levels of Logic = 3)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X27Y13.CLK     net (fanout=310)      0.591   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-0.696ns logic, 2.079ns route)

  Minimum Data Path: i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6 to BUS_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.YQ      Tcko                  0.501   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<7>
                                                       i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6
    SLICE_X29Y2.F4       net (fanout=1)        0.799   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<6>
    SLICE_X29Y2.X        Tilo                  0.383   N280
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X30Y3.F2       net (fanout=1)        0.357   N280
    SLICE_X30Y3.X        Tilo                  0.423   BUS_DATA<6>_MLTSRCEDGE
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54
    R7.O1                net (fanout=1)        0.466   BUS_DATA<6>_MLTSRCEDGE
    R7.PAD               Tioop                 4.459   BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/OBUFT
                                                       BUS_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (5.766ns logic, 1.622ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.074ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_gpio/IP_DATA_OUT_6 (FF)
  Destination:          BUS_DATA<6> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      6.700ns (Levels of Logic = 3)
  Clock Path Delay:     1.374ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X30Y5.CLK      net (fanout=310)      0.582   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (-0.696ns logic, 2.070ns route)

  Minimum Data Path: i_gpio/IP_DATA_OUT_6 to BUS_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y5.YQ       Tcko                  0.501   i_gpio/IP_DATA_OUT<7>
                                                       i_gpio/IP_DATA_OUT_6
    SLICE_X30Y3.G2       net (fanout=1)        0.417   i_gpio/IP_DATA_OUT<6>
    SLICE_X30Y3.Y        Tilo                  0.423   BUS_DATA<6>_MLTSRCEDGE
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X30Y3.F3       net (fanout=1)        0.011   N224
    SLICE_X30Y3.X        Tilo                  0.423   BUS_DATA<6>_MLTSRCEDGE
                                                       BUS_DATA<6>_MLTSRCEDGELogicTrst54
    R7.O1                net (fanout=1)        0.466   BUS_DATA<6>_MLTSRCEDGE
    R7.PAD               Tioop                 4.459   BUS_DATA<6>
                                                       BUS_DATA_6_IOBUF/OBUFT
                                                       BUS_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (5.806ns logic, 0.894ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<7>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is  16.923ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_15_7 (SLICE_X12Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.923ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<7> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_15_7 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 1)
  Clock Path Delay:     1.374ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<7> to i_seq_gen/i_seq_gen_core/status_regs_15_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.672   BUS_DATA<7>
                                                       BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/IBUF
    SLICE_X12Y10.BX      net (fanout=37)       3.603   N109
    SLICE_X12Y10.CLK     Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_15_7
                                                       i_seq_gen/i_seq_gen_core/status_regs_15_7
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (0.848ns logic, 3.603ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_15_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X12Y10.CLK     net (fanout=310)      0.582   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (-0.696ns logic, 2.070ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_14_7 (SLICE_X11Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.942ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<7> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_14_7 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.441ns (Levels of Logic = 1)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<7> to i_seq_gen/i_seq_gen_core/status_regs_14_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.672   BUS_DATA<7>
                                                       BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/IBUF
    SLICE_X11Y11.BX      net (fanout=37)       3.593   N109
    SLICE_X11Y11.CLK     Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_14_7
                                                       i_seq_gen/i_seq_gen_core/status_regs_14_7
    -------------------------------------------------  ---------------------------
    Total                                      4.441ns (0.848ns logic, 3.593ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_14_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X11Y11.CLK     net (fanout=310)      0.591   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-0.696ns logic, 2.079ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_10_7 (SLICE_X10Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.234ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUS_DATA<7> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_10_7 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 1)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUS_DATA<7> to i_seq_gen/i_seq_gen_core/status_regs_10_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.672   BUS_DATA<7>
                                                       BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/IBUF
    SLICE_X10Y10.BX      net (fanout=37)       3.301   N109
    SLICE_X10Y10.CLK     Tdick                 0.176   i_seq_gen/i_seq_gen_core/status_regs_10_7
                                                       i_seq_gen/i_seq_gen_core/status_regs_10_7
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (0.848ns logic, 3.301ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_10_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X10Y10.CLK     net (fanout=310)      0.591   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-0.696ns logic, 2.079ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "BUS_DATA<7>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_gpio/OUTPUT_DATA_0_7 (SLICE_X30Y2.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.994ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<7> (PAD)
  Destination:          i_gpio/OUTPUT_DATA_0_7 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 1)
  Clock Path Delay:     1.714ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<7> to i_gpio/OUTPUT_DATA_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.527   BUS_DATA<7>
                                                       BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/IBUF
    SLICE_X30Y2.BX       net (fanout=37)       0.439   N109
    SLICE_X30Y2.CLK      Tckdi       (-Th)     0.246   i_gpio/OUTPUT_DATA_0_7
                                                       i_gpio/OUTPUT_DATA_0_7
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.281ns logic, 0.439ns route)
                                                       (39.0% logic, 61.0% route)

  Maximum Clock Path: FCLK_IN to i_gpio/OUTPUT_DATA_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X30Y2.CLK      net (fanout=310)      0.712   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (-0.792ns logic, 2.506ns route)

--------------------------------------------------------------------------------

Paths for end point i_gpio/DIRECTION_DATA_0_7 (SLICE_X31Y4.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.769ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<7> (PAD)
  Destination:          i_gpio/DIRECTION_DATA_0_7 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      0.918ns (Levels of Logic = 1)
  Clock Path Delay:     1.687ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<7> to i_gpio/DIRECTION_DATA_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.527   BUS_DATA<7>
                                                       BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/IBUF
    SLICE_X31Y4.BX       net (fanout=37)       0.637   N109
    SLICE_X31Y4.CLK      Tckdi       (-Th)     0.246   i_gpio/DIRECTION_DATA_0_7
                                                       i_gpio/DIRECTION_DATA_0_7
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.281ns logic, 0.637ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path: FCLK_IN to i_gpio/DIRECTION_DATA_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X31Y4.CLK      net (fanout=310)      0.685   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (-0.792ns logic, 2.479ns route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/status_regs_21_7 (SLICE_X8Y0.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.131ns (data path - clock path + uncertainty)
  Source:               BUS_DATA<7> (PAD)
  Destination:          i_seq_gen/i_seq_gen_core/status_regs_21_7 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.890ns (Levels of Logic = 1)
  Clock Path Delay:     1.759ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUS_DATA<7> to i_seq_gen/i_seq_gen_core/status_regs_21_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.527   BUS_DATA<7>
                                                       BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/IBUF
    SLICE_X8Y0.BX        net (fanout=37)       1.609   N109
    SLICE_X8Y0.CLK       Tckdi       (-Th)     0.246   i_seq_gen/i_seq_gen_core/status_regs_21_7
                                                       i_seq_gen/i_seq_gen_core/status_regs_21_7
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.281ns logic, 1.609ns route)
                                                       (14.9% logic, 85.1% route)

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/status_regs_21_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X8Y0.CLK       net (fanout=310)      0.757   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (-0.792ns logic, 2.551ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUS_DATA<7>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   6.900ns.
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<7> (T7.PAD), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.900ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 (FF)
  Destination:          BUS_DATA<7> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.428ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8 to BUS_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8
    SLICE_X26Y4.G1       net (fanout=2)        0.844   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y3.G4       net (fanout=8)        1.043   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y3.Y        Tilo                  0.529   N278
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst42
    SLICE_X28Y3.F3       net (fanout=1)        0.014   BUS_DATA<7>_MLTSRCEDGELogicTrst42
    SLICE_X28Y3.X        Tilo                  0.529   N278
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X31Y2.F2       net (fanout=1)        0.482   N278
    SLICE_X31Y2.X        Tilo                  0.479   BUS_DATA<7>_MLTSRCEDGE
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54
    T7.O1                net (fanout=1)        0.594   BUS_DATA<7>_MLTSRCEDGE
    T7.PAD               Tioop                 4.847   BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/OBUFT
                                                       BUS_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                     11.428ns (8.451ns logic, 2.977ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.957ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 (FF)
  Destination:          BUS_DATA<7> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.371ns (Levels of Logic = 7)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X24Y4.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7 to BUS_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<8>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7
    SLICE_X26Y4.G2       net (fanout=2)        0.787   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<7>
    SLICE_X26Y4.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut<1>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>_0
    SLICE_X26Y5.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<1>1
    SLICE_X26Y5.COUT     Tbyp                  0.104   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<2>_0
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y3.G4       net (fanout=8)        1.043   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y3.Y        Tilo                  0.529   N278
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst42
    SLICE_X28Y3.F3       net (fanout=1)        0.014   BUS_DATA<7>_MLTSRCEDGELogicTrst42
    SLICE_X28Y3.X        Tilo                  0.529   N278
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X31Y2.F2       net (fanout=1)        0.482   N278
    SLICE_X31Y2.X        Tilo                  0.479   BUS_DATA<7>_MLTSRCEDGE
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54
    T7.O1                net (fanout=1)        0.594   BUS_DATA<7>_MLTSRCEDGE
    T7.PAD               Tioop                 4.847   BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/OBUFT
                                                       BUS_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                     11.371ns (8.451ns logic, 2.920ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.978ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13 (FF)
  Destination:          BUS_DATA<7> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.350ns (Levels of Logic = 6)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: FCLK_IN to i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X25Y5.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

  Maximum Data Path: i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13 to BUS_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y5.YQ       Tcko                  0.626   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<13>
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13
    SLICE_X26Y5.G2       net (fanout=2)        0.870   i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<13>
    SLICE_X26Y5.COUT     Topcyg                0.954   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
                                                       i_seq_gen/i_seq_gen_core/PREV_BUS_ADD<13>_rt
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>_0
    SLICE_X26Y6.CIN      net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<3>1
    SLICE_X26Y6.XB       Tcinxb                0.383   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
                                                       i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y3.G4       net (fanout=8)        1.043   i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy<4>
    SLICE_X28Y3.Y        Tilo                  0.529   N278
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst42
    SLICE_X28Y3.F3       net (fanout=1)        0.014   BUS_DATA<7>_MLTSRCEDGELogicTrst42
    SLICE_X28Y3.X        Tilo                  0.529   N278
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X31Y2.F2       net (fanout=1)        0.482   N278
    SLICE_X31Y2.X        Tilo                  0.479   BUS_DATA<7>_MLTSRCEDGE
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54
    T7.O1                net (fanout=1)        0.594   BUS_DATA<7>_MLTSRCEDGE
    T7.PAD               Tioop                 4.847   BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/OBUFT
                                                       BUS_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                     11.350ns (8.347ns logic, 3.003ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "BUS_DATA<7>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point BUS_DATA<7> (T7.PAD), 27 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  8.809ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_7 (FF)
  Destination:          BUS_DATA<7> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 3)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X27Y13.CLK     net (fanout=310)      0.591   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-0.696ns logic, 2.079ns route)

  Minimum Data Path: i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_7 to BUS_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.XQ      Tcko                  0.501   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<7>
                                                       i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_7
    SLICE_X28Y3.F4       net (fanout=1)        0.800   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<7>
    SLICE_X28Y3.X        Tilo                  0.423   N278
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54_SW0
    SLICE_X31Y2.F2       net (fanout=1)        0.385   N278
    SLICE_X31Y2.X        Tilo                  0.383   BUS_DATA<7>_MLTSRCEDGE
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54
    T7.O1                net (fanout=1)        0.475   BUS_DATA<7>_MLTSRCEDGE
    T7.PAD               Tioop                 4.459   BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/OBUFT
                                                       BUS_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (5.766ns logic, 1.660ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.732ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7 (FF)
  Destination:          BUS_DATA<7> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      7.335ns (Levels of Logic = 3)
  Clock Path Delay:     1.397ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X39Y12.CLK     net (fanout=310)      0.605   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (-0.696ns logic, 2.093ns route)

  Minimum Data Path: i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7 to BUS_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y12.XQ      Tcko                  0.501   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<7>
                                                       i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7
    SLICE_X31Y2.G4       net (fanout=1)        1.123   i_out_fifo/i_sram_fifo/BUS_DATA_OUT<7>
    SLICE_X31Y2.Y        Tilo                  0.383   BUS_DATA<7>_MLTSRCEDGE
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X31Y2.F3       net (fanout=1)        0.011   N222
    SLICE_X31Y2.X        Tilo                  0.383   BUS_DATA<7>_MLTSRCEDGE
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54
    T7.O1                net (fanout=1)        0.475   BUS_DATA<7>_MLTSRCEDGE
    T7.PAD               Tioop                 4.459   BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/OBUFT
                                                       BUS_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.335ns (5.726ns logic, 1.609ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  8.057ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_gpio/IP_DATA_OUT_7 (FF)
  Destination:          BUS_DATA<7> (PAD)
  Source Clock:         BUS_CLK rising at 0.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 3)
  Clock Path Delay:     1.374ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X30Y5.CLK      net (fanout=310)      0.582   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (-0.696ns logic, 2.070ns route)

  Minimum Data Path: i_gpio/IP_DATA_OUT_7 to BUS_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y5.XQ       Tcko                  0.501   i_gpio/IP_DATA_OUT<7>
                                                       i_gpio/IP_DATA_OUT_7
    SLICE_X31Y2.G1       net (fanout=1)        0.471   i_gpio/IP_DATA_OUT<7>
    SLICE_X31Y2.Y        Tilo                  0.383   BUS_DATA<7>_MLTSRCEDGE
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst17_SW0
    SLICE_X31Y2.F3       net (fanout=1)        0.011   N222
    SLICE_X31Y2.X        Tilo                  0.383   BUS_DATA<7>_MLTSRCEDGE
                                                       BUS_DATA<7>_MLTSRCEDGELogicTrst54
    T7.O1                net (fanout=1)        0.475   BUS_DATA<7>_MLTSRCEDGE
    T7.PAD               Tioop                 4.459   BUS_DATA<7>
                                                       BUS_DATA_7_IOBUF/OBUFT
                                                       BUS_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (5.726ns logic, 0.957ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RD_B" OFFSET = IN 10 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 58 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is  15.716ns.
--------------------------------------------------------------------------------

Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0 (SLICE_X22Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.716ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RD_B (PAD)
  Destination:          i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 2)
  Clock Path Delay:     1.382ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RD_B to i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.672   RD_B
                                                       RD_B
                                                       RD_B_IBUF
    SLICE_X33Y12.F3      net (fanout=6)        1.450   RD_B_IBUF
    SLICE_X33Y12.X       Tilo                  0.479   i_fast_spi_rx/IP_RD
                                                       i_fast_spi_rx/i_bus_to_ip/IP_RD1
    SLICE_X22Y36.CE      net (fanout=5)        2.541   i_fast_spi_rx/IP_RD
    SLICE_X22Y36.CLK     Tceck                 0.524   i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT<0>
                                                       i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (1.675ns logic, 3.991ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path: FCLK_IN to i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X22Y36.CLK     net (fanout=310)      0.590   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (-0.696ns logic, 2.078ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17 (SLICE_X50Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.849ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RD_B (PAD)
  Destination:          i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.525ns (Levels of Logic = 3)
  Clock Path Delay:     1.374ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RD_B to i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.672   RD_B
                                                       RD_B
                                                       RD_B_IBUF
    SLICE_X44Y17.G3      net (fanout=6)        1.614   RD_B_IBUF
    SLICE_X44Y17.Y       Tilo                  0.529   i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000
                                                       i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000_SW1
    SLICE_X44Y17.F3      net (fanout=1)        0.014   N268
    SLICE_X44Y17.X       Tilo                  0.529   i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000
                                                       i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000
    SLICE_X50Y29.CE      net (fanout=7)        1.643   i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000
    SLICE_X50Y29.CLK     Tceck                 0.524   i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF<17>
                                                       i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (2.254ns logic, 3.271ns route)
                                                       (40.8% logic, 59.2% route)

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X50Y29.CLK     net (fanout=310)      0.582   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (-0.696ns logic, 2.070ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16 (SLICE_X50Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.849ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RD_B (PAD)
  Destination:          i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.525ns (Levels of Logic = 3)
  Clock Path Delay:     1.374ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RD_B to i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.672   RD_B
                                                       RD_B
                                                       RD_B_IBUF
    SLICE_X44Y17.G3      net (fanout=6)        1.614   RD_B_IBUF
    SLICE_X44Y17.Y       Tilo                  0.529   i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000
                                                       i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000_SW1
    SLICE_X44Y17.F3      net (fanout=1)        0.014   N268
    SLICE_X44Y17.X       Tilo                  0.529   i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000
                                                       i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000
    SLICE_X50Y29.CE      net (fanout=7)        1.643   i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000
    SLICE_X50Y29.CLK     Tceck                 0.524   i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF<17>
                                                       i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (2.254ns logic, 3.271ns route)
                                                       (40.8% logic, 59.2% route)

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X50Y29.CLK     net (fanout=310)      0.582   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (-0.696ns logic, 2.070ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "RD_B" OFFSET = IN 10 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_gpio/IP_DATA_OUT_1 (SLICE_X44Y7.CE), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.228ns (data path - clock path + uncertainty)
  Source:               RD_B (PAD)
  Destination:          i_gpio/IP_DATA_OUT_1 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      1.899ns (Levels of Logic = 2)
  Clock Path Delay:     1.671ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RD_B to i_gpio/IP_DATA_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.527   RD_B
                                                       RD_B
                                                       RD_B_IBUF
    SLICE_X42Y6.F2       net (fanout=6)        0.679   RD_B_IBUF
    SLICE_X42Y6.X        Tilo                  0.423   i_gpio/IP_DATA_OUT_not0001
                                                       i_gpio/IP_DATA_OUT_not000121
    SLICE_X44Y7.CE       net (fanout=5)        0.270   i_gpio/IP_DATA_OUT_not0001
    SLICE_X44Y7.CLK      Tckce       (-Th)     0.000   i_gpio/IP_DATA_OUT<1>
                                                       i_gpio/IP_DATA_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (0.950ns logic, 0.949ns route)
                                                       (50.0% logic, 50.0% route)

  Maximum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X44Y7.CLK      net (fanout=310)      0.669   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (-0.792ns logic, 2.463ns route)

--------------------------------------------------------------------------------

Paths for end point i_gpio/IP_DATA_OUT_3 (SLICE_X43Y8.CE), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.442ns (data path - clock path + uncertainty)
  Source:               RD_B (PAD)
  Destination:          i_gpio/IP_DATA_OUT_3 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 2)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RD_B to i_gpio/IP_DATA_OUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.527   RD_B
                                                       RD_B
                                                       RD_B_IBUF
    SLICE_X42Y6.F2       net (fanout=6)        0.679   RD_B_IBUF
    SLICE_X42Y6.X        Tilo                  0.423   i_gpio/IP_DATA_OUT_not0001
                                                       i_gpio/IP_DATA_OUT_not000121
    SLICE_X43Y8.CE       net (fanout=5)        0.485   i_gpio/IP_DATA_OUT_not0001
    SLICE_X43Y8.CLK      Tckce       (-Th)     0.000   i_gpio/IP_DATA_OUT<3>
                                                       i_gpio/IP_DATA_OUT_3
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.950ns logic, 1.164ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X43Y8.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

--------------------------------------------------------------------------------

Paths for end point i_gpio/IP_DATA_OUT_2 (SLICE_X43Y8.CE), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.442ns (data path - clock path + uncertainty)
  Source:               RD_B (PAD)
  Destination:          i_gpio/IP_DATA_OUT_2 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 2)
  Clock Path Delay:     1.672ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RD_B to i_gpio/IP_DATA_OUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.527   RD_B
                                                       RD_B
                                                       RD_B_IBUF
    SLICE_X42Y6.F2       net (fanout=6)        0.679   RD_B_IBUF
    SLICE_X42Y6.X        Tilo                  0.423   i_gpio/IP_DATA_OUT_not0001
                                                       i_gpio/IP_DATA_OUT_not000121
    SLICE_X43Y8.CE       net (fanout=5)        0.485   i_gpio/IP_DATA_OUT_not0001
    SLICE_X43Y8.CLK      Tckce       (-Th)     0.000   i_gpio/IP_DATA_OUT<3>
                                                       i_gpio/IP_DATA_OUT_2
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.950ns logic, 1.164ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Clock Path: FCLK_IN to i_gpio/IP_DATA_OUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X43Y8.CLK      net (fanout=310)      0.670   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (-0.792ns logic, 2.464ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "WR_B" OFFSET = IN 5 ns AFTER COMP "FCLK_IN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 577 paths analyzed, 577 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum allowable offset is   9.324ns.
--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/byte_to_read (SLICE_X51Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.324ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               WR_B (PAD)
  Destination:          i_out_fifo/i_sram_fifo/byte_to_read (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      12.018ns (Levels of Logic = 4)
  Clock Path Delay:     1.342ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_B to i_out_fifo/i_sram_fifo/byte_to_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V12.I                Tiopi                 0.672   WR_B
                                                       WR_B
                                                       WR_B_IBUF
    SLICE_X42Y20.F2      net (fanout=23)       2.457   WR_B_IBUF
    SLICE_X42Y20.X       Tilo                  0.529   N254
                                                       i_out_fifo/i_sram_fifo/RST_SW1
    SLICE_X43Y63.G3      net (fanout=1)        1.604   N254
    SLICE_X43Y63.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/RST
    SLICE_X65Y32.F1      net (fanout=50)       3.371   i_out_fifo/i_sram_fifo/RST
    SLICE_X65Y32.X       Tilo                  0.479   i_out_fifo/i_sram_fifo/byte_to_read_or0000
                                                       i_out_fifo/i_sram_fifo/byte_to_read_or00001
    SLICE_X51Y32.SR      net (fanout=1)        1.535   i_out_fifo/i_sram_fifo/byte_to_read_or0000
    SLICE_X51Y32.CLK     Tsrck                 0.892   i_out_fifo/i_sram_fifo/byte_to_read
                                                       i_out_fifo/i_sram_fifo/byte_to_read
    -------------------------------------------------  ---------------------------
    Total                                     12.018ns (3.051ns logic, 8.967ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/byte_to_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X51Y32.CLK     net (fanout=310)      0.550   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (-0.696ns logic, 2.038ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4 (SLICE_X63Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.325ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               WR_B (PAD)
  Destination:          i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.003ns (Levels of Logic = 4)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_B to i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V12.I                Tiopi                 0.672   WR_B
                                                       WR_B
                                                       WR_B_IBUF
    SLICE_X42Y20.F2      net (fanout=23)       2.457   WR_B_IBUF
    SLICE_X42Y20.X       Tilo                  0.529   N254
                                                       i_out_fifo/i_sram_fifo/RST_SW1
    SLICE_X43Y63.G3      net (fanout=1)        1.604   N254
    SLICE_X43Y63.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/RST
    SLICE_X65Y53.F2      net (fanout=50)       2.075   i_out_fifo/i_sram_fifo/RST
    SLICE_X65Y53.X       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or00001
    SLICE_X63Y64.SR      net (fanout=5)        1.816   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
    SLICE_X63Y64.CLK     Tsrck                 0.892   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer<4>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4
    -------------------------------------------------  ---------------------------
    Total                                     11.003ns (3.051ns logic, 7.952ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X63Y64.CLK     net (fanout=310)      0.536   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-0.696ns logic, 2.024ns route)

--------------------------------------------------------------------------------

Paths for end point i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5 (SLICE_X63Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.325ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               WR_B (PAD)
  Destination:          i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.003ns (Levels of Logic = 4)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_B to i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V12.I                Tiopi                 0.672   WR_B
                                                       WR_B
                                                       WR_B_IBUF
    SLICE_X42Y20.F2      net (fanout=23)       2.457   WR_B_IBUF
    SLICE_X42Y20.X       Tilo                  0.529   N254
                                                       i_out_fifo/i_sram_fifo/RST_SW1
    SLICE_X43Y63.G3      net (fanout=1)        1.604   N254
    SLICE_X43Y63.Y       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/RST
    SLICE_X65Y53.F2      net (fanout=50)       2.075   i_out_fifo/i_sram_fifo/RST
    SLICE_X65Y53.X       Tilo                  0.479   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or00001
    SLICE_X63Y64.SR      net (fanout=5)        1.816   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000
    SLICE_X63Y64.CLK     Tsrck                 0.892   i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer<4>
                                                       i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5
    -------------------------------------------------  ---------------------------
    Total                                     11.003ns (3.051ns logic, 7.952ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path: FCLK_IN to i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.527   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.286   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.891   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -1.795   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.596   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.286   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X63Y64.CLK     net (fanout=310)      0.536   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-0.696ns logic, 2.024ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "WR_B" OFFSET = IN 5 ns AFTER COMP "FCLK_IN";
--------------------------------------------------------------------------------

Paths for end point i_gpio/OUTPUT_DATA_0_5 (SLICE_X32Y5.CE), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.074ns (data path - clock path + uncertainty)
  Source:               WR_B (PAD)
  Destination:          i_gpio/OUTPUT_DATA_0_5 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 2)
  Clock Path Delay:     1.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WR_B to i_gpio/OUTPUT_DATA_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V12.I                Tiopi                 0.527   WR_B
                                                       WR_B
                                                       WR_B_IBUF
    SLICE_X42Y7.G2       net (fanout=23)       1.067   WR_B_IBUF
    SLICE_X42Y7.Y        Tilo                  0.423   i_gpio/i_bus_to_ip/BUS_DATA_IP_DATA_OUT_not0000_inv
                                                       i_gpio/OUTPUT_DATA_0_not00011
    SLICE_X32Y5.CE       net (fanout=4)        0.749   i_gpio/OUTPUT_DATA_0_not0001
    SLICE_X32Y5.CLK      Tckce       (-Th)     0.000   i_gpio/OUTPUT_DATA_0_5
                                                       i_gpio/OUTPUT_DATA_0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.950ns logic, 1.816ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path: FCLK_IN to i_gpio/OUTPUT_DATA_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X32Y5.CLK      net (fanout=310)      0.690   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (-0.792ns logic, 2.484ns route)

--------------------------------------------------------------------------------

Paths for end point i_gpio/OUTPUT_DATA_0_4 (SLICE_X32Y5.CE), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.074ns (data path - clock path + uncertainty)
  Source:               WR_B (PAD)
  Destination:          i_gpio/OUTPUT_DATA_0_4 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 2)
  Clock Path Delay:     1.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WR_B to i_gpio/OUTPUT_DATA_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V12.I                Tiopi                 0.527   WR_B
                                                       WR_B
                                                       WR_B_IBUF
    SLICE_X42Y7.G2       net (fanout=23)       1.067   WR_B_IBUF
    SLICE_X42Y7.Y        Tilo                  0.423   i_gpio/i_bus_to_ip/BUS_DATA_IP_DATA_OUT_not0000_inv
                                                       i_gpio/OUTPUT_DATA_0_not00011
    SLICE_X32Y5.CE       net (fanout=4)        0.749   i_gpio/OUTPUT_DATA_0_not0001
    SLICE_X32Y5.CLK      Tckce       (-Th)     0.000   i_gpio/OUTPUT_DATA_0_5
                                                       i_gpio/OUTPUT_DATA_0_4
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.950ns logic, 1.816ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path: FCLK_IN to i_gpio/OUTPUT_DATA_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X32Y5.CLK      net (fanout=310)      0.690   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (-0.792ns logic, 2.484ns route)

--------------------------------------------------------------------------------

Paths for end point i_gpio/DIRECTION_DATA_0_7 (SLICE_X31Y4.CE), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.234ns (data path - clock path + uncertainty)
  Source:               WR_B (PAD)
  Destination:          i_gpio/DIRECTION_DATA_0_7 (FF)
  Destination Clock:    BUS_CLK rising at 0.000ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Clock Path Delay:     1.687ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WR_B to i_gpio/DIRECTION_DATA_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V12.I                Tiopi                 0.527   WR_B
                                                       WR_B
                                                       WR_B_IBUF
    SLICE_X43Y6.F1       net (fanout=23)       1.271   WR_B_IBUF
    SLICE_X43Y6.X        Tilo                  0.383   i_gpio/DIRECTION_DATA_0_not0001
                                                       i_gpio/DIRECTION_DATA_0_not00011
    SLICE_X31Y4.CE       net (fanout=4)        0.740   i_gpio/DIRECTION_DATA_0_not0001
    SLICE_X31Y4.CLK      Tckce       (-Th)     0.000   i_gpio/DIRECTION_DATA_0_7
                                                       i_gpio/DIRECTION_DATA_0_7
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.910ns logic, 2.011ns route)
                                                       (31.2% logic, 68.8% route)

  Maximum Clock Path: FCLK_IN to i_gpio/DIRECTION_DATA_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 0.672   FCLK_IN
                                                       FCLK_IN
                                                       FCLK_IN_IBUFG
    BUFGMUX1.I0          net (fanout=1)        0.001   FCLK_IN_IBUFG
    BUFGMUX1.O           Tgi0o                 0.357   i_clkgen/CLKIN_BUFG_INST
                                                       i_clkgen/CLKIN_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLKIN_BUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        1.048   i_clkgen/CLKIN_BUF
    DCM_X0Y0.CLK0        Tdcmino              -2.178   i_clkgen/DCM_BUS
                                                       i_clkgen/DCM_BUS
    BUFGMUX0.I0          net (fanout=2)        0.745   i_clkgen/CLK0
    BUFGMUX0.O           Tgi0o                 0.357   i_clkgen/CLK0_BUFG_INST
                                                       i_clkgen/CLK0_BUFG_INST.GCLKMUX
                                                       i_clkgen/CLK0_BUFG_INST
    SLICE_X31Y4.CLK      net (fanout=310)      0.685   BUS_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (-0.792ns logic, 2.479ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FCLK_IN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FCLK_IN                     |     20.000ns|      5.987ns|     14.159ns|            0|            0|            0|        53680|
| TS_i_clkgen_CLK0              |     20.000ns|     14.159ns|          N/A|            0|            0|        53680|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FCLK_IN
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BUS_DATA<0> |    3.290(R)|    0.227(R)|BUS_CLK           |   0.000|
BUS_DATA<1> |    4.160(R)|    0.103(R)|BUS_CLK           |   0.000|
BUS_DATA<2> |    3.362(R)|    0.498(R)|BUS_CLK           |   0.000|
BUS_DATA<3> |    4.510(R)|    0.494(R)|BUS_CLK           |   0.000|
BUS_DATA<4> |    2.889(R)|    0.598(R)|BUS_CLK           |   0.000|
BUS_DATA<5> |    3.394(R)|    0.645(R)|BUS_CLK           |   0.000|
BUS_DATA<6> |    3.091(R)|    0.691(R)|BUS_CLK           |   0.000|
BUS_DATA<7> |    3.077(R)|    0.994(R)|BUS_CLK           |   0.000|
RD_B        |    4.284(R)|   -0.228(R)|BUS_CLK           |   0.000|
WR_B        |   10.676(R)|   -1.074(R)|BUS_CLK           |   0.000|
------------+------------+------------+------------------+--------+

Clock FCLK_IN to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
BUS_DATA<0> |   13.828(R)|BUS_CLK           |   0.000|
BUS_DATA<1> |   14.241(R)|BUS_CLK           |   0.000|
BUS_DATA<2> |   14.326(R)|BUS_CLK           |   0.000|
BUS_DATA<3> |   13.978(R)|BUS_CLK           |   0.000|
BUS_DATA<4> |   13.282(R)|BUS_CLK           |   0.000|
BUS_DATA<5> |   12.914(R)|BUS_CLK           |   0.000|
BUS_DATA<6> |   13.230(R)|BUS_CLK           |   0.000|
BUS_DATA<7> |   13.100(R)|BUS_CLK           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock FCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCLK_IN        |   14.159|         |    6.009|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LCK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LCK1           |   10.522|         |         |    6.131|
---------------+---------+---------+---------+---------+

COMP "BUS_DATA<0>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
BUS_DATA<0>                                    |       13.828|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "BUS_DATA<1>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
BUS_DATA<1>                                    |       14.241|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "BUS_DATA<2>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
BUS_DATA<2>                                    |       14.326|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "BUS_DATA<3>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
BUS_DATA<3>                                    |       13.978|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "BUS_DATA<4>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
BUS_DATA<4>                                    |       13.282|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "BUS_DATA<5>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
BUS_DATA<5>                                    |       12.914|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "BUS_DATA<6>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
BUS_DATA<6>                                    |       13.230|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "BUS_DATA<7>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
BUS_DATA<7>                                    |       13.100|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 8  Score: 2594  (Setup/Max: 2594, Hold: 0)

Constraints cover 94026 paths, 0 nets, and 4419 connections

Design statistics:
   Minimum period:  14.159ns{1}   (Maximum frequency:  70.626MHz)
   Maximum input arrival time after clock:  17.111ns
   Maximum output delay after clock:   7.086ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 23 15:44:24 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 116 MB



