/* { dg-do run { target { riscv_v } } } */
/* { dg-additional-options "-std=c99" } */

#include "vec_sat_arith.h"

#define OUT_T              uint32_t
#define IN_T               uint64_t
#define N                  16
#define RUN_VEC_SAT_BINARY RUN_VEC_SAT_U_SUB_TRUNC_FMT_1 

DEF_VEC_SAT_U_SUB_TRUNC_FMT_1(OUT_T, IN_T)

OUT_T expect_data[][N] = {
  {
    0, 0, 0, 0,
    0, 0, 0, 0,
    0, 0, 0, 0,
    0, 0, 0, 0,
  },
  {
    4294967294, 4294967295, 4, 0,
    4294967294, 4294967295, 4, 0,
    4294967294, 4294967295, 4, 0,
    4294967294, 4294967295, 4, 0,
  },
  {
    10, 0, 0, 2,
    10, 0, 0, 2,
    10, 0, 0, 2,
    10, 0, 0, 2,
  },
  {
    4294967288, 99995992, 0, 1,
    4294967288, 99995992, 0, 1,
    4294967288, 99995992, 0, 1,
    4294967288, 99995992, 0, 1,
  },
};

IN_T op_1_data[][N] = {
  {
    0, 0, 0, 0,
    0, 0, 0, 0,
    0, 0, 0, 0,
    0, 0, 0, 0,
  },
  {
    18446744073709551615u, 4294967296, 5, 0,
    18446744073709551615u, 4294967296, 5, 0,
    18446744073709551615u, 4294967296, 5, 0,
    18446744073709551615u, 4294967296, 5, 0,
  },
  {
    18446744073709551615u, 1024, 5, 18446744073709551607u,
    18446744073709551615u, 1024, 5, 18446744073709551607u,
    18446744073709551615u, 1024, 5, 18446744073709551607u,
    18446744073709551615u, 1024, 5, 18446744073709551607u,
  },
  {
    18446744073709551615u, 4394963295, 65536, 4294967304,
    18446744073709551615u, 4394963295, 65536, 4294967304,
    18446744073709551615u, 4394963295, 65536, 4294967304,
    18446744073709551615u, 4394963295, 65536, 4294967304,
  },
};

IN_T op_2_data[] = {
  0,
  1,
  18446744073709551605u,
  4294967303,
};

#include "vec_sat_binary_vvx_run.h"
