Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  4 09:15:24 2024
| Host         : DESKTOP-H7C6RT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart_receiver/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.656        0.000                      0                  160        0.131        0.000                      0                  160        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.656        0.000                      0                  160        0.131        0.000                      0                  160        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 image_processor/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/FSM_onehot_state_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.067ns (49.404%)  route 2.117ns (50.596%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  image_processor/i_reg[1]/Q
                         net (fo=2, routed)           0.449     6.014    image_processor/i[1]
    SLICE_X63Y91         LUT2 (Prop_lut2_I0_O)        0.299     6.313 r  image_processor/next_state1_carry_i_1/O
                         net (fo=1, routed)           0.470     6.783    image_processor/next_state1_carry_i_1_n_1
    SLICE_X63Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.363 r  image_processor/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.363    image_processor/next_state1_carry_n_1
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  image_processor/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    image_processor/next_state1_carry__0_n_1
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.591 r  image_processor/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.591    image_processor/next_state1_carry__1_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.819 r  image_processor/next_state1_carry__2/CO[2]
                         net (fo=2, routed)           0.418     8.237    image_processor/next_state1_carry__2_n_2
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.313     8.550 r  image_processor/FSM_onehot_state[3]_i_1/O
                         net (fo=2, routed)           0.780     9.330    image_processor/FSM_onehot_state[3]_i_1_n_1
    SLICE_X62Y91         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.849    image_processor/clk_debug_OBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]_lopt_replica/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.103    14.986    image_processor/FSM_onehot_state_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 image_processor/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 2.337ns (57.592%)  route 1.721ns (42.408%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  image_processor/i_reg[2]/Q
                         net (fo=3, routed)           0.869     6.470    image_processor/i[2]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.144 r  image_processor/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    image_processor/i_reg[4]_i_2_n_1
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  image_processor/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    image_processor/i_reg[8]_i_2_n_1
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  image_processor/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    image_processor/i_reg[12]_i_2_n_1
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  image_processor/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    image_processor/i_reg[16]_i_2_n_1
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  image_processor/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    image_processor/i_reg[20]_i_2_n_1
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  image_processor/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    image_processor/i_reg[24]_i_2_n_1
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.048 r  image_processor/i_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.852     8.901    image_processor/in5[26]
    SLICE_X63Y97         LUT2 (Prop_lut2_I1_O)        0.303     9.204 r  image_processor/i[26]_i_1/O
                         net (fo=1, routed)           0.000     9.204    image_processor/i[26]_i_1_n_1
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510    14.851    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[26]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.031    15.119    image_processor/i_reg[26]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 image_processor/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 2.381ns (58.745%)  route 1.672ns (41.255%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  image_processor/i_reg[2]/Q
                         net (fo=3, routed)           0.869     6.470    image_processor/i[2]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.144 r  image_processor/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    image_processor/i_reg[4]_i_2_n_1
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  image_processor/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    image_processor/i_reg[8]_i_2_n_1
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  image_processor/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    image_processor/i_reg[12]_i_2_n_1
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  image_processor/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    image_processor/i_reg[16]_i_2_n_1
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  image_processor/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    image_processor/i_reg[20]_i_2_n_1
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  image_processor/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    image_processor/i_reg[24]_i_2_n_1
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  image_processor/i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.828    image_processor/i_reg[28]_i_2_n_1
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.067 r  image_processor/i_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.804     8.871    image_processor/in5[31]
    SLICE_X63Y97         LUT2 (Prop_lut2_I1_O)        0.328     9.199 r  image_processor/i[31]_i_2/O
                         net (fo=1, routed)           0.000     9.199    image_processor/i[31]_i_2_n_1
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510    14.851    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[31]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.075    15.163    image_processor/i_reg[31]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 image_processor/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 2.062ns (55.208%)  route 1.673ns (44.792%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  image_processor/i_reg[1]/Q
                         net (fo=2, routed)           0.449     6.014    image_processor/i[1]
    SLICE_X63Y91         LUT2 (Prop_lut2_I0_O)        0.299     6.313 r  image_processor/next_state1_carry_i_1/O
                         net (fo=1, routed)           0.470     6.783    image_processor/next_state1_carry_i_1_n_1
    SLICE_X63Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.363 r  image_processor/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.363    image_processor/next_state1_carry_n_1
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  image_processor/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    image_processor/next_state1_carry__0_n_1
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.591 r  image_processor/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.591    image_processor/next_state1_carry__1_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.819 f  image_processor/next_state1_carry__2/CO[2]
                         net (fo=2, routed)           0.418     8.237    image_processor/next_state1_carry__2_n_2
    SLICE_X61Y96         LUT4 (Prop_lut4_I2_O)        0.308     8.545 r  image_processor/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.336     8.881    image_processor/FSM_onehot_state[1]_i_1_n_1
    SLICE_X60Y96         FDRE                                         r  image_processor/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.849    image_processor/clk_debug_OBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  image_processor/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)       -0.224    14.848    image_processor/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 image_processor/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 2.067ns (53.828%)  route 1.773ns (46.171%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  image_processor/i_reg[1]/Q
                         net (fo=2, routed)           0.449     6.014    image_processor/i[1]
    SLICE_X63Y91         LUT2 (Prop_lut2_I0_O)        0.299     6.313 r  image_processor/next_state1_carry_i_1/O
                         net (fo=1, routed)           0.470     6.783    image_processor/next_state1_carry_i_1_n_1
    SLICE_X63Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.363 r  image_processor/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.363    image_processor/next_state1_carry_n_1
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  image_processor/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    image_processor/next_state1_carry__0_n_1
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.591 r  image_processor/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.591    image_processor/next_state1_carry__1_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.819 r  image_processor/next_state1_carry__2/CO[2]
                         net (fo=2, routed)           0.418     8.237    image_processor/next_state1_carry__2_n_2
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.313     8.550 r  image_processor/FSM_onehot_state[3]_i_1/O
                         net (fo=2, routed)           0.436     8.986    image_processor/FSM_onehot_state[3]_i_1_n_1
    SLICE_X62Y96         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.509    14.850    image_processor/clk_debug_OBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)       -0.071    15.016    image_processor/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 image_processor/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.249ns (56.576%)  route 1.726ns (43.424%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  image_processor/i_reg[2]/Q
                         net (fo=3, routed)           0.869     6.470    image_processor/i[2]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.144 r  image_processor/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    image_processor/i_reg[4]_i_2_n_1
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  image_processor/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    image_processor/i_reg[8]_i_2_n_1
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  image_processor/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    image_processor/i_reg[12]_i_2_n_1
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  image_processor/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    image_processor/i_reg[16]_i_2_n_1
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  image_processor/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    image_processor/i_reg[20]_i_2_n_1
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  image_processor/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    image_processor/i_reg[24]_i_2_n_1
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.936 r  image_processor/i_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.858     8.794    image_processor/in5[25]
    SLICE_X63Y97         LUT2 (Prop_lut2_I1_O)        0.327     9.121 r  image_processor/i[25]_i_1/O
                         net (fo=1, routed)           0.000     9.121    image_processor/i[25]_i_1_n_1
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510    14.851    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[25]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.075    15.163    image_processor/i_reg[25]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 image_processor/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 2.361ns (59.840%)  route 1.585ns (40.160%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  image_processor/i_reg[2]/Q
                         net (fo=3, routed)           0.869     6.470    image_processor/i[2]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.144 r  image_processor/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    image_processor/i_reg[4]_i_2_n_1
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  image_processor/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    image_processor/i_reg[8]_i_2_n_1
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  image_processor/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    image_processor/i_reg[12]_i_2_n_1
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  image_processor/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    image_processor/i_reg[16]_i_2_n_1
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  image_processor/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    image_processor/i_reg[20]_i_2_n_1
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  image_processor/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    image_processor/i_reg[24]_i_2_n_1
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  image_processor/i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.828    image_processor/i_reg[28]_i_2_n_1
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.050 r  image_processor/i_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.716     8.766    image_processor/in5[29]
    SLICE_X63Y97         LUT2 (Prop_lut2_I1_O)        0.325     9.091 r  image_processor/i[29]_i_1/O
                         net (fo=1, routed)           0.000     9.091    image_processor/i[29]_i_1_n_1
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510    14.851    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[29]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.075    15.163    image_processor/i_reg[29]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 image_processor/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 2.223ns (57.043%)  route 1.674ns (42.957%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  image_processor/i_reg[2]/Q
                         net (fo=3, routed)           0.869     6.470    image_processor/i[2]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.144 r  image_processor/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    image_processor/i_reg[4]_i_2_n_1
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  image_processor/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    image_processor/i_reg[8]_i_2_n_1
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  image_processor/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    image_processor/i_reg[12]_i_2_n_1
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  image_processor/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    image_processor/i_reg[16]_i_2_n_1
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  image_processor/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    image_processor/i_reg[20]_i_2_n_1
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.934 r  image_processor/i_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.740    image_processor/in5[22]
    SLICE_X63Y97         LUT2 (Prop_lut2_I1_O)        0.303     9.043 r  image_processor/i[22]_i_1/O
                         net (fo=1, routed)           0.000     9.043    image_processor/i[22]_i_1_n_1
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510    14.851    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[22]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.029    15.117    image_processor/i_reg[22]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 image_processor/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 2.133ns (53.888%)  route 1.825ns (46.112%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  image_processor/i_reg[2]/Q
                         net (fo=3, routed)           0.869     6.470    image_processor/i[2]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.144 r  image_processor/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    image_processor/i_reg[4]_i_2_n_1
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  image_processor/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    image_processor/i_reg[8]_i_2_n_1
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  image_processor/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    image_processor/i_reg[12]_i_2_n_1
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  image_processor/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    image_processor/i_reg[16]_i_2_n_1
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  image_processor/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    image_processor/i_reg[20]_i_2_n_1
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.822 r  image_processor/i_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.957     8.779    image_processor/in5[21]
    SLICE_X64Y95         LUT2 (Prop_lut2_I1_O)        0.325     9.104 r  image_processor/i[21]_i_1/O
                         net (fo=1, routed)           0.000     9.104    image_processor/i[21]_i_1_n_1
    SLICE_X64Y95         FDRE                                         r  image_processor/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.509    14.850    image_processor/clk_debug_OBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  image_processor/i_reg[21]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.118    15.205    image_processor/i_reg[21]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 image_processor/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 2.348ns (60.027%)  route 1.564ns (39.973%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  image_processor/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  image_processor/i_reg[2]/Q
                         net (fo=3, routed)           0.869     6.470    image_processor/i[2]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.144 r  image_processor/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    image_processor/i_reg[4]_i_2_n_1
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  image_processor/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    image_processor/i_reg[8]_i_2_n_1
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  image_processor/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    image_processor/i_reg[12]_i_2_n_1
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  image_processor/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    image_processor/i_reg[16]_i_2_n_1
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  image_processor/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    image_processor/i_reg[20]_i_2_n_1
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  image_processor/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    image_processor/i_reg[24]_i_2_n_1
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.027 r  image_processor/i_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.695     8.722    image_processor/in5[28]
    SLICE_X63Y97         LUT2 (Prop_lut2_I1_O)        0.335     9.057 r  image_processor/i[28]_i_1/O
                         net (fo=1, routed)           0.000     9.057    image_processor/i[28]_i_1_n_1
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510    14.851    image_processor/clk_debug_OBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  image_processor/i_reg[28]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.075    15.163    image_processor/i_reg[28]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  6.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 image_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_processor/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.475    clk_debug_OBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  image_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  image_start_reg/Q
                         net (fo=3, routed)           0.078     1.694    image_processor/image_start
    SLICE_X60Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.739 r  image_processor/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.739    image_processor/FSM_onehot_state[0]_i_1_n_1
    SLICE_X60Y96         FDSE                                         r  image_processor/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.989    image_processor/clk_debug_OBUF_BUFG
    SLICE_X60Y96         FDSE                                         r  image_processor/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y96         FDSE (Hold_fdse_C_D)         0.120     1.608    image_processor/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_transmitter/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/TxD_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X65Y96         FDCE                                         r  uart_transmitter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_transmitter/counter_reg[0]/Q
                         net (fo=12, routed)          0.101     1.718    uart_transmitter/counter_reg_n_1_[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I2_O)        0.045     1.763 r  uart_transmitter/TxD_i_2/O
                         net (fo=1, routed)           0.000     1.763    uart_transmitter/TxD_i_2_n_1
    SLICE_X64Y96         FDRE                                         r  uart_transmitter/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.991    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  uart_transmitter/TxD_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.121     1.610    uart_transmitter/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_transmitter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X65Y94         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  uart_transmitter/FSM_onehot_state_reg[2]/Q
                         net (fo=16, routed)          0.121     1.739    uart_transmitter/FSM_onehot_state_reg_n_1_[2]
    SLICE_X64Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.784 r  uart_transmitter/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    uart_transmitter/FSM_onehot_state[0]_i_1__0_n_1
    SLICE_X64Y94         FDPE                                         r  uart_transmitter/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.991    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X64Y94         FDPE                                         r  uart_transmitter/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y94         FDPE (Hold_fdpe_C_D)         0.120     1.609    uart_transmitter/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_receiver/pulsecount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/pulsecount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.475    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y96         FDCE                                         r  uart_receiver/pulsecount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  uart_receiver/pulsecount_reg[0]/Q
                         net (fo=6, routed)           0.130     1.746    uart_receiver/pulsecount[0]
    SLICE_X59Y96         LUT5 (Prop_lut5_I1_O)        0.048     1.794 r  uart_receiver/pulsecount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    uart_receiver/pulsecount[3]_i_1_n_1
    SLICE_X59Y96         FDCE                                         r  uart_receiver/pulsecount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.989    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y96         FDCE                                         r  uart_receiver/pulsecount_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y96         FDCE (Hold_fdce_C_D)         0.107     1.595    uart_receiver/pulsecount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_receiver/pulsecount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/pulsecount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.475    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y96         FDCE                                         r  uart_receiver/pulsecount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  uart_receiver/pulsecount_reg[0]/Q
                         net (fo=6, routed)           0.130     1.746    uart_receiver/pulsecount[0]
    SLICE_X59Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.791 r  uart_receiver/pulsecount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    uart_receiver/pulsecount[1]_i_1_n_1
    SLICE_X59Y96         FDCE                                         r  uart_receiver/pulsecount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.989    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y96         FDCE                                         r  uart_receiver/pulsecount_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y96         FDCE (Hold_fdce_C_D)         0.091     1.579    uart_receiver/pulsecount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_receiver/pulsecount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/pulsecount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.475    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X58Y96         FDCE                                         r  uart_receiver/pulsecount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  uart_receiver/pulsecount_reg[0]/Q
                         net (fo=6, routed)           0.131     1.747    uart_receiver/pulsecount[0]
    SLICE_X59Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  uart_receiver/pulsecount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.792    uart_receiver/pulsecount[4]_i_2_n_1
    SLICE_X59Y96         FDCE                                         r  uart_receiver/pulsecount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.989    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y96         FDCE                                         r  uart_receiver/pulsecount_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y96         FDCE (Hold_fdce_C_D)         0.092     1.580    uart_receiver/pulsecount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_receiver/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/uart_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.225%)  route 0.163ns (46.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  uart_receiver/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.163     1.781    uart_receiver/FSM_onehot_state_reg_n_1_[0]
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  uart_receiver/uart_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.826    uart_receiver/uart_pulse_i_1_n_1
    SLICE_X60Y97         FDCE                                         r  uart_receiver/uart_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_receiver/uart_pulse_reg/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y97         FDCE (Hold_fdce_C_D)         0.120     1.612    uart_receiver/uart_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart_transmitter/rightshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/rightshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.477    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X65Y97         FDRE                                         r  uart_transmitter/rightshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uart_transmitter/rightshiftreg_reg[4]/Q
                         net (fo=1, routed)           0.139     1.757    uart_transmitter/rightshiftreg[4]
    SLICE_X65Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.802 r  uart_transmitter/rightshiftreg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    uart_transmitter/rightshiftreg__0[3]
    SLICE_X65Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.864     1.992    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X65Y98         FDRE                                         r  uart_transmitter/rightshiftreg_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X65Y98         FDRE (Hold_fdre_C_D)         0.092     1.585    uart_transmitter/rightshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_to_transmit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.330%)  route 0.179ns (48.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    clk_debug_OBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  state_reg[1]/Q
                         net (fo=11, routed)          0.179     1.796    state[1]
    SLICE_X64Y97         LUT4 (Prop_lut4_I2_O)        0.048     1.844 r  data_to_transmit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    data_to_transmit[2]_i_1_n_1
    SLICE_X64Y97         FDRE                                         r  data_to_transmit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.864     1.992    clk_debug_OBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  data_to_transmit_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.131     1.624    data_to_transmit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_transmitter/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X64Y94         FDPE                                         r  uart_transmitter/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDPE (Prop_fdpe_C_Q)         0.164     1.640 f  uart_transmitter/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.115     1.756    uart_transmitter/state[0]
    SLICE_X65Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  uart_transmitter/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    uart_transmitter/FSM_onehot_state[2]_i_1_n_1
    SLICE_X65Y94         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.991    uart_transmitter/clk_debug_OBUF_BUFG
    SLICE_X65Y94         FDCE                                         r  uart_transmitter/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.091     1.580    uart_transmitter/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y92   RxData_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y92   RxData_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y92   RxData_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y92   RxData_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   RxData_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   RxData_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   RxData_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   RxData_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y97   data_to_transmit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   RxData_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   RxData_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   RxData_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   RxData_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   RxData_reg[7]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.676ns  (logic 1.580ns (27.841%)  route 4.096ns (72.159%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.716     5.172    uart_receiver/RxD_IBUF
    SLICE_X58Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.296 r  uart_receiver/FSM_onehot_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     5.676    uart_receiver/FSM_onehot_nextstate_reg[1]_i_1_n_1
    SLICE_X58Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.609ns  (logic 1.580ns (28.171%)  route 4.029ns (71.829%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.369     4.825    uart_receiver/RxD_IBUF
    SLICE_X58Y98         LUT4 (Prop_lut4_I2_O)        0.124     4.949 r  uart_receiver/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.660     5.609    uart_receiver/FSM_onehot_nextstate_reg[3]_i_1_n_1
    SLICE_X58Y97         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.089ns  (logic 1.580ns (31.048%)  route 3.509ns (68.952%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.509     4.965    uart_receiver/RxD_IBUF
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.124     5.089 r  uart_receiver/FSM_onehot_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.089    uart_receiver/FSM_onehot_nextstate_reg[2]_i_1_n_1
    SLICE_X58Y97         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 1.606ns (32.283%)  route 3.369ns (67.717%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.369     4.825    uart_receiver/RxD_IBUF
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.150     4.975 r  uart_receiver/FSM_onehot_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.975    uart_receiver/FSM_onehot_nextstate_reg[0]_i_1_n_1
    SLICE_X58Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.924ns  (logic 1.456ns (37.112%)  route 2.468ns (62.888%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          2.468     3.924    reset_IBUF
    SLICE_X63Y96         LDCE                                         f  nextstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.924ns  (logic 1.456ns (37.112%)  route 2.468ns (62.888%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          2.468     3.924    reset_IBUF
    SLICE_X63Y96         LDCE                                         f  nextstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.924ns  (logic 1.456ns (37.112%)  route 2.468ns (62.888%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          2.468     3.924    reset_IBUF
    SLICE_X63Y96         LDCE                                         f  nextstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.224ns (17.973%)  route 1.024ns (82.027%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=87, routed)          1.024     1.248    reset_IBUF
    SLICE_X63Y96         LDCE                                         f  nextstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.224ns (17.973%)  route 1.024ns (82.027%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=87, routed)          1.024     1.248    reset_IBUF
    SLICE_X63Y96         LDCE                                         f  nextstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nextstate_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.224ns (17.973%)  route 1.024ns (82.027%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=87, routed)          1.024     1.248    reset_IBUF
    SLICE_X63Y96         LDCE                                         f  nextstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 0.266ns (14.955%)  route 1.514ns (85.045%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           1.514     1.739    uart_receiver/RxD_IBUF
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.042     1.781 r  uart_receiver/FSM_onehot_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    uart_receiver/FSM_onehot_nextstate_reg[0]_i_1_n_1
    SLICE_X58Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 0.269ns (14.662%)  route 1.567ns (85.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           1.567     1.792    uart_receiver/RxD_IBUF
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.837 r  uart_receiver/FSM_onehot_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart_receiver/FSM_onehot_nextstate_reg[2]_i_1_n_1
    SLICE_X58Y97         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 0.269ns (13.339%)  route 1.750ns (86.661%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RxD_IBUF_inst/O
                         net (fo=4, routed)           1.633     1.857    uart_receiver/RxD_IBUF
    SLICE_X58Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.902 r  uart_receiver/FSM_onehot_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     2.019    uart_receiver/FSM_onehot_nextstate_reg[1]_i_1_n_1
    SLICE_X58Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 0.269ns (12.717%)  route 1.848ns (87.283%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RxD_IBUF_inst/O
                         net (fo=4, routed)           1.514     1.739    uart_receiver/RxD_IBUF
    SLICE_X58Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.784 r  uart_receiver/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.334     2.117    uart_receiver/FSM_onehot_nextstate_reg[3]_i_1_n_1
    SLICE_X58Y97         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxData_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.023ns  (logic 3.970ns (39.614%)  route 6.052ns (60.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           6.052    11.654    RxData_reg[7]_lopt_replica_2_1
    U15                  OBUF (Prop_obuf_I_O)         3.514    15.169 r  RxData_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.169    RxData[5]
    U15                                                               r  RxData[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 3.961ns (40.361%)  route 5.853ns (59.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.624     5.145    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  RxData_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.853    11.453    RxData_reg[3]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.958 r  RxData_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.958    RxData[0]
    U16                                                               r  RxData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 5.044ns (50.739%)  route 4.897ns (49.261%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          2.931    11.452    clk_debug_OBUF_BUFG
    G2                   OBUF (Prop_obuf_I_O)         3.490    14.942 f  clk_debug_OBUF_inst/O
                         net (fo=0)                   0.000    14.942    clk_debug
    G2                                                                f  clk_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 3.957ns (41.379%)  route 5.605ns (58.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]/Q
                         net (fo=1, routed)           5.605    11.207    RxData_OBUF[4]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.708 r  RxData_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.708    RxData[7]
    V14                                                               r  RxData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.406ns  (logic 3.965ns (42.149%)  route 5.442ns (57.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.442    11.044    RxData_reg[7]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.552 r  RxData_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.552    RxData[4]
    W18                                                               r  RxData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.370ns  (logic 3.962ns (42.285%)  route 5.408ns (57.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RxData_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           5.408    11.010    RxData_reg[7]_lopt_replica_3_1
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.516 r  RxData_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.516    RxData[6]
    U14                                                               r  RxData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 3.965ns (44.067%)  route 5.033ns (55.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.624     5.145    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  RxData_reg[3]/Q
                         net (fo=1, routed)           5.033    10.634    RxData_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.143 r  RxData_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.143    RxData[3]
    V19                                                               r  RxData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 3.957ns (44.716%)  route 4.892ns (55.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.624     5.145    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  RxData_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           4.892    10.493    RxData_reg[3]_lopt_replica_3_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.994 r  RxData_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.994    RxData[2]
    U19                                                               r  RxData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxData_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.430ns  (logic 3.986ns (47.278%)  route 4.445ns (52.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.624     5.145    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  RxData_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           4.445    10.046    RxData_reg[3]_lopt_replica_2_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.575 r  RxData_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.575    RxData[1]
    E19                                                               r  RxData[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.008ns  (logic 4.026ns (67.008%)  route 1.982ns (32.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.627     5.148    clk_debug_OBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  transmit_reg/Q
                         net (fo=4, routed)           1.982     7.648    transmit_debug_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508    11.156 r  transmit_debug_OBUF_inst/O
                         net (fo=0)                   0.000    11.156    transmit_debug
    J2                                                                r  transmit_debug (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.511%)  route 0.094ns (33.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y97         FDPE                                         r  uart_receiver/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  uart_receiver/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.094     1.711    uart_receiver/FSM_onehot_state_reg_n_1_[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.045     1.756 r  uart_receiver/FSM_onehot_nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.756    uart_receiver/FSM_onehot_nextstate_reg[2]_i_1_n_1
    SLICE_X58Y97         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.801%)  route 0.249ns (57.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_receiver/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.132     1.749    uart_receiver/FSM_onehot_state_reg_n_1_[1]
    SLICE_X58Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.794 r  uart_receiver/FSM_onehot_nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     1.911    uart_receiver/FSM_onehot_nextstate_reg[1]_i_1_n_1
    SLICE_X58Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/bitcounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.775%)  route 0.306ns (62.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y98         FDCE                                         r  uart_receiver/bitcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_receiver/bitcounter_reg[1]/Q
                         net (fo=5, routed)           0.136     1.754    uart_receiver/bitcounter[1]
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  uart_receiver/FSM_onehot_nextstate_reg[4]_i_1/O
                         net (fo=1, routed)           0.170     1.969    uart_receiver/FSM_onehot_nextstate_reg[4]_i_1_n_1
    SLICE_X58Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.186ns (35.238%)  route 0.342ns (64.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_receiver/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.156     1.774    uart_receiver/FSM_onehot_state_reg_n_1_[0]
    SLICE_X61Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  uart_receiver/nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.185     2.004    nextstate__0[0]
    SLICE_X63Y96         LDCE                                         r  nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.187ns (34.281%)  route 0.358ns (65.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    image_processor/clk_debug_OBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  image_processor/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.202     1.819    image_processor/Q[0]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.046     1.865 r  image_processor/nextstate_reg[2]_i_1/O
                         net (fo=1, routed)           0.157     2.022    nextstate__0[2]
    SLICE_X63Y96         LDCE                                         r  nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.186ns (32.800%)  route 0.381ns (67.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    image_processor/clk_debug_OBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  image_processor/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  image_processor/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.202     1.819    image_processor/Q[0]
    SLICE_X64Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.864 r  image_processor/nextstate_reg[1]_i_1/O
                         net (fo=1, routed)           0.179     2.043    nextstate__0[1]
    SLICE_X63Y96         LDCE                                         r  nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/uart_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.209ns (33.870%)  route 0.408ns (66.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_receiver/uart_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  uart_receiver/uart_pulse_reg/Q
                         net (fo=10, routed)          0.232     1.872    uart_receiver/uart_pulse_reg_n_1
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.917 r  uart_receiver/FSM_onehot_nextstate_reg[5]_i_1/O
                         net (fo=1, routed)           0.176     2.093    uart_receiver/FSM_onehot_nextstate_reg[5]_i_1_n_1
    SLICE_X58Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/uart_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.209ns (28.727%)  route 0.519ns (71.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_receiver/uart_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  uart_receiver/uart_pulse_reg/Q
                         net (fo=10, routed)          0.185     1.825    uart_receiver/uart_pulse_reg_n_1
    SLICE_X58Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.870 r  uart_receiver/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.334     2.204    uart_receiver/FSM_onehot_nextstate_reg[3]_i_1_n_1
    SLICE_X58Y97         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/FSM_onehot_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.226ns (30.430%)  route 0.517ns (69.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.476    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDCE (Prop_fdce_C_Q)         0.128     1.604 r  uart_receiver/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.517     2.121    uart_receiver/FSM_onehot_state_reg_n_1_[4]
    SLICE_X58Y98         LUT2 (Prop_lut2_I0_O)        0.098     2.219 r  uart_receiver/FSM_onehot_nextstate_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    uart_receiver/FSM_onehot_nextstate_reg[0]_i_1_n_1
    SLICE_X58Y98         LDCE                                         r  uart_receiver/FSM_onehot_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.444ns (51.116%)  route 1.381ns (48.884%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.749     1.633    clk_debug_OBUF_BUFG
    G2                   OBUF (Prop_obuf_I_O)         1.191     2.824 r  clk_debug_OBUF_inst/O
                         net (fo=0)                   0.000     2.824    clk_debug
    G2                                                                r  clk_debug (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.993ns  (logic 1.606ns (26.801%)  route 4.387ns (73.199%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          3.063     4.519    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.150     4.669 r  RxData[3]_i_1/O
                         net (fo=4, routed)           1.324     5.993    RxData[3]_i_1_n_1
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.507     4.848    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.606ns (27.703%)  route 4.192ns (72.297%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          3.063     4.519    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.150     4.669 r  RxData[3]_i_1/O
                         net (fo=4, routed)           1.129     5.798    RxData[3]_i_1_n_1
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.507     4.848    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.597ns  (logic 1.606ns (28.696%)  route 3.991ns (71.304%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          3.063     4.519    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.150     4.669 r  RxData[3]_i_1/O
                         net (fo=4, routed)           0.928     5.597    RxData[3]_i_1_n_1
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.507     4.848    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.481ns  (logic 1.580ns (28.830%)  route 3.901ns (71.170%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          2.896     4.353    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.477 r  RxData[7]_i_1/O
                         net (fo=8, routed)           1.004     5.481    RxData[7]_i_1_n_1
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.507     4.848    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.481ns  (logic 1.580ns (28.830%)  route 3.901ns (71.170%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          2.896     4.353    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.477 r  RxData[7]_i_1/O
                         net (fo=8, routed)           1.004     5.481    RxData[7]_i_1_n_1
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.507     4.848    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]_lopt_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.481ns  (logic 1.580ns (28.830%)  route 3.901ns (71.170%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          2.896     4.353    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.477 r  RxData[7]_i_1/O
                         net (fo=8, routed)           1.004     5.481    RxData[7]_i_1_n_1
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.507     4.848    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]_lopt_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.481ns  (logic 1.580ns (28.830%)  route 3.901ns (71.170%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          2.896     4.353    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.477 r  RxData[7]_i_1/O
                         net (fo=8, routed)           1.004     5.481    RxData[7]_i_1_n_1
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.507     4.848    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.459ns  (logic 1.580ns (28.946%)  route 3.879ns (71.054%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          3.063     4.519    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  RxData[7]_i_2/O
                         net (fo=4, routed)           0.816     5.459    RxData[7]_i_2_n_1
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508     4.849    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.400ns  (logic 1.606ns (29.746%)  route 3.793ns (70.254%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          3.063     4.519    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.150     4.669 r  RxData[3]_i_1/O
                         net (fo=4, routed)           0.731     5.400    RxData[3]_i_1_n_1
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.507     4.848    clk_debug_OBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  RxData_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RxData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.341ns  (logic 1.580ns (29.585%)  route 3.761ns (70.415%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          2.896     4.353    reset_IBUF
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.477 r  RxData[7]_i_1/O
                         net (fo=8, routed)           0.865     5.341    RxData[7]_i_1_n_1
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508     4.849    clk_debug_OBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  RxData_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[3]/G
    SLICE_X58Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[3]/Q
                         net (fo=1, routed)           0.112     0.270    uart_receiver/FSM_onehot_nextstate_reg_n_1_[3]
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.158ns (56.887%)  route 0.120ns (43.113%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[2]/G
    SLICE_X58Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[2]/Q
                         net (fo=1, routed)           0.120     0.278    uart_receiver/FSM_onehot_nextstate_reg_n_1_[2]
    SLICE_X59Y97         FDPE                                         r  uart_receiver/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y97         FDPE                                         r  uart_receiver/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.231ns (70.241%)  route 0.098ns (29.759%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         LDCE                         0.000     0.000 r  nextstate_reg[0]/G
    SLICE_X63Y96         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  nextstate_reg[0]/Q
                         net (fo=1, routed)           0.098     0.329    nextstate[0]
    SLICE_X62Y96         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.991    clk_debug_OBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.158ns (47.720%)  route 0.173ns (52.280%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[5]/G
    SLICE_X58Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[5]/Q
                         net (fo=1, routed)           0.173     0.331    uart_receiver/FSM_onehot_nextstate_reg_n_1_[5]
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.158ns (43.937%)  route 0.202ns (56.063%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[4]/G
    SLICE_X58Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_receiver/FSM_onehot_nextstate_reg[4]/Q
                         net (fo=1, routed)           0.202     0.360    uart_receiver/FSM_onehot_nextstate_reg_n_1_[4]
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  uart_receiver/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.231ns (62.754%)  route 0.137ns (37.246%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         LDCE                         0.000     0.000 r  nextstate_reg[2]/G
    SLICE_X63Y96         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  nextstate_reg[2]/Q
                         net (fo=1, routed)           0.137     0.368    nextstate[2]
    SLICE_X62Y96         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.991    clk_debug_OBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.231ns (60.191%)  route 0.153ns (39.809%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         LDCE                         0.000     0.000 r  nextstate_reg[1]/G
    SLICE_X63Y96         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  nextstate_reg[1]/Q
                         net (fo=1, routed)           0.153     0.384    nextstate[1]
    SLICE_X62Y96         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.991    clk_debug_OBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.203ns (50.174%)  route 0.202ns (49.826%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[1]/G
    SLICE_X58Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  uart_receiver/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=6, routed)           0.202     0.360    uart_receiver/oversample_counter
    SLICE_X61Y97         LUT4 (Prop_lut4_I2_O)        0.045     0.405 r  uart_receiver/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.405    uart_receiver/counter[0]_i_1__0_n_1
    SLICE_X61Y97         FDCE                                         r  uart_receiver/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  uart_receiver/counter_reg[0]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.204ns (50.297%)  route 0.202ns (49.703%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[1]/G
    SLICE_X58Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  uart_receiver/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=6, routed)           0.202     0.360    uart_receiver/oversample_counter
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.046     0.406 r  uart_receiver/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    uart_receiver/counter[1]_i_1_n_1
    SLICE_X61Y97         FDCE                                         r  uart_receiver/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  uart_receiver/counter_reg[1]/C

Slack:                    inf
  Source:                 uart_receiver/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_receiver/uart_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.203ns (49.562%)  route 0.207ns (50.438%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         LDCE                         0.000     0.000 r  uart_receiver/FSM_onehot_nextstate_reg[1]/G
    SLICE_X58Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  uart_receiver/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=6, routed)           0.207     0.365    uart_receiver/oversample_counter
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.410 r  uart_receiver/uart_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.410    uart_receiver/uart_pulse_i_1_n_1
    SLICE_X60Y97         FDCE                                         r  uart_receiver/uart_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.990    uart_receiver/clk_debug_OBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  uart_receiver/uart_pulse_reg/C





