Command: vlogan +v2k -work WORK_LIB -l /home/ICer/my_ic/project/wild_fire_old/vcs/work/log_file/analysis.log \
+define+SIMULATION_EN -sverilog -f /home/ICer/my_ic/project/wild_fire_old/vcs/work/vcs_all_file.list \
+define+FSDB
                         Chronologic VCS (TM)
           Version O-2018.09-1 -- Sat Jan 13 23:31:22 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/tb/000.my_m0_0macro/M0_tb.sv'
Parsing included file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/define_macro.v'.
Back to file '/home/ICer/my_ic/project/wild_fire_old/src/tb/000.my_m0_0macro/M0_tb.sv'.
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/glbl/glbl.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/glbl/fsdb.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/define_macro.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/uart_tx.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/uart_rx.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/prescaler.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/key_filter.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/fifo.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/CORTEXM0DS.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/cortexm0ds_logic.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/AHBUART.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/AHBTIMER.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/AHBMUX.v'
Parsing design file '/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/AHBLITE_SYS.v'

Error-[SFCOR] Source file cannot be opened
  Source file 
  "/home/ICer/my_ic/project/wild_fire/src/rtl/000.my_m0_0macro/define_macro.v"
  cannot be opened for reading due to 'No such file or directory'.
  Please fix above issue and compile again.
  "/home/ICer/my_ic/project/wild_fire_old/src/rtl/000.my_m0_0macro/M0_SYS/AHBLITE_SYS.v",
  36
  Source info: `include 
  "/home/ICer/my_ic/project/wild_fire/src/rtl/000.my_m0_0macro/define_macro.v"
  

1 error
CPU time: .214 seconds to compile
