Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 21 09:32:36 2019
| Host         : DESKTOP-AQ4SL22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MipsIO_Top_timing_summary_routed.rpt -pb MipsIO_Top_timing_summary_routed.pb -rpx MipsIO_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : MipsIO_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.800        0.000                      0                 2266        0.015        0.000                      0                 2266        3.750        0.000                       0                   500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.800        0.000                      0                 2266        0.015        0.000                      0                 2266        3.750        0.000                       0                   500  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MD/io/status_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.704ns (19.125%)  route 2.977ns (80.875%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.647     5.250    MipsIO/c/MD/CLK
    SLICE_X13Y99         FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.456     5.706 r  MipsIO/c/MD/FSM_onehot_state_reg[3]/Q
                         net (fo=49, routed)          1.364     7.070    MipsIO/dp/alureg/q_reg[3]_2[0]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.124     7.194 r  MipsIO/dp/alureg/RAM_reg_0_255_0_0_i_8/O
                         net (fo=132, routed)         1.085     8.279    MipsIO/dp/alureg/A[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.124     8.403 r  MipsIO/dp/alureg/status[0]_i_1/O
                         net (fo=1, routed)           0.528     8.931    MD/io/SR[0]
    SLICE_X3Y102         FDRE                                         r  MD/io/status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.590    10.012    MD/io/clk
    SLICE_X3Y102         FDRE                                         r  MD/io/status_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.192    
                         clock uncertainty           -0.035    10.157    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.426     9.731    MD/io/status_reg[0]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.867ns (32.299%)  route 6.009ns (67.701%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.631     5.233    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  MipsIO/c/MD/FSM_onehot_state_reg[11]/Q
                         net (fo=66, routed)          0.844     6.595    MipsIO/c/MD/Q[8]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.719 r  MipsIO/c/MD/i__carry_i_13/O
                         net (fo=66, routed)          0.807     7.527    MipsIO/dp/instrreg/i__carry_i_6
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  MipsIO/dp/instrreg/i__carry_i_11/O
                         net (fo=4, routed)           0.812     8.462    MipsIO/dp/instrreg/srcb[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     8.586 r  MipsIO/dp/instrreg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.586    MipsIO/dp/alu/q[0]_i_3_1[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.984 r  MipsIO/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    MipsIO/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  MipsIO/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.098    MipsIO/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  MipsIO/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     9.213    MipsIO/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  MipsIO/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.327    MipsIO/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  MipsIO/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.441    MipsIO/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  MipsIO/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.555    MipsIO/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 f  MipsIO/dp/alu/result0_inferred__4/i__carry__5/O[1]
                         net (fo=1, routed)           0.442    10.331    MipsIO/c/MD/q_reg[27][1]
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.303    10.634 f  MipsIO/c/MD/q[25]_i_3/O
                         net (fo=2, routed)           0.829    11.464    MipsIO/c/MD/q[25]_i_3_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.588 r  MipsIO/c/MD/q[31]_i_11/O
                         net (fo=1, routed)           0.641    12.229    MipsIO/c/MD/q[31]_i_11_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  MipsIO/c/MD/q[31]_i_4/O
                         net (fo=1, routed)           0.695    13.047    MipsIO/c/MD/q[31]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MipsIO/c/MD/q[31]_i_1__1/O
                         net (fo=32, routed)          0.938    14.110    MipsIO/dp/pcreg/E[0]
    SLICE_X9Y106         FDCE                                         r  MipsIO/dp/pcreg/q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.508    14.930    MipsIO/dp/pcreg/CLK
    SLICE_X9Y106         FDCE                                         r  MipsIO/dp/pcreg/q_reg[29]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y106         FDCE (Setup_fdce_C_CE)      -0.205    14.949    MipsIO/dp/pcreg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.110    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 2.867ns (32.634%)  route 5.918ns (67.366%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.631     5.233    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  MipsIO/c/MD/FSM_onehot_state_reg[11]/Q
                         net (fo=66, routed)          0.844     6.595    MipsIO/c/MD/Q[8]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.719 r  MipsIO/c/MD/i__carry_i_13/O
                         net (fo=66, routed)          0.807     7.527    MipsIO/dp/instrreg/i__carry_i_6
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  MipsIO/dp/instrreg/i__carry_i_11/O
                         net (fo=4, routed)           0.812     8.462    MipsIO/dp/instrreg/srcb[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     8.586 r  MipsIO/dp/instrreg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.586    MipsIO/dp/alu/q[0]_i_3_1[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.984 r  MipsIO/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    MipsIO/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  MipsIO/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.098    MipsIO/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  MipsIO/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     9.213    MipsIO/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  MipsIO/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.327    MipsIO/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  MipsIO/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.441    MipsIO/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  MipsIO/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.555    MipsIO/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 f  MipsIO/dp/alu/result0_inferred__4/i__carry__5/O[1]
                         net (fo=1, routed)           0.442    10.331    MipsIO/c/MD/q_reg[27][1]
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.303    10.634 f  MipsIO/c/MD/q[25]_i_3/O
                         net (fo=2, routed)           0.829    11.464    MipsIO/c/MD/q[25]_i_3_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.588 r  MipsIO/c/MD/q[31]_i_11/O
                         net (fo=1, routed)           0.641    12.229    MipsIO/c/MD/q[31]_i_11_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  MipsIO/c/MD/q[31]_i_4/O
                         net (fo=1, routed)           0.695    13.047    MipsIO/c/MD/q[31]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MipsIO/c/MD/q[31]_i_1__1/O
                         net (fo=32, routed)          0.847    14.019    MipsIO/dp/pcreg/E[0]
    SLICE_X9Y95          FDCE                                         r  MipsIO/dp/pcreg/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.524    14.947    MipsIO/dp/pcreg/CLK
    SLICE_X9Y95          FDCE                                         r  MipsIO/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y95          FDCE (Setup_fdce_C_CE)      -0.205    14.886    MipsIO/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 2.867ns (32.634%)  route 5.918ns (67.366%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.631     5.233    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  MipsIO/c/MD/FSM_onehot_state_reg[11]/Q
                         net (fo=66, routed)          0.844     6.595    MipsIO/c/MD/Q[8]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.719 r  MipsIO/c/MD/i__carry_i_13/O
                         net (fo=66, routed)          0.807     7.527    MipsIO/dp/instrreg/i__carry_i_6
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  MipsIO/dp/instrreg/i__carry_i_11/O
                         net (fo=4, routed)           0.812     8.462    MipsIO/dp/instrreg/srcb[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     8.586 r  MipsIO/dp/instrreg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.586    MipsIO/dp/alu/q[0]_i_3_1[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.984 r  MipsIO/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    MipsIO/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  MipsIO/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.098    MipsIO/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  MipsIO/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     9.213    MipsIO/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  MipsIO/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.327    MipsIO/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  MipsIO/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.441    MipsIO/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  MipsIO/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.555    MipsIO/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 f  MipsIO/dp/alu/result0_inferred__4/i__carry__5/O[1]
                         net (fo=1, routed)           0.442    10.331    MipsIO/c/MD/q_reg[27][1]
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.303    10.634 f  MipsIO/c/MD/q[25]_i_3/O
                         net (fo=2, routed)           0.829    11.464    MipsIO/c/MD/q[25]_i_3_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.588 r  MipsIO/c/MD/q[31]_i_11/O
                         net (fo=1, routed)           0.641    12.229    MipsIO/c/MD/q[31]_i_11_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  MipsIO/c/MD/q[31]_i_4/O
                         net (fo=1, routed)           0.695    13.047    MipsIO/c/MD/q[31]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MipsIO/c/MD/q[31]_i_1__1/O
                         net (fo=32, routed)          0.847    14.019    MipsIO/dp/pcreg/E[0]
    SLICE_X9Y95          FDCE                                         r  MipsIO/dp/pcreg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.524    14.947    MipsIO/dp/pcreg/CLK
    SLICE_X9Y95          FDCE                                         r  MipsIO/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y95          FDCE (Setup_fdce_C_CE)      -0.205    14.886    MipsIO/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 2.867ns (32.818%)  route 5.869ns (67.182%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.631     5.233    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  MipsIO/c/MD/FSM_onehot_state_reg[11]/Q
                         net (fo=66, routed)          0.844     6.595    MipsIO/c/MD/Q[8]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.719 r  MipsIO/c/MD/i__carry_i_13/O
                         net (fo=66, routed)          0.807     7.527    MipsIO/dp/instrreg/i__carry_i_6
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  MipsIO/dp/instrreg/i__carry_i_11/O
                         net (fo=4, routed)           0.812     8.462    MipsIO/dp/instrreg/srcb[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     8.586 r  MipsIO/dp/instrreg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.586    MipsIO/dp/alu/q[0]_i_3_1[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.984 r  MipsIO/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    MipsIO/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  MipsIO/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.098    MipsIO/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  MipsIO/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     9.213    MipsIO/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  MipsIO/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.327    MipsIO/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  MipsIO/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.441    MipsIO/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  MipsIO/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.555    MipsIO/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 f  MipsIO/dp/alu/result0_inferred__4/i__carry__5/O[1]
                         net (fo=1, routed)           0.442    10.331    MipsIO/c/MD/q_reg[27][1]
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.303    10.634 f  MipsIO/c/MD/q[25]_i_3/O
                         net (fo=2, routed)           0.829    11.464    MipsIO/c/MD/q[25]_i_3_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.588 r  MipsIO/c/MD/q[31]_i_11/O
                         net (fo=1, routed)           0.641    12.229    MipsIO/c/MD/q[31]_i_11_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  MipsIO/c/MD/q[31]_i_4/O
                         net (fo=1, routed)           0.695    13.047    MipsIO/c/MD/q[31]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MipsIO/c/MD/q[31]_i_1__1/O
                         net (fo=32, routed)          0.798    13.969    MipsIO/dp/pcreg/E[0]
    SLICE_X9Y96          FDCE                                         r  MipsIO/dp/pcreg/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.524    14.947    MipsIO/dp/pcreg/CLK
    SLICE_X9Y96          FDCE                                         r  MipsIO/dp/pcreg/q_reg[13]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y96          FDCE (Setup_fdce_C_CE)      -0.205    14.886    MipsIO/dp/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 2.867ns (32.818%)  route 5.869ns (67.182%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.631     5.233    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  MipsIO/c/MD/FSM_onehot_state_reg[11]/Q
                         net (fo=66, routed)          0.844     6.595    MipsIO/c/MD/Q[8]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.719 r  MipsIO/c/MD/i__carry_i_13/O
                         net (fo=66, routed)          0.807     7.527    MipsIO/dp/instrreg/i__carry_i_6
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  MipsIO/dp/instrreg/i__carry_i_11/O
                         net (fo=4, routed)           0.812     8.462    MipsIO/dp/instrreg/srcb[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     8.586 r  MipsIO/dp/instrreg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.586    MipsIO/dp/alu/q[0]_i_3_1[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.984 r  MipsIO/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    MipsIO/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  MipsIO/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.098    MipsIO/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  MipsIO/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     9.213    MipsIO/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  MipsIO/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.327    MipsIO/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  MipsIO/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.441    MipsIO/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  MipsIO/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.555    MipsIO/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 f  MipsIO/dp/alu/result0_inferred__4/i__carry__5/O[1]
                         net (fo=1, routed)           0.442    10.331    MipsIO/c/MD/q_reg[27][1]
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.303    10.634 f  MipsIO/c/MD/q[25]_i_3/O
                         net (fo=2, routed)           0.829    11.464    MipsIO/c/MD/q[25]_i_3_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.588 r  MipsIO/c/MD/q[31]_i_11/O
                         net (fo=1, routed)           0.641    12.229    MipsIO/c/MD/q[31]_i_11_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  MipsIO/c/MD/q[31]_i_4/O
                         net (fo=1, routed)           0.695    13.047    MipsIO/c/MD/q[31]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MipsIO/c/MD/q[31]_i_1__1/O
                         net (fo=32, routed)          0.798    13.969    MipsIO/dp/pcreg/E[0]
    SLICE_X9Y96          FDCE                                         r  MipsIO/dp/pcreg/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.524    14.947    MipsIO/dp/pcreg/CLK
    SLICE_X9Y96          FDCE                                         r  MipsIO/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y96          FDCE (Setup_fdce_C_CE)      -0.205    14.886    MipsIO/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 2.867ns (32.818%)  route 5.869ns (67.182%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.631     5.233    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  MipsIO/c/MD/FSM_onehot_state_reg[11]/Q
                         net (fo=66, routed)          0.844     6.595    MipsIO/c/MD/Q[8]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.719 r  MipsIO/c/MD/i__carry_i_13/O
                         net (fo=66, routed)          0.807     7.527    MipsIO/dp/instrreg/i__carry_i_6
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  MipsIO/dp/instrreg/i__carry_i_11/O
                         net (fo=4, routed)           0.812     8.462    MipsIO/dp/instrreg/srcb[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     8.586 r  MipsIO/dp/instrreg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.586    MipsIO/dp/alu/q[0]_i_3_1[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.984 r  MipsIO/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    MipsIO/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  MipsIO/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.098    MipsIO/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  MipsIO/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     9.213    MipsIO/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  MipsIO/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.327    MipsIO/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  MipsIO/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.441    MipsIO/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  MipsIO/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.555    MipsIO/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 f  MipsIO/dp/alu/result0_inferred__4/i__carry__5/O[1]
                         net (fo=1, routed)           0.442    10.331    MipsIO/c/MD/q_reg[27][1]
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.303    10.634 f  MipsIO/c/MD/q[25]_i_3/O
                         net (fo=2, routed)           0.829    11.464    MipsIO/c/MD/q[25]_i_3_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.588 r  MipsIO/c/MD/q[31]_i_11/O
                         net (fo=1, routed)           0.641    12.229    MipsIO/c/MD/q[31]_i_11_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  MipsIO/c/MD/q[31]_i_4/O
                         net (fo=1, routed)           0.695    13.047    MipsIO/c/MD/q[31]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MipsIO/c/MD/q[31]_i_1__1/O
                         net (fo=32, routed)          0.798    13.969    MipsIO/dp/pcreg/E[0]
    SLICE_X9Y96          FDCE                                         r  MipsIO/dp/pcreg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.524    14.947    MipsIO/dp/pcreg/CLK
    SLICE_X9Y96          FDCE                                         r  MipsIO/dp/pcreg/q_reg[6]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y96          FDCE (Setup_fdce_C_CE)      -0.205    14.886    MipsIO/dp/pcreg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 2.867ns (32.408%)  route 5.980ns (67.592%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.631     5.233    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  MipsIO/c/MD/FSM_onehot_state_reg[11]/Q
                         net (fo=66, routed)          0.844     6.595    MipsIO/c/MD/Q[8]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.719 r  MipsIO/c/MD/i__carry_i_13/O
                         net (fo=66, routed)          0.807     7.527    MipsIO/dp/instrreg/i__carry_i_6
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  MipsIO/dp/instrreg/i__carry_i_11/O
                         net (fo=4, routed)           0.812     8.462    MipsIO/dp/instrreg/srcb[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     8.586 r  MipsIO/dp/instrreg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.586    MipsIO/dp/alu/q[0]_i_3_1[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.984 r  MipsIO/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    MipsIO/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  MipsIO/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.098    MipsIO/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  MipsIO/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     9.213    MipsIO/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  MipsIO/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.327    MipsIO/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  MipsIO/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.441    MipsIO/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  MipsIO/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.555    MipsIO/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 f  MipsIO/dp/alu/result0_inferred__4/i__carry__5/O[1]
                         net (fo=1, routed)           0.442    10.331    MipsIO/c/MD/q_reg[27][1]
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.303    10.634 f  MipsIO/c/MD/q[25]_i_3/O
                         net (fo=2, routed)           0.829    11.464    MipsIO/c/MD/q[25]_i_3_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.588 r  MipsIO/c/MD/q[31]_i_11/O
                         net (fo=1, routed)           0.641    12.229    MipsIO/c/MD/q[31]_i_11_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  MipsIO/c/MD/q[31]_i_4/O
                         net (fo=1, routed)           0.695    13.047    MipsIO/c/MD/q[31]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MipsIO/c/MD/q[31]_i_1__1/O
                         net (fo=32, routed)          0.909    14.080    MipsIO/dp/pcreg/E[0]
    SLICE_X6Y96          FDCE                                         r  MipsIO/dp/pcreg/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.603    15.026    MipsIO/dp/pcreg/CLK
    SLICE_X6Y96          FDCE                                         r  MipsIO/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X6Y96          FDCE (Setup_fdce_C_CE)      -0.169    15.001    MipsIO/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.867ns (32.687%)  route 5.904ns (67.313%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.631     5.233    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  MipsIO/c/MD/FSM_onehot_state_reg[11]/Q
                         net (fo=66, routed)          0.844     6.595    MipsIO/c/MD/Q[8]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.719 r  MipsIO/c/MD/i__carry_i_13/O
                         net (fo=66, routed)          0.807     7.527    MipsIO/dp/instrreg/i__carry_i_6
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  MipsIO/dp/instrreg/i__carry_i_11/O
                         net (fo=4, routed)           0.812     8.462    MipsIO/dp/instrreg/srcb[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     8.586 r  MipsIO/dp/instrreg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.586    MipsIO/dp/alu/q[0]_i_3_1[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.984 r  MipsIO/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    MipsIO/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  MipsIO/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.098    MipsIO/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  MipsIO/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     9.213    MipsIO/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  MipsIO/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.327    MipsIO/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  MipsIO/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.441    MipsIO/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  MipsIO/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.555    MipsIO/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 f  MipsIO/dp/alu/result0_inferred__4/i__carry__5/O[1]
                         net (fo=1, routed)           0.442    10.331    MipsIO/c/MD/q_reg[27][1]
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.303    10.634 f  MipsIO/c/MD/q[25]_i_3/O
                         net (fo=2, routed)           0.829    11.464    MipsIO/c/MD/q[25]_i_3_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.588 r  MipsIO/c/MD/q[31]_i_11/O
                         net (fo=1, routed)           0.641    12.229    MipsIO/c/MD/q[31]_i_11_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  MipsIO/c/MD/q[31]_i_4/O
                         net (fo=1, routed)           0.695    13.047    MipsIO/c/MD/q[31]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MipsIO/c/MD/q[31]_i_1__1/O
                         net (fo=32, routed)          0.833    14.004    MipsIO/dp/pcreg/E[0]
    SLICE_X11Y105        FDCE                                         r  MipsIO/dp/pcreg/q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.511    14.933    MipsIO/dp/pcreg/CLK
    SLICE_X11Y105        FDCE                                         r  MipsIO/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y105        FDCE (Setup_fdce_C_CE)      -0.205    14.952    MipsIO/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.004    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.867ns (32.687%)  route 5.904ns (67.313%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.631     5.233    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  MipsIO/c/MD/FSM_onehot_state_reg[11]/Q
                         net (fo=66, routed)          0.844     6.595    MipsIO/c/MD/Q[8]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.719 r  MipsIO/c/MD/i__carry_i_13/O
                         net (fo=66, routed)          0.807     7.527    MipsIO/dp/instrreg/i__carry_i_6
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  MipsIO/dp/instrreg/i__carry_i_11/O
                         net (fo=4, routed)           0.812     8.462    MipsIO/dp/instrreg/srcb[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     8.586 r  MipsIO/dp/instrreg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.586    MipsIO/dp/alu/q[0]_i_3_1[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.984 r  MipsIO/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    MipsIO/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  MipsIO/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.098    MipsIO/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  MipsIO/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     9.213    MipsIO/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  MipsIO/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.327    MipsIO/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  MipsIO/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.441    MipsIO/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  MipsIO/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.555    MipsIO/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.889 f  MipsIO/dp/alu/result0_inferred__4/i__carry__5/O[1]
                         net (fo=1, routed)           0.442    10.331    MipsIO/c/MD/q_reg[27][1]
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.303    10.634 f  MipsIO/c/MD/q[25]_i_3/O
                         net (fo=2, routed)           0.829    11.464    MipsIO/c/MD/q[25]_i_3_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.124    11.588 r  MipsIO/c/MD/q[31]_i_11/O
                         net (fo=1, routed)           0.641    12.229    MipsIO/c/MD/q[31]_i_11_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  MipsIO/c/MD/q[31]_i_4/O
                         net (fo=1, routed)           0.695    13.047    MipsIO/c/MD/q[31]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MipsIO/c/MD/q[31]_i_1__1/O
                         net (fo=32, routed)          0.833    14.004    MipsIO/dp/pcreg/E[0]
    SLICE_X11Y105        FDCE                                         r  MipsIO/dp/pcreg/q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.511    14.933    MipsIO/dp/pcreg/CLK
    SLICE_X11Y105        FDCE                                         r  MipsIO/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y105        FDCE (Setup_fdce_C_CE)      -0.205    14.952    MipsIO/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.004    
  -------------------------------------------------------------------
                         slack                                  0.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 MD/io/led1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MD/io/led_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.355ns  (logic 0.146ns (41.122%)  route 0.209ns (58.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 6.524 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.605     6.524    MD/io/clk
    SLICE_X0Y97          FDRE                                         r  MD/io/led1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.146     6.670 r  MD/io/led1_reg[1]/Q
                         net (fo=1, routed)           0.209     6.879    MD/io/led1[1]
    SLICE_X0Y100         FDRE                                         r  MD/io/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.872     7.037    MD/io/clk
    SLICE_X0Y100         FDRE                                         r  MD/io/led_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.073     6.864    MD/io/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.864    
                         arrival time                           6.879    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MD/io/led1_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MD/io/led_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.405ns  (logic 0.146ns (36.086%)  route 0.259ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 6.524 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.605     6.524    MD/io/clk
    SLICE_X1Y99          FDRE                                         r  MD/io/led1_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.146     6.670 r  MD/io/led1_reg[3]/Q
                         net (fo=1, routed)           0.259     6.929    MD/io/led1[3]
    SLICE_X0Y100         FDRE                                         r  MD/io/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.872     7.037    MD/io/clk
    SLICE_X0Y100         FDRE                                         r  MD/io/led_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.077     6.868    MD/io/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.868    
                         arrival time                           6.929    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MipsIO/dp/alureg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/dp/pcreg/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.167%)  route 0.225ns (51.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.604     1.523    MipsIO/dp/alureg/CLK
    SLICE_X6Y98          FDCE                                         r  MipsIO/dp/alureg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  MipsIO/dp/alureg/q_reg[7]/Q
                         net (fo=36, routed)          0.225     1.912    MipsIO/dp/alureg/Q[7]
    SLICE_X5Y100         LUT5 (Prop_lut5_I0_O)        0.045     1.957 r  MipsIO/dp/alureg/q[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.957    MipsIO/dp/pcreg/D[7]
    SLICE_X5Y100         FDCE                                         r  MipsIO/dp/pcreg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.868     2.034    MipsIO/dp/pcreg/CLK
    SLICE_X5Y100         FDCE                                         r  MipsIO/dp/pcreg/q_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.092     1.880    MipsIO/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MipsIO/c/MD/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.877%)  route 0.247ns (54.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.570     1.489    MipsIO/c/MD/CLK
    SLICE_X12Y100        FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.164     1.653 r  MipsIO/c/MD/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.247     1.900    MipsIO/c/MD/FSM_onehot_state_reg_n_0_[2]
    SLICE_X13Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.945 r  MipsIO/c/MD/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.945    MipsIO/c/MD/FSM_onehot_state[3]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.847     2.012    MipsIO/c/MD/CLK
    SLICE_X13Y99         FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.091     1.857    MipsIO/c/MD/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MipsIO/dp/rb/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MD/IDMem/RAM_reg_0_255_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.227%)  route 0.129ns (47.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.603     1.522    MipsIO/dp/rb/CLK
    SLICE_X4Y96          FDCE                                         r  MipsIO/dp/rb/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  MipsIO/dp/rb/q_reg[3]/Q
                         net (fo=6, routed)           0.129     1.792    MD/IDMem/RAM_reg_0_255_3_3/D
    SLICE_X6Y95          RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.874     2.039    MD/IDMem/RAM_reg_0_255_3_3/WCLK
    SLICE_X6Y95          RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y95          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.682    MD/IDMem/RAM_reg_0_255_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MipsIO/dp/rb/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MD/IDMem/RAM_reg_0_255_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.789%)  route 0.154ns (52.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.597     1.516    MipsIO/dp/rb/CLK
    SLICE_X4Y104         FDCE                                         r  MipsIO/dp/rb/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  MipsIO/dp/rb/q_reg[18]/Q
                         net (fo=7, routed)           0.154     1.811    MD/IDMem/RAM_reg_0_255_18_18/D
    SLICE_X2Y104         RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.871     2.036    MD/IDMem/RAM_reg_0_255_18_18/WCLK
    SLICE_X2Y104         RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_18_18/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y104         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.700    MD/IDMem/RAM_reg_0_255_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.798%)  route 0.262ns (67.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.576     1.495    MipsIO/c/MD/CLK
    SLICE_X13Y99         FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.128     1.623 r  MipsIO/c/MD/FSM_onehot_state_reg[5]/Q
                         net (fo=179, routed)         0.262     1.886    MD/IDMem/RAM_reg_0_255_27_27/WE
    SLICE_X14Y101        RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.841     2.006    MD/IDMem/RAM_reg_0_255_27_27/WCLK
    SLICE_X14Y101        RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        RAMS64E (Hold_rams64e_CLK_WE)
                                                     -0.006     1.754    MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.798%)  route 0.262ns (67.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.576     1.495    MipsIO/c/MD/CLK
    SLICE_X13Y99         FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.128     1.623 r  MipsIO/c/MD/FSM_onehot_state_reg[5]/Q
                         net (fo=179, routed)         0.262     1.886    MD/IDMem/RAM_reg_0_255_27_27/WE
    SLICE_X14Y101        RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.841     2.006    MD/IDMem/RAM_reg_0_255_27_27/WCLK
    SLICE_X14Y101        RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_B/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        RAMS64E (Hold_rams64e_CLK_WE)
                                                     -0.006     1.754    MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.798%)  route 0.262ns (67.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.576     1.495    MipsIO/c/MD/CLK
    SLICE_X13Y99         FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.128     1.623 r  MipsIO/c/MD/FSM_onehot_state_reg[5]/Q
                         net (fo=179, routed)         0.262     1.886    MD/IDMem/RAM_reg_0_255_27_27/WE
    SLICE_X14Y101        RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.841     2.006    MD/IDMem/RAM_reg_0_255_27_27/WCLK
    SLICE_X14Y101        RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_C/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        RAMS64E (Hold_rams64e_CLK_WE)
                                                     -0.006     1.754    MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MipsIO/c/MD/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.798%)  route 0.262ns (67.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.576     1.495    MipsIO/c/MD/CLK
    SLICE_X13Y99         FDCE                                         r  MipsIO/c/MD/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.128     1.623 r  MipsIO/c/MD/FSM_onehot_state_reg[5]/Q
                         net (fo=179, routed)         0.262     1.886    MD/IDMem/RAM_reg_0_255_27_27/WE
    SLICE_X14Y101        RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.841     2.006    MD/IDMem/RAM_reg_0_255_27_27/WCLK
    SLICE_X14Y101        RAMS64E                                      r  MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        RAMS64E (Hold_rams64e_CLK_WE)
                                                     -0.006     1.754    MD/IDMem/RAM_reg_0_255_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y107    MD/X7SEG/clkdiv_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y99     MD/io/led1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y99     MD/io/led1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y99     MD/io/led1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y97     MD/io/led1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y97     MD/io/led1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y99     MD/io/led1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y98     MD/io/led1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y98     MD/io/led1_reg[5]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    MD/IDMem/RAM_reg_0_255_30_30/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    MD/IDMem/RAM_reg_0_255_30_30/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    MD/IDMem/RAM_reg_0_255_30_30/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    MD/IDMem/RAM_reg_0_255_30_30/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y95     MD/IDMem/RAM_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y95     MD/IDMem/RAM_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y104    MipsIO/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y104    MipsIO/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y104    MipsIO/dp/rf/rf_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y104    MipsIO/dp/rf/rf_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     MD/IDMem/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     MD/IDMem/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y97    MD/IDMem/RAM_reg_0_255_16_16/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    MD/IDMem/RAM_reg_0_255_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    MD/IDMem/RAM_reg_0_255_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    MD/IDMem/RAM_reg_0_255_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    MD/IDMem/RAM_reg_0_255_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y97     MipsIO/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y97     MipsIO/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y97     MipsIO/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK



