# Tiny Tapeout project information
project:
  title:        "UART-TX (1 start, 8 data, 1 stop)"
  author:       "Hammam"
  discord:      ""
  description:  "LSB-first UART transmitter; ui_in=byte, uio_in[0]=start, uo_out[0]=tx"
  language:     "Verilog"
  clock_hz:     100000000

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_example"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "data[0]"
  ui[1]: "data[1]"
  ui[2]: "data[2]"
  ui[3]: "data[3]"
  ui[4]: "data[4]"
  ui[5]: "data[5]"
  ui[6]: "data[6]"
  ui[7]: "data[7]"

  uo[0]: "tx"
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  uio[0]: "start"
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
