5 18 1fda1 13 5 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mem2.vcd) 2 -o (mem2.cdd) 2 -v (mem2.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 mem2.verilator.v 1 19 1 
2 1 8 8 8 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
2 2 14 14 14 11001e c 1 300c 0 0 1 1 verilatorclock
2 3 14 14 14 9001e 12 27 300a 2 0 1 18 0 1 0 0 0 0
2 4 14 14 14 210025 6 3d 7002 0 0 1 18 0 1 0 0 0 0 u$0
1 verilatorclock 1 1 13 1 0 0 0 1 17 1 1 0 1 1 0
1 m 2 6 30f0004 1 1 0 1 0 0 2 19 0 3 0 0 0 3 0 0
1 BAR0 3 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 BAR1 4 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
4 1 1 0 0 1
4 3 21 4 0 3
4 4 26 3 0 3
3 1 main.foo "TOP.v.foo" 0 mem2.verilator.v 8 11 1 
2 5 9 9 9 f0012 1 32 1004 0 0 1 1 BAR0
2 6 9 9 9 a000a 0 0 1400 0 0 32 48 0 0
2 7 9 9 9 8000b 0 23 1410 0 6 1 18 0 1 0 0 0 0 m
2 8 9 9 9 80012 1 37 16 5 7
2 9 10 10 10 8000b 1 32 1008 0 0 1 1 BAR1
2 10 10 10 10 30003 1 0 1408 0 0 32 48 1 0
2 11 10 10 10 10004 0 23 1410 0 10 1 18 0 1 0 0 0 0 m
2 12 10 10 10 1000b 1 37 1a 9 11
4 8 11 12 12 8
4 12 0 0 0 8
3 1 main.u$0 "TOP.v.u$0" 0 mem2.verilator.v 14 16 1 
2 13 15 15 15 f0010 6 0 3008 0 0 32 48 b 0
2 14 15 15 15 6000a 6 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 15 15 15 15 60010 6 11 10303c 13 14 1 18 0 1 1 1 0 0
2 16 15 15 15 20012 6 39 10202e 15 0
2 17 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
4 17 20 0 0 16
4 16 31 17 0 16
