{
    "name": "e200_opensource",
    "folder": "e200_opensource",
    "sim_files": [],
    "files": [
        "rtl/e203/core/e203_core.v",
        "rtl/e203/general/sirv_gnrl_bufs.v",
        "rtl/e203/general/sirv_gnrl_dffs.v",
        "rtl/e203/general/sirv_gnrl_icbs.v"
    ],
    "include_dirs": [
        "rtl/e203/general",
        "rtl/e203/core"
    ],
    "repository": "https://github.com/SI-RISCV/e200_opensource",
    "top_module": "e203_core",
    "extra_flags": [],
    "language_version": "1800-2017ext+",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": true
}