# RISC-V-RegisterSet-32-bit-_ScanTestable_VHDL

Note: This repository only contains the src code files. Workspace of Xilinx Vivado 2023.2.
A set of 32 Registers (32-bit wide) according to RISC-V architecture.
This RegisterSet can be ScanTestable using a TAP controller.

Tool: Xilinx Vivado 2023.2 
HDL: VHDL 
Simulation done. 
DRC check done. 
Synthesis done. 
Implementation done.
Bit-stream not performed.
![image](https://github.com/user-attachments/assets/51fac44d-968e-421d-be29-7b8f0a03a2c7)

![image](https://github.com/user-attachments/assets/0a99fdab-b536-49f4-9a9b-0d3ba366456c)

16 state FSM
![image](https://github.com/user-attachments/assets/4c4501bd-59e7-4602-aae2-276429a3b326)

Instruction Register cell
![image](https://github.com/user-attachments/assets/dd4367cd-08ff-4a36-acc2-e3fd7cbe751c)

Data Register cell (scan chain-cell)
![image](https://github.com/user-attachments/assets/2e189649-a31b-4416-902e-9a0795e3086d)

BYPASS operation
![image](https://github.com/user-attachments/assets/d01f8904-4cd5-4c86-a330-c09ca517a288)

Scan chain operation
![image](https://github.com/user-attachments/assets/0f7be94d-347c-4986-aabe-250109e4799a)

![image](https://github.com/user-attachments/assets/27a8dc47-b7a7-437e-82d0-e8a71f1891e3)

SAMPLE operation
![image](https://github.com/user-attachments/assets/7d5fd096-2cc1-4a3c-9788-a9e928d1b9cb)

PRELOAD operation
![image](https://github.com/user-attachments/assets/bd3a2f5d-b1f7-4e09-88f4-f8623d2cd61e)
