# Day 37 â€“ Dual Mode Counter (Sync/Async)

ğŸ“… Verilog 50-Day HDL Challenge  
ğŸ¯ Project: Configurable 4-bit counter with mode select  
ğŸ“‚ Folder: Day-37_Dual_Mode_Counter

---

## ğŸ”§ Description

This counter can operate in:
- **Asynchronous (Ripple) mode**: Flip-flops triggered sequentially.
- **Synchronous mode**: Flip-flops triggered by the same clock.

### ğŸ® Control:
- `mode = 0`: Ripple (asynchronous) counter
- `mode = 1`: Synchronous counter

âœ… Ideal for understanding hardware design trade-offs between sync and async logic.

---

## ğŸ” Files

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
