
Spanner.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f640  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800f7cc  0800f7cc  0001f7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f890  0800f890  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f890  0800f890  0001f890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f898  0800f898  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800f898  0800f898  0001f898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f8a0  0800f8a0  0001f8a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800f8a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001518  200001f8  0800fa9c  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001710  0800fa9c  00021710  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cbf5  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000065d7  00000000  00000000  0004ce1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020e8  00000000  00000000  000533f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001df0  00000000  00000000  000554e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002603c  00000000  00000000  000572d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000292d1  00000000  00000000  0007d30c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6b83  00000000  00000000  000a65dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016d160  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008cc4  00000000  00000000  0016d1b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	200001f8 	.word	0x200001f8
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800f7b4 	.word	0x0800f7b4

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	200001fc 	.word	0x200001fc
 80001c8:	0800f7b4 	.word	0x0800f7b4

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b974 	b.w	80004cc <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	468e      	mov	lr, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	d14d      	bne.n	80002a6 <__udivmoddi4+0xaa>
 800020a:	428a      	cmp	r2, r1
 800020c:	4694      	mov	ip, r2
 800020e:	d969      	bls.n	80002e4 <__udivmoddi4+0xe8>
 8000210:	fab2 f282 	clz	r2, r2
 8000214:	b152      	cbz	r2, 800022c <__udivmoddi4+0x30>
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	f1c2 0120 	rsb	r1, r2, #32
 800021e:	fa20 f101 	lsr.w	r1, r0, r1
 8000222:	fa0c fc02 	lsl.w	ip, ip, r2
 8000226:	ea41 0e03 	orr.w	lr, r1, r3
 800022a:	4094      	lsls	r4, r2
 800022c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000230:	0c21      	lsrs	r1, r4, #16
 8000232:	fbbe f6f8 	udiv	r6, lr, r8
 8000236:	fa1f f78c 	uxth.w	r7, ip
 800023a:	fb08 e316 	mls	r3, r8, r6, lr
 800023e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000242:	fb06 f107 	mul.w	r1, r6, r7
 8000246:	4299      	cmp	r1, r3
 8000248:	d90a      	bls.n	8000260 <__udivmoddi4+0x64>
 800024a:	eb1c 0303 	adds.w	r3, ip, r3
 800024e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000252:	f080 811f 	bcs.w	8000494 <__udivmoddi4+0x298>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 811c 	bls.w	8000494 <__udivmoddi4+0x298>
 800025c:	3e02      	subs	r6, #2
 800025e:	4463      	add	r3, ip
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0f8 	udiv	r0, r3, r8
 8000268:	fb08 3310 	mls	r3, r8, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 f707 	mul.w	r7, r0, r7
 8000274:	42a7      	cmp	r7, r4
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x92>
 8000278:	eb1c 0404 	adds.w	r4, ip, r4
 800027c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000280:	f080 810a 	bcs.w	8000498 <__udivmoddi4+0x29c>
 8000284:	42a7      	cmp	r7, r4
 8000286:	f240 8107 	bls.w	8000498 <__udivmoddi4+0x29c>
 800028a:	4464      	add	r4, ip
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000292:	1be4      	subs	r4, r4, r7
 8000294:	2600      	movs	r6, #0
 8000296:	b11d      	cbz	r5, 80002a0 <__udivmoddi4+0xa4>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c5 4300 	strd	r4, r3, [r5]
 80002a0:	4631      	mov	r1, r6
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xc2>
 80002aa:	2d00      	cmp	r5, #0
 80002ac:	f000 80ef 	beq.w	800048e <__udivmoddi4+0x292>
 80002b0:	2600      	movs	r6, #0
 80002b2:	e9c5 0100 	strd	r0, r1, [r5]
 80002b6:	4630      	mov	r0, r6
 80002b8:	4631      	mov	r1, r6
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f683 	clz	r6, r3
 80002c2:	2e00      	cmp	r6, #0
 80002c4:	d14a      	bne.n	800035c <__udivmoddi4+0x160>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd4>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80f9 	bhi.w	80004c2 <__udivmoddi4+0x2c6>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	469e      	mov	lr, r3
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa4>
 80002de:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa4>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xec>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 8092 	bne.w	8000416 <__udivmoddi4+0x21a>
 80002f2:	eba1 010c 	sub.w	r1, r1, ip
 80002f6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fa:	fa1f fe8c 	uxth.w	lr, ip
 80002fe:	2601      	movs	r6, #1
 8000300:	0c20      	lsrs	r0, r4, #16
 8000302:	fbb1 f3f7 	udiv	r3, r1, r7
 8000306:	fb07 1113 	mls	r1, r7, r3, r1
 800030a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030e:	fb0e f003 	mul.w	r0, lr, r3
 8000312:	4288      	cmp	r0, r1
 8000314:	d908      	bls.n	8000328 <__udivmoddi4+0x12c>
 8000316:	eb1c 0101 	adds.w	r1, ip, r1
 800031a:	f103 38ff 	add.w	r8, r3, #4294967295
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x12a>
 8000320:	4288      	cmp	r0, r1
 8000322:	f200 80cb 	bhi.w	80004bc <__udivmoddi4+0x2c0>
 8000326:	4643      	mov	r3, r8
 8000328:	1a09      	subs	r1, r1, r0
 800032a:	b2a4      	uxth	r4, r4
 800032c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000330:	fb07 1110 	mls	r1, r7, r0, r1
 8000334:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000338:	fb0e fe00 	mul.w	lr, lr, r0
 800033c:	45a6      	cmp	lr, r4
 800033e:	d908      	bls.n	8000352 <__udivmoddi4+0x156>
 8000340:	eb1c 0404 	adds.w	r4, ip, r4
 8000344:	f100 31ff 	add.w	r1, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x154>
 800034a:	45a6      	cmp	lr, r4
 800034c:	f200 80bb 	bhi.w	80004c6 <__udivmoddi4+0x2ca>
 8000350:	4608      	mov	r0, r1
 8000352:	eba4 040e 	sub.w	r4, r4, lr
 8000356:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035a:	e79c      	b.n	8000296 <__udivmoddi4+0x9a>
 800035c:	f1c6 0720 	rsb	r7, r6, #32
 8000360:	40b3      	lsls	r3, r6
 8000362:	fa22 fc07 	lsr.w	ip, r2, r7
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa20 f407 	lsr.w	r4, r0, r7
 800036e:	fa01 f306 	lsl.w	r3, r1, r6
 8000372:	431c      	orrs	r4, r3
 8000374:	40f9      	lsrs	r1, r7
 8000376:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037a:	fa00 f306 	lsl.w	r3, r0, r6
 800037e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000382:	0c20      	lsrs	r0, r4, #16
 8000384:	fa1f fe8c 	uxth.w	lr, ip
 8000388:	fb09 1118 	mls	r1, r9, r8, r1
 800038c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000390:	fb08 f00e 	mul.w	r0, r8, lr
 8000394:	4288      	cmp	r0, r1
 8000396:	fa02 f206 	lsl.w	r2, r2, r6
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b8>
 800039c:	eb1c 0101 	adds.w	r1, ip, r1
 80003a0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2bc>
 80003a8:	4288      	cmp	r0, r1
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2bc>
 80003ae:	f1a8 0802 	sub.w	r8, r8, #2
 80003b2:	4461      	add	r1, ip
 80003b4:	1a09      	subs	r1, r1, r0
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003bc:	fb09 1110 	mls	r1, r9, r0, r1
 80003c0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c8:	458e      	cmp	lr, r1
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1e2>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d4:	d26c      	bcs.n	80004b0 <__udivmoddi4+0x2b4>
 80003d6:	458e      	cmp	lr, r1
 80003d8:	d96a      	bls.n	80004b0 <__udivmoddi4+0x2b4>
 80003da:	3802      	subs	r0, #2
 80003dc:	4461      	add	r1, ip
 80003de:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e2:	fba0 9402 	umull	r9, r4, r0, r2
 80003e6:	eba1 010e 	sub.w	r1, r1, lr
 80003ea:	42a1      	cmp	r1, r4
 80003ec:	46c8      	mov	r8, r9
 80003ee:	46a6      	mov	lr, r4
 80003f0:	d356      	bcc.n	80004a0 <__udivmoddi4+0x2a4>
 80003f2:	d053      	beq.n	800049c <__udivmoddi4+0x2a0>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x212>
 80003f6:	ebb3 0208 	subs.w	r2, r3, r8
 80003fa:	eb61 010e 	sbc.w	r1, r1, lr
 80003fe:	fa01 f707 	lsl.w	r7, r1, r7
 8000402:	fa22 f306 	lsr.w	r3, r2, r6
 8000406:	40f1      	lsrs	r1, r6
 8000408:	431f      	orrs	r7, r3
 800040a:	e9c5 7100 	strd	r7, r1, [r5]
 800040e:	2600      	movs	r6, #0
 8000410:	4631      	mov	r1, r6
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	f1c2 0320 	rsb	r3, r2, #32
 800041a:	40d8      	lsrs	r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa21 f303 	lsr.w	r3, r1, r3
 8000424:	4091      	lsls	r1, r2
 8000426:	4301      	orrs	r1, r0
 8000428:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800042c:	fa1f fe8c 	uxth.w	lr, ip
 8000430:	fbb3 f0f7 	udiv	r0, r3, r7
 8000434:	fb07 3610 	mls	r6, r7, r0, r3
 8000438:	0c0b      	lsrs	r3, r1, #16
 800043a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043e:	fb00 f60e 	mul.w	r6, r0, lr
 8000442:	429e      	cmp	r6, r3
 8000444:	fa04 f402 	lsl.w	r4, r4, r2
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x260>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000452:	d22f      	bcs.n	80004b4 <__udivmoddi4+0x2b8>
 8000454:	429e      	cmp	r6, r3
 8000456:	d92d      	bls.n	80004b4 <__udivmoddi4+0x2b8>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1b9b      	subs	r3, r3, r6
 800045e:	b289      	uxth	r1, r1
 8000460:	fbb3 f6f7 	udiv	r6, r3, r7
 8000464:	fb07 3316 	mls	r3, r7, r6, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb06 f30e 	mul.w	r3, r6, lr
 8000470:	428b      	cmp	r3, r1
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x28a>
 8000474:	eb1c 0101 	adds.w	r1, ip, r1
 8000478:	f106 38ff 	add.w	r8, r6, #4294967295
 800047c:	d216      	bcs.n	80004ac <__udivmoddi4+0x2b0>
 800047e:	428b      	cmp	r3, r1
 8000480:	d914      	bls.n	80004ac <__udivmoddi4+0x2b0>
 8000482:	3e02      	subs	r6, #2
 8000484:	4461      	add	r1, ip
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800048c:	e738      	b.n	8000300 <__udivmoddi4+0x104>
 800048e:	462e      	mov	r6, r5
 8000490:	4628      	mov	r0, r5
 8000492:	e705      	b.n	80002a0 <__udivmoddi4+0xa4>
 8000494:	4606      	mov	r6, r0
 8000496:	e6e3      	b.n	8000260 <__udivmoddi4+0x64>
 8000498:	4618      	mov	r0, r3
 800049a:	e6f8      	b.n	800028e <__udivmoddi4+0x92>
 800049c:	454b      	cmp	r3, r9
 800049e:	d2a9      	bcs.n	80003f4 <__udivmoddi4+0x1f8>
 80004a0:	ebb9 0802 	subs.w	r8, r9, r2
 80004a4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a8:	3801      	subs	r0, #1
 80004aa:	e7a3      	b.n	80003f4 <__udivmoddi4+0x1f8>
 80004ac:	4646      	mov	r6, r8
 80004ae:	e7ea      	b.n	8000486 <__udivmoddi4+0x28a>
 80004b0:	4620      	mov	r0, r4
 80004b2:	e794      	b.n	80003de <__udivmoddi4+0x1e2>
 80004b4:	4640      	mov	r0, r8
 80004b6:	e7d1      	b.n	800045c <__udivmoddi4+0x260>
 80004b8:	46d0      	mov	r8, sl
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b8>
 80004bc:	3b02      	subs	r3, #2
 80004be:	4461      	add	r1, ip
 80004c0:	e732      	b.n	8000328 <__udivmoddi4+0x12c>
 80004c2:	4630      	mov	r0, r6
 80004c4:	e709      	b.n	80002da <__udivmoddi4+0xde>
 80004c6:	4464      	add	r4, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e742      	b.n	8000352 <__udivmoddi4+0x156>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <_ZN4IComC1Ev>:
#ifndef SRC_COM_ICOM_H_
#define SRC_COM_ICOM_H_

#include "stddef.h"

class ICom{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	4a04      	ldr	r2, [pc, #16]	; (80004ec <_ZN4IComC1Ev+0x1c>)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	4618      	mov	r0, r3
 80004e2:	370c      	adds	r7, #12
 80004e4:	46bd      	mov	sp, r7
 80004e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ea:	4770      	bx	lr
 80004ec:	0800f81c 	.word	0x0800f81c

080004f0 <_ZN8RFM95ComC1EP11DriveStatusP13DriveSettingsP12DriveCommandP10RFM95_LoRa>:


class RFM95Com :  public ICom, public BaseCOM
{
	public:
		RFM95Com(DriveStatus *driveStatus, DriveSettings *driveSettings,
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b084      	sub	sp, #16
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	60f8      	str	r0, [r7, #12]
 80004f8:	60b9      	str	r1, [r7, #8]
 80004fa:	607a      	str	r2, [r7, #4]
 80004fc:	603b      	str	r3, [r7, #0]
				DriveCommand *driveCommand, RFM95_LoRa *rfm95) :
				BaseCOM(driveStatus, driveSettings, driveCommand)
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	4618      	mov	r0, r3
 8000502:	f7ff ffe5 	bl	80004d0 <_ZN4IComC1Ev>
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	1d18      	adds	r0, r3, #4
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	687a      	ldr	r2, [r7, #4]
 800050e:	68b9      	ldr	r1, [r7, #8]
 8000510:	f000 fb52 	bl	8000bb8 <_ZN7BaseCOMC1EP11DriveStatusP13DriveSettingsP12DriveCommand>
 8000514:	4a0c      	ldr	r2, [pc, #48]	; (8000548 <_ZN8RFM95ComC1EP11DriveStatusP13DriveSettingsP12DriveCommandP10RFM95_LoRa+0x58>)
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	601a      	str	r2, [r3, #0]
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	3328      	adds	r3, #40	; 0x28
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
 8000522:	f8c3 2003 	str.w	r2, [r3, #3]
		{
			this->rfm95 = rfm95;
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	69ba      	ldr	r2, [r7, #24]
 800052a:	619a      	str	r2, [r3, #24]
			this->driveCommand = driveCommand;
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	683a      	ldr	r2, [r7, #0]
 8000530:	625a      	str	r2, [r3, #36]	; 0x24
			this->driveStatus = driveStatus;
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	68ba      	ldr	r2, [r7, #8]
 8000536:	621a      	str	r2, [r3, #32]
			this->driveSettings = driveSettings;
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	687a      	ldr	r2, [r7, #4]
 800053c:	61da      	str	r2, [r3, #28]
		}
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	4618      	mov	r0, r3
 8000542:	3710      	adds	r7, #16
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	0800f82c 	.word	0x0800f82c

0800054c <_ZN11TaskHandlerC1Ev>:
#define SRC_STATUS_TASKHANDLER_H_

#include "stdint.h"


class TaskHandler{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2200      	movs	r2, #0
 800055e:	705a      	strb	r2, [r3, #1]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2200      	movs	r2, #0
 8000564:	709a      	strb	r2, [r3, #2]
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2200      	movs	r2, #0
 800056a:	70da      	strb	r2, [r3, #3]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2200      	movs	r2, #0
 8000570:	711a      	strb	r2, [r3, #4]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2200      	movs	r2, #0
 8000576:	715a      	strb	r2, [r3, #5]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	2201      	movs	r2, #1
 800057c:	719a      	strb	r2, [r3, #6]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	2201      	movs	r2, #1
 8000582:	71da      	strb	r2, [r3, #7]
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	2201      	movs	r2, #1
 8000588:	721a      	strb	r2, [r3, #8]
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	2201      	movs	r2, #1
 800058e:	725a      	strb	r2, [r3, #9]
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	2201      	movs	r2, #1
 8000594:	729a      	strb	r2, [r3, #10]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	2201      	movs	r2, #1
 800059a:	72da      	strb	r2, [r3, #11]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4618      	mov	r0, r3
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr

080005aa <_ZN13DriveSettingsC1Ev>:
#ifndef SRC_SETTINGS_DRIVESETTINGS_H_
#define SRC_SETTINGS_DRIVESETTINGS_H_

#include "stdint.h"

class DriveSettings{
 80005aa:	b480      	push	{r7}
 80005ac:	b083      	sub	sp, #12
 80005ae:	af00      	add	r7, sp, #0
 80005b0:	6078      	str	r0, [r7, #4]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2220      	movs	r2, #32
 80005b6:	701a      	strb	r2, [r3, #0]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2200      	movs	r2, #0
 80005bc:	805a      	strh	r2, [r3, #2]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	2200      	movs	r2, #0
 80005c2:	809a      	strh	r2, [r3, #4]
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2200      	movs	r2, #0
 80005c8:	80da      	strh	r2, [r3, #6]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	2200      	movs	r2, #0
 80005ce:	811a      	strh	r2, [r3, #8]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80005d6:	815a      	strh	r2, [r3, #10]
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2214      	movs	r2, #20
 80005dc:	819a      	strh	r2, [r3, #12]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2264      	movs	r2, #100	; 0x64
 80005e2:	81da      	strh	r2, [r3, #14]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80005ea:	821a      	strh	r2, [r3, #16]
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80005f2:	825a      	strh	r2, [r3, #18]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2232      	movs	r2, #50	; 0x32
 80005f8:	829a      	strh	r2, [r3, #20]
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2264      	movs	r2, #100	; 0x64
 80005fe:	82da      	strh	r2, [r3, #22]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000606:	831a      	strh	r2, [r3, #24]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4618      	mov	r0, r3
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <_ZN11DriveStatusC1Ev>:

#define ADC_2_VOLTAGE		2
#define ADC_2_CURRENT		2


class DriveStatus
 8000616:	b480      	push	{r7}
 8000618:	b083      	sub	sp, #12
 800061a:	af00      	add	r7, sp, #0
 800061c:	6078      	str	r0, [r7, #4]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2200      	movs	r2, #0
 8000622:	741a      	strb	r2, [r3, #16]
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2200      	movs	r2, #0
 8000628:	751a      	strb	r2, [r3, #20]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4618      	mov	r0, r3
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr

08000638 <_ZN7AppMainC1Ev>:
extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim2;

extern ADC_HandleTypeDef hadc1;

AppMain::AppMain()
 8000638:	b5b0      	push	{r4, r5, r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af02      	add	r7, sp, #8
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	605a      	str	r2, [r3, #4]
 8000648:	609a      	str	r2, [r3, #8]
 800064a:	819a      	strh	r2, [r3, #12]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff ff7c 	bl	800054c <_ZN11TaskHandlerC1Ev>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3310      	adds	r3, #16
 8000658:	4618      	mov	r0, r3
 800065a:	f001 fadd 	bl	8001c18 <_ZN10RFM95_LoRaC1Ev>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	3330      	adds	r3, #48	; 0x30
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
 800066c:	611a      	str	r2, [r3, #16]
 800066e:	615a      	str	r2, [r3, #20]
 8000670:	831a      	strh	r2, [r3, #24]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	3330      	adds	r3, #48	; 0x30
 8000676:	4618      	mov	r0, r3
 8000678:	f7ff ff97 	bl	80005aa <_ZN13DriveSettingsC1Ev>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	334a      	adds	r3, #74	; 0x4a
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
 800068a:	611a      	str	r2, [r3, #16]
 800068c:	829a      	strh	r2, [r3, #20]
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	334a      	adds	r3, #74	; 0x4a
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff ffbf 	bl	8000616 <_ZN11DriveStatusC1Ev>
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	3360      	adds	r3, #96	; 0x60
 800069c:	4618      	mov	r0, r3
 800069e:	f002 f826 	bl	80026ee <_ZN12DriveCommandC1Ev>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	334a      	adds	r3, #74	; 0x4a
 80006ac:	4619      	mov	r1, r3
 80006ae:	4610      	mov	r0, r2
 80006b0:	f001 f9dc 	bl	8001a6c <_ZN7EncoderC1EP11DriveStatus>
 80006b4:	2030      	movs	r0, #48	; 0x30
 80006b6:	f00e ff16 	bl	800f4e6 <_Znwj>
 80006ba:	4603      	mov	r3, r0
 80006bc:	461c      	mov	r4, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f103 014a 	add.w	r1, r3, #74	; 0x4a
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	3310      	adds	r3, #16
 80006d4:	9300      	str	r3, [sp, #0]
 80006d6:	4603      	mov	r3, r0
 80006d8:	4620      	mov	r0, r4
 80006da:	f7ff ff09 	bl	80004f0 <_ZN8RFM95ComC1EP11DriveStatusP13DriveSettingsP12DriveCommandP10RFM95_LoRa>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	67dc      	str	r4, [r3, #124]	; 0x7c
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	f103 0080 	add.w	r0, r3, #128	; 0x80
 80006e8:	2300      	movs	r3, #0
 80006ea:	2280      	movs	r2, #128	; 0x80
 80006ec:	4922      	ldr	r1, [pc, #136]	; (8000778 <_ZN7AppMainC1Ev+0x140>)
 80006ee:	f001 fa5b 	bl	8001ba8 <_ZN3LEDC1EP12GPIO_TypeDeftb>
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	f103 0088 	add.w	r0, r3, #136	; 0x88
 80006f8:	2300      	movs	r3, #0
 80006fa:	2210      	movs	r2, #16
 80006fc:	491e      	ldr	r1, [pc, #120]	; (8000778 <_ZN7AppMainC1Ev+0x140>)
 80006fe:	f001 fa53 	bl	8001ba8 <_ZN3LEDC1EP12GPIO_TypeDeftb>
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	f103 0090 	add.w	r0, r3, #144	; 0x90
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f103 044a 	add.w	r4, r3, #74	; 0x4a
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	f103 0560 	add.w	r5, r3, #96	; 0x60
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	3368      	adds	r3, #104	; 0x68
 800071e:	687a      	ldr	r2, [r7, #4]
 8000720:	3280      	adds	r2, #128	; 0x80
 8000722:	9201      	str	r2, [sp, #4]
 8000724:	9300      	str	r3, [sp, #0]
 8000726:	462b      	mov	r3, r5
 8000728:	4622      	mov	r2, r4
 800072a:	f000 ff61 	bl	80015f0 <_ZN5DriveC1EP13DriveSettingsP11DriveStatusP12DriveCommandP7EncoderP3LED>
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	f103 00ac 	add.w	r0, r3, #172	; 0xac
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	f103 0180 	add.w	r1, r3, #128	; 0x80
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	334a      	adds	r3, #74	; 0x4a
 800073e:	461a      	mov	r2, r3
 8000740:	f001 fa1c 	bl	8001b7c <_ZN5ErrorC1EP3LEDP11DriveStatus>
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2201      	movs	r2, #1
 8000748:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2200      	movs	r2, #0
 8000750:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2200      	movs	r2, #0
 8000758:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2200      	movs	r2, #0
 8000760:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2200      	movs	r2, #0
 8000768:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
{

}
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	4618      	mov	r0, r3
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bdb0      	pop	{r4, r5, r7, pc}
 8000776:	bf00      	nop
 8000778:	48000400 	.word	0x48000400

0800077c <_ZN7AppMain7StartupEv>:

void AppMain::Startup()
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	//Set "self power on" to turn on the external Mosfet.
	HAL_GPIO_WritePin(POWER_SWITCH_GPIO_Port, POWER_SWITCH_Pin, GPIO_PIN_SET);
 8000784:	2201      	movs	r2, #1
 8000786:	2101      	movs	r1, #1
 8000788:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800078c:	f005 fd22 	bl	80061d4 <HAL_GPIO_WritePin>
	//turn ext led on
	ledExt.ON();
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	3388      	adds	r3, #136	; 0x88
 8000794:	4618      	mov	r0, r3
 8000796:	f001 fa22 	bl	8001bde <_ZN3LED2ONEv>

	//inti SPI
	HAL_SPI_MspInit(&hspi1);
 800079a:	482d      	ldr	r0, [pc, #180]	; (8000850 <_ZN7AppMain7StartupEv+0xd4>)
 800079c:	f002 fe16 	bl	80033cc <HAL_SPI_MspInit>

	//init and start Timer
	HAL_TIM_PWM_MspInit(&htim2);	//PWM timer
 80007a0:	482c      	ldr	r0, [pc, #176]	; (8000854 <_ZN7AppMain7StartupEv+0xd8>)
 80007a2:	f003 f8ab 	bl	80038fc <HAL_TIM_PWM_MspInit>
	HAL_TIM_Base_MspInit(&htim16);	//task handler timer
 80007a6:	482c      	ldr	r0, [pc, #176]	; (8000858 <_ZN7AppMain7StartupEv+0xdc>)
 80007a8:	f003 f8c6 	bl	8003938 <HAL_TIM_Base_MspInit>
	HAL_TIM_Base_MspInit(&htim6);	//ADC trigger timer
 80007ac:	482b      	ldr	r0, [pc, #172]	; (800085c <_ZN7AppMain7StartupEv+0xe0>)
 80007ae:	f003 f8c3 	bl	8003938 <HAL_TIM_Base_MspInit>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);	//start PWM CH2
 80007b2:	2104      	movs	r1, #4
 80007b4:	4827      	ldr	r0, [pc, #156]	; (8000854 <_ZN7AppMain7StartupEv+0xd8>)
 80007b6:	f009 f99f 	bl	8009af8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);	//start PWM CH1
 80007ba:	2100      	movs	r1, #0
 80007bc:	4825      	ldr	r0, [pc, #148]	; (8000854 <_ZN7AppMain7StartupEv+0xd8>)
 80007be:	f009 f99b 	bl	8009af8 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim16);				//start task handler in IT mode
 80007c2:	4825      	ldr	r0, [pc, #148]	; (8000858 <_ZN7AppMain7StartupEv+0xdc>)
 80007c4:	f009 f8ec 	bl	80099a0 <HAL_TIM_Base_Start_IT>

	//init and start ADC
	HAL_ADC_MspInit(&hadc1);
 80007c8:	4825      	ldr	r0, [pc, #148]	; (8000860 <_ZN7AppMain7StartupEv+0xe4>)
 80007ca:	f002 fbab 	bl	8002f24 <HAL_ADC_MspInit>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1Buffer, BUFFER_SIZE_ADC1);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	33bc      	adds	r3, #188	; 0xbc
 80007d2:	2202      	movs	r2, #2
 80007d4:	4619      	mov	r1, r3
 80007d6:	4822      	ldr	r0, [pc, #136]	; (8000860 <_ZN7AppMain7StartupEv+0xe4>)
 80007d8:	f003 fdae 	bl	8004338 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(&htim6);
 80007dc:	481f      	ldr	r0, [pc, #124]	; (800085c <_ZN7AppMain7StartupEv+0xe0>)
 80007de:	f009 f8df 	bl	80099a0 <HAL_TIM_Base_Start_IT>

	//configure Motor throttle
	TIM2->CCR1 = 6400;
 80007e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007e6:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 80007ea:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(7000);
 80007ec:	f641 3058 	movw	r0, #7000	; 0x1b58
 80007f0:	f003 f9d6 	bl	8003ba0 <HAL_Delay>
	TIM2->CCR1 = 3200;
 80007f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007f8:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 80007fc:	635a      	str	r2, [r3, #52]	; 0x34

	if (!rfm95.InitRFM())
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	3310      	adds	r3, #16
 8000802:	4618      	mov	r0, r3
 8000804:	f001 fe0c 	bl	8002420 <_ZN10RFM95_LoRa7InitRFMEv>
 8000808:	4603      	mov	r3, r0
 800080a:	f083 0301 	eor.w	r3, r3, #1
 800080e:	b2db      	uxtb	r3, r3
 8000810:	2b00      	cmp	r3, #0
 8000812:	d00a      	beq.n	800082a <_ZN7AppMain7StartupEv+0xae>
	{
		driveStatus.setError(DriveStatus::E_COM_ERROR);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	334a      	adds	r3, #74	; 0x4a
 8000818:	2102      	movs	r1, #2
 800081a:	4618      	mov	r0, r3
 800081c:	f002 f8f8 	bl	8002a10 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
		taskHandler.setDriveTaskEnable(false);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2100      	movs	r1, #0
 8000824:	4618      	mov	r0, r3
 8000826:	f002 fa9b 	bl	8002d60 <_ZN11TaskHandler18setDriveTaskEnableEb>
	}
	rfm95.receive(0);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	3310      	adds	r3, #16
 800082e:	2100      	movs	r1, #0
 8000830:	4618      	mov	r0, r3
 8000832:	f001 fc33 	bl	800209c <_ZN10RFM95_LoRa7receiveEi>
	encoder.init();
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	3368      	adds	r3, #104	; 0x68
 800083a:	4618      	mov	r0, r3
 800083c:	f001 f92e 	bl	8001a9c <_ZN7Encoder4initEv>

	Main();
 8000840:	6878      	ldr	r0, [r7, #4]
 8000842:	f000 f863 	bl	800090c <_ZN7AppMain4MainEv>
}
 8000846:	bf00      	nop
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	200003a0 	.word	0x200003a0
 8000854:	20000454 	.word	0x20000454
 8000858:	200004ec 	.word	0x200004ec
 800085c:	200004a0 	.word	0x200004a0
 8000860:	20000214 	.word	0x20000214

08000864 <_ZN7AppMain5ResetEv>:

int startupCounter = 50;

void AppMain::Reset()
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]

	taskHandler.setAdcUpdateTaskEnable(true);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2101      	movs	r1, #1
 8000870:	4618      	mov	r0, r3
 8000872:	f002 fa57 	bl	8002d24 <_ZN11TaskHandler22setAdcUpdateTaskEnableEb>
	taskHandler.setComTaskEnable(true);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2101      	movs	r1, #1
 800087a:	4618      	mov	r0, r3
 800087c:	f002 fa61 	bl	8002d42 <_ZN11TaskHandler16setComTaskEnableEb>
	taskHandler.setDriveTaskEnable(true);
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2101      	movs	r1, #1
 8000884:	4618      	mov	r0, r3
 8000886:	f002 fa6b 	bl	8002d60 <_ZN11TaskHandler18setDriveTaskEnableEb>
	taskHandler.setErrorTaskEnable(true);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	2101      	movs	r1, #1
 800088e:	4618      	mov	r0, r3
 8000890:	f002 fa75 	bl	8002d7e <_ZN11TaskHandler18setErrorTaskEnableEb>
	taskHandler.setIoUpdateTaskEnable(true);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2101      	movs	r1, #1
 8000898:	4618      	mov	r0, r3
 800089a:	f002 fa7f 	bl	8002d9c <_ZN11TaskHandler21setIoUpdateTaskEnableEb>

	TIM2->CCR1 = 3600;
 800089e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008a2:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80008a6:	635a      	str	r2, [r3, #52]	; 0x34

	driveCommand.setTeach(false);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	3360      	adds	r3, #96	; 0x60
 80008ac:	2100      	movs	r1, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f001 ffc1 	bl	8002836 <_ZN12DriveCommand8setTeachEb>
	driveCommand.setClose(false);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	3360      	adds	r3, #96	; 0x60
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f001 ff40 	bl	8002740 <_ZN12DriveCommand8setCloseEb>
	driveCommand.setOpen(false);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3360      	adds	r3, #96	; 0x60
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f001 ff55 	bl	8002776 <_ZN12DriveCommand7setOpenEb>
	driveCommand.setEnable(false);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	3360      	adds	r3, #96	; 0x60
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f001 ff6a 	bl	80027ac <_ZN12DriveCommand9setEnableEb>
	driveCommand.setStop(false);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	3360      	adds	r3, #96	; 0x60
 80008dc:	2100      	movs	r1, #0
 80008de:	4618      	mov	r0, r3
 80008e0:	f001 ff9a 	bl	8002818 <_ZN12DriveCommand7setStopEb>
	driveCommand.setReset(false);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	3360      	adds	r3, #96	; 0x60
 80008e8:	2100      	movs	r1, #0
 80008ea:	4618      	mov	r0, r3
 80008ec:	f001 ff79 	bl	80027e2 <_ZN12DriveCommand8setResetEb>

	driveStatus.setError(DriveStatus::E_NO_ERROR);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	334a      	adds	r3, #74	; 0x4a
 80008f4:	2100      	movs	r1, #0
 80008f6:	4618      	mov	r0, r3
 80008f8:	f002 f88a 	bl	8002a10 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
	comLoseCounter = 0;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2200      	movs	r2, #0
 8000900:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
}
 8000904:	bf00      	nop
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}

0800090c <_ZN7AppMain4MainEv>:

void AppMain::Main()
{
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]

	taskHandler.setDriveTaskEnable(false);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f002 fa21 	bl	8002d60 <_ZN11TaskHandler18setDriveTaskEnableEb>

	while (1)
	{
		//Reset task
		if (driveCommand.isReset())
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	3360      	adds	r3, #96	; 0x60
 8000922:	4618      	mov	r0, r3
 8000924:	f001 ff51 	bl	80027ca <_ZN12DriveCommand7isResetEv>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d002      	beq.n	8000934 <_ZN7AppMain4MainEv+0x28>
		{
			Reset();
 800092e:	6878      	ldr	r0, [r7, #4]
 8000930:	f7ff ff98 	bl	8000864 <_ZN7AppMain5ResetEv>
		}


		//RFM Communication task
		if (taskHandler.isComTask())
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	4618      	mov	r0, r3
 8000938:	f002 f990 	bl	8002c5c <_ZN11TaskHandler9isComTaskEv>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d039      	beq.n	80009b6 <_ZN7AppMain4MainEv+0xaa>
		{
			if (!rfm95COM->Receive())
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	3304      	adds	r3, #4
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2200      	movs	r2, #0
 8000952:	2100      	movs	r1, #0
 8000954:	4798      	blx	r3
 8000956:	4603      	mov	r3, r0
 8000958:	f083 0301 	eor.w	r3, r3, #1
 800095c:	b2db      	uxtb	r3, r3
 800095e:	2b00      	cmp	r3, #0
 8000960:	d00d      	beq.n	800097e <_ZN7AppMain4MainEv+0x72>
			{
				comLoseCounter++;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 8000968:	3301      	adds	r3, #1
 800096a:	b29a      	uxth	r2, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
				drive.Stop();
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	3390      	adds	r3, #144	; 0x90
 8000976:	4618      	mov	r0, r3
 8000978:	f000 ff69 	bl	800184e <_ZN5Drive4StopEv>
 800097c:	e003      	b.n	8000986 <_ZN7AppMain4MainEv+0x7a>
			}
			else
			{
				comLoseCounter = 0;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2200      	movs	r2, #0
 8000982:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
			}

			if (comLoseCounter == (driveSettings.getSelfShutdownDelay() * 4))
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 800098c:	461c      	mov	r4, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	3330      	adds	r3, #48	; 0x30
 8000992:	4618      	mov	r0, r3
 8000994:	f001 fe24 	bl	80025e0 <_ZNK13DriveSettings20getSelfShutdownDelayEv>
 8000998:	4603      	mov	r3, r0
 800099a:	009b      	lsls	r3, r3, #2
 800099c:	429c      	cmp	r4, r3
 800099e:	bf0c      	ite	eq
 80009a0:	2301      	moveq	r3, #1
 80009a2:	2300      	movne	r3, #0
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d005      	beq.n	80009b6 <_ZN7AppMain4MainEv+0xaa>
			{
				//Self-shutdown when the delay time for self-shutdown has elapsed
				HAL_GPIO_WritePin(POWER_SWITCH_GPIO_Port, POWER_SWITCH_Pin, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2101      	movs	r1, #1
 80009ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b2:	f005 fc0f 	bl	80061d4 <HAL_GPIO_WritePin>
			}
		}

		//Drive Task
		if (taskHandler.isDriveTask())
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4618      	mov	r0, r3
 80009ba:	f002 f968 	bl	8002c8e <_ZN11TaskHandler11isDriveTaskEv>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d009      	beq.n	80009d8 <_ZN7AppMain4MainEv+0xcc>
		{
			encoder.update();
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	3368      	adds	r3, #104	; 0x68
 80009c8:	4618      	mov	r0, r3
 80009ca:	f001 f893 	bl	8001af4 <_ZN7Encoder6updateEv>
			drive.updateDrive();
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	3390      	adds	r3, #144	; 0x90
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 fe32 	bl	800163c <_ZN5Drive11updateDriveEv>
		}

		//Error Task
		if (taskHandler.isErrorTask())
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4618      	mov	r0, r3
 80009dc:	f002 f970 	bl	8002cc0 <_ZN11TaskHandler11isErrorTaskEv>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d04f      	beq.n	8000a86 <_ZN7AppMain4MainEv+0x17a>
		{
			if(driveStatus.getVoltage() < driveSettings.getUnderVoltageWarning()){
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	334a      	adds	r3, #74	; 0x4a
 80009ea:	4618      	mov	r0, r3
 80009ec:	f002 f87f 	bl	8002aee <_ZNK11DriveStatus10getVoltageEv>
 80009f0:	4603      	mov	r3, r0
 80009f2:	461c      	mov	r4, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3330      	adds	r3, #48	; 0x30
 80009f8:	4618      	mov	r0, r3
 80009fa:	f001 fe5d 	bl	80026b8 <_ZNK13DriveSettings22getUnderVoltageWarningEv>
 80009fe:	4603      	mov	r3, r0
 8000a00:	429c      	cmp	r4, r3
 8000a02:	bf34      	ite	cc
 8000a04:	2301      	movcc	r3, #1
 8000a06:	2300      	movcs	r3, #0
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d005      	beq.n	8000a1a <_ZN7AppMain4MainEv+0x10e>
				driveStatus.setError(DriveStatus::E_UNDERVOLTAGE_WARNING);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	334a      	adds	r3, #74	; 0x4a
 8000a12:	2108      	movs	r1, #8
 8000a14:	4618      	mov	r0, r3
 8000a16:	f001 fffb 	bl	8002a10 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
			}

			if(driveStatus.getVoltage() < driveSettings.getUnderVoltageError()){
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	334a      	adds	r3, #74	; 0x4a
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f002 f865 	bl	8002aee <_ZNK11DriveStatus10getVoltageEv>
 8000a24:	4603      	mov	r3, r0
 8000a26:	461c      	mov	r4, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	3330      	adds	r3, #48	; 0x30
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f001 fe28 	bl	8002682 <_ZNK13DriveSettings20getUnderVoltageErrorEv>
 8000a32:	4603      	mov	r3, r0
 8000a34:	429c      	cmp	r4, r3
 8000a36:	bf34      	ite	cc
 8000a38:	2301      	movcc	r3, #1
 8000a3a:	2300      	movcs	r3, #0
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d005      	beq.n	8000a4e <_ZN7AppMain4MainEv+0x142>
				driveStatus.setError(DriveStatus::E_UNDERVOLTAGE_ERROR);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	334a      	adds	r3, #74	; 0x4a
 8000a46:	2104      	movs	r1, #4
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f001 ffe1 	bl	8002a10 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
			}

			if (driveStatus.getError() != DriveStatus::E_NO_ERROR)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	334a      	adds	r3, #74	; 0x4a
 8000a52:	4618      	mov	r0, r3
 8000a54:	f001 ffd0 	bl	80029f8 <_ZN11DriveStatus8getErrorEv>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	bf14      	ite	ne
 8000a5e:	2301      	movne	r3, #1
 8000a60:	2300      	moveq	r3, #0
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d00e      	beq.n	8000a86 <_ZN7AppMain4MainEv+0x17a>
			{
				drive.Stop();
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3390      	adds	r3, #144	; 0x90
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f000 feee 	bl	800184e <_ZN5Drive4StopEv>
				taskHandler.setDriveTaskEnable(false);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2100      	movs	r1, #0
 8000a76:	4618      	mov	r0, r3
 8000a78:	f002 f972 	bl	8002d60 <_ZN11TaskHandler18setDriveTaskEnableEb>
				taskHandler.setLEDTaskEnable(false);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4618      	mov	r0, r3
 8000a82:	f002 f99a 	bl	8002dba <_ZN11TaskHandler16setLEDTaskEnableEb>
				//error.error2LED(); ToDo
			}
		}


		if (taskHandler.isLEDTask() && driveStatus.getError() == DriveStatus::E_NO_ERROR)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f002 f932 	bl	8002cf2 <_ZN11TaskHandler9isLEDTaskEv>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	f43f af44 	beq.w	800091e <_ZN7AppMain4MainEv+0x12>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	334a      	adds	r3, #74	; 0x4a
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f001 ffac 	bl	80029f8 <_ZN11DriveStatus8getErrorEv>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
		if (driveCommand.isReset())
 8000aa4:	e73b      	b.n	800091e <_ZN7AppMain4MainEv+0x12>
	...

08000aa8 <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef>:




void AppMain::ADCRead(ADC_HandleTypeDef *hadc)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	6039      	str	r1, [r7, #0]
    currentSum = currentSum - currentArray[staticCounter] + adc1Buffer[1];
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	f892 20dc 	ldrb.w	r2, [r2, #220]	; 0xdc
 8000abe:	4611      	mov	r1, r2
 8000ac0:	687a      	ldr	r2, [r7, #4]
 8000ac2:	3160      	adds	r1, #96	; 0x60
 8000ac4:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000ac8:	1a9b      	subs	r3, r3, r2
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	f8b2 20be 	ldrh.w	r2, [r2, #190]	; 0xbe
 8000ad0:	b212      	sxth	r2, r2
 8000ad2:	441a      	add	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    currentArray[staticCounter] = adc1Buffer[1];
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 8000ae0:	b219      	sxth	r1, r3
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8000ae8:	461a      	mov	r2, r3
 8000aea:	b289      	uxth	r1, r1
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3260      	adds	r2, #96	; 0x60
 8000af0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

    voltageSum = voltageSum - voltageArray[staticCounter] + adc1Buffer[0];
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8000b00:	6879      	ldr	r1, [r7, #4]
 8000b02:	3364      	adds	r3, #100	; 0x64
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	440b      	add	r3, r1
 8000b08:	885b      	ldrh	r3, [r3, #2]
 8000b0a:	1ad3      	subs	r3, r2, r3
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	f8b2 20bc 	ldrh.w	r2, [r2, #188]	; 0xbc
 8000b12:	b212      	sxth	r2, r2
 8000b14:	441a      	add	r2, r3
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    voltageArray[staticCounter] = adc1Buffer[0];
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8000b22:	b21a      	sxth	r2, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8000b2a:	b291      	uxth	r1, r2
 8000b2c:	687a      	ldr	r2, [r7, #4]
 8000b2e:	3364      	adds	r3, #100	; 0x64
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	4413      	add	r3, r2
 8000b34:	460a      	mov	r2, r1
 8000b36:	805a      	strh	r2, [r3, #2]


    if (staticCounter == MEAN_VALUE_SIZE-1)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8000b3e:	2b04      	cmp	r3, #4
 8000b40:	d104      	bne.n	8000b4c <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0xa4>
    {
        staticCounter = 0;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2200      	movs	r2, #0
 8000b46:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8000b4a:	e007      	b.n	8000b5c <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0xb4>
    }
    else
    {
        staticCounter++;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8000b52:	3301      	adds	r3, #1
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
    }


	driveStatus.setCurrent(currentSum/MEAN_VALUE_SIZE);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	f103 024a 	add.w	r2, r3, #74	; 0x4a
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000b68:	4911      	ldr	r1, [pc, #68]	; (8000bb0 <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0x108>)
 8000b6a:	fba1 1303 	umull	r1, r3, r1, r3
 8000b6e:	089b      	lsrs	r3, r3, #2
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	4619      	mov	r1, r3
 8000b74:	4610      	mov	r0, r2
 8000b76:	f001 ffab 	bl	8002ad0 <_ZN11DriveStatus10setCurrentEt>
	driveStatus.setVoltage(voltageSum/MEAN_VALUE_SIZE);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	f103 024a 	add.w	r2, r3, #74	; 0x4a
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b86:	490a      	ldr	r1, [pc, #40]	; (8000bb0 <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0x108>)
 8000b88:	fba1 1303 	umull	r1, r3, r1, r3
 8000b8c:	089b      	lsrs	r3, r3, #2
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	4619      	mov	r1, r3
 8000b92:	4610      	mov	r0, r2
 8000b94:	f001 ffb9 	bl	8002b0a <_ZN11DriveStatus10setVoltageEt>

	//restart ADC DMA Conversion
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1Buffer, BUFFER_SIZE_ADC1);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	33bc      	adds	r3, #188	; 0xbc
 8000b9c:	2202      	movs	r2, #2
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4804      	ldr	r0, [pc, #16]	; (8000bb4 <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0x10c>)
 8000ba2:	f003 fbc9 	bl	8004338 <HAL_ADC_Start_DMA>
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	cccccccd 	.word	0xcccccccd
 8000bb4:	20000214 	.word	0x20000214

08000bb8 <_ZN7BaseCOMC1EP11DriveStatusP13DriveSettingsP12DriveCommand>:

#include "BaseCOM.h"
#include "../AppMain/Defines.h"
#include "../Tools/TypeConverter.h"

BaseCOM::BaseCOM(DriveStatus *driveStatus, DriveSettings *driveSettings,
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
 8000bc4:	603b      	str	r3, [r7, #0]
		DriveCommand *driveCommand)
{
	this->driveSettings = driveSettings;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	601a      	str	r2, [r3, #0]
	this->driveStatus = driveStatus;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	68ba      	ldr	r2, [r7, #8]
 8000bd0:	605a      	str	r2, [r3, #4]
	this->driveCommand = driveCommand;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	683a      	ldr	r2, [r7, #0]
 8000bd6:	609a      	str	r2, [r3, #8]
}
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3714      	adds	r7, #20
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
	...

08000be8 <_ZN7BaseCOM11GetSettingsEh>:


uint8_t* BaseCOM::GetSettings(uint8_t addr)
{
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	70fb      	strb	r3, [r7, #3]

	data2send[0] = 0x1F;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	221f      	movs	r2, #31
 8000bf8:	731a      	strb	r2, [r3, #12]
	data2send[1] = driveSettings->getDeviceAddress();
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f001 fc76 	bl	80024f0 <_ZNK13DriveSettings16getDeviceAddressEv>
 8000c04:	4603      	mov	r3, r0
 8000c06:	461a      	mov	r2, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	735a      	strb	r2, [r3, #13]
	data2send[2] = GET_COMMAND;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2212      	movs	r2, #18
 8000c10:	739a      	strb	r2, [r3, #14]
	data2send[3] = addr;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	78fa      	ldrb	r2, [r7, #3]
 8000c16:	73da      	strb	r2, [r3, #15]

	switch (addr)
 8000c18:	78fb      	ldrb	r3, [r7, #3]
 8000c1a:	3b10      	subs	r3, #16
 8000c1c:	2b10      	cmp	r3, #16
 8000c1e:	f200 80d3 	bhi.w	8000dc8 <_ZN7BaseCOM11GetSettingsEh+0x1e0>
 8000c22:	a201      	add	r2, pc, #4	; (adr r2, 8000c28 <_ZN7BaseCOM11GetSettingsEh+0x40>)
 8000c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c28:	08000c6d 	.word	0x08000c6d
 8000c2c:	08000c8b 	.word	0x08000c8b
 8000c30:	08000ca9 	.word	0x08000ca9
 8000c34:	08000cc7 	.word	0x08000cc7
 8000c38:	08000ce5 	.word	0x08000ce5
 8000c3c:	08000d03 	.word	0x08000d03
 8000c40:	08000d1f 	.word	0x08000d1f
 8000c44:	08000d3d 	.word	0x08000d3d
 8000c48:	08000d5b 	.word	0x08000d5b
 8000c4c:	08000d79 	.word	0x08000d79
 8000c50:	08000d97 	.word	0x08000d97
 8000c54:	08000dc9 	.word	0x08000dc9
 8000c58:	08000dc9 	.word	0x08000dc9
 8000c5c:	08000dc9 	.word	0x08000dc9
 8000c60:	08000dc9 	.word	0x08000dc9
 8000c64:	08000dc9 	.word	0x08000dc9
 8000c68:	08000db5 	.word	0x08000db5
	{
		case TEACH_TORQUE_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getTeachTroque(), 4);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000c76:	4618      	mov	r0, r3
 8000c78:	f001 fce8 	bl	800264c <_ZNK13DriveSettings14getTeachTroqueEv>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2204      	movs	r2, #4
 8000c80:	4619      	mov	r1, r3
 8000c82:	4620      	mov	r0, r4
 8000c84:	f002 f8a8 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000c88:	e0a2      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case TEACH_SPEED_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getTeachSpeed(), 4);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000c94:	4618      	mov	r0, r3
 8000c96:	f001 fcbe 	bl	8002616 <_ZNK13DriveSettings13getTeachSpeedEv>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2204      	movs	r2, #4
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4620      	mov	r0, r4
 8000ca2:	f002 f899 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000ca6:	e093      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case CLAMPING_TORQUE_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getClampingTorque(), 4);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f001 fc01 	bl	80024ba <_ZNK13DriveSettings17getClampingTorqueEv>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2204      	movs	r2, #4
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4620      	mov	r0, r4
 8000cc0:	f002 f88a 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000cc4:	e084      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case CLAMPING_SPEED_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getClampingSpeed(), 4);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f001 fbd7 	bl	8002484 <_ZNK13DriveSettings16getClampingSpeedEv>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2204      	movs	r2, #4
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4620      	mov	r0, r4
 8000cde:	f002 f87b 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000ce2:	e075      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case SELF_SHUTDOWN_DELAY_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getSelfShutdownDelay(), 4);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f001 fc76 	bl	80025e0 <_ZNK13DriveSettings20getSelfShutdownDelayEv>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2204      	movs	r2, #4
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4620      	mov	r0, r4
 8000cfc:	f002 f86c 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000d00:	e066      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case IN_POS_DIFF_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getInPosDiff(), 4);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f001 fbfb 	bl	8002508 <_ZNK13DriveSettings12getInPosDiffEv>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2204      	movs	r2, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	4620      	mov	r0, r4
 8000d1a:	f002 f85d 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
		case OPENING_DISTANCE_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getOpeningDistance(), 4);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f001 fc08 	bl	800253e <_ZNK13DriveSettings18getOpeningDistanceEv>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2204      	movs	r2, #4
 8000d32:	4619      	mov	r1, r3
 8000d34:	4620      	mov	r0, r4
 8000d36:	f002 f84f 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000d3a:	e049      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case UNDERVOLTAGE_WARNING_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getUnderVoltageWarning(),4);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d46:	4618      	mov	r0, r3
 8000d48:	f001 fcb6 	bl	80026b8 <_ZNK13DriveSettings22getUnderVoltageWarningEv>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2204      	movs	r2, #4
 8000d50:	4619      	mov	r1, r3
 8000d52:	4620      	mov	r0, r4
 8000d54:	f002 f840 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000d58:	e03a      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case UNDERVOLTAGE_ERROR_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getUnderVoltageError(), 4);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d64:	4618      	mov	r0, r3
 8000d66:	f001 fc8c 	bl	8002682 <_ZNK13DriveSettings20getUnderVoltageErrorEv>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2204      	movs	r2, #4
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4620      	mov	r0, r4
 8000d72:	f002 f831 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000d76:	e02b      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case OVER_CURRENT_WARNING_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getOverCurrentWarning(), 4);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d82:	4618      	mov	r0, r3
 8000d84:	f001 fbf6 	bl	8002574 <_ZNK13DriveSettings21getOverCurrentWarningEv>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2204      	movs	r2, #4
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4620      	mov	r0, r4
 8000d90:	f002 f822 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000d94:	e01c      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case OVER_CURRENT_ERROR_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getOverCurrentError(), 4);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000da0:	4618      	mov	r0, r3
 8000da2:	f001 fc02 	bl	80025aa <_ZNK13DriveSettings19getOverCurrentErrorEv>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2204      	movs	r2, #4
 8000daa:	4619      	mov	r1, r3
 8000dac:	4620      	mov	r0, r4
 8000dae:	f002 f813 	bl	8002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000db2:	e00d      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case DEVICE_ADDRESS_ADDR:
			data2send[4] = driveSettings->getDeviceAddress();
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4618      	mov	r0, r3
 8000dba:	f001 fb99 	bl	80024f0 <_ZNK13DriveSettings16getDeviceAddressEv>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	741a      	strb	r2, [r3, #16]
			break;
 8000dc6:	e003      	b.n	8000dd0 <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		default:
			data2send[1] = 0x1D;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	221d      	movs	r2, #29
 8000dcc:	735a      	strb	r2, [r3, #13]
			break;
 8000dce:	bf00      	nop
	}
	data2send[6] = CRC8(data2send, 6);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	330c      	adds	r3, #12
 8000dd4:	2206      	movs	r2, #6
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f000 faa3 	bl	8001324 <_ZN7BaseCOM4CRC8EPhh>
 8000dde:	4603      	mov	r3, r0
 8000de0:	461a      	mov	r2, r3
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	749a      	strb	r2, [r3, #18]
	return data2send;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	330c      	adds	r3, #12
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd90      	pop	{r4, r7, pc}
 8000df2:	bf00      	nop

08000df4 <_ZN7BaseCOM9GetStatusEh>:


uint8_t* BaseCOM::GetStatus(uint8_t addr)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	70fb      	strb	r3, [r7, #3]

	data2send[0] = 0x1F;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	221f      	movs	r2, #31
 8000e04:	731a      	strb	r2, [r3, #12]
	data2send[1] = driveSettings->getDeviceAddress();
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f001 fb70 	bl	80024f0 <_ZNK13DriveSettings16getDeviceAddressEv>
 8000e10:	4603      	mov	r3, r0
 8000e12:	461a      	mov	r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	735a      	strb	r2, [r3, #13]
	data2send[2] = GET_STATUS;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2213      	movs	r2, #19
 8000e1c:	739a      	strb	r2, [r3, #14]
	data2send[3] = addr;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	78fa      	ldrb	r2, [r7, #3]
 8000e22:	73da      	strb	r2, [r3, #15]

	switch (addr)
 8000e24:	78fb      	ldrb	r3, [r7, #3]
 8000e26:	3b01      	subs	r3, #1
 8000e28:	2b08      	cmp	r3, #8
 8000e2a:	d864      	bhi.n	8000ef6 <_ZN7BaseCOM9GetStatusEh+0x102>
 8000e2c:	a201      	add	r2, pc, #4	; (adr r2, 8000e34 <_ZN7BaseCOM9GetStatusEh+0x40>)
 8000e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e32:	bf00      	nop
 8000e34:	08000e59 	.word	0x08000e59
 8000e38:	08000e6d 	.word	0x08000e6d
 8000e3c:	08000e81 	.word	0x08000e81
 8000e40:	08000e95 	.word	0x08000e95
 8000e44:	08000ea9 	.word	0x08000ea9
 8000e48:	08000ef7 	.word	0x08000ef7
 8000e4c:	08000ebd 	.word	0x08000ebd
 8000e50:	08000ed1 	.word	0x08000ed1
 8000e54:	08000ee5 	.word	0x08000ee5
	{
		case CLOSE_ADDR:
			data2send[4] = driveStatus->isClose();
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f001 fcf9 	bl	8002854 <_ZN11DriveStatus7isCloseEv>
 8000e62:	4603      	mov	r3, r0
 8000e64:	461a      	mov	r2, r3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	741a      	strb	r2, [r3, #16]
			break;
 8000e6a:	e048      	b.n	8000efe <_ZN7BaseCOM9GetStatusEh+0x10a>
		case OPEN_ADDR:
			data2send[4] = driveStatus->isOpen();
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f001 fd12 	bl	800289a <_ZN11DriveStatus6isOpenEv>
 8000e76:	4603      	mov	r3, r0
 8000e78:	461a      	mov	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	741a      	strb	r2, [r3, #16]
			break;
 8000e7e:	e03e      	b.n	8000efe <_ZN7BaseCOM9GetStatusEh+0x10a>
		case TEACH_ADDR:
			data2send[4] = driveStatus->isTeach();
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f001 fd94 	bl	80029b2 <_ZN11DriveStatus7isTeachEv>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	741a      	strb	r2, [r3, #16]
			break;
 8000e92:	e034      	b.n	8000efe <_ZN7BaseCOM9GetStatusEh+0x10a>
		case RESET_ADDR:
			data2send[4] = driveStatus->isReset();
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f001 fd44 	bl	8002926 <_ZN11DriveStatus7isResetEv>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	741a      	strb	r2, [r3, #16]
			break;
 8000ea6:	e02a      	b.n	8000efe <_ZN7BaseCOM9GetStatusEh+0x10a>
		case ENABLE_ADDR:
			data2send[4] = driveStatus->isEnable();
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f001 fd17 	bl	80028e0 <_ZN11DriveStatus8isEnableEv>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	741a      	strb	r2, [r3, #16]
			break;
 8000eba:	e020      	b.n	8000efe <_ZN7BaseCOM9GetStatusEh+0x10a>
		case STOP_ADDR:
			data2send[4] = driveStatus->isStop();
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f001 fd53 	bl	800296c <_ZN11DriveStatus6isStopEv>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	461a      	mov	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	741a      	strb	r2, [r3, #16]
			break;
 8000ece:	e016      	b.n	8000efe <_ZN7BaseCOM9GetStatusEh+0x10a>
		case ERROR_ADDR:
			data2send[4] = driveStatus->getError();
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f001 fd8f 	bl	80029f8 <_ZN11DriveStatus8getErrorEv>
 8000eda:	4603      	mov	r3, r0
 8000edc:	461a      	mov	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	741a      	strb	r2, [r3, #16]
			break;
 8000ee2:	e00c      	b.n	8000efe <_ZN7BaseCOM9GetStatusEh+0x10a>
		case STATUS_ADDR:
			data2send[4] = driveStatus->getStatus();
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f001 fda8 	bl	8002a3e <_ZNK11DriveStatus9getStatusEv>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	741a      	strb	r2, [r3, #16]
		default:
			data2send[0] = 0x1D;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	221d      	movs	r2, #29
 8000efa:	731a      	strb	r2, [r3, #12]
			break;
 8000efc:	bf00      	nop
	}
	data2send[6] = CRC8(data2send, 6);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	330c      	adds	r3, #12
 8000f02:	2206      	movs	r2, #6
 8000f04:	4619      	mov	r1, r3
 8000f06:	6878      	ldr	r0, [r7, #4]
 8000f08:	f000 fa0c 	bl	8001324 <_ZN7BaseCOM4CRC8EPhh>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	461a      	mov	r2, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	749a      	strb	r2, [r3, #18]

	return data2send;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	330c      	adds	r3, #12
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <_ZN7BaseCOM11SetSettingsEPh>:
}



void BaseCOM::SetSettings(uint8_t *data)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
	//data[2] = command (readCommand, readSettings, readStatus, writeCommand...)
	//data[3] = reg addr (close, open, setTeach...)
	//data[4..n] = Payload
	//data[6] = crc

	uint16_t value = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	81fb      	strh	r3, [r7, #14]
	switch (data[3])
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	3303      	adds	r3, #3
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	3b10      	subs	r3, #16
 8000f36:	2b0a      	cmp	r3, #10
 8000f38:	f200 80f6 	bhi.w	8001128 <_ZN7BaseCOM11SetSettingsEPh+0x208>
 8000f3c:	a201      	add	r2, pc, #4	; (adr r2, 8000f44 <_ZN7BaseCOM11SetSettingsEPh+0x24>)
 8000f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f42:	bf00      	nop
 8000f44:	08000f71 	.word	0x08000f71
 8000f48:	08000f99 	.word	0x08000f99
 8000f4c:	08000fc1 	.word	0x08000fc1
 8000f50:	08000fe9 	.word	0x08000fe9
 8000f54:	080010b1 	.word	0x080010b1
 8000f58:	08001011 	.word	0x08001011
 8000f5c:	08001039 	.word	0x08001039
 8000f60:	080010d9 	.word	0x080010d9
 8000f64:	08001101 	.word	0x08001101
 8000f68:	08001061 	.word	0x08001061
 8000f6c:	08001089 	.word	0x08001089
	{
		case TEACH_TORQUE_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	3305      	adds	r3, #5
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	01db      	lsls	r3, r3, #7
 8000f78:	b21a      	sxth	r2, r3
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	4313      	orrs	r3, r2
 8000f84:	b21b      	sxth	r3, r3
 8000f86:	81fb      	strh	r3, [r7, #14]
			driveSettings->setTeachTroque(value);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	89fa      	ldrh	r2, [r7, #14]
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4618      	mov	r0, r3
 8000f92:	f001 fb67 	bl	8002664 <_ZN13DriveSettings14setTeachTroqueEt>
			break;
 8000f96:	e0c8      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case TEACH_SPEED_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	3305      	adds	r3, #5
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	01db      	lsls	r3, r3, #7
 8000fa0:	b21a      	sxth	r2, r3
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	3304      	adds	r3, #4
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	4313      	orrs	r3, r2
 8000fac:	b21b      	sxth	r3, r3
 8000fae:	81fb      	strh	r3, [r7, #14]
			driveSettings->setTeachSpeed(value);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	89fa      	ldrh	r2, [r7, #14]
 8000fb6:	4611      	mov	r1, r2
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f001 fb38 	bl	800262e <_ZN13DriveSettings13setTeachSpeedEt>
			break;
 8000fbe:	e0b4      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case CLAMPING_TORQUE_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	3305      	adds	r3, #5
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	01db      	lsls	r3, r3, #7
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	3304      	adds	r3, #4
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	b21b      	sxth	r3, r3
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	b21b      	sxth	r3, r3
 8000fd6:	81fb      	strh	r3, [r7, #14]
			driveSettings->setClampingTorque(value);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	89fa      	ldrh	r2, [r7, #14]
 8000fde:	4611      	mov	r1, r2
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f001 fa76 	bl	80024d2 <_ZN13DriveSettings17setClampingTorqueEt>
			break;
 8000fe6:	e0a0      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case CLAMPING_SPEED_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	3305      	adds	r3, #5
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	01db      	lsls	r3, r3, #7
 8000ff0:	b21a      	sxth	r2, r3
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	b21b      	sxth	r3, r3
 8000ffe:	81fb      	strh	r3, [r7, #14]
			driveSettings->setClampingSpeed(value);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	89fa      	ldrh	r2, [r7, #14]
 8001006:	4611      	mov	r1, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f001 fa47 	bl	800249c <_ZN13DriveSettings16setClampingSpeedEt>
			break;
 800100e:	e08c      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case IN_POS_DIFF_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	3305      	adds	r3, #5
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	01db      	lsls	r3, r3, #7
 8001018:	b21a      	sxth	r2, r3
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	3304      	adds	r3, #4
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	b21b      	sxth	r3, r3
 8001022:	4313      	orrs	r3, r2
 8001024:	b21b      	sxth	r3, r3
 8001026:	81fb      	strh	r3, [r7, #14]
			driveSettings->setInPosDiff(value);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	89fa      	ldrh	r2, [r7, #14]
 800102e:	4611      	mov	r1, r2
 8001030:	4618      	mov	r0, r3
 8001032:	f001 fa75 	bl	8002520 <_ZN13DriveSettings12setInPosDiffEt>
			break;
 8001036:	e078      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case OPENING_DISTANCE_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	3305      	adds	r3, #5
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	01db      	lsls	r3, r3, #7
 8001040:	b21a      	sxth	r2, r3
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	3304      	adds	r3, #4
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	b21b      	sxth	r3, r3
 800104a:	4313      	orrs	r3, r2
 800104c:	b21b      	sxth	r3, r3
 800104e:	81fb      	strh	r3, [r7, #14]
			driveSettings->setOpeningDistance(value);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	89fa      	ldrh	r2, [r7, #14]
 8001056:	4611      	mov	r1, r2
 8001058:	4618      	mov	r0, r3
 800105a:	f001 fa7c 	bl	8002556 <_ZN13DriveSettings18setOpeningDistanceEt>
			break;
 800105e:	e064      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case OVER_CURRENT_WARNING_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	3305      	adds	r3, #5
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	01db      	lsls	r3, r3, #7
 8001068:	b21a      	sxth	r2, r3
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	3304      	adds	r3, #4
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	b21b      	sxth	r3, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	b21b      	sxth	r3, r3
 8001076:	81fb      	strh	r3, [r7, #14]
			driveSettings->setOverCurrentWarning(value);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	89fa      	ldrh	r2, [r7, #14]
 800107e:	4611      	mov	r1, r2
 8001080:	4618      	mov	r0, r3
 8001082:	f001 fa83 	bl	800258c <_ZN13DriveSettings21setOverCurrentWarningEt>
			break;
 8001086:	e050      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case OVER_CURRENT_ERROR_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	3305      	adds	r3, #5
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	01db      	lsls	r3, r3, #7
 8001090:	b21a      	sxth	r2, r3
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	3304      	adds	r3, #4
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	b21b      	sxth	r3, r3
 800109a:	4313      	orrs	r3, r2
 800109c:	b21b      	sxth	r3, r3
 800109e:	81fb      	strh	r3, [r7, #14]
			driveSettings->setOverCurrentError(value);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	89fa      	ldrh	r2, [r7, #14]
 80010a6:	4611      	mov	r1, r2
 80010a8:	4618      	mov	r0, r3
 80010aa:	f001 fa8a 	bl	80025c2 <_ZN13DriveSettings19setOverCurrentErrorEt>
			break;
 80010ae:	e03c      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case SELF_SHUTDOWN_DELAY_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	3305      	adds	r3, #5
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	01db      	lsls	r3, r3, #7
 80010b8:	b21a      	sxth	r2, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	3304      	adds	r3, #4
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	4313      	orrs	r3, r2
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	81fb      	strh	r3, [r7, #14]
			driveSettings->setSelfShutdownDelay(value);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	89fa      	ldrh	r2, [r7, #14]
 80010ce:	4611      	mov	r1, r2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f001 fa91 	bl	80025f8 <_ZN13DriveSettings20setSelfShutdownDelayEt>
			break;
 80010d6:	e028      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case UNDERVOLTAGE_WARNING_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	3305      	adds	r3, #5
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	01db      	lsls	r3, r3, #7
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	3304      	adds	r3, #4
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	4313      	orrs	r3, r2
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	81fb      	strh	r3, [r7, #14]
			driveSettings->setUnderVoltageWarning(value);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	89fa      	ldrh	r2, [r7, #14]
 80010f6:	4611      	mov	r1, r2
 80010f8:	4618      	mov	r0, r3
 80010fa:	f001 fae9 	bl	80026d0 <_ZN13DriveSettings22setUnderVoltageWarningEt>
			break;
 80010fe:	e014      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case UNDERVOLTAGE_ERROR_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	3305      	adds	r3, #5
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	01db      	lsls	r3, r3, #7
 8001108:	b21a      	sxth	r2, r3
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	3304      	adds	r3, #4
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b21b      	sxth	r3, r3
 8001112:	4313      	orrs	r3, r2
 8001114:	b21b      	sxth	r3, r3
 8001116:	81fb      	strh	r3, [r7, #14]
			driveSettings->setUnderVoltageError(value);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	89fa      	ldrh	r2, [r7, #14]
 800111e:	4611      	mov	r1, r2
 8001120:	4618      	mov	r0, r3
 8001122:	f001 faba 	bl	800269a <_ZN13DriveSettings20setUnderVoltageErrorEt>
			break;
 8001126:	e000      	b.n	800112a <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		default:
			break;
 8001128:	bf00      	nop
	}
}
 800112a:	bf00      	nop
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop

08001134 <_ZN7BaseCOM9SetStatusEPh>:

void BaseCOM::SetStatus(uint8_t *data)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
	//data[2] = command (readCommand, readSettings, readStatus, writeCommand...)
	//data[3] = reg addr (close, open, setTeach...)
	//data[4..n] = Payload
	//data[6] = crc

	switch (data[3])
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	3303      	adds	r3, #3
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	3b01      	subs	r3, #1
 8001146:	2b06      	cmp	r3, #6
 8001148:	d86a      	bhi.n	8001220 <_ZN7BaseCOM9SetStatusEPh+0xec>
 800114a:	a201      	add	r2, pc, #4	; (adr r2, 8001150 <_ZN7BaseCOM9SetStatusEPh+0x1c>)
 800114c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001150:	0800116d 	.word	0x0800116d
 8001154:	0800118b 	.word	0x0800118b
 8001158:	080011a9 	.word	0x080011a9
 800115c:	080011c7 	.word	0x080011c7
 8001160:	080011e5 	.word	0x080011e5
 8001164:	08001221 	.word	0x08001221
 8001168:	08001203 	.word	0x08001203
	{
		case CLOSE_ADDR:
			driveStatus->setClose(data[4] == 0x01);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	685a      	ldr	r2, [r3, #4]
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	3304      	adds	r3, #4
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b01      	cmp	r3, #1
 8001178:	bf0c      	ite	eq
 800117a:	2301      	moveq	r3, #1
 800117c:	2300      	movne	r3, #0
 800117e:	b2db      	uxtb	r3, r3
 8001180:	4619      	mov	r1, r3
 8001182:	4610      	mov	r0, r2
 8001184:	f001 fb72 	bl	800286c <_ZN11DriveStatus8setCloseEb>
			break;
 8001188:	e04b      	b.n	8001222 <_ZN7BaseCOM9SetStatusEPh+0xee>
		case OPEN_ADDR:
			driveStatus->setOpen(data[4] == 0x01);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	3304      	adds	r3, #4
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b01      	cmp	r3, #1
 8001196:	bf0c      	ite	eq
 8001198:	2301      	moveq	r3, #1
 800119a:	2300      	movne	r3, #0
 800119c:	b2db      	uxtb	r3, r3
 800119e:	4619      	mov	r1, r3
 80011a0:	4610      	mov	r0, r2
 80011a2:	f001 fb86 	bl	80028b2 <_ZN11DriveStatus7setOpenEb>
			break;
 80011a6:	e03c      	b.n	8001222 <_ZN7BaseCOM9SetStatusEPh+0xee>
		case TEACH_ADDR:
			driveStatus->setTeach(data[4] == 0x01);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	685a      	ldr	r2, [r3, #4]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	3304      	adds	r3, #4
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	bf0c      	ite	eq
 80011b6:	2301      	moveq	r3, #1
 80011b8:	2300      	movne	r3, #0
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	4619      	mov	r1, r3
 80011be:	4610      	mov	r0, r2
 80011c0:	f001 fc03 	bl	80029ca <_ZN11DriveStatus8setTeachEb>
			break;
 80011c4:	e02d      	b.n	8001222 <_ZN7BaseCOM9SetStatusEPh+0xee>
		case RESET_ADDR:
			driveStatus->setReset(data[4] == 0x01);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685a      	ldr	r2, [r3, #4]
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	3304      	adds	r3, #4
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	bf0c      	ite	eq
 80011d4:	2301      	moveq	r3, #1
 80011d6:	2300      	movne	r3, #0
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	4619      	mov	r1, r3
 80011dc:	4610      	mov	r0, r2
 80011de:	f001 fbae 	bl	800293e <_ZN11DriveStatus8setResetEb>
			break;
 80011e2:	e01e      	b.n	8001222 <_ZN7BaseCOM9SetStatusEPh+0xee>
		case ENABLE_ADDR:
			driveStatus->setEnable(data[4] == 0x01);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	685a      	ldr	r2, [r3, #4]
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	3304      	adds	r3, #4
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	bf0c      	ite	eq
 80011f2:	2301      	moveq	r3, #1
 80011f4:	2300      	movne	r3, #0
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	4619      	mov	r1, r3
 80011fa:	4610      	mov	r0, r2
 80011fc:	f001 fb7c 	bl	80028f8 <_ZN11DriveStatus9setEnableEb>
			break;
 8001200:	e00f      	b.n	8001222 <_ZN7BaseCOM9SetStatusEPh+0xee>
		case STOP_ADDR:
			driveStatus->setStop(data[4] == 0x01);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	3304      	adds	r3, #4
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b01      	cmp	r3, #1
 800120e:	bf0c      	ite	eq
 8001210:	2301      	moveq	r3, #1
 8001212:	2300      	movne	r3, #0
 8001214:	b2db      	uxtb	r3, r3
 8001216:	4619      	mov	r1, r3
 8001218:	4610      	mov	r0, r2
 800121a:	f001 fbb3 	bl	8002984 <_ZN11DriveStatus7setStopEb>
			break;
 800121e:	e000      	b.n	8001222 <_ZN7BaseCOM9SetStatusEPh+0xee>
		default:
			break;
 8001220:	bf00      	nop
	}
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop

0800122c <_ZN7BaseCOM10SetCommandEPh>:

void BaseCOM::SetCommand(uint8_t *data)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
	//data[2] = command (readCommand, readSettings, readStatus, writeCommand...)
	//data[3] = reg addr (close, open, setTeach...)
	//data[4..n] = Payload
	//data[6] = crc

	switch (data[3])
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	3303      	adds	r3, #3
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	3b01      	subs	r3, #1
 800123e:	2b06      	cmp	r3, #6
 8001240:	d86a      	bhi.n	8001318 <_ZN7BaseCOM10SetCommandEPh+0xec>
 8001242:	a201      	add	r2, pc, #4	; (adr r2, 8001248 <_ZN7BaseCOM10SetCommandEPh+0x1c>)
 8001244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001248:	08001265 	.word	0x08001265
 800124c:	08001283 	.word	0x08001283
 8001250:	080012a1 	.word	0x080012a1
 8001254:	080012bf 	.word	0x080012bf
 8001258:	080012dd 	.word	0x080012dd
 800125c:	08001319 	.word	0x08001319
 8001260:	080012fb 	.word	0x080012fb
	{
		case CLOSE_ADDR:
			driveCommand->setClose(data[4] == 0x01);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689a      	ldr	r2, [r3, #8]
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	3304      	adds	r3, #4
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b01      	cmp	r3, #1
 8001270:	bf0c      	ite	eq
 8001272:	2301      	moveq	r3, #1
 8001274:	2300      	movne	r3, #0
 8001276:	b2db      	uxtb	r3, r3
 8001278:	4619      	mov	r1, r3
 800127a:	4610      	mov	r0, r2
 800127c:	f001 fa60 	bl	8002740 <_ZN12DriveCommand8setCloseEb>
			break;
 8001280:	e04b      	b.n	800131a <_ZN7BaseCOM10SetCommandEPh+0xee>
		case OPEN_ADDR:
			driveCommand->setOpen(data[4] == 0x01);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689a      	ldr	r2, [r3, #8]
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	3304      	adds	r3, #4
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b01      	cmp	r3, #1
 800128e:	bf0c      	ite	eq
 8001290:	2301      	moveq	r3, #1
 8001292:	2300      	movne	r3, #0
 8001294:	b2db      	uxtb	r3, r3
 8001296:	4619      	mov	r1, r3
 8001298:	4610      	mov	r0, r2
 800129a:	f001 fa6c 	bl	8002776 <_ZN12DriveCommand7setOpenEb>
			break;
 800129e:	e03c      	b.n	800131a <_ZN7BaseCOM10SetCommandEPh+0xee>
		case TEACH_ADDR:
			driveCommand->setTeach(data[4] == 0x01);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	3304      	adds	r3, #4
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	bf0c      	ite	eq
 80012ae:	2301      	moveq	r3, #1
 80012b0:	2300      	movne	r3, #0
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	4619      	mov	r1, r3
 80012b6:	4610      	mov	r0, r2
 80012b8:	f001 fabd 	bl	8002836 <_ZN12DriveCommand8setTeachEb>
			break;
 80012bc:	e02d      	b.n	800131a <_ZN7BaseCOM10SetCommandEPh+0xee>
		case RESET_ADDR:
			driveCommand->setReset(data[4] == 0x01);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	689a      	ldr	r2, [r3, #8]
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	3304      	adds	r3, #4
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	bf0c      	ite	eq
 80012cc:	2301      	moveq	r3, #1
 80012ce:	2300      	movne	r3, #0
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	4619      	mov	r1, r3
 80012d4:	4610      	mov	r0, r2
 80012d6:	f001 fa84 	bl	80027e2 <_ZN12DriveCommand8setResetEb>
			break;
 80012da:	e01e      	b.n	800131a <_ZN7BaseCOM10SetCommandEPh+0xee>
		case ENABLE_ADDR:
			driveCommand->setEnable(data[4] == 0x01);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689a      	ldr	r2, [r3, #8]
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	3304      	adds	r3, #4
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	bf0c      	ite	eq
 80012ea:	2301      	moveq	r3, #1
 80012ec:	2300      	movne	r3, #0
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	4619      	mov	r1, r3
 80012f2:	4610      	mov	r0, r2
 80012f4:	f001 fa5a 	bl	80027ac <_ZN12DriveCommand9setEnableEb>
			break;
 80012f8:	e00f      	b.n	800131a <_ZN7BaseCOM10SetCommandEPh+0xee>
		case STOP_ADDR:
			driveCommand->setStop(data[4] == 0x01);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	689a      	ldr	r2, [r3, #8]
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	3304      	adds	r3, #4
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b01      	cmp	r3, #1
 8001306:	bf0c      	ite	eq
 8001308:	2301      	moveq	r3, #1
 800130a:	2300      	movne	r3, #0
 800130c:	b2db      	uxtb	r3, r3
 800130e:	4619      	mov	r1, r3
 8001310:	4610      	mov	r0, r2
 8001312:	f001 fa81 	bl	8002818 <_ZN12DriveCommand7setStopEb>
			break;
 8001316:	e000      	b.n	800131a <_ZN7BaseCOM10SetCommandEPh+0xee>
		default:
			break;
 8001318:	bf00      	nop
	}
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop

08001324 <_ZN7BaseCOM4CRC8EPhh>:




uint8_t BaseCOM::CRC8(uint8_t *data, uint8_t length)
{
 8001324:	b480      	push	{r7}
 8001326:	b089      	sub	sp, #36	; 0x24
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	4613      	mov	r3, r2
 8001330:	71fb      	strb	r3, [r7, #7]
	uint8_t crc = 0xff;
 8001332:	23ff      	movs	r3, #255	; 0xff
 8001334:	77fb      	strb	r3, [r7, #31]
	size_t i, j;
	for (i = 0; i < length; i++)
 8001336:	2300      	movs	r3, #0
 8001338:	61bb      	str	r3, [r7, #24]
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	429a      	cmp	r2, r3
 8001340:	d222      	bcs.n	8001388 <_ZN7BaseCOM4CRC8EPhh+0x64>
	{
		crc ^= data[i];
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	4413      	add	r3, r2
 8001348:	781a      	ldrb	r2, [r3, #0]
 800134a:	7ffb      	ldrb	r3, [r7, #31]
 800134c:	4053      	eors	r3, r2
 800134e:	77fb      	strb	r3, [r7, #31]
		for (j = 0; j < 8; j++)
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	2b07      	cmp	r3, #7
 8001358:	d812      	bhi.n	8001380 <_ZN7BaseCOM4CRC8EPhh+0x5c>
		{
			if ((crc & 0x80) != 0)
 800135a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800135e:	2b00      	cmp	r3, #0
 8001360:	da07      	bge.n	8001372 <_ZN7BaseCOM4CRC8EPhh+0x4e>
				crc = (uint8_t) ((crc << 1) ^ 0x31);
 8001362:	7ffb      	ldrb	r3, [r7, #31]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	b25b      	sxtb	r3, r3
 8001368:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800136c:	b25b      	sxtb	r3, r3
 800136e:	77fb      	strb	r3, [r7, #31]
 8001370:	e002      	b.n	8001378 <_ZN7BaseCOM4CRC8EPhh+0x54>
			else
				crc <<= 1;
 8001372:	7ffb      	ldrb	r3, [r7, #31]
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	77fb      	strb	r3, [r7, #31]
		for (j = 0; j < 8; j++)
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	3301      	adds	r3, #1
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	e7e9      	b.n	8001354 <_ZN7BaseCOM4CRC8EPhh+0x30>
	for (i = 0; i < length; i++)
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	3301      	adds	r3, #1
 8001384:	61bb      	str	r3, [r7, #24]
 8001386:	e7d8      	b.n	800133a <_ZN7BaseCOM4CRC8EPhh+0x16>
		}
	}
	return crc;
 8001388:	7ffb      	ldrb	r3, [r7, #31]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	; 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <_ZN8RFM95Com9TransmittEPhh>:
#include "RFM95Com.h"
#include "../AppMain/Defines.h"
#include "usbd_cdc_if.h"

bool RFM95Com::Transmitt(uint8_t *data, uint8_t length)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b084      	sub	sp, #16
 800139a:	af00      	add	r7, sp, #0
 800139c:	60f8      	str	r0, [r7, #12]
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	4613      	mov	r3, r2
 80013a2:	71fb      	strb	r3, [r7, #7]
	if(data == NULL){
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d101      	bne.n	80013ae <_ZN8RFM95Com9TransmittEPhh+0x18>
		return false;
 80013aa:	2300      	movs	r3, #0
 80013ac:	e015      	b.n	80013da <_ZN8RFM95Com9TransmittEPhh+0x44>
	}

	rfm95->beginPacket();
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 fd16 	bl	8001de6 <_ZN10RFM95_LoRa11beginPacketEi>
	rfm95->write(data, length);
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	6998      	ldr	r0, [r3, #24]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	3304      	adds	r3, #4
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	79fa      	ldrb	r2, [r7, #7]
 80013ca:	68b9      	ldr	r1, [r7, #8]
 80013cc:	4798      	blx	r3
	rfm95->endPacket();
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	699b      	ldr	r3, [r3, #24]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 fd28 	bl	8001e28 <_ZN10RFM95_LoRa9endPacketEv>
	return true;
 80013d8:	2301      	movs	r3, #1
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <_ZN8RFM95Com7ReceiveEPhh>:

bool RFM95Com::Receive(uint8_t *data, uint8_t length)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	; 0x28
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	4613      	mov	r3, r2
 80013f0:	71fb      	strb	r3, [r7, #7]

	uint8_t* txDataTemp;

	uint8_t rxData[7];

	uint8_t packetSize = rfm95->parsePacket();
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	2100      	movs	r1, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f000 fd37 	bl	8001e6c <_ZN10RFM95_LoRa11parsePacketEi>
 80013fe:	4603      	mov	r3, r0
 8001400:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	if (packetSize != 0)
 8001404:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001408:	2b00      	cmp	r3, #0
 800140a:	f000 80e9 	beq.w	80015e0 <_ZN8RFM95Com7ReceiveEPhh+0x1fc>
	{
		uint8_t counter = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		while (rfm95->available())
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	699a      	ldr	r2, [r3, #24]
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	3308      	adds	r3, #8
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4610      	mov	r0, r2
 8001424:	4798      	blx	r3
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	bf14      	ite	ne
 800142c:	2301      	movne	r3, #1
 800142e:	2300      	moveq	r3, #0
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b00      	cmp	r3, #0
 8001434:	d01c      	beq.n	8001470 <_ZN8RFM95Com7ReceiveEPhh+0x8c>
		{
			rxData[counter] = rfm95->read();
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	699a      	ldr	r2, [r3, #24]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	330c      	adds	r3, #12
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4610      	mov	r0, r2
 8001446:	4798      	blx	r3
 8001448:	4602      	mov	r2, r0
 800144a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800144e:	b2d2      	uxtb	r2, r2
 8001450:	3328      	adds	r3, #40	; 0x28
 8001452:	443b      	add	r3, r7
 8001454:	f803 2c10 	strb.w	r2, [r3, #-16]
			if (counter > MAX_PACKET_2_RECEIVE)
 8001458:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800145c:	2b07      	cmp	r3, #7
 800145e:	d901      	bls.n	8001464 <_ZN8RFM95Com7ReceiveEPhh+0x80>
			{
				return false;
 8001460:	2300      	movs	r3, #0
 8001462:	e0be      	b.n	80015e2 <_ZN8RFM95Com7ReceiveEPhh+0x1fe>
			}
			counter++;
 8001464:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001468:	3301      	adds	r3, #1
 800146a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		while (rfm95->available())
 800146e:	e7d1      	b.n	8001414 <_ZN8RFM95Com7ReceiveEPhh+0x30>
		}

		rxData[7] = '\n';
 8001470:	230a      	movs	r3, #10
 8001472:	77fb      	strb	r3, [r7, #31]
//			result = (HAL_StatusTypeDef)CDC_Transmit_FS((uint8_t*) rxData, 8);
//			delay--;
//			HAL_Delay(1);
//		}

		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001474:	2180      	movs	r1, #128	; 0x80
 8001476:	485d      	ldr	r0, [pc, #372]	; (80015ec <_ZN8RFM95Com7ReceiveEPhh+0x208>)
 8001478:	f004 fec4 	bl	8006204 <HAL_GPIO_TogglePin>
		//check CRC
		if (CRC8(rxData, 6) != rxData[6])
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	3304      	adds	r3, #4
 8001480:	f107 0118 	add.w	r1, r7, #24
 8001484:	2206      	movs	r2, #6
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff ff4c 	bl	8001324 <_ZN7BaseCOM4CRC8EPhh>
 800148c:	4603      	mov	r3, r0
 800148e:	461a      	mov	r2, r3
 8001490:	7fbb      	ldrb	r3, [r7, #30]
 8001492:	429a      	cmp	r2, r3
 8001494:	bf14      	ite	ne
 8001496:	2301      	movne	r3, #1
 8001498:	2300      	moveq	r3, #0
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2b00      	cmp	r3, #0
 800149e:	d007      	beq.n	80014b0 <_ZN8RFM95Com7ReceiveEPhh+0xcc>
		{
			//error crc
			driveStatus->setError(DriveStatus::E_CRC_ERROR);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6a1b      	ldr	r3, [r3, #32]
 80014a4:	2140      	movs	r1, #64	; 0x40
 80014a6:	4618      	mov	r0, r3
 80014a8:	f001 fab2 	bl	8002a10 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
			return false;
 80014ac:	2300      	movs	r3, #0
 80014ae:	e098      	b.n	80015e2 <_ZN8RFM95Com7ReceiveEPhh+0x1fe>
		}

		uint8_t txData[] =
 80014b0:	f107 0310 	add.w	r3, r7, #16
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	f8c3 2003 	str.w	r2, [r3, #3]
 80014bc:	231f      	movs	r3, #31
 80014be:	743b      	strb	r3, [r7, #16]
 80014c0:	2301      	movs	r3, #1
 80014c2:	753b      	strb	r3, [r7, #20]
 80014c4:	2301      	movs	r3, #1
 80014c6:	757b      	strb	r3, [r7, #21]
		{
				0x1F,
				driveSettings->getDeviceAddress(),
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	69db      	ldr	r3, [r3, #28]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f001 f80f 	bl	80024f0 <_ZNK13DriveSettings16getDeviceAddressEv>
 80014d2:	4603      	mov	r3, r0
				rxData[2],
				rxData[3],
				0x01,
				0x01,
				0x00
		};
 80014d4:	747b      	strb	r3, [r7, #17]
				rxData[2],
 80014d6:	7ebb      	ldrb	r3, [r7, #26]
		};
 80014d8:	74bb      	strb	r3, [r7, #18]
				rxData[3],
 80014da:	7efb      	ldrb	r3, [r7, #27]
		};
 80014dc:	74fb      	strb	r3, [r7, #19]
		txData[6] = CRC8(txData, 6);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3304      	adds	r3, #4
 80014e2:	f107 0110 	add.w	r1, r7, #16
 80014e6:	2206      	movs	r2, #6
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff ff1b 	bl	8001324 <_ZN7BaseCOM4CRC8EPhh>
 80014ee:	4603      	mov	r3, r0
 80014f0:	75bb      	strb	r3, [r7, #22]

		if(rxData[2] != 19){
 80014f2:	7ebb      	ldrb	r3, [r7, #26]
 80014f4:	2b13      	cmp	r3, #19
 80014f6:	d001      	beq.n	80014fc <_ZN8RFM95Com7ReceiveEPhh+0x118>
			txData[0] = 1;
 80014f8:	2301      	movs	r3, #1
 80014fa:	743b      	strb	r3, [r7, #16]
		}


		switch (rxData[2])
 80014fc:	7ebb      	ldrb	r3, [r7, #26]
 80014fe:	3b01      	subs	r3, #1
 8001500:	2b12      	cmp	r3, #18
 8001502:	d85f      	bhi.n	80015c4 <_ZN8RFM95Com7ReceiveEPhh+0x1e0>
 8001504:	a201      	add	r2, pc, #4	; (adr r2, 800150c <_ZN8RFM95Com7ReceiveEPhh+0x128>)
 8001506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800150a:	bf00      	nop
 800150c:	08001559 	.word	0x08001559
 8001510:	08001571 	.word	0x08001571
 8001514:	08001589 	.word	0x08001589
 8001518:	080015c5 	.word	0x080015c5
 800151c:	080015c5 	.word	0x080015c5
 8001520:	080015c5 	.word	0x080015c5
 8001524:	080015c5 	.word	0x080015c5
 8001528:	080015c5 	.word	0x080015c5
 800152c:	080015c5 	.word	0x080015c5
 8001530:	080015c5 	.word	0x080015c5
 8001534:	080015c5 	.word	0x080015c5
 8001538:	080015c5 	.word	0x080015c5
 800153c:	080015c5 	.word	0x080015c5
 8001540:	080015c5 	.word	0x080015c5
 8001544:	080015c5 	.word	0x080015c5
 8001548:	080015c5 	.word	0x080015c5
 800154c:	080015a1 	.word	0x080015a1
 8001550:	080015c5 	.word	0x080015c5
 8001554:	080015b3 	.word	0x080015b3
		{
			case SEND_SETTINGS:
				this->SetSettings(rxData);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	3304      	adds	r3, #4
 800155c:	f107 0218 	add.w	r2, r7, #24
 8001560:	4611      	mov	r1, r2
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff fcdc 	bl	8000f20 <_ZN7BaseCOM11SetSettingsEPh>
				txDataTemp = txData;
 8001568:	f107 0310 	add.w	r3, r7, #16
 800156c:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800156e:	e02e      	b.n	80015ce <_ZN8RFM95Com7ReceiveEPhh+0x1ea>
			case SEND_COMMAND:
				this->SetCommand(rxData);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	3304      	adds	r3, #4
 8001574:	f107 0218 	add.w	r2, r7, #24
 8001578:	4611      	mov	r1, r2
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff fe56 	bl	800122c <_ZN7BaseCOM10SetCommandEPh>
				txDataTemp = txData;
 8001580:	f107 0310 	add.w	r3, r7, #16
 8001584:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 8001586:	e022      	b.n	80015ce <_ZN8RFM95Com7ReceiveEPhh+0x1ea>
			case SEND_STATUS:
				this->SetStatus(rxData);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	3304      	adds	r3, #4
 800158c:	f107 0218 	add.w	r2, r7, #24
 8001590:	4611      	mov	r1, r2
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fdce 	bl	8001134 <_ZN7BaseCOM9SetStatusEPh>
				txDataTemp = txData;
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800159e:	e016      	b.n	80015ce <_ZN8RFM95Com7ReceiveEPhh+0x1ea>
			case GET_SETTINGS:
				txDataTemp = this->GetSettings(rxData[3]);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	3304      	adds	r3, #4
 80015a4:	7efa      	ldrb	r2, [r7, #27]
 80015a6:	4611      	mov	r1, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fb1d 	bl	8000be8 <_ZN7BaseCOM11GetSettingsEh>
 80015ae:	6278      	str	r0, [r7, #36]	; 0x24
				break;
 80015b0:	e00d      	b.n	80015ce <_ZN8RFM95Com7ReceiveEPhh+0x1ea>
			case GET_STATUS:
				txDataTemp = this->GetStatus(rxData[3]);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	3304      	adds	r3, #4
 80015b6:	7efa      	ldrb	r2, [r7, #27]
 80015b8:	4611      	mov	r1, r2
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fc1a 	bl	8000df4 <_ZN7BaseCOM9GetStatusEh>
 80015c0:	6278      	str	r0, [r7, #36]	; 0x24
				break;
 80015c2:	e004      	b.n	80015ce <_ZN8RFM95Com7ReceiveEPhh+0x1ea>
			default:
				//not sported command
				txData[4] = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	753b      	strb	r3, [r7, #20]
				txData[5] = 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	757b      	strb	r3, [r7, #21]
				break;
 80015cc:	bf00      	nop
		}


		Transmitt(txDataTemp , 7);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2207      	movs	r2, #7
 80015d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015d8:	68f8      	ldr	r0, [r7, #12]
 80015da:	4798      	blx	r3
		return true;
 80015dc:	2301      	movs	r3, #1
 80015de:	e000      	b.n	80015e2 <_ZN8RFM95Com7ReceiveEPhh+0x1fe>
	}
	return false;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3728      	adds	r7, #40	; 0x28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	48000400 	.word	0x48000400

080015f0 <_ZN5DriveC1EP13DriveSettingsP11DriveStatusP12DriveCommandP7EncoderP3LED>:
 *      Author: marce
 */

#include "Drive.h"

Drive::Drive(DriveSettings *driveSettings, DriveStatus *driveStatus,DriveCommand *driveCommand, Encoder *encoder, LED *led)
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
 80015fc:	603b      	str	r3, [r7, #0]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	2200      	movs	r2, #0
 8001602:	755a      	strb	r2, [r3, #21]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2200      	movs	r2, #0
 8001608:	75da      	strb	r2, [r3, #23]
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2200      	movs	r2, #0
 800160e:	761a      	strb	r2, [r3, #24]
{
	this->driveSettings = driveSettings;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	68ba      	ldr	r2, [r7, #8]
 8001614:	601a      	str	r2, [r3, #0]
	this->driveStatus = driveStatus;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	605a      	str	r2, [r3, #4]
	this->driveCommand = driveCommand;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	609a      	str	r2, [r3, #8]
	this->encoder = encoder;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	60da      	str	r2, [r3, #12]
	this->led = led;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	69fa      	ldr	r2, [r7, #28]
 800162c:	611a      	str	r2, [r3, #16]
}
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	4618      	mov	r0, r3
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <_ZN5Drive11updateDriveEv>:



void Drive::updateDrive()
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
	if(!driveCommand->isEnable() || driveCommand->isStop()){
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	4618      	mov	r0, r3
 800164a:	f001 f8a3 	bl	8002794 <_ZN12DriveCommand8isEnableEv>
 800164e:	4603      	mov	r3, r0
 8001650:	f083 0301 	eor.w	r3, r3, #1
 8001654:	b2db      	uxtb	r3, r3
 8001656:	2b00      	cmp	r3, #0
 8001658:	d107      	bne.n	800166a <_ZN5Drive11updateDriveEv+0x2e>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	4618      	mov	r0, r3
 8001660:	f001 f8ce 	bl	8002800 <_ZN12DriveCommand6isStopEv>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <_ZN5Drive11updateDriveEv+0x32>
 800166a:	2301      	movs	r3, #1
 800166c:	e000      	b.n	8001670 <_ZN5Drive11updateDriveEv+0x34>
 800166e:	2300      	movs	r3, #0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d003      	beq.n	800167c <_ZN5Drive11updateDriveEv+0x40>
		Stop();
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f000 f8ea 	bl	800184e <_ZN5Drive4StopEv>
		return;
 800167a:	e010      	b.n	800169e <_ZN5Drive11updateDriveEv+0x62>
	}

	switch (driveMode)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	7d1b      	ldrb	r3, [r3, #20]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d005      	beq.n	8001690 <_ZN5Drive11updateDriveEv+0x54>
 8001684:	2b01      	cmp	r3, #1
 8001686:	d106      	bne.n	8001696 <_ZN5Drive11updateDriveEv+0x5a>
	{
		case Drive::OP_MODE:
			OpMode();
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f000 f80b 	bl	80016a4 <_ZN5Drive6OpModeEv>
			break;
 800168e:	e006      	b.n	800169e <_ZN5Drive11updateDriveEv+0x62>
		case Drive::TEACH_MODE:
			TeachMode();
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f000 f8eb 	bl	800186c <_ZN5Drive9TeachModeEv>
		default:
			Stop();
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f000 f8d9 	bl	800184e <_ZN5Drive4StopEv>
			break;
 800169c:	bf00      	nop
	}
}
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <_ZN5Drive6OpModeEv>:

void Drive::OpMode()
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	if (driveCommand->isClose())
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f001 f839 	bl	8002728 <_ZN12DriveCommand7isCloseEv>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d003      	beq.n	80016c4 <_ZN5Drive6OpModeEv+0x20>
	{
		Close();
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f000 f810 	bl	80016e2 <_ZN5Drive5CloseEv>
	}
	else if (driveCommand->isOpen())
	{
		Open();
	}
}
 80016c2:	e00a      	b.n	80016da <_ZN5Drive6OpModeEv+0x36>
	else if (driveCommand->isOpen())
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f001 f848 	bl	800275e <_ZN12DriveCommand6isOpenEv>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <_ZN5Drive6OpModeEv+0x36>
		Open();
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f000 f82d 	bl	8001734 <_ZN5Drive4OpenEv>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <_ZN5Drive5CloseEv>:


void Drive::Close(){
 80016e2:	b590      	push	{r4, r7, lr}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
	if(MoveDrive(DIRECTION::IN, driveSettings->getClampingTorque(), driveSettings->getClampingSpeed()))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 fee3 	bl	80024ba <_ZNK13DriveSettings17getClampingTorqueEv>
 80016f4:	4603      	mov	r3, r0
 80016f6:	461c      	mov	r4, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f000 fec1 	bl	8002484 <_ZNK13DriveSettings16getClampingSpeedEv>
 8001702:	4603      	mov	r3, r0
 8001704:	4622      	mov	r2, r4
 8001706:	2100      	movs	r1, #0
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f000 f961 	bl	80019d0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d00b      	beq.n	800172c <_ZN5Drive5CloseEv+0x4a>
	{
		driveStatus->setInPos(true);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	2101      	movs	r1, #1
 800171a:	4618      	mov	r0, r3
 800171c:	f001 fa20 	bl	8002b60 <_ZN11DriveStatus8setInPosEb>
		driveCommand->setClose(false);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f001 f80a 	bl	8002740 <_ZN12DriveCommand8setCloseEb>
	}
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	bd90      	pop	{r4, r7, pc}

08001734 <_ZN5Drive4OpenEv>:

void Drive::Open(){
 8001734:	b590      	push	{r4, r7, lr}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]

	auto posOut = driveSettings->getOpeningDistance() + driveSettings->getInPosDiff();
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4618      	mov	r0, r3
 8001742:	f000 fefc 	bl	800253e <_ZNK13DriveSettings18getOpeningDistanceEv>
 8001746:	4603      	mov	r3, r0
 8001748:	461c      	mov	r4, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f000 feda 	bl	8002508 <_ZNK13DriveSettings12getInPosDiffEv>
 8001754:	4603      	mov	r3, r0
 8001756:	4423      	add	r3, r4
 8001758:	60fb      	str	r3, [r7, #12]
	auto posIn = driveSettings->getOpeningDistance() - driveSettings->getInPosDiff();
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f000 feed 	bl	800253e <_ZNK13DriveSettings18getOpeningDistanceEv>
 8001764:	4603      	mov	r3, r0
 8001766:	461c      	mov	r4, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4618      	mov	r0, r3
 800176e:	f000 fecb 	bl	8002508 <_ZNK13DriveSettings12getInPosDiffEv>
 8001772:	4603      	mov	r3, r0
 8001774:	1ae3      	subs	r3, r4, r3
 8001776:	60bb      	str	r3, [r7, #8]


	if(driveStatus->getPosition() < posIn)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	4618      	mov	r0, r3
 800177e:	f001 f9d4 	bl	8002b2a <_ZNK11DriveStatus11getPositionEv>
 8001782:	4603      	mov	r3, r0
 8001784:	461a      	mov	r2, r3
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	4293      	cmp	r3, r2
 800178a:	bfcc      	ite	gt
 800178c:	2301      	movgt	r3, #1
 800178e:	2300      	movle	r3, #0
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b00      	cmp	r3, #0
 8001794:	d011      	beq.n	80017ba <_ZN5Drive4OpenEv+0x86>
	{
		MoveDrive(DIRECTION::OUT, driveSettings->getClampingTorque(), driveSettings->getClampingSpeed());
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4618      	mov	r0, r3
 800179c:	f000 fe8d 	bl	80024ba <_ZNK13DriveSettings17getClampingTorqueEv>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461c      	mov	r4, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 fe6b 	bl	8002484 <_ZNK13DriveSettings16getClampingSpeedEv>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4622      	mov	r2, r4
 80017b2:	2101      	movs	r1, #1
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f000 f90b 	bl	80019d0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
	}

	if(driveStatus->getPosition() > posOut){
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	4618      	mov	r0, r3
 80017c0:	f001 f9b3 	bl	8002b2a <_ZNK11DriveStatus11getPositionEv>
 80017c4:	4603      	mov	r3, r0
 80017c6:	461a      	mov	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	4293      	cmp	r3, r2
 80017cc:	bfb4      	ite	lt
 80017ce:	2301      	movlt	r3, #1
 80017d0:	2300      	movge	r3, #0
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d011      	beq.n	80017fc <_ZN5Drive4OpenEv+0xc8>
		MoveDrive(DIRECTION::IN, driveSettings->getClampingTorque(), driveSettings->getClampingSpeed());
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f000 fe6c 	bl	80024ba <_ZNK13DriveSettings17getClampingTorqueEv>
 80017e2:	4603      	mov	r3, r0
 80017e4:	461c      	mov	r4, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 fe4a 	bl	8002484 <_ZNK13DriveSettings16getClampingSpeedEv>
 80017f0:	4603      	mov	r3, r0
 80017f2:	4622      	mov	r2, r4
 80017f4:	2100      	movs	r1, #0
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 f8ea 	bl	80019d0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
	}

	if(driveStatus->getPosition() < posOut && driveStatus->getPosition() > posIn)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	4618      	mov	r0, r3
 8001802:	f001 f992 	bl	8002b2a <_ZNK11DriveStatus11getPositionEv>
 8001806:	4603      	mov	r3, r0
 8001808:	461a      	mov	r2, r3
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	4293      	cmp	r3, r2
 800180e:	dd0b      	ble.n	8001828 <_ZN5Drive4OpenEv+0xf4>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	4618      	mov	r0, r3
 8001816:	f001 f988 	bl	8002b2a <_ZNK11DriveStatus11getPositionEv>
 800181a:	4603      	mov	r3, r0
 800181c:	461a      	mov	r2, r3
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	4293      	cmp	r3, r2
 8001822:	da01      	bge.n	8001828 <_ZN5Drive4OpenEv+0xf4>
 8001824:	2301      	movs	r3, #1
 8001826:	e000      	b.n	800182a <_ZN5Drive4OpenEv+0xf6>
 8001828:	2300      	movs	r3, #0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00b      	beq.n	8001846 <_ZN5Drive4OpenEv+0x112>
	{
		driveStatus->setInPos(true);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2101      	movs	r1, #1
 8001834:	4618      	mov	r0, r3
 8001836:	f001 f993 	bl	8002b60 <_ZN11DriveStatus8setInPosEb>
		driveCommand->setOpen(false);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f000 ff98 	bl	8002776 <_ZN12DriveCommand7setOpenEb>
	}
}
 8001846:	bf00      	nop
 8001848:	3714      	adds	r7, #20
 800184a:	46bd      	mov	sp, r7
 800184c:	bd90      	pop	{r4, r7, pc}

0800184e <_ZN5Drive4StopEv>:



void Drive::Stop()
{
 800184e:	b480      	push	{r7}
 8001850:	b083      	sub	sp, #12
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
	TIM2->CCR1 = 3200; //3200-6400
 8001856:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800185a:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 800185e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <_ZN5Drive9TeachModeEv>:

void Drive::TeachMode()
{
 800186c:	b590      	push	{r4, r7, lr}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
	currentState = nextState;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	7d9a      	ldrb	r2, [r3, #22]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	755a      	strb	r2, [r3, #21]

	switch (currentState)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	7d5b      	ldrb	r3, [r3, #21]
 8001880:	2b04      	cmp	r3, #4
 8001882:	f200 8095 	bhi.w	80019b0 <_ZN5Drive9TeachModeEv+0x144>
 8001886:	a201      	add	r2, pc, #4	; (adr r2, 800188c <_ZN5Drive9TeachModeEv+0x20>)
 8001888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800188c:	080018a1 	.word	0x080018a1
 8001890:	080018c1 	.word	0x080018c1
 8001894:	08001931 	.word	0x08001931
 8001898:	080018e1 	.word	0x080018e1
 800189c:	08001999 	.word	0x08001999
	{
		case TEACH_MODE_ENTER:
			if (IS_EXT_SWITCH == false)
 80018a0:	2120      	movs	r1, #32
 80018a2:	484a      	ldr	r0, [pc, #296]	; (80019cc <_ZN5Drive9TeachModeEv+0x160>)
 80018a4:	f004 fc7e 	bl	80061a4 <HAL_GPIO_ReadPin>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	bf0c      	ite	eq
 80018ae:	2301      	moveq	r3, #1
 80018b0:	2300      	movne	r3, #0
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d07d      	beq.n	80019b4 <_ZN5Drive9TeachModeEv+0x148>
			{
				nextState = TEACH_RDY;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	759a      	strb	r2, [r3, #22]
			}
			break;
 80018be:	e079      	b.n	80019b4 <_ZN5Drive9TeachModeEv+0x148>
		case TEACH_RDY:
			if (IS_EXT_SWITCH == true)
 80018c0:	2120      	movs	r1, #32
 80018c2:	4842      	ldr	r0, [pc, #264]	; (80019cc <_ZN5Drive9TeachModeEv+0x160>)
 80018c4:	f004 fc6e 	bl	80061a4 <HAL_GPIO_ReadPin>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	bf0c      	ite	eq
 80018ce:	2301      	moveq	r3, #1
 80018d0:	2300      	movne	r3, #0
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d06f      	beq.n	80019b8 <_ZN5Drive9TeachModeEv+0x14c>
			{
				nextState = DRIVE_OUT;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2202      	movs	r2, #2
 80018dc:	759a      	strb	r2, [r3, #22]
			}
			break;
 80018de:	e06b      	b.n	80019b8 <_ZN5Drive9TeachModeEv+0x14c>
		case DRIVE_IN:
			//move drive in
			if(MoveDrive(IN, driveSettings->getTeachTroque(),driveSettings->getTeachSpeed()))
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 feb1 	bl	800264c <_ZNK13DriveSettings14getTeachTroqueEv>
 80018ea:	4603      	mov	r3, r0
 80018ec:	461c      	mov	r4, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 fe8f 	bl	8002616 <_ZNK13DriveSettings13getTeachSpeedEv>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4622      	mov	r2, r4
 80018fc:	2100      	movs	r1, #0
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 f866 	bl	80019d0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d002      	beq.n	8001910 <_ZN5Drive9TeachModeEv+0xa4>
			{
				nextState = TEACH_END;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2204      	movs	r2, #4
 800190e:	759a      	strb	r2, [r3, #22]
			}

			if(IS_EXT_SWITCH)
 8001910:	2120      	movs	r1, #32
 8001912:	482e      	ldr	r0, [pc, #184]	; (80019cc <_ZN5Drive9TeachModeEv+0x160>)
 8001914:	f004 fc46 	bl	80061a4 <HAL_GPIO_ReadPin>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	bf14      	ite	ne
 800191e:	2301      	movne	r3, #1
 8001920:	2300      	moveq	r3, #0
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b00      	cmp	r3, #0
 8001926:	d049      	beq.n	80019bc <_ZN5Drive9TeachModeEv+0x150>
			{
				nextState = DRIVE_OUT;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2202      	movs	r2, #2
 800192c:	759a      	strb	r2, [r3, #22]
			}
			break;
 800192e:	e045      	b.n	80019bc <_ZN5Drive9TeachModeEv+0x150>
		case DRIVE_OUT:
			//move drive out
			if(MoveDrive(OUT, driveSettings->getTeachTroque(), driveSettings->getTeachSpeed()) || torqueOutReached)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4618      	mov	r0, r3
 8001936:	f000 fe89 	bl	800264c <_ZNK13DriveSettings14getTeachTroqueEv>
 800193a:	4603      	mov	r3, r0
 800193c:	461c      	mov	r4, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f000 fe67 	bl	8002616 <_ZNK13DriveSettings13getTeachSpeedEv>
 8001948:	4603      	mov	r3, r0
 800194a:	4622      	mov	r2, r4
 800194c:	2101      	movs	r1, #1
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f000 f83e 	bl	80019d0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d103      	bne.n	8001962 <_ZN5Drive9TeachModeEv+0xf6>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	7e1b      	ldrb	r3, [r3, #24]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <_ZN5Drive9TeachModeEv+0xfa>
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <_ZN5Drive9TeachModeEv+0xfc>
 8001966:	2300      	movs	r3, #0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d002      	beq.n	8001972 <_ZN5Drive9TeachModeEv+0x106>
			{
				torqueOutReached = true;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	761a      	strb	r2, [r3, #24]
			}

			if(!IS_EXT_SWITCH)
 8001972:	2120      	movs	r1, #32
 8001974:	4815      	ldr	r0, [pc, #84]	; (80019cc <_ZN5Drive9TeachModeEv+0x160>)
 8001976:	f004 fc15 	bl	80061a4 <HAL_GPIO_ReadPin>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	bf0c      	ite	eq
 8001980:	2301      	moveq	r3, #1
 8001982:	2300      	movne	r3, #0
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b00      	cmp	r3, #0
 8001988:	d01a      	beq.n	80019c0 <_ZN5Drive9TeachModeEv+0x154>
			{
				nextState = DRIVE_IN;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2203      	movs	r2, #3
 800198e:	759a      	strb	r2, [r3, #22]
				torqueOutReached = false;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	761a      	strb	r2, [r3, #24]
			}
			break;
 8001996:	e013      	b.n	80019c0 <_ZN5Drive9TeachModeEv+0x154>
		case TEACH_END:
			//reset TTL counter
			encoder->ResetEncoder();
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	4618      	mov	r0, r3
 800199e:	f000 f89b 	bl	8001ad8 <_ZN7Encoder12ResetEncoderEv>
			driveCommand->setTeach(false);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	2100      	movs	r1, #0
 80019a8:	4618      	mov	r0, r3
 80019aa:	f000 ff44 	bl	8002836 <_ZN12DriveCommand8setTeachEb>
			break;
 80019ae:	e008      	b.n	80019c2 <_ZN5Drive9TeachModeEv+0x156>
		default:
			break;
 80019b0:	bf00      	nop
 80019b2:	e006      	b.n	80019c2 <_ZN5Drive9TeachModeEv+0x156>
			break;
 80019b4:	bf00      	nop
 80019b6:	e004      	b.n	80019c2 <_ZN5Drive9TeachModeEv+0x156>
			break;
 80019b8:	bf00      	nop
 80019ba:	e002      	b.n	80019c2 <_ZN5Drive9TeachModeEv+0x156>
			break;
 80019bc:	bf00      	nop
 80019be:	e000      	b.n	80019c2 <_ZN5Drive9TeachModeEv+0x156>
			break;
 80019c0:	bf00      	nop
	}

}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd90      	pop	{r4, r7, pc}
 80019ca:	bf00      	nop
 80019cc:	48000400 	.word	0x48000400

080019d0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>:
{
	this->driveMode = driveMode;
}

bool Drive::MoveDrive(DIRECTION direction, uint16_t torque, uint16_t speed)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	4608      	mov	r0, r1
 80019da:	4611      	mov	r1, r2
 80019dc:	461a      	mov	r2, r3
 80019de:	4603      	mov	r3, r0
 80019e0:	72fb      	strb	r3, [r7, #11]
 80019e2:	460b      	mov	r3, r1
 80019e4:	813b      	strh	r3, [r7, #8]
 80019e6:	4613      	mov	r3, r2
 80019e8:	80fb      	strh	r3, [r7, #6]
	if(driveStatus->getCurrent() * CURRENT_2_TORQUE > torque){
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f001 f84d 	bl	8002a8e <_ZNK11DriveStatus10getCurrentEv>
 80019f4:	4603      	mov	r3, r0
 80019f6:	461a      	mov	r2, r3
 80019f8:	893b      	ldrh	r3, [r7, #8]
 80019fa:	4293      	cmp	r3, r2
 80019fc:	bf34      	ite	cc
 80019fe:	2301      	movcc	r3, #1
 8001a00:	2300      	movcs	r3, #0
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d004      	beq.n	8001a12 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x42>
		Stop();
 8001a08:	68f8      	ldr	r0, [r7, #12]
 8001a0a:	f7ff ff20 	bl	800184e <_ZN5Drive4StopEv>
		return true;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e028      	b.n	8001a64 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x94>
	}

	switch (direction)
 8001a12:	7afb      	ldrb	r3, [r7, #11]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d002      	beq.n	8001a1e <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x4e>
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d00f      	beq.n	8001a3c <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x6c>
 8001a1c:	e01d      	b.n	8001a5a <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x8a>
	{
		case DIRECTION::IN:
			TIM2->CCR2 = DIRECTION_IN;	//direction
 8001a1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a22:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001a26:	639a      	str	r2, [r3, #56]	; 0x38
			TIM2->CCR1 = speed; //4000;	//speed
 8001a28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	6353      	str	r3, [r2, #52]	; 0x34
			led->ON();
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	4618      	mov	r0, r3
 8001a36:	f000 f8d2 	bl	8001bde <_ZN3LED2ONEv>
			break;
 8001a3a:	e012      	b.n	8001a62 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x92>
		case DIRECTION::OUT:
			TIM2->CCR2 = DIRECTION_OUT;	//direction
 8001a3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a40:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 8001a44:	639a      	str	r2, [r3, #56]	; 0x38
			TIM2->CCR1 = speed; //4000; //speed
 8001a46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a4a:	88fb      	ldrh	r3, [r7, #6]
 8001a4c:	6353      	str	r3, [r2, #52]	; 0x34
			led->ON();
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f8c3 	bl	8001bde <_ZN3LED2ONEv>
			break;
 8001a58:	e003      	b.n	8001a62 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x92>
		default:
			Stop();
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f7ff fef7 	bl	800184e <_ZN5Drive4StopEv>
			break;
 8001a60:	bf00      	nop
	}
	return false;
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <_ZN7EncoderC1EP11DriveStatus>:
 *      Author: marce
 */

#include "Encoder.h"

Encoder::Encoder(DriveStatus *driveStatus)
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	609a      	str	r2, [r3, #8]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	60da      	str	r2, [r3, #12]
{
	this->driveStatus = driveStatus;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	683a      	ldr	r2, [r7, #0]
 8001a8c:	601a      	str	r2, [r3, #0]
}
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4618      	mov	r0, r3
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <_ZN7Encoder4initEv>:

bool Encoder::init()
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_MspInit(&htim1);
 8001aa4:	480b      	ldr	r0, [pc, #44]	; (8001ad4 <_ZN7Encoder4initEv+0x38>)
 8001aa6:	f001 fedd 	bl	8003864 <HAL_TIM_Encoder_MspInit>
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_2 | TIM_CHANNEL_1);
 8001aaa:	2104      	movs	r1, #4
 8001aac:	4809      	ldr	r0, [pc, #36]	; (8001ad4 <_ZN7Encoder4initEv+0x38>)
 8001aae:	f008 f9a7 	bl	8009e00 <HAL_TIM_Encoder_Start>

	cValue = 0;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	605a      	str	r2, [r3, #4]
	lValue = 0;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
	deltaValue = 0;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	60da      	str	r2, [r3, #12]
	encoderValue = 0;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	611a      	str	r2, [r3, #16]
	return true;
 8001aca:	2301      	movs	r3, #1
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000408 	.word	0x20000408

08001ad8 <_ZN7Encoder12ResetEncoderEv>:

void Encoder::ResetEncoder()
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	encoderValue = 0;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	611a      	str	r2, [r3, #16]
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
	...

08001af4 <_ZN7Encoder6updateEv>:
{
	return this->encoderValue;
}

bool Encoder::update()
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]

	cValue = TIM1->CNT;				//Read out value from timer register
 8001afc:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <_ZN7Encoder6updateEv+0x84>)
 8001afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b00:	461a      	mov	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	605a      	str	r2, [r3, #4]
	deltaValue = cValue - lValue;//Calculate the difference to the previous value
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	1ad2      	subs	r2, r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	60da      	str	r2, [r3, #12]

	//forward overflow
	if (deltaValue < -32768)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001b1c:	da06      	bge.n	8001b2c <_ZN7Encoder6updateEv+0x38>
	{				//Check whether a timer overflow has occurred forwards
		deltaValue = (deltaValue + 65535);	//Overflow correction
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001b26:	33ff      	adds	r3, #255	; 0xff
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	60d3      	str	r3, [r2, #12]
	}

	//backwards overflow
	if (deltaValue > 32768)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b34:	dd06      	ble.n	8001b44 <_ZN7Encoder6updateEv+0x50>
	{				//Check whether a timer overflow has occurred backwards
		deltaValue = (deltaValue - 65535);	//overflow correction
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001b3e:	3bff      	subs	r3, #255	; 0xff
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	60d3      	str	r3, [r2, #12]
	}

	encoderValue += deltaValue;	//Increase the encoder value by the difference
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	691a      	ldr	r2, [r3, #16]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	441a      	add	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	611a      	str	r2, [r3, #16]
	lValue = cValue;						//previous value = current value
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	609a      	str	r2, [r3, #8]

	driveStatus->setPosition(encoderValue * GEAR_RATIO);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	4619      	mov	r1, r3
 8001b66:	4610      	mov	r0, r2
 8001b68:	f000 ffeb 	bl	8002b42 <_ZN11DriveStatus11setPositionEt>

	return true;
 8001b6c:	2301      	movs	r3, #1
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40012c00 	.word	0x40012c00

08001b7c <_ZN5ErrorC1EP3LEDP11DriveStatus>:

#include "Error.h"
#include "main.h"
#include "gpio.h"

Error::Error(LED* led, DriveStatus *driveStatus){
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	815a      	strh	r2, [r3, #10]
	this->led = led;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	68ba      	ldr	r2, [r7, #8]
 8001b92:	601a      	str	r2, [r3, #0]
	this->driveStatus = driveStatus;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	605a      	str	r2, [r3, #4]
}
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <_ZN3LEDC1EP12GPIO_TypeDeftb>:


#include "LED.h"


LED::LED(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, bool outputInverted) {
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	4611      	mov	r1, r2
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	80fb      	strh	r3, [r7, #6]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	717b      	strb	r3, [r7, #5]

	this->GPIO_Pin = GPIO_Pin;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	88fa      	ldrh	r2, [r7, #6]
 8001bc2:	809a      	strh	r2, [r3, #4]
	this->GPIOx = GPIOx;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	601a      	str	r2, [r3, #0]
	this->outputInverted = outputInverted;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	797a      	ldrb	r2, [r7, #5]
 8001bce:	719a      	strb	r2, [r3, #6]
}
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <_ZN3LED2ONEv>:

/*
 * LED ON method
 */
void LED::ON() {
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
	//check if output is inverted
	if(outputInverted){
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	799b      	ldrb	r3, [r3, #6]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d008      	beq.n	8001c00 <_ZN3LED2ONEv+0x22>
		//clear output
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6818      	ldr	r0, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	889b      	ldrh	r3, [r3, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f004 faeb 	bl	80061d4 <HAL_GPIO_WritePin>
	}else{
		//write output
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}
 8001bfe:	e007      	b.n	8001c10 <_ZN3LED2ONEv+0x32>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6818      	ldr	r0, [r3, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	889b      	ldrh	r3, [r3, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f004 fae2 	bl	80061d4 <HAL_GPIO_WritePin>
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_ZN10RFM95_LoRaC1Ev>:
 */

#include "RFM95.h"
#include "../AppMain/AppMain.h"

RFM95_LoRa::RFM95_LoRa() :
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  _frequency(0),
  _packetIndex(0),
  _implicitHeaderMode(0),
  _onReceive(0)
 8001c20:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <_ZN10RFM95_LoRaC1Ev+0x34>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	615a      	str	r2, [r3, #20]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
{

}
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4618      	mov	r0, r3
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	0800f83c 	.word	0x0800f83c

08001c50 <_ZN10RFM95_LoRa9selectRFMEv>:
 * @brief RFM95 chip select
 *
 * @param none
 * @return none
 */
void RFM95_LoRa::selectRFM(){
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(RFM_NSS_GPIO_Port,RFM_NSS_Pin, GPIO_PIN_RESET);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2110      	movs	r1, #16
 8001c5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c60:	f004 fab8 	bl	80061d4 <HAL_GPIO_WritePin>
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <_ZN10RFM95_LoRa11deselectRFMEv>:
 * @brief RFM95 chip deselect
 *
 * @param none
 * @return none
 */
void RFM95_LoRa::deselectRFM(){
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(RFM_NSS_GPIO_Port,RFM_NSS_Pin, GPIO_PIN_SET);
 8001c74:	2201      	movs	r2, #1
 8001c76:	2110      	movs	r1, #16
 8001c78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c7c:	f004 faaa 	bl	80061d4 <HAL_GPIO_WritePin>
}
 8001c80:	bf00      	nop
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <_ZN10RFM95_LoRa8resetRFMEv>:

void RFM95_LoRa::resetRFM(){
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(RFM_RST_GPIO_Port, RFM_RST_Pin, GPIO_PIN_RESET);
 8001c90:	2200      	movs	r2, #0
 8001c92:	2108      	movs	r1, #8
 8001c94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c98:	f004 fa9c 	bl	80061d4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001c9c:	2001      	movs	r0, #1
 8001c9e:	f001 ff7f 	bl	8003ba0 <HAL_Delay>
	HAL_GPIO_WritePin(RFM_RST_GPIO_Port, RFM_RST_Pin, GPIO_PIN_SET);
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	2108      	movs	r1, #8
 8001ca6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001caa:	f004 fa93 	bl	80061d4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001cae:	2005      	movs	r0, #5
 8001cb0:	f001 ff76 	bl	8003ba0 <HAL_Delay>
}
 8001cb4:	bf00      	nop
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>:

bool RFM95_LoRa::writeRegister(uint8_t addr, uint8_t data){
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	70fb      	strb	r3, [r7, #3]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	70bb      	strb	r3, [r7, #2]
	uint8_t buff[2] = {(uint8_t)(addr | 0x80), data};
 8001ccc:	78fb      	ldrb	r3, [r7, #3]
 8001cce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	733b      	strb	r3, [r7, #12]
 8001cd6:	78bb      	ldrb	r3, [r7, #2]
 8001cd8:	737b      	strb	r3, [r7, #13]
	selectRFM();
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff ffb8 	bl	8001c50 <_ZN10RFM95_LoRa9selectRFMEv>
	if(HAL_SPI_Transmit(&hspi1, (uint8_t*)buff, 2, 100) != HAL_OK){
 8001ce0:	f107 010c 	add.w	r1, r7, #12
 8001ce4:	2364      	movs	r3, #100	; 0x64
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	480b      	ldr	r0, [pc, #44]	; (8001d18 <_ZN10RFM95_LoRa13writeRegisterEhh+0x5c>)
 8001cea:	f007 f91c 	bl	8008f26 <HAL_SPI_Transmit>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	bf14      	ite	ne
 8001cf4:	2301      	movne	r3, #1
 8001cf6:	2300      	moveq	r3, #0
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d004      	beq.n	8001d08 <_ZN10RFM95_LoRa13writeRegisterEhh+0x4c>
		deselectRFM();
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff ffb4 	bl	8001c6c <_ZN10RFM95_LoRa11deselectRFMEv>
		return false;
 8001d04:	2300      	movs	r3, #0
 8001d06:	e003      	b.n	8001d10 <_ZN10RFM95_LoRa13writeRegisterEhh+0x54>
	}
	deselectRFM();
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f7ff ffaf 	bl	8001c6c <_ZN10RFM95_LoRa11deselectRFMEv>
	return true;
 8001d0e:	2301      	movs	r3, #1
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	200003a0 	.word	0x200003a0

08001d1c <_ZN10RFM95_LoRa12readRegisterEh>:

uint8_t RFM95_LoRa::readRegister(uint8_t addr){
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	70fb      	strb	r3, [r7, #3]
	uint8_t rxData[2] = {0,0};
 8001d28:	2300      	movs	r3, #0
 8001d2a:	81bb      	strh	r3, [r7, #12]
	uint8_t txData[1] = {addr};
 8001d2c:	78fb      	ldrb	r3, [r7, #3]
 8001d2e:	723b      	strb	r3, [r7, #8]

	selectRFM();
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f7ff ff8d 	bl	8001c50 <_ZN10RFM95_LoRa9selectRFMEv>
		HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)txData,(uint8_t*)rxData,2,100);
 8001d36:	f107 020c 	add.w	r2, r7, #12
 8001d3a:	f107 0108 	add.w	r1, r7, #8
 8001d3e:	2364      	movs	r3, #100	; 0x64
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2302      	movs	r3, #2
 8001d44:	4805      	ldr	r0, [pc, #20]	; (8001d5c <_ZN10RFM95_LoRa12readRegisterEh+0x40>)
 8001d46:	f007 fa5c 	bl	8009202 <HAL_SPI_TransmitReceive>
	deselectRFM();
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7ff ff8e 	bl	8001c6c <_ZN10RFM95_LoRa11deselectRFMEv>
	return rxData[1];
 8001d50:	7b7b      	ldrb	r3, [r7, #13]
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200003a0 	.word	0x200003a0

08001d60 <_ZN10RFM95_LoRa5beginEl>:


int RFM95_LoRa::begin(long frequency){
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
 resetRFM();
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f7ff ff8c 	bl	8001c88 <_ZN10RFM95_LoRa8resetRFMEv>
  // check version
  uint8_t version = readRegister(REG_VERSION);
 8001d70:	2142      	movs	r1, #66	; 0x42
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7ff ffd2 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	73fb      	strb	r3, [r7, #15]
  if (version != 0x12) {
 8001d7c:	7bfb      	ldrb	r3, [r7, #15]
 8001d7e:	2b12      	cmp	r3, #18
 8001d80:	d001      	beq.n	8001d86 <_ZN10RFM95_LoRa5beginEl+0x26>
    return 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	e02b      	b.n	8001dde <_ZN10RFM95_LoRa5beginEl+0x7e>
  }
  // put in sleep mode
  sleep();
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f9b4 	bl	80020f4 <_ZN10RFM95_LoRa5sleepEv>
  // set frequency
  setFrequency(frequency);
 8001d8c:	6839      	ldr	r1, [r7, #0]
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f9fa 	bl	8002188 <_ZN10RFM95_LoRa12setFrequencyEl>
  // set base addresses
  writeRegister(REG_FIFO_TX_BASE_ADDR, 0);
 8001d94:	2200      	movs	r2, #0
 8001d96:	210e      	movs	r1, #14
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f7ff ff8f 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_FIFO_RX_BASE_ADDR, 0);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	210f      	movs	r1, #15
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff ff8a 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  // set LNA boost
  writeRegister(REG_LNA, readRegister(REG_LNA) | 0x03);
 8001da8:	210c      	movs	r1, #12
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff ffb6 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001db0:	4603      	mov	r3, r0
 8001db2:	f043 0303 	orr.w	r3, r3, #3
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	461a      	mov	r2, r3
 8001dba:	210c      	movs	r1, #12
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f7ff ff7d 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  // set auto AGC
  writeRegister(REG_MODEM_CONFIG_3, 0x04);
 8001dc2:	2204      	movs	r2, #4
 8001dc4:	2126      	movs	r1, #38	; 0x26
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f7ff ff78 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  // set output power to 17 dBm
  setTxPower(20);
 8001dcc:	2201      	movs	r2, #1
 8001dce:	2114      	movs	r1, #20
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f99c 	bl	800210e <_ZN10RFM95_LoRa10setTxPowerEii>
  // put in standby mode
  idle();
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 f97f 	bl	80020da <_ZN10RFM95_LoRa4idleEv>
  return 1;
 8001ddc:	2301      	movs	r3, #1
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <_ZN10RFM95_LoRa11beginPacketEi>:
  sleep();
}



int RFM95_LoRa::beginPacket(int implicitHeader){
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b082      	sub	sp, #8
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
 8001dee:	6039      	str	r1, [r7, #0]
  // put in standby mode
  idle();
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f000 f972 	bl	80020da <_ZN10RFM95_LoRa4idleEv>

  if (implicitHeader) {
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <_ZN10RFM95_LoRa11beginPacketEi+0x1e>
    implicitHeaderMode();
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 faf6 	bl	80023ee <_ZN10RFM95_LoRa18implicitHeaderModeEv>
 8001e02:	e002      	b.n	8001e0a <_ZN10RFM95_LoRa11beginPacketEi+0x24>
  } else {
    explicitHeaderMode();
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f000 fada 	bl	80023be <_ZN10RFM95_LoRa18explicitHeaderModeEv>
  }

  // reset FIFO address and paload length
  writeRegister(REG_FIFO_ADDR_PTR, 0);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	210d      	movs	r1, #13
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f7ff ff54 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_PAYLOAD_LENGTH, 0);
 8001e14:	2200      	movs	r2, #0
 8001e16:	2122      	movs	r1, #34	; 0x22
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f7ff ff4f 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  return 1;
 8001e1e:	2301      	movs	r3, #1
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <_ZN10RFM95_LoRa9endPacketEv>:



int RFM95_LoRa::endPacket(){
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  // put in TX mode
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8001e30:	2283      	movs	r2, #131	; 0x83
 8001e32:	2101      	movs	r1, #1
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff ff41 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  // wait for TX done
  while ((readRegister(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0) {
 8001e3a:	2112      	movs	r1, #18
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff ff6d 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001e42:	4603      	mov	r3, r0
 8001e44:	f003 0308 	and.w	r3, r3, #8
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	bf0c      	ite	eq
 8001e4c:	2301      	moveq	r3, #1
 8001e4e:	2300      	movne	r3, #0
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d000      	beq.n	8001e58 <_ZN10RFM95_LoRa9endPacketEv+0x30>
 8001e56:	e7f0      	b.n	8001e3a <_ZN10RFM95_LoRa9endPacketEv+0x12>

  }

  // clear IRQ's
  writeRegister(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8001e58:	2208      	movs	r2, #8
 8001e5a:	2112      	movs	r1, #18
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff ff2d 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  return 1;
 8001e62:	2301      	movs	r3, #1
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <_ZN10RFM95_LoRa11parsePacketEi>:



int RFM95_LoRa::parsePacket(int size)

{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  int packetLength = 0;
 8001e76:	2300      	movs	r3, #0
 8001e78:	60fb      	str	r3, [r7, #12]
  int irqFlags = readRegister(REG_IRQ_FLAGS);
 8001e7a:	2112      	movs	r1, #18
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f7ff ff4d 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001e82:	4603      	mov	r3, r0
 8001e84:	60bb      	str	r3, [r7, #8]
  if (size > 0) {
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	dd0a      	ble.n	8001ea2 <_ZN10RFM95_LoRa11parsePacketEi+0x36>
    implicitHeaderMode();
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f000 faae 	bl	80023ee <_ZN10RFM95_LoRa18implicitHeaderModeEv>
    writeRegister(REG_PAYLOAD_LENGTH, size & 0xff);
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	461a      	mov	r2, r3
 8001e98:	2122      	movs	r1, #34	; 0x22
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f7ff ff0e 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
 8001ea0:	e002      	b.n	8001ea8 <_ZN10RFM95_LoRa11parsePacketEi+0x3c>
  } else {
    explicitHeaderMode();
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 fa8b 	bl	80023be <_ZN10RFM95_LoRa18explicitHeaderModeEv>
  }

  // clear IRQ's
  writeRegister(REG_IRQ_FLAGS, irqFlags);
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	461a      	mov	r2, r3
 8001eae:	2112      	movs	r1, #18
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f7ff ff03 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  if ((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d026      	beq.n	8001f0e <_ZN10RFM95_LoRa11parsePacketEi+0xa2>
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	f003 0320 	and.w	r3, r3, #32
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d121      	bne.n	8001f0e <_ZN10RFM95_LoRa11parsePacketEi+0xa2>
    // received a packet
    _packetIndex = 0;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	615a      	str	r2, [r3, #20]
    // read packet length
    if (_implicitHeaderMode) {
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d006      	beq.n	8001ee6 <_ZN10RFM95_LoRa11parsePacketEi+0x7a>
      packetLength = readRegister(REG_PAYLOAD_LENGTH);
 8001ed8:	2122      	movs	r1, #34	; 0x22
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f7ff ff1e 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	e005      	b.n	8001ef2 <_ZN10RFM95_LoRa11parsePacketEi+0x86>
    } else {
      packetLength = readRegister(REG_RX_NB_BYTES);
 8001ee6:	2113      	movs	r1, #19
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ff17 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	60fb      	str	r3, [r7, #12]
    }
    // set FIFO address to current RX address
    writeRegister(REG_FIFO_ADDR_PTR, readRegister(REG_FIFO_RX_CURRENT_ADDR));
 8001ef2:	2110      	movs	r1, #16
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff ff11 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001efa:	4603      	mov	r3, r0
 8001efc:	461a      	mov	r2, r3
 8001efe:	210d      	movs	r1, #13
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff fedb 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
    // put in standby mode
    idle();
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f000 f8e7 	bl	80020da <_ZN10RFM95_LoRa4idleEv>
 8001f0c:	e015      	b.n	8001f3a <_ZN10RFM95_LoRa11parsePacketEi+0xce>
  } else if (readRegister(REG_OP_MODE) != (MODE_LONG_RANGE_MODE | MODE_RX_SINGLE)) {
 8001f0e:	2101      	movs	r1, #1
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f7ff ff03 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b86      	cmp	r3, #134	; 0x86
 8001f1a:	bf14      	ite	ne
 8001f1c:	2301      	movne	r3, #1
 8001f1e:	2300      	moveq	r3, #0
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d009      	beq.n	8001f3a <_ZN10RFM95_LoRa11parsePacketEi+0xce>
    // not currently in RX mode
    // reset FIFO address
    writeRegister(REG_FIFO_ADDR_PTR, 0);
 8001f26:	2200      	movs	r2, #0
 8001f28:	210d      	movs	r1, #13
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7ff fec6 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
    // put in single RX mode
    writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
 8001f30:	2286      	movs	r2, #134	; 0x86
 8001f32:	2101      	movs	r1, #1
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff fec1 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  }
  return packetLength;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <_ZN10RFM95_LoRa5writeEh>:

float RFM95_LoRa::packetSnr(){
  return ((int8_t)readRegister(REG_PKT_SNR_VALUE)) * 0.25;
}

size_t RFM95_LoRa::write(uint8_t byte){
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	70fb      	strb	r3, [r7, #3]
  return write(&byte, sizeof(byte));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	3304      	adds	r3, #4
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	1cf9      	adds	r1, r7, #3
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	4798      	blx	r3
 8001f60:	4603      	mov	r3, r0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <_ZN10RFM95_LoRa5writeEPKhj>:



size_t RFM95_LoRa::write(const uint8_t *buffer, size_t size){
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b086      	sub	sp, #24
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	60f8      	str	r0, [r7, #12]
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	607a      	str	r2, [r7, #4]
  int currentLength = readRegister(REG_PAYLOAD_LENGTH);
 8001f76:	2122      	movs	r1, #34	; 0x22
 8001f78:	68f8      	ldr	r0, [r7, #12]
 8001f7a:	f7ff fecf 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	613b      	str	r3, [r7, #16]
  // check size
  if ((currentLength + size) > MAX_PKT_LENGTH) {
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4413      	add	r3, r2
 8001f88:	2bff      	cmp	r3, #255	; 0xff
 8001f8a:	d903      	bls.n	8001f94 <_ZN10RFM95_LoRa5writeEPKhj+0x2a>
    size = MAX_PKT_LENGTH - currentLength;
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8001f92:	607b      	str	r3, [r7, #4]
  }
  // write data
  for (size_t i = 0; i < size; i++) {
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	697a      	ldr	r2, [r7, #20]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d20c      	bcs.n	8001fba <_ZN10RFM95_LoRa5writeEPKhj+0x50>
    writeRegister(REG_FIFO, buffer[i]);
 8001fa0:	68ba      	ldr	r2, [r7, #8]
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	2100      	movs	r1, #0
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f7ff fe85 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  for (size_t i = 0; i < size; i++) {
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	e7ee      	b.n	8001f98 <_ZN10RFM95_LoRa5writeEPKhj+0x2e>
  }

  // update length
  writeRegister(REG_PAYLOAD_LENGTH, currentLength + size);
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	4413      	add	r3, r2
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	2122      	movs	r1, #34	; 0x22
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f7ff fe76 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  return size;
 8001fd0:	687b      	ldr	r3, [r7, #4]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <_ZN10RFM95_LoRa9availableEv>:


int RFM95_LoRa::available()
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  return (readRegister(REG_RX_NB_BYTES) - _packetIndex);
 8001fe2:	2113      	movs	r1, #19
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff fe99 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8001fea:	4603      	mov	r3, r0
 8001fec:	461a      	mov	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	695b      	ldr	r3, [r3, #20]
 8001ff2:	1ad3      	subs	r3, r2, r3
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <_ZN10RFM95_LoRa4readEv>:



int RFM95_LoRa::read(){
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  if (!available()) {
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	3308      	adds	r3, #8
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	4798      	blx	r3
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	bf0c      	ite	eq
 8002016:	2301      	moveq	r3, #1
 8002018:	2300      	movne	r3, #0
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b00      	cmp	r3, #0
 800201e:	d002      	beq.n	8002026 <_ZN10RFM95_LoRa4readEv+0x2a>
    return -1;
 8002020:	f04f 33ff 	mov.w	r3, #4294967295
 8002024:	e009      	b.n	800203a <_ZN10RFM95_LoRa4readEv+0x3e>
  }
  _packetIndex++;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	1c5a      	adds	r2, r3, #1
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	615a      	str	r2, [r3, #20]
  return readRegister(REG_FIFO);
 8002030:	2100      	movs	r1, #0
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7ff fe72 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8002038:	4603      	mov	r3, r0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <_ZN10RFM95_LoRa4peekEv>:



int RFM95_LoRa::peek(){
 8002042:	b580      	push	{r7, lr}
 8002044:	b084      	sub	sp, #16
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
  if (!available()) {
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	3308      	adds	r3, #8
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	4798      	blx	r3
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	bf0c      	ite	eq
 800205c:	2301      	moveq	r3, #1
 800205e:	2300      	movne	r3, #0
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b00      	cmp	r3, #0
 8002064:	d002      	beq.n	800206c <_ZN10RFM95_LoRa4peekEv+0x2a>
    return -1;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295
 800206a:	e013      	b.n	8002094 <_ZN10RFM95_LoRa4peekEv+0x52>
  }
  // store current FIFO address
  int currentAddress = readRegister(REG_FIFO_ADDR_PTR);
 800206c:	210d      	movs	r1, #13
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff fe54 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8002074:	4603      	mov	r3, r0
 8002076:	60fb      	str	r3, [r7, #12]
  // read
  uint8_t b = readRegister(REG_FIFO);
 8002078:	2100      	movs	r1, #0
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff fe4e 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8002080:	4603      	mov	r3, r0
 8002082:	72fb      	strb	r3, [r7, #11]
  // restore FIFO address
  writeRegister(REG_FIFO_ADDR_PTR, currentAddress);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	b2db      	uxtb	r3, r3
 8002088:	461a      	mov	r2, r3
 800208a:	210d      	movs	r1, #13
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff fe15 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  return b;
 8002092:	7afb      	ldrb	r3, [r7, #11]
}
 8002094:	4618      	mov	r0, r3
 8002096:	3710      	adds	r7, #16
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <_ZN10RFM95_LoRa7receiveEi>:


void RFM95_LoRa::receive(int size){
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  if (size > 0) {
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	dd0a      	ble.n	80020c2 <_ZN10RFM95_LoRa7receiveEi+0x26>
    implicitHeaderMode();
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f99e 	bl	80023ee <_ZN10RFM95_LoRa18implicitHeaderModeEv>
    writeRegister(REG_PAYLOAD_LENGTH, size & 0xff);
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	461a      	mov	r2, r3
 80020b8:	2122      	movs	r1, #34	; 0x22
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fdfe 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
 80020c0:	e002      	b.n	80020c8 <_ZN10RFM95_LoRa7receiveEi+0x2c>
  } else {
    explicitHeaderMode();
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f97b 	bl	80023be <_ZN10RFM95_LoRa18explicitHeaderModeEv>
  }
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 80020c8:	2285      	movs	r2, #133	; 0x85
 80020ca:	2101      	movs	r1, #1
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff fdf5 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <_ZN10RFM95_LoRa4idleEv>:

void RFM95_LoRa::idle(){
 80020da:	b580      	push	{r7, lr}
 80020dc:	b082      	sub	sp, #8
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 80020e2:	2281      	movs	r2, #129	; 0x81
 80020e4:	2101      	movs	r1, #1
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff fde8 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 80020ec:	bf00      	nop
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <_ZN10RFM95_LoRa5sleepEv>:
void RFM95_LoRa::rxMode(){
	writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
}


void RFM95_LoRa::sleep(){
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 80020fc:	2280      	movs	r2, #128	; 0x80
 80020fe:	2101      	movs	r1, #1
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f7ff fddb 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8002106:	bf00      	nop
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <_ZN10RFM95_LoRa10setTxPowerEii>:



void RFM95_LoRa::setTxPower(int level, int outputPin){
 800210e:	b580      	push	{r7, lr}
 8002110:	b084      	sub	sp, #16
 8002112:	af00      	add	r7, sp, #0
 8002114:	60f8      	str	r0, [r7, #12]
 8002116:	60b9      	str	r1, [r7, #8]
 8002118:	607a      	str	r2, [r7, #4]
  if (PA_OUTPUT_RFO_PIN == outputPin) {
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d116      	bne.n	800214e <_ZN10RFM95_LoRa10setTxPowerEii+0x40>
    // RFO
    if (level < 0) {
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	2b00      	cmp	r3, #0
 8002124:	da02      	bge.n	800212c <_ZN10RFM95_LoRa10setTxPowerEii+0x1e>
      level = 0;
 8002126:	2300      	movs	r3, #0
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	e004      	b.n	8002136 <_ZN10RFM95_LoRa10setTxPowerEii+0x28>
    } else if (level > 14) {
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b0e      	cmp	r3, #14
 8002130:	dd01      	ble.n	8002136 <_ZN10RFM95_LoRa10setTxPowerEii+0x28>
      level = 14;
 8002132:	230e      	movs	r3, #14
 8002134:	60bb      	str	r3, [r7, #8]
    }
    writeRegister(REG_PA_CONFIG, 0x70 | level);
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	b25b      	sxtb	r3, r3
 800213a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800213e:	b25b      	sxtb	r3, r3
 8002140:	b2db      	uxtb	r3, r3
 8002142:	461a      	mov	r2, r3
 8002144:	2109      	movs	r1, #9
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f7ff fdb8 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
    } else if (level > 17) {
      level = 17;
    }
    writeRegister(REG_PA_CONFIG, PA_BOOST | (level - 2));
  }
}
 800214c:	e018      	b.n	8002180 <_ZN10RFM95_LoRa10setTxPowerEii+0x72>
    if (level < 2) {
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	2b01      	cmp	r3, #1
 8002152:	dc02      	bgt.n	800215a <_ZN10RFM95_LoRa10setTxPowerEii+0x4c>
      level = 2;
 8002154:	2302      	movs	r3, #2
 8002156:	60bb      	str	r3, [r7, #8]
 8002158:	e004      	b.n	8002164 <_ZN10RFM95_LoRa10setTxPowerEii+0x56>
    } else if (level > 17) {
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	2b11      	cmp	r3, #17
 800215e:	dd01      	ble.n	8002164 <_ZN10RFM95_LoRa10setTxPowerEii+0x56>
      level = 17;
 8002160:	2311      	movs	r3, #17
 8002162:	60bb      	str	r3, [r7, #8]
    writeRegister(REG_PA_CONFIG, PA_BOOST | (level - 2));
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	b2db      	uxtb	r3, r3
 8002168:	3b02      	subs	r3, #2
 800216a:	b2db      	uxtb	r3, r3
 800216c:	b25b      	sxtb	r3, r3
 800216e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002172:	b25b      	sxtb	r3, r3
 8002174:	b2db      	uxtb	r3, r3
 8002176:	461a      	mov	r2, r3
 8002178:	2109      	movs	r1, #9
 800217a:	68f8      	ldr	r0, [r7, #12]
 800217c:	f7ff fd9e 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8002180:	bf00      	nop
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <_ZN10RFM95_LoRa12setFrequencyEl>:



void RFM95_LoRa::setFrequency(long frequency){
 8002188:	b5b0      	push	{r4, r5, r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  _frequency = frequency;
 8002192:	6879      	ldr	r1, [r7, #4]
 8002194:	6838      	ldr	r0, [r7, #0]
 8002196:	6108      	str	r0, [r1, #16]
  uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8002198:	6839      	ldr	r1, [r7, #0]
 800219a:	17c8      	asrs	r0, r1, #31
 800219c:	460a      	mov	r2, r1
 800219e:	4603      	mov	r3, r0
 80021a0:	1355      	asrs	r5, r2, #13
 80021a2:	04d4      	lsls	r4, r2, #19
 80021a4:	4a1a      	ldr	r2, [pc, #104]	; (8002210 <_ZN10RFM95_LoRa12setFrequencyEl+0x88>)
 80021a6:	f04f 0300 	mov.w	r3, #0
 80021aa:	4620      	mov	r0, r4
 80021ac:	4629      	mov	r1, r5
 80021ae:	f7fe f80d 	bl	80001cc <__aeabi_uldivmod>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
  writeRegister(REG_FRF_MSB, (uint8_t)(frf >> 16));
 80021ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	f04f 0300 	mov.w	r3, #0
 80021c6:	0c02      	lsrs	r2, r0, #16
 80021c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80021cc:	0c0b      	lsrs	r3, r1, #16
 80021ce:	b2d3      	uxtb	r3, r2
 80021d0:	461a      	mov	r2, r3
 80021d2:	2106      	movs	r1, #6
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f7ff fd71 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_FRF_MID, (uint8_t)(frf >> 8));
 80021da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80021de:	f04f 0200 	mov.w	r2, #0
 80021e2:	f04f 0300 	mov.w	r3, #0
 80021e6:	0a02      	lsrs	r2, r0, #8
 80021e8:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80021ec:	0a0b      	lsrs	r3, r1, #8
 80021ee:	b2d3      	uxtb	r3, r2
 80021f0:	461a      	mov	r2, r3
 80021f2:	2107      	movs	r1, #7
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff fd61 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_FRF_LSB, (uint8_t)(frf >> 0));
 80021fa:	7a3b      	ldrb	r3, [r7, #8]
 80021fc:	461a      	mov	r2, r3
 80021fe:	2108      	movs	r1, #8
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f7ff fd5b 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8002206:	bf00      	nop
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bdb0      	pop	{r4, r5, r7, pc}
 800220e:	bf00      	nop
 8002210:	01e84800 	.word	0x01e84800

08002214 <_ZN10RFM95_LoRa18setSpreadingFactorEi>:



void RFM95_LoRa::setSpreadingFactor(int sf){
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  if (sf < 6) {
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	2b05      	cmp	r3, #5
 8002222:	dc02      	bgt.n	800222a <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x16>
    sf = 6;
 8002224:	2306      	movs	r3, #6
 8002226:	603b      	str	r3, [r7, #0]
 8002228:	e004      	b.n	8002234 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x20>
  } else if (sf > 12) {
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	2b0c      	cmp	r3, #12
 800222e:	dd01      	ble.n	8002234 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x20>
    sf = 12;
 8002230:	230c      	movs	r3, #12
 8002232:	603b      	str	r3, [r7, #0]
  }

  if (sf == 6) {
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	2b06      	cmp	r3, #6
 8002238:	d10a      	bne.n	8002250 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x3c>
    writeRegister(REG_DETECTION_OPTIMIZE, 0xc5);
 800223a:	22c5      	movs	r2, #197	; 0xc5
 800223c:	2131      	movs	r1, #49	; 0x31
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7ff fd3c 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
    writeRegister(REG_DETECTION_THRESHOLD, 0x0c);
 8002244:	220c      	movs	r2, #12
 8002246:	2137      	movs	r1, #55	; 0x37
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f7ff fd37 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
 800224e:	e009      	b.n	8002264 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x50>
  } else {
    writeRegister(REG_DETECTION_OPTIMIZE, 0xc3);
 8002250:	22c3      	movs	r2, #195	; 0xc3
 8002252:	2131      	movs	r1, #49	; 0x31
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7ff fd31 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
    writeRegister(REG_DETECTION_THRESHOLD, 0x0a);
 800225a:	220a      	movs	r2, #10
 800225c:	2137      	movs	r1, #55	; 0x37
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff fd2c 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
  }
  writeRegister(REG_MODEM_CONFIG_2, (readRegister(REG_MODEM_CONFIG_2) & 0x0f) | ((sf << 4) & 0xf0));
 8002264:	211e      	movs	r1, #30
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f7ff fd58 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 800226c:	4603      	mov	r3, r0
 800226e:	b25b      	sxtb	r3, r3
 8002270:	f003 030f 	and.w	r3, r3, #15
 8002274:	b25a      	sxtb	r2, r3
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	011b      	lsls	r3, r3, #4
 800227a:	b25b      	sxtb	r3, r3
 800227c:	4313      	orrs	r3, r2
 800227e:	b25b      	sxtb	r3, r3
 8002280:	b2db      	uxtb	r3, r3
 8002282:	461a      	mov	r2, r3
 8002284:	211e      	movs	r1, #30
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7ff fd18 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 800228c:	bf00      	nop
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <_ZN10RFM95_LoRa18setSignalBandwidthEl>:


void RFM95_LoRa::setSignalBandwidth(long sbw){
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  int bw;
  if (sbw <= 7.8E3) {
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	f641 6278 	movw	r2, #7800	; 0x1e78
 80022a4:	4293      	cmp	r3, r2
 80022a6:	dc02      	bgt.n	80022ae <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x1a>
    bw = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	e03f      	b.n	800232e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 10.4E3) {
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	f642 02a0 	movw	r2, #10400	; 0x28a0
 80022b4:	4293      	cmp	r3, r2
 80022b6:	dc02      	bgt.n	80022be <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x2a>
    bw = 1;
 80022b8:	2301      	movs	r3, #1
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	e037      	b.n	800232e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 15.6E3) {
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	f643 42f0 	movw	r2, #15600	; 0x3cf0
 80022c4:	4293      	cmp	r3, r2
 80022c6:	dc02      	bgt.n	80022ce <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x3a>
    bw = 2;
 80022c8:	2302      	movs	r3, #2
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e02f      	b.n	800232e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 20.8E3) {
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	f245 1240 	movw	r2, #20800	; 0x5140
 80022d4:	4293      	cmp	r3, r2
 80022d6:	dc02      	bgt.n	80022de <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x4a>
    bw = 3;
 80022d8:	2303      	movs	r3, #3
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	e027      	b.n	800232e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 31.25E3) {
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	f647 2212 	movw	r2, #31250	; 0x7a12
 80022e4:	4293      	cmp	r3, r2
 80022e6:	dc02      	bgt.n	80022ee <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x5a>
    bw = 4;
 80022e8:	2304      	movs	r3, #4
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	e01f      	b.n	800232e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 41.7E3) {
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	f24a 22e4 	movw	r2, #41700	; 0xa2e4
 80022f4:	4293      	cmp	r3, r2
 80022f6:	dc02      	bgt.n	80022fe <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x6a>
    bw = 5;
 80022f8:	2305      	movs	r3, #5
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	e017      	b.n	800232e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 62.5E3) {
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	f24f 4224 	movw	r2, #62500	; 0xf424
 8002304:	4293      	cmp	r3, r2
 8002306:	dc02      	bgt.n	800230e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x7a>
    bw = 6;
 8002308:	2306      	movs	r3, #6
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	e00f      	b.n	800232e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 125E3) {
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	4a13      	ldr	r2, [pc, #76]	; (8002360 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0xcc>)
 8002312:	4293      	cmp	r3, r2
 8002314:	dc02      	bgt.n	800231c <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x88>
    bw = 7;
 8002316:	2307      	movs	r3, #7
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	e008      	b.n	800232e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 250E3) {
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	4a11      	ldr	r2, [pc, #68]	; (8002364 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0xd0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	dc02      	bgt.n	800232a <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x96>
    bw = 8;
 8002324:	2308      	movs	r3, #8
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	e001      	b.n	800232e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else /*if (sbw <= 250E3)*/ {
    bw = 9;
 800232a:	2309      	movs	r3, #9
 800232c:	60fb      	str	r3, [r7, #12]
  }

  writeRegister(REG_MODEM_CONFIG_1, (readRegister(REG_MODEM_CONFIG_1) & 0x0f) | (bw << 4));
 800232e:	211d      	movs	r1, #29
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7ff fcf3 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8002336:	4603      	mov	r3, r0
 8002338:	b25b      	sxtb	r3, r3
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	b25a      	sxtb	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	b25b      	sxtb	r3, r3
 8002346:	4313      	orrs	r3, r2
 8002348:	b25b      	sxtb	r3, r3
 800234a:	b2db      	uxtb	r3, r3
 800234c:	461a      	mov	r2, r3
 800234e:	211d      	movs	r1, #29
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff fcb3 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8002356:	bf00      	nop
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	0001e848 	.word	0x0001e848
 8002364:	0003d090 	.word	0x0003d090

08002368 <_ZN10RFM95_LoRa14setCodingRate4Ei>:



void RFM95_LoRa::setCodingRate4(int denominator){
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  if (denominator < 5) {
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	2b04      	cmp	r3, #4
 8002376:	dc02      	bgt.n	800237e <_ZN10RFM95_LoRa14setCodingRate4Ei+0x16>
    denominator = 5;
 8002378:	2305      	movs	r3, #5
 800237a:	603b      	str	r3, [r7, #0]
 800237c:	e004      	b.n	8002388 <_ZN10RFM95_LoRa14setCodingRate4Ei+0x20>
  } else if (denominator > 8) {
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	2b08      	cmp	r3, #8
 8002382:	dd01      	ble.n	8002388 <_ZN10RFM95_LoRa14setCodingRate4Ei+0x20>
	  denominator = 8;
 8002384:	2308      	movs	r3, #8
 8002386:	603b      	str	r3, [r7, #0]
  }
  int cr = denominator - 4;
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	3b04      	subs	r3, #4
 800238c:	60fb      	str	r3, [r7, #12]
  writeRegister(REG_MODEM_CONFIG_1, (readRegister(REG_MODEM_CONFIG_1) & 0xf1) | (cr << 1));
 800238e:	211d      	movs	r1, #29
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f7ff fcc3 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8002396:	4603      	mov	r3, r0
 8002398:	b25b      	sxtb	r3, r3
 800239a:	f023 030e 	bic.w	r3, r3, #14
 800239e:	b25a      	sxtb	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	b25b      	sxtb	r3, r3
 80023a6:	4313      	orrs	r3, r2
 80023a8:	b25b      	sxtb	r3, r3
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	461a      	mov	r2, r3
 80023ae:	211d      	movs	r1, #29
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7ff fc83 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <_ZN10RFM95_LoRa18explicitHeaderModeEv>:
uint8_t RFM95_LoRa::random(){
  return readRegister(REG_RSSI_WIDEBAND);
}


void RFM95_LoRa::explicitHeaderMode(){
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  _implicitHeaderMode = 0;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	619a      	str	r2, [r3, #24]
  writeRegister(REG_MODEM_CONFIG_1, readRegister(REG_MODEM_CONFIG_1) & 0xfe);
 80023cc:	211d      	movs	r1, #29
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7ff fca4 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 80023d4:	4603      	mov	r3, r0
 80023d6:	f023 0301 	bic.w	r3, r3, #1
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	461a      	mov	r2, r3
 80023de:	211d      	movs	r1, #29
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff fc6b 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <_ZN10RFM95_LoRa18implicitHeaderModeEv>:


void RFM95_LoRa::implicitHeaderMode(){
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b082      	sub	sp, #8
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
  _implicitHeaderMode = 1;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	619a      	str	r2, [r3, #24]
  writeRegister(REG_MODEM_CONFIG_1, readRegister(REG_MODEM_CONFIG_1) | 0x01);
 80023fc:	211d      	movs	r1, #29
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff fc8c 	bl	8001d1c <_ZN10RFM95_LoRa12readRegisterEh>
 8002404:	4603      	mov	r3, r0
 8002406:	f043 0301 	orr.w	r3, r3, #1
 800240a:	b2db      	uxtb	r3, r3
 800240c:	461a      	mov	r2, r3
 800240e:	211d      	movs	r1, #29
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7ff fc53 	bl	8001cbc <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
	...

08002420 <_ZN10RFM95_LoRa7InitRFMEv>:
    writeRegister(REG_FIFO_ADDR_PTR, 0);
  }
}


bool RFM95_LoRa::InitRFM(){
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]

	setFrequency(868000000);
 8002428:	4914      	ldr	r1, [pc, #80]	; (800247c <_ZN10RFM95_LoRa7InitRFMEv+0x5c>)
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7ff feac 	bl	8002188 <_ZN10RFM95_LoRa12setFrequencyEl>
	setTxPower(17, PA_OUTPUT_PA_BOOST_PIN);
 8002430:	2201      	movs	r2, #1
 8002432:	2111      	movs	r1, #17
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f7ff fe6a 	bl	800210e <_ZN10RFM95_LoRa10setTxPowerEii>
	setSignalBandwidth(31.25E3);
 800243a:	f647 2112 	movw	r1, #31250	; 0x7a12
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f7ff ff28 	bl	8002294 <_ZN10RFM95_LoRa18setSignalBandwidthEl>
	setSpreadingFactor(12);
 8002444:	210c      	movs	r1, #12
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f7ff fee4 	bl	8002214 <_ZN10RFM95_LoRa18setSpreadingFactorEi>
	setCodingRate4(5);
 800244c:	2105      	movs	r1, #5
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ff8a 	bl	8002368 <_ZN10RFM95_LoRa14setCodingRate4Ei>
	if (!begin(866E6)) {
 8002454:	490a      	ldr	r1, [pc, #40]	; (8002480 <_ZN10RFM95_LoRa7InitRFMEv+0x60>)
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f7ff fc82 	bl	8001d60 <_ZN10RFM95_LoRa5beginEl>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	bf0c      	ite	eq
 8002462:	2301      	moveq	r3, #1
 8002464:	2300      	movne	r3, #0
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <_ZN10RFM95_LoRa7InitRFMEv+0x50>
		return false;
 800246c:	2300      	movs	r3, #0
 800246e:	e000      	b.n	8002472 <_ZN10RFM95_LoRa7InitRFMEv+0x52>
	}
	return true;
 8002470:	2301      	movs	r3, #1
}
 8002472:	4618      	mov	r0, r3
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	33bca100 	.word	0x33bca100
 8002480:	339e1c80 	.word	0x339e1c80

08002484 <_ZNK13DriveSettings16getClampingSpeedEv>:
 *  Created on: 22.10.2022
 *      Author: marce
 */
#include "DriveSettings.h"

uint16_t DriveSettings::getClampingSpeed() const {
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
	return clampingSpeed;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	891b      	ldrh	r3, [r3, #8]
}
 8002490:	4618      	mov	r0, r3
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <_ZN13DriveSettings16setClampingSpeedEt>:

void DriveSettings::setClampingSpeed(uint16_t clampingSpeed) {
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	460b      	mov	r3, r1
 80024a6:	807b      	strh	r3, [r7, #2]
	this->clampingSpeed = clampingSpeed;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	887a      	ldrh	r2, [r7, #2]
 80024ac:	811a      	strh	r2, [r3, #8]
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr

080024ba <_ZNK13DriveSettings17getClampingTorqueEv>:



uint16_t DriveSettings::getClampingTorque() const {
 80024ba:	b480      	push	{r7}
 80024bc:	b083      	sub	sp, #12
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
	return clampingTorque;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	889b      	ldrh	r3, [r3, #4]
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <_ZN13DriveSettings17setClampingTorqueEt>:

void DriveSettings::setClampingTorque(uint16_t clampingTorque) {
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	460b      	mov	r3, r1
 80024dc:	807b      	strh	r3, [r7, #2]
	this->clampingTorque = clampingTorque;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	887a      	ldrh	r2, [r7, #2]
 80024e2:	809a      	strh	r2, [r3, #4]
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <_ZNK13DriveSettings16getDeviceAddressEv>:



uint8_t DriveSettings::getDeviceAddress() const {
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
	return deviceAddress;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	781b      	ldrb	r3, [r3, #0]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <_ZNK13DriveSettings12getInPosDiffEv>:
	this->deviceAddress = deviceAddress;
}



uint16_t DriveSettings::getInPosDiff() const {
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
	return inPosDiff;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	899b      	ldrh	r3, [r3, #12]
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <_ZN13DriveSettings12setInPosDiffEt>:

void DriveSettings::setInPosDiff(uint16_t inPosDiff ) {
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	460b      	mov	r3, r1
 800252a:	807b      	strh	r3, [r7, #2]
	this->inPosDiff = inPosDiff;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	887a      	ldrh	r2, [r7, #2]
 8002530:	819a      	strh	r2, [r3, #12]
}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <_ZNK13DriveSettings18getOpeningDistanceEv>:



uint16_t DriveSettings::getOpeningDistance() const {
 800253e:	b480      	push	{r7}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
	return openingDistance;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	89db      	ldrh	r3, [r3, #14]
}
 800254a:	4618      	mov	r0, r3
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <_ZN13DriveSettings18setOpeningDistanceEt>:

void DriveSettings::setOpeningDistance(uint16_t openingDistance ) {
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
 800255e:	460b      	mov	r3, r1
 8002560:	807b      	strh	r3, [r7, #2]
	this->openingDistance = openingDistance;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	887a      	ldrh	r2, [r7, #2]
 8002566:	81da      	strh	r2, [r3, #14]
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <_ZNK13DriveSettings21getOverCurrentWarningEv>:
void DriveSettings::setOverCurrentTimeThreshold(
		uint16_t overCurrentTimeThreshold) {
	this->overCurrentTimeThreshold = overCurrentTimeThreshold;
}

uint16_t DriveSettings::getOverCurrentWarning() const {
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
	return overCurrentWarning;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	8a9b      	ldrh	r3, [r3, #20]
}
 8002580:	4618      	mov	r0, r3
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <_ZN13DriveSettings21setOverCurrentWarningEt>:

void DriveSettings::setOverCurrentWarning(uint16_t overCurrentWarning) {
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	460b      	mov	r3, r1
 8002596:	807b      	strh	r3, [r7, #2]
	this->overCurrentWarning = overCurrentWarning;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	887a      	ldrh	r2, [r7, #2]
 800259c:	829a      	strh	r2, [r3, #20]
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <_ZNK13DriveSettings19getOverCurrentErrorEv>:

uint16_t DriveSettings::getOverCurrentError() const{
 80025aa:	b480      	push	{r7}
 80025ac:	b083      	sub	sp, #12
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
	return this->overCurrentError;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	8adb      	ldrh	r3, [r3, #22]
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <_ZN13DriveSettings19setOverCurrentErrorEt>:
void DriveSettings::setOverCurrentError(uint16_t overCurrentError){
 80025c2:	b480      	push	{r7}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
 80025ca:	460b      	mov	r3, r1
 80025cc:	807b      	strh	r3, [r7, #2]
	this->overCurrentError = overCurrentError;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	887a      	ldrh	r2, [r7, #2]
 80025d2:	82da      	strh	r2, [r3, #22]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <_ZNK13DriveSettings20getSelfShutdownDelayEv>:


uint16_t DriveSettings::getSelfShutdownDelay() const {
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	return selfShutdownDelay;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	895b      	ldrh	r3, [r3, #10]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <_ZN13DriveSettings20setSelfShutdownDelayEt>:

void DriveSettings::setSelfShutdownDelay(uint16_t selfShutdownDelay) {
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	460b      	mov	r3, r1
 8002602:	807b      	strh	r3, [r7, #2]
	this->selfShutdownDelay = selfShutdownDelay;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	887a      	ldrh	r2, [r7, #2]
 8002608:	815a      	strh	r2, [r3, #10]
}
 800260a:	bf00      	nop
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <_ZNK13DriveSettings13getTeachSpeedEv>:

uint16_t DriveSettings::getTeachSpeed() const {
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
	return teachSpeed;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	88db      	ldrh	r3, [r3, #6]
}
 8002622:	4618      	mov	r0, r3
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <_ZN13DriveSettings13setTeachSpeedEt>:

void DriveSettings::setTeachSpeed(uint16_t teachSpeed ) {
 800262e:	b480      	push	{r7}
 8002630:	b083      	sub	sp, #12
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	460b      	mov	r3, r1
 8002638:	807b      	strh	r3, [r7, #2]
	this->teachSpeed = teachSpeed;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	887a      	ldrh	r2, [r7, #2]
 800263e:	80da      	strh	r2, [r3, #6]
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <_ZNK13DriveSettings14getTeachTroqueEv>:

uint16_t DriveSettings::getTeachTroque() const {
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
	return teachTroque;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	885b      	ldrh	r3, [r3, #2]
}
 8002658:	4618      	mov	r0, r3
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <_ZN13DriveSettings14setTeachTroqueEt>:

void DriveSettings::setTeachTroque(uint16_t teachTroque) {
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	460b      	mov	r3, r1
 800266e:	807b      	strh	r3, [r7, #2]
	this->teachTroque = teachTroque;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	887a      	ldrh	r2, [r7, #2]
 8002674:	805a      	strh	r2, [r3, #2]
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <_ZNK13DriveSettings20getUnderVoltageErrorEv>:

uint16_t DriveSettings::getUnderVoltageError() const {
 8002682:	b480      	push	{r7}
 8002684:	b083      	sub	sp, #12
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
	return underVoltageError;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	8a5b      	ldrh	r3, [r3, #18]
}
 800268e:	4618      	mov	r0, r3
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <_ZN13DriveSettings20setUnderVoltageErrorEt>:

void DriveSettings::setUnderVoltageError(uint16_t underVoltageError) {
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	460b      	mov	r3, r1
 80026a4:	807b      	strh	r3, [r7, #2]
	this->underVoltageError = underVoltageError;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	887a      	ldrh	r2, [r7, #2]
 80026aa:	825a      	strh	r2, [r3, #18]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <_ZNK13DriveSettings22getUnderVoltageWarningEv>:

uint16_t DriveSettings::getUnderVoltageWarning() const {
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
	return underVoltageWarning;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	8a1b      	ldrh	r3, [r3, #16]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <_ZN13DriveSettings22setUnderVoltageWarningEt>:

void DriveSettings::setUnderVoltageWarning(
		uint16_t underVoltageWarning) {
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	807b      	strh	r3, [r7, #2]
	this->underVoltageWarning = underVoltageWarning;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	887a      	ldrh	r2, [r7, #2]
 80026e0:	821a      	strh	r2, [r3, #16]
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <_ZN12DriveCommandC1Ev>:
 *      Author: marce
 */

#include "DriveCommand.h"

DriveCommand::DriveCommand()
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	701a      	strb	r2, [r3, #0]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	705a      	strb	r2, [r3, #1]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	709a      	strb	r2, [r3, #2]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	70da      	strb	r2, [r3, #3]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	711a      	strb	r2, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	715a      	strb	r2, [r3, #5]
{
}
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <_ZN12DriveCommand7isCloseEv>:

/****************************************************************************************
 / * 	close get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isClose()
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
	return close;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	781b      	ldrb	r3, [r3, #0]
}
 8002734:	4618      	mov	r0, r3
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <_ZN12DriveCommand8setCloseEb>:

void DriveCommand::setClose(bool close)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	460b      	mov	r3, r1
 800274a:	70fb      	strb	r3, [r7, #3]
	this->close = close;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	78fa      	ldrb	r2, [r7, #3]
 8002750:	701a      	strb	r2, [r3, #0]
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <_ZN12DriveCommand6isOpenEv>:

/****************************************************************************************
 / * 	open get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isOpen()
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
	return open;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	785b      	ldrb	r3, [r3, #1]
}
 800276a:	4618      	mov	r0, r3
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <_ZN12DriveCommand7setOpenEb>:

void DriveCommand::setOpen(bool open)
{
 8002776:	b480      	push	{r7}
 8002778:	b083      	sub	sp, #12
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
 800277e:	460b      	mov	r3, r1
 8002780:	70fb      	strb	r3, [r7, #3]
	this->open = open;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	78fa      	ldrb	r2, [r7, #3]
 8002786:	705a      	strb	r2, [r3, #1]
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <_ZN12DriveCommand8isEnableEv>:

/****************************************************************************************
 / * 	enable get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isEnable()
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
	return enable;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	791b      	ldrb	r3, [r3, #4]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <_ZN12DriveCommand9setEnableEb>:

void DriveCommand::setEnable(bool enable)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	460b      	mov	r3, r1
 80027b6:	70fb      	strb	r3, [r7, #3]
	this->enable = enable;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	78fa      	ldrb	r2, [r7, #3]
 80027bc:	711a      	strb	r2, [r3, #4]
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr

080027ca <_ZN12DriveCommand7isResetEv>:

/****************************************************************************************
 / * 	reset get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isReset()
{
 80027ca:	b480      	push	{r7}
 80027cc:	b083      	sub	sp, #12
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
	return reset;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	78db      	ldrb	r3, [r3, #3]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr

080027e2 <_ZN12DriveCommand8setResetEb>:

void DriveCommand::setReset(bool reset)
{
 80027e2:	b480      	push	{r7}
 80027e4:	b083      	sub	sp, #12
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
 80027ea:	460b      	mov	r3, r1
 80027ec:	70fb      	strb	r3, [r7, #3]
	this->reset = reset;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	78fa      	ldrb	r2, [r7, #3]
 80027f2:	70da      	strb	r2, [r3, #3]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <_ZN12DriveCommand6isStopEv>:

/****************************************************************************************
 * 	stop get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isStop()
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
	return stop;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	795b      	ldrb	r3, [r3, #5]
}
 800280c:	4618      	mov	r0, r3
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <_ZN12DriveCommand7setStopEb>:

void DriveCommand::setStop(bool stop)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	460b      	mov	r3, r1
 8002822:	70fb      	strb	r3, [r7, #3]
	this->stop = stop;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	78fa      	ldrb	r2, [r7, #3]
 8002828:	715a      	strb	r2, [r3, #5]
}
 800282a:	bf00      	nop
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <_ZN12DriveCommand8setTeachEb>:
{
	return teach;
}

void DriveCommand::setTeach(bool teach)
{
 8002836:	b480      	push	{r7}
 8002838:	b083      	sub	sp, #12
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	460b      	mov	r3, r1
 8002840:	70fb      	strb	r3, [r7, #3]
		this->teach = teach;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	78fa      	ldrb	r2, [r7, #3]
 8002846:	709a      	strb	r2, [r3, #2]
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <_ZN11DriveStatus7isCloseEv>:

/****************************************************************************************
 / * 	close get/set
 ****************************************************************************************/
bool DriveStatus::isClose()
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
	return close;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	785b      	ldrb	r3, [r3, #1]
}
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <_ZN11DriveStatus8setCloseEb>:

void DriveStatus::setClose(bool close)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	460b      	mov	r3, r1
 8002876:	70fb      	strb	r3, [r7, #3]
	if (this->close != close)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	785b      	ldrb	r3, [r3, #1]
 800287c:	78fa      	ldrb	r2, [r7, #3]
 800287e:	429a      	cmp	r2, r3
 8002880:	d005      	beq.n	800288e <_ZN11DriveStatus8setCloseEb+0x22>
	{
		this->close = close;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	78fa      	ldrb	r2, [r7, #3]
 8002886:	705a      	strb	r2, [r3, #1]
		statusChanged = true;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	751a      	strb	r2, [r3, #20]
	}
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <_ZN11DriveStatus6isOpenEv>:

/****************************************************************************************
 / * 	open get/set
 ****************************************************************************************/
bool DriveStatus::isOpen()
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
	return open;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	789b      	ldrb	r3, [r3, #2]
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <_ZN11DriveStatus7setOpenEb>:

void DriveStatus::setOpen(bool open)
{
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
 80028ba:	460b      	mov	r3, r1
 80028bc:	70fb      	strb	r3, [r7, #3]
	if (this->open != open)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	789b      	ldrb	r3, [r3, #2]
 80028c2:	78fa      	ldrb	r2, [r7, #3]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d005      	beq.n	80028d4 <_ZN11DriveStatus7setOpenEb+0x22>
	{
		this->open = open;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	78fa      	ldrb	r2, [r7, #3]
 80028cc:	709a      	strb	r2, [r3, #2]
		statusChanged = true;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	751a      	strb	r2, [r3, #20]
	}
}
 80028d4:	bf00      	nop
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <_ZN11DriveStatus8isEnableEv>:

/****************************************************************************************
 / * 	enable get/set
 ****************************************************************************************/
bool DriveStatus::isEnable()
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
	return enable;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	795b      	ldrb	r3, [r3, #5]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <_ZN11DriveStatus9setEnableEb>:

void DriveStatus::setEnable(bool enable)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	70fb      	strb	r3, [r7, #3]
	if (this->enable != enable)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	795b      	ldrb	r3, [r3, #5]
 8002908:	78fa      	ldrb	r2, [r7, #3]
 800290a:	429a      	cmp	r2, r3
 800290c:	d005      	beq.n	800291a <_ZN11DriveStatus9setEnableEb+0x22>
	{
		this->enable = enable;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	78fa      	ldrb	r2, [r7, #3]
 8002912:	715a      	strb	r2, [r3, #5]
		statusChanged = true;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	751a      	strb	r2, [r3, #20]
	}
}
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr

08002926 <_ZN11DriveStatus7isResetEv>:

/****************************************************************************************
 / * 	reset get/set
 ****************************************************************************************/
bool DriveStatus::isReset()
{
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
	return reset;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	791b      	ldrb	r3, [r3, #4]
}
 8002932:	4618      	mov	r0, r3
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr

0800293e <_ZN11DriveStatus8setResetEb>:

void DriveStatus::setReset(bool reset)
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
 8002946:	460b      	mov	r3, r1
 8002948:	70fb      	strb	r3, [r7, #3]
	if (this->reset != reset)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	791b      	ldrb	r3, [r3, #4]
 800294e:	78fa      	ldrb	r2, [r7, #3]
 8002950:	429a      	cmp	r2, r3
 8002952:	d005      	beq.n	8002960 <_ZN11DriveStatus8setResetEb+0x22>
	{
		this->reset = reset;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	78fa      	ldrb	r2, [r7, #3]
 8002958:	711a      	strb	r2, [r3, #4]
		statusChanged = true;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2201      	movs	r2, #1
 800295e:	751a      	strb	r2, [r3, #20]
	}
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <_ZN11DriveStatus6isStopEv>:

/****************************************************************************************
 / * 	stop get/set
 ****************************************************************************************/
bool DriveStatus::isStop()
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
	return stop;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	799b      	ldrb	r3, [r3, #6]
}
 8002978:	4618      	mov	r0, r3
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <_ZN11DriveStatus7setStopEb>:

void DriveStatus::setStop(bool stop)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	70fb      	strb	r3, [r7, #3]
	if (this->stop != stop)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	799b      	ldrb	r3, [r3, #6]
 8002994:	78fa      	ldrb	r2, [r7, #3]
 8002996:	429a      	cmp	r2, r3
 8002998:	d005      	beq.n	80029a6 <_ZN11DriveStatus7setStopEb+0x22>
	{
		this->stop = stop;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	78fa      	ldrb	r2, [r7, #3]
 800299e:	719a      	strb	r2, [r3, #6]
		statusChanged = true;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	751a      	strb	r2, [r3, #20]
	}
}
 80029a6:	bf00      	nop
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr

080029b2 <_ZN11DriveStatus7isTeachEv>:

/****************************************************************************************
 / * 	teach get/set
 /****************************************************************************************/
bool DriveStatus::isTeach()
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
	return teach;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	78db      	ldrb	r3, [r3, #3]
}
 80029be:	4618      	mov	r0, r3
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <_ZN11DriveStatus8setTeachEb>:

void DriveStatus::setTeach(bool teach)
{
 80029ca:	b480      	push	{r7}
 80029cc:	b083      	sub	sp, #12
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
 80029d2:	460b      	mov	r3, r1
 80029d4:	70fb      	strb	r3, [r7, #3]
	if (this->teach != teach)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	78db      	ldrb	r3, [r3, #3]
 80029da:	78fa      	ldrb	r2, [r7, #3]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d005      	beq.n	80029ec <_ZN11DriveStatus8setTeachEb+0x22>
	{
		this->teach = teach;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	78fa      	ldrb	r2, [r7, #3]
 80029e4:	70da      	strb	r2, [r3, #3]
		statusChanged = true;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2201      	movs	r2, #1
 80029ea:	751a      	strb	r2, [r3, #20]
	}
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <_ZN11DriveStatus8getErrorEv>:

/****************************************************************************************
 / * 	write config get/set
 ****************************************************************************************/
DriveStatus::_ERROR DriveStatus::getError()
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
	return this->error;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	781b      	ldrb	r3, [r3, #0]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <_ZN11DriveStatus8setErrorENS_6_ERRORE>:

void DriveStatus::setError(_ERROR error)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	70fb      	strb	r3, [r7, #3]
	if (this->error != error)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	78fa      	ldrb	r2, [r7, #3]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d005      	beq.n	8002a32 <_ZN11DriveStatus8setErrorENS_6_ERRORE+0x22>
	{
		this->error = error;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	78fa      	ldrb	r2, [r7, #3]
 8002a2a:	701a      	strb	r2, [r3, #0]
		statusChanged = true;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	751a      	strb	r2, [r3, #20]
	}
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr

08002a3e <_ZNK11DriveStatus9getStatusEv>:

uint8_t DriveStatus::getStatus() const
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b085      	sub	sp, #20
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
	uint8_t result = (uint8_t) enable << 7 | (uint8_t) open << 6
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	795b      	ldrb	r3, [r3, #5]
 8002a4a:	01db      	lsls	r3, r3, #7
 8002a4c:	b25a      	sxtb	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	789b      	ldrb	r3, [r3, #2]
 8002a52:	019b      	lsls	r3, r3, #6
 8002a54:	b25b      	sxtb	r3, r3
 8002a56:	4313      	orrs	r3, r2
 8002a58:	b25a      	sxtb	r2, r3
			| (uint8_t) close << 5 | (uint8_t) teach << 4 | (uint8_t) stop << 3;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	785b      	ldrb	r3, [r3, #1]
 8002a5e:	015b      	lsls	r3, r3, #5
 8002a60:	b25b      	sxtb	r3, r3
 8002a62:	4313      	orrs	r3, r2
 8002a64:	b25a      	sxtb	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	78db      	ldrb	r3, [r3, #3]
 8002a6a:	011b      	lsls	r3, r3, #4
 8002a6c:	b25b      	sxtb	r3, r3
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	b25a      	sxtb	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	799b      	ldrb	r3, [r3, #6]
 8002a76:	00db      	lsls	r3, r3, #3
 8002a78:	b25b      	sxtb	r3, r3
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	b25b      	sxtb	r3, r3
	uint8_t result = (uint8_t) enable << 7 | (uint8_t) open << 6
 8002a7e:	73fb      	strb	r3, [r7, #15]

	return result;
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3714      	adds	r7, #20
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr

08002a8e <_ZNK11DriveStatus10getCurrentEv>:
/*******************************************************************
 * Current settings
 ******************************************************************/

uint16_t DriveStatus::getCurrent() const
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
	if (zeroCurrentValue > current)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	895a      	ldrh	r2, [r3, #10]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	891b      	ldrh	r3, [r3, #8]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d908      	bls.n	8002ab4 <_ZNK11DriveStatus10getCurrentEv+0x26>
	{
		return (zeroCurrentValue - current) * ADC_2_CURRENT;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	895a      	ldrh	r2, [r3, #10]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	891b      	ldrh	r3, [r3, #8]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	e007      	b.n	8002ac4 <_ZNK11DriveStatus10getCurrentEv+0x36>
	}
	else
	{
		return (current - zeroCurrentValue) * ADC_2_CURRENT;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	891a      	ldrh	r2, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	895b      	ldrh	r3, [r3, #10]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	b29b      	uxth	r3, r3
	}
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <_ZN11DriveStatus10setCurrentEt>:

void DriveStatus::setCurrent(uint16_t current)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	807b      	strh	r3, [r7, #2]
	this->current = current;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	887a      	ldrh	r2, [r7, #2]
 8002ae0:	811a      	strh	r2, [r3, #8]
}
 8002ae2:	bf00      	nop
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <_ZNK11DriveStatus10getVoltageEv>:
/*******************************************************************
 * Voltage settings
 ******************************************************************/

uint16_t DriveStatus::getVoltage() const
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
	return voltage * ADC_2_VOLTAGE;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	899b      	ldrh	r3, [r3, #12]
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	b29b      	uxth	r3, r3
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <_ZN11DriveStatus10setVoltageEt>:

void DriveStatus::setVoltage(uint16_t voltageADC)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
 8002b12:	460b      	mov	r3, r1
 8002b14:	807b      	strh	r3, [r7, #2]
	this->voltage = voltage;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	899a      	ldrh	r2, [r3, #12]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	819a      	strh	r2, [r3, #12]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <_ZNK11DriveStatus11getPositionEv>:
/*******************************************************************
 * Position settings
 ******************************************************************/

uint16_t DriveStatus::getPosition() const
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
	return position;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	89db      	ldrh	r3, [r3, #14]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <_ZN11DriveStatus11setPositionEt>:

void DriveStatus::setPosition(uint16_t position)
{
 8002b42:	b480      	push	{r7}
 8002b44:	b083      	sub	sp, #12
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	807b      	strh	r3, [r7, #2]
	this->position = position;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	887a      	ldrh	r2, [r7, #2]
 8002b52:	81da      	strh	r2, [r3, #14]
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <_ZN11DriveStatus8setInPosEb>:
{
	return this->inPos;
}

void DriveStatus::setInPos(bool flag)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	460b      	mov	r3, r1
 8002b6a:	70fb      	strb	r3, [r7, #3]
	this->inPos = flag;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	78fa      	ldrb	r2, [r7, #3]
 8002b70:	741a      	strb	r2, [r3, #16]
}
 8002b72:	bf00      	nop
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
	...

08002b80 <_ZN11TaskHandler11UpdateTasksEv>:
#include "TaskHandler.h"
#include "main.h"


//update tasks, should be called every 1ms
void TaskHandler::UpdateTasks() {
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]

	//1ms


	//2ms
	if(counter % 2 == 0){
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	899b      	ldrh	r3, [r3, #12]
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d102      	bne.n	8002b9a <_ZN11TaskHandler11UpdateTasksEv+0x1a>
		adcUpdateTask = true;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	711a      	strb	r2, [r3, #4]
	}


	//15ms
	if(counter % 15 == 0){
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	899a      	ldrh	r2, [r3, #12]
 8002b9e:	4b2c      	ldr	r3, [pc, #176]	; (8002c50 <_ZN11TaskHandler11UpdateTasksEv+0xd0>)
 8002ba0:	fba3 1302 	umull	r1, r3, r3, r2
 8002ba4:	08d9      	lsrs	r1, r3, #3
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	1a5b      	subs	r3, r3, r1
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d105      	bne.n	8002bc0 <_ZN11TaskHandler11UpdateTasksEv+0x40>
		ioUpdateTask = true;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	70da      	strb	r2, [r3, #3]
		driveTask = true;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	709a      	strb	r2, [r3, #2]
	}


	//100ms
	if(counter % 100 == 0){
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	899b      	ldrh	r3, [r3, #12]
 8002bc4:	4a23      	ldr	r2, [pc, #140]	; (8002c54 <_ZN11TaskHandler11UpdateTasksEv+0xd4>)
 8002bc6:	fba2 1203 	umull	r1, r2, r2, r3
 8002bca:	0952      	lsrs	r2, r2, #5
 8002bcc:	2164      	movs	r1, #100	; 0x64
 8002bce:	fb01 f202 	mul.w	r2, r1, r2
 8002bd2:	1a9b      	subs	r3, r3, r2
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d102      	bne.n	8002be0 <_ZN11TaskHandler11UpdateTasksEv+0x60>
		errorTask = true;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	701a      	strb	r2, [r3, #0]
	}

	//250ms
	if(counter % 250 == 0){
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	899b      	ldrh	r3, [r3, #12]
 8002be4:	4a1c      	ldr	r2, [pc, #112]	; (8002c58 <_ZN11TaskHandler11UpdateTasksEv+0xd8>)
 8002be6:	fba2 1203 	umull	r1, r2, r2, r3
 8002bea:	0912      	lsrs	r2, r2, #4
 8002bec:	21fa      	movs	r1, #250	; 0xfa
 8002bee:	fb01 f202 	mul.w	r2, r1, r2
 8002bf2:	1a9b      	subs	r3, r3, r2
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d102      	bne.n	8002c00 <_ZN11TaskHandler11UpdateTasksEv+0x80>
		comTask = true;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	705a      	strb	r2, [r3, #1]
	}

	if(counter % 500 == 0){
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	899b      	ldrh	r3, [r3, #12]
 8002c04:	4a14      	ldr	r2, [pc, #80]	; (8002c58 <_ZN11TaskHandler11UpdateTasksEv+0xd8>)
 8002c06:	fba2 1203 	umull	r1, r2, r2, r3
 8002c0a:	0952      	lsrs	r2, r2, #5
 8002c0c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002c10:	fb01 f202 	mul.w	r2, r1, r2
 8002c14:	1a9b      	subs	r3, r3, r2
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d102      	bne.n	8002c22 <_ZN11TaskHandler11UpdateTasksEv+0xa2>
		ledTask = true;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	715a      	strb	r2, [r3, #5]
	}

	//increment counter
	if(counter > 2999){
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	899b      	ldrh	r3, [r3, #12]
 8002c26:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d903      	bls.n	8002c36 <_ZN11TaskHandler11UpdateTasksEv+0xb6>
		counter = 1;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	819a      	strh	r2, [r3, #12]
	}else{
		counter++;
	}

}
 8002c34:	e005      	b.n	8002c42 <_ZN11TaskHandler11UpdateTasksEv+0xc2>
		counter++;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	899b      	ldrh	r3, [r3, #12]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	819a      	strh	r2, [r3, #12]
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	88888889 	.word	0x88888889
 8002c54:	51eb851f 	.word	0x51eb851f
 8002c58:	10624dd3 	.word	0x10624dd3

08002c5c <_ZN11TaskHandler9isComTaskEv>:



bool TaskHandler::isComTask()  {
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
	bool comTaskTemp = (comTask & comTaskEnable);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	785b      	ldrb	r3, [r3, #1]
 8002c68:	461a      	mov	r2, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	79db      	ldrb	r3, [r3, #7]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	bf14      	ite	ne
 8002c74:	2301      	movne	r3, #1
 8002c76:	2300      	moveq	r3, #0
 8002c78:	73fb      	strb	r3, [r7, #15]
	comTask = false;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	705a      	strb	r2, [r3, #1]
	return comTaskTemp;
 8002c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <_ZN11TaskHandler11isDriveTaskEv>:

bool TaskHandler::isDriveTask()  {
 8002c8e:	b480      	push	{r7}
 8002c90:	b085      	sub	sp, #20
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
	bool driveTaskTemp = (driveTask & driveTaskEnable);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	789b      	ldrb	r3, [r3, #2]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	7a1b      	ldrb	r3, [r3, #8]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	bf14      	ite	ne
 8002ca6:	2301      	movne	r3, #1
 8002ca8:	2300      	moveq	r3, #0
 8002caa:	73fb      	strb	r3, [r7, #15]
	driveTask = false;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	709a      	strb	r2, [r3, #2]
	return driveTaskTemp;
 8002cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <_ZN11TaskHandler11isErrorTaskEv>:

bool TaskHandler::isErrorTask()  {
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
	bool errorTaskTemp = (errorTask & errorTaskEnable);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	461a      	mov	r2, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	799b      	ldrb	r3, [r3, #6]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	bf14      	ite	ne
 8002cd8:	2301      	movne	r3, #1
 8002cda:	2300      	moveq	r3, #0
 8002cdc:	73fb      	strb	r3, [r7, #15]
	errorTask = false;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	701a      	strb	r2, [r3, #0]
	return errorTaskTemp;
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr

08002cf2 <_ZN11TaskHandler9isLEDTaskEv>:
	bool adcUpdateTaskTemp = (adcUpdateTask & adcUpdateTaskEnable);
	adcUpdateTask = false;
	return adcUpdateTaskTemp;
}

bool TaskHandler::isLEDTask(){
 8002cf2:	b480      	push	{r7}
 8002cf4:	b085      	sub	sp, #20
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	6078      	str	r0, [r7, #4]
	bool ledTaskTemp = (ledTask & ledTaskEnable);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	795b      	ldrb	r3, [r3, #5]
 8002cfe:	461a      	mov	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	7adb      	ldrb	r3, [r3, #11]
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	bf14      	ite	ne
 8002d0a:	2301      	movne	r3, #1
 8002d0c:	2300      	moveq	r3, #0
 8002d0e:	73fb      	strb	r3, [r7, #15]
	ledTask = false;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	715a      	strb	r2, [r3, #5]
	return ledTaskTemp;
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3714      	adds	r7, #20
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <_ZN11TaskHandler22setAdcUpdateTaskEnableEb>:




void TaskHandler::setAdcUpdateTaskEnable(bool adcUpdateTaskEnable ) {
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	70fb      	strb	r3, [r7, #3]
	this->adcUpdateTaskEnable = adcUpdateTaskEnable;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	729a      	strb	r2, [r3, #10]
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr

08002d42 <_ZN11TaskHandler16setComTaskEnableEb>:


void TaskHandler::setComTaskEnable(bool comTaskEnable ) {
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	70fb      	strb	r3, [r7, #3]
	this->comTaskEnable = comTaskEnable;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	78fa      	ldrb	r2, [r7, #3]
 8002d52:	71da      	strb	r2, [r3, #7]
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <_ZN11TaskHandler18setDriveTaskEnableEb>:


void TaskHandler::setDriveTaskEnable(bool driveTaskEnable ) {
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	70fb      	strb	r3, [r7, #3]
	this->driveTaskEnable = driveTaskEnable;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	78fa      	ldrb	r2, [r7, #3]
 8002d70:	721a      	strb	r2, [r3, #8]
}
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr

08002d7e <_ZN11TaskHandler18setErrorTaskEnableEb>:


void TaskHandler::setErrorTaskEnable(bool errorTaskEnable ) {
 8002d7e:	b480      	push	{r7}
 8002d80:	b083      	sub	sp, #12
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
 8002d86:	460b      	mov	r3, r1
 8002d88:	70fb      	strb	r3, [r7, #3]
	this->errorTaskEnable = errorTaskEnable;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	719a      	strb	r2, [r3, #6]
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <_ZN11TaskHandler21setIoUpdateTaskEnableEb>:


void TaskHandler::setIoUpdateTaskEnable(bool ioUpdateTaskEnable ) {
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	460b      	mov	r3, r1
 8002da6:	70fb      	strb	r3, [r7, #3]
	this->ioUpdateTaskEnable = ioUpdateTaskEnable;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	78fa      	ldrb	r2, [r7, #3]
 8002dac:	725a      	strb	r2, [r3, #9]
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <_ZN11TaskHandler16setLEDTaskEnableEb>:

void TaskHandler::setLEDTaskEnable(bool ledTaskEnable){
 8002dba:	b480      	push	{r7}
 8002dbc:	b083      	sub	sp, #12
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	70fb      	strb	r3, [r7, #3]
	this->ledTaskEnable = ledTaskEnable;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	78fa      	ldrb	r2, [r7, #3]
 8002dca:	72da      	strb	r2, [r3, #11]
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <_ZN13TypeConverter12uint16ToByteEPhth>:
	int16_t byte2 = byteArray[1]<<8;
	return(byte1 + byte2);
}


void TypeConverter::uint16ToByte(uint8_t* byteArray, uint16_t data, uint8_t offset){
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	807b      	strh	r3, [r7, #2]
 8002de4:	4613      	mov	r3, r2
 8002de6:	707b      	strb	r3, [r7, #1]
	byteArray[offset] = data;
 8002de8:	787b      	ldrb	r3, [r7, #1]
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	4413      	add	r3, r2
 8002dee:	887a      	ldrh	r2, [r7, #2]
 8002df0:	b2d2      	uxtb	r2, r2
 8002df2:	701a      	strb	r2, [r3, #0]
	byteArray[offset+1] = data>>8;
 8002df4:	887b      	ldrh	r3, [r7, #2]
 8002df6:	0a1b      	lsrs	r3, r3, #8
 8002df8:	b299      	uxth	r1, r3
 8002dfa:	787b      	ldrb	r3, [r7, #1]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	4413      	add	r3, r2
 8002e02:	b2ca      	uxtb	r2, r1
 8002e04:	701a      	strb	r2, [r3, #0]
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
	...

08002e14 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08a      	sub	sp, #40	; 0x28
 8002e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002e1a:	f107 031c 	add.w	r3, r7, #28
 8002e1e:	2200      	movs	r2, #0
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	605a      	str	r2, [r3, #4]
 8002e24:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002e26:	1d3b      	adds	r3, r7, #4
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	605a      	str	r2, [r3, #4]
 8002e2e:	609a      	str	r2, [r3, #8]
 8002e30:	60da      	str	r2, [r3, #12]
 8002e32:	611a      	str	r2, [r3, #16]
 8002e34:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002e36:	4b37      	ldr	r3, [pc, #220]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e38:	4a37      	ldr	r2, [pc, #220]	; (8002f18 <MX_ADC1_Init+0x104>)
 8002e3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002e3c:	4b35      	ldr	r3, [pc, #212]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002e42:	4b34      	ldr	r3, [pc, #208]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e48:	4b32      	ldr	r3, [pc, #200]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002e4e:	4b31      	ldr	r3, [pc, #196]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e54:	4b2f      	ldr	r3, [pc, #188]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e56:	2204      	movs	r2, #4
 8002e58:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002e5a:	4b2e      	ldr	r3, [pc, #184]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002e60:	4b2c      	ldr	r3, [pc, #176]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8002e66:	4b2b      	ldr	r3, [pc, #172]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e68:	2202      	movs	r2, #2
 8002e6a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e6c:	4b29      	ldr	r3, [pc, #164]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8002e74:	4b27      	ldr	r3, [pc, #156]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e76:	f44f 62e8 	mov.w	r2, #1856	; 0x740
 8002e7a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002e7c:	4b25      	ldr	r3, [pc, #148]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e82:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002e84:	4b23      	ldr	r3, [pc, #140]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002e8c:	4b21      	ldr	r3, [pc, #132]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002e92:	4b20      	ldr	r3, [pc, #128]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002e9a:	481e      	ldr	r0, [pc, #120]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002e9c:	f001 f8fc 	bl	8004098 <HAL_ADC_Init>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8002ea6:	f000 fa2f 	bl	8003308 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002eae:	f107 031c 	add.w	r3, r7, #28
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	4817      	ldr	r0, [pc, #92]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002eb6:	f002 fc17 	bl	80056e8 <HAL_ADCEx_MultiModeConfigChannel>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002ec0:	f000 fa22 	bl	8003308 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002ec4:	4b15      	ldr	r3, [pc, #84]	; (8002f1c <MX_ADC1_Init+0x108>)
 8002ec6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ec8:	2306      	movs	r3, #6
 8002eca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002ed0:	237f      	movs	r3, #127	; 0x7f
 8002ed2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002ed4:	2304      	movs	r3, #4
 8002ed6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002edc:	1d3b      	adds	r3, r7, #4
 8002ede:	4619      	mov	r1, r3
 8002ee0:	480c      	ldr	r0, [pc, #48]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002ee2:	f001 fd77 	bl	80049d4 <HAL_ADC_ConfigChannel>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8002eec:	f000 fa0c 	bl	8003308 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002ef0:	4b0b      	ldr	r3, [pc, #44]	; (8002f20 <MX_ADC1_Init+0x10c>)
 8002ef2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002ef4:	230c      	movs	r3, #12
 8002ef6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ef8:	1d3b      	adds	r3, r7, #4
 8002efa:	4619      	mov	r1, r3
 8002efc:	4805      	ldr	r0, [pc, #20]	; (8002f14 <MX_ADC1_Init+0x100>)
 8002efe:	f001 fd69 	bl	80049d4 <HAL_ADC_ConfigChannel>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8002f08:	f000 f9fe 	bl	8003308 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f0c:	bf00      	nop
 8002f0e:	3728      	adds	r7, #40	; 0x28
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20000214 	.word	0x20000214
 8002f18:	50040000 	.word	0x50040000
 8002f1c:	19200040 	.word	0x19200040
 8002f20:	1d500080 	.word	0x1d500080

08002f24 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b08a      	sub	sp, #40	; 0x28
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f2c:	f107 0314 	add.w	r3, r7, #20
 8002f30:	2200      	movs	r2, #0
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	605a      	str	r2, [r3, #4]
 8002f36:	609a      	str	r2, [r3, #8]
 8002f38:	60da      	str	r2, [r3, #12]
 8002f3a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a2f      	ldr	r2, [pc, #188]	; (8003000 <HAL_ADC_MspInit+0xdc>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d157      	bne.n	8002ff6 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002f46:	4b2f      	ldr	r3, [pc, #188]	; (8003004 <HAL_ADC_MspInit+0xe0>)
 8002f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f4a:	4a2e      	ldr	r2, [pc, #184]	; (8003004 <HAL_ADC_MspInit+0xe0>)
 8002f4c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f52:	4b2c      	ldr	r3, [pc, #176]	; (8003004 <HAL_ADC_MspInit+0xe0>)
 8002f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f5e:	4b29      	ldr	r3, [pc, #164]	; (8003004 <HAL_ADC_MspInit+0xe0>)
 8002f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f62:	4a28      	ldr	r2, [pc, #160]	; (8003004 <HAL_ADC_MspInit+0xe0>)
 8002f64:	f043 0301 	orr.w	r3, r3, #1
 8002f68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f6a:	4b26      	ldr	r3, [pc, #152]	; (8003004 <HAL_ADC_MspInit+0xe0>)
 8002f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = VOLTAGE_MEASUREMENT_Pin|CURRENT_MEASUREMENT_Pin;
 8002f76:	2306      	movs	r3, #6
 8002f78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002f7a:	230b      	movs	r3, #11
 8002f7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f82:	f107 0314 	add.w	r3, r7, #20
 8002f86:	4619      	mov	r1, r3
 8002f88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f8c:	f002 ff98 	bl	8005ec0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002f90:	4b1d      	ldr	r3, [pc, #116]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002f92:	4a1e      	ldr	r2, [pc, #120]	; (800300c <HAL_ADC_MspInit+0xe8>)
 8002f94:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002f96:	4b1c      	ldr	r3, [pc, #112]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f9c:	4b1a      	ldr	r3, [pc, #104]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fa2:	4b19      	ldr	r3, [pc, #100]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002fa8:	4b17      	ldr	r3, [pc, #92]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002faa:	2280      	movs	r2, #128	; 0x80
 8002fac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002fae:	4b16      	ldr	r3, [pc, #88]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002fb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002fb4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fb6:	4b14      	ldr	r3, [pc, #80]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002fb8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fbc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002fbe:	4b12      	ldr	r3, [pc, #72]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002fc4:	4b10      	ldr	r3, [pc, #64]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002fca:	480f      	ldr	r0, [pc, #60]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002fcc:	f002 fd42 	bl	8005a54 <HAL_DMA_Init>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8002fd6:	f000 f997 	bl	8003308 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a0a      	ldr	r2, [pc, #40]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002fde:	64da      	str	r2, [r3, #76]	; 0x4c
 8002fe0:	4a09      	ldr	r2, [pc, #36]	; (8003008 <HAL_ADC_MspInit+0xe4>)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	2100      	movs	r1, #0
 8002fea:	2012      	movs	r0, #18
 8002fec:	f002 fcfb 	bl	80059e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002ff0:	2012      	movs	r0, #18
 8002ff2:	f002 fd14 	bl	8005a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002ff6:	bf00      	nop
 8002ff8:	3728      	adds	r7, #40	; 0x28
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	50040000 	.word	0x50040000
 8003004:	40021000 	.word	0x40021000
 8003008:	20000278 	.word	0x20000278
 800300c:	40020008 	.word	0x40020008

08003010 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003016:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <MX_DMA_Init+0x38>)
 8003018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800301a:	4a0b      	ldr	r2, [pc, #44]	; (8003048 <MX_DMA_Init+0x38>)
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	6493      	str	r3, [r2, #72]	; 0x48
 8003022:	4b09      	ldr	r3, [pc, #36]	; (8003048 <MX_DMA_Init+0x38>)
 8003024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	607b      	str	r3, [r7, #4]
 800302c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800302e:	2200      	movs	r2, #0
 8003030:	2100      	movs	r1, #0
 8003032:	200b      	movs	r0, #11
 8003034:	f002 fcd7 	bl	80059e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003038:	200b      	movs	r0, #11
 800303a:	f002 fcf0 	bl	8005a1e <HAL_NVIC_EnableIRQ>

}
 800303e:	bf00      	nop
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	40021000 	.word	0x40021000

0800304c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b08a      	sub	sp, #40	; 0x28
 8003050:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003052:	f107 0314 	add.w	r3, r7, #20
 8003056:	2200      	movs	r2, #0
 8003058:	601a      	str	r2, [r3, #0]
 800305a:	605a      	str	r2, [r3, #4]
 800305c:	609a      	str	r2, [r3, #8]
 800305e:	60da      	str	r2, [r3, #12]
 8003060:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003062:	4b4d      	ldr	r3, [pc, #308]	; (8003198 <MX_GPIO_Init+0x14c>)
 8003064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003066:	4a4c      	ldr	r2, [pc, #304]	; (8003198 <MX_GPIO_Init+0x14c>)
 8003068:	f043 0304 	orr.w	r3, r3, #4
 800306c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800306e:	4b4a      	ldr	r3, [pc, #296]	; (8003198 <MX_GPIO_Init+0x14c>)
 8003070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003072:	f003 0304 	and.w	r3, r3, #4
 8003076:	613b      	str	r3, [r7, #16]
 8003078:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800307a:	4b47      	ldr	r3, [pc, #284]	; (8003198 <MX_GPIO_Init+0x14c>)
 800307c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800307e:	4a46      	ldr	r2, [pc, #280]	; (8003198 <MX_GPIO_Init+0x14c>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003086:	4b44      	ldr	r3, [pc, #272]	; (8003198 <MX_GPIO_Init+0x14c>)
 8003088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	60fb      	str	r3, [r7, #12]
 8003090:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003092:	4b41      	ldr	r3, [pc, #260]	; (8003198 <MX_GPIO_Init+0x14c>)
 8003094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003096:	4a40      	ldr	r2, [pc, #256]	; (8003198 <MX_GPIO_Init+0x14c>)
 8003098:	f043 0302 	orr.w	r3, r3, #2
 800309c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800309e:	4b3e      	ldr	r3, [pc, #248]	; (8003198 <MX_GPIO_Init+0x14c>)
 80030a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	60bb      	str	r3, [r7, #8]
 80030a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030aa:	4b3b      	ldr	r3, [pc, #236]	; (8003198 <MX_GPIO_Init+0x14c>)
 80030ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ae:	4a3a      	ldr	r2, [pc, #232]	; (8003198 <MX_GPIO_Init+0x14c>)
 80030b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030b6:	4b38      	ldr	r3, [pc, #224]	; (8003198 <MX_GPIO_Init+0x14c>)
 80030b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030be:	607b      	str	r3, [r7, #4]
 80030c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, POWER_SWITCH_Pin|RFM_RST_Pin|RFM_NSS_Pin, GPIO_PIN_RESET);
 80030c2:	2200      	movs	r2, #0
 80030c4:	2119      	movs	r1, #25
 80030c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030ca:	f003 f883 	bl	80061d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_EXT_Pin|LED_Pin, GPIO_PIN_RESET);
 80030ce:	2200      	movs	r2, #0
 80030d0:	2190      	movs	r1, #144	; 0x90
 80030d2:	4832      	ldr	r0, [pc, #200]	; (800319c <MX_GPIO_Init+0x150>)
 80030d4:	f003 f87e 	bl	80061d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = RFM_DI0_Pin|RFM_DI3_Pin;
 80030d8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80030dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030de:	2300      	movs	r3, #0
 80030e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e2:	2300      	movs	r3, #0
 80030e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030e6:	f107 0314 	add.w	r3, r7, #20
 80030ea:	4619      	mov	r1, r3
 80030ec:	482c      	ldr	r0, [pc, #176]	; (80031a0 <MX_GPIO_Init+0x154>)
 80030ee:	f002 fee7 	bl	8005ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = POWER_SWITCH_Pin|RFM_RST_Pin|RFM_NSS_Pin;
 80030f2:	2319      	movs	r3, #25
 80030f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f6:	2301      	movs	r3, #1
 80030f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fa:	2300      	movs	r3, #0
 80030fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030fe:	2300      	movs	r3, #0
 8003100:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003102:	f107 0314 	add.w	r3, r7, #20
 8003106:	4619      	mov	r1, r3
 8003108:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800310c:	f002 fed8 	bl	8005ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RFM_DI2_Pin|VUSB_Pin|SW_EXT_Pin;
 8003110:	2323      	movs	r3, #35	; 0x23
 8003112:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003114:	2300      	movs	r3, #0
 8003116:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003118:	2300      	movs	r3, #0
 800311a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800311c:	f107 0314 	add.w	r3, r7, #20
 8003120:	4619      	mov	r1, r3
 8003122:	481e      	ldr	r0, [pc, #120]	; (800319c <MX_GPIO_Init+0x150>)
 8003124:	f002 fecc 	bl	8005ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003128:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800312c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800312e:	2303      	movs	r3, #3
 8003130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003132:	2300      	movs	r3, #0
 8003134:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003136:	f107 0314 	add.w	r3, r7, #20
 800313a:	4619      	mov	r1, r3
 800313c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003140:	f002 febe 	bl	8005ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_EXT_Pin|LED_Pin;
 8003144:	2390      	movs	r3, #144	; 0x90
 8003146:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003148:	2301      	movs	r3, #1
 800314a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003150:	2300      	movs	r3, #0
 8003152:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003154:	f107 0314 	add.w	r3, r7, #20
 8003158:	4619      	mov	r1, r3
 800315a:	4810      	ldr	r0, [pc, #64]	; (800319c <MX_GPIO_Init+0x150>)
 800315c:	f002 feb0 	bl	8005ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003160:	2340      	movs	r3, #64	; 0x40
 8003162:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003164:	2303      	movs	r3, #3
 8003166:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003168:	2300      	movs	r3, #0
 800316a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800316c:	f107 0314 	add.w	r3, r7, #20
 8003170:	4619      	mov	r1, r3
 8003172:	480a      	ldr	r0, [pc, #40]	; (800319c <MX_GPIO_Init+0x150>)
 8003174:	f002 fea4 	bl	8005ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003178:	2308      	movs	r3, #8
 800317a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800317c:	2303      	movs	r3, #3
 800317e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003180:	2300      	movs	r3, #0
 8003182:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003184:	f107 0314 	add.w	r3, r7, #20
 8003188:	4619      	mov	r1, r3
 800318a:	4806      	ldr	r0, [pc, #24]	; (80031a4 <MX_GPIO_Init+0x158>)
 800318c:	f002 fe98 	bl	8005ec0 <HAL_GPIO_Init>

}
 8003190:	bf00      	nop
 8003192:	3728      	adds	r7, #40	; 0x28
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	40021000 	.word	0x40021000
 800319c:	48000400 	.word	0x48000400
 80031a0:	48000800 	.word	0x48000800
 80031a4:	48001c00 	.word	0x48001c00

080031a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80031ac:	f000 fc83 	bl	8003ab6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031b0:	f000 f818 	bl	80031e4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031b4:	f7ff ff4a 	bl	800304c <MX_GPIO_Init>
  MX_ADC1_Init();
 80031b8:	f7ff fe2c 	bl	8002e14 <MX_ADC1_Init>
  MX_DMA_Init();
 80031bc:	f7ff ff28 	bl	8003010 <MX_DMA_Init>
  MX_SPI1_Init();
 80031c0:	f000 f8c6 	bl	8003350 <MX_SPI1_Init>
  MX_TIM1_Init();
 80031c4:	f000 fa32 	bl	800362c <MX_TIM1_Init>
  MX_TIM2_Init();
 80031c8:	f000 fa8a 	bl	80036e0 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80031cc:	f00b fbdc 	bl	800e988 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 80031d0:	f000 faec 	bl	80037ac <MX_TIM6_Init>
  MX_TIM16_Init();
 80031d4:	f000 fb20 	bl	8003818 <MX_TIM16_Init>


 // MX_USB_DEVICE_Init();
  /* USER CODE BEGIN 2 */

  appMain.Startup();
 80031d8:	4801      	ldr	r0, [pc, #4]	; (80031e0 <main+0x38>)
 80031da:	f7fd facf 	bl	800077c <_ZN7AppMain7StartupEv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80031de:	e7fe      	b.n	80031de <main+0x36>
 80031e0:	200002c0 	.word	0x200002c0

080031e4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b096      	sub	sp, #88	; 0x58
 80031e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031ea:	f107 0314 	add.w	r3, r7, #20
 80031ee:	2244      	movs	r2, #68	; 0x44
 80031f0:	2100      	movs	r1, #0
 80031f2:	4618      	mov	r0, r3
 80031f4:	f00c f9e0 	bl	800f5b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031f8:	463b      	mov	r3, r7
 80031fa:	2200      	movs	r2, #0
 80031fc:	601a      	str	r2, [r3, #0]
 80031fe:	605a      	str	r2, [r3, #4]
 8003200:	609a      	str	r2, [r3, #8]
 8003202:	60da      	str	r2, [r3, #12]
 8003204:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003206:	f44f 7000 	mov.w	r0, #512	; 0x200
 800320a:	f004 fdaf 	bl	8007d6c <HAL_PWREx_ControlVoltageScaling>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	bf14      	ite	ne
 8003214:	2301      	movne	r3, #1
 8003216:	2300      	moveq	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 800321e:	f000 f873 	bl	8003308 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8003222:	2312      	movs	r3, #18
 8003224:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003226:	f44f 7380 	mov.w	r3, #256	; 0x100
 800322a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800322c:	2340      	movs	r3, #64	; 0x40
 800322e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003230:	2301      	movs	r3, #1
 8003232:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003234:	2300      	movs	r3, #0
 8003236:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8003238:	23b0      	movs	r3, #176	; 0xb0
 800323a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800323c:	2302      	movs	r3, #2
 800323e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003240:	2302      	movs	r3, #2
 8003242:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003244:	2301      	movs	r3, #1
 8003246:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003248:	2308      	movs	r3, #8
 800324a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800324c:	2302      	movs	r3, #2
 800324e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003250:	2302      	movs	r3, #2
 8003252:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003254:	f107 0314 	add.w	r3, r7, #20
 8003258:	4618      	mov	r0, r3
 800325a:	f004 fded 	bl	8007e38 <HAL_RCC_OscConfig>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	bf14      	ite	ne
 8003264:	2301      	movne	r3, #1
 8003266:	2300      	moveq	r3, #0
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <_Z18SystemClock_Configv+0x8e>
  {
    Error_Handler();
 800326e:	f000 f84b 	bl	8003308 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003272:	230f      	movs	r3, #15
 8003274:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003276:	2303      	movs	r3, #3
 8003278:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800327a:	2300      	movs	r3, #0
 800327c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003282:	2300      	movs	r3, #0
 8003284:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003286:	463b      	mov	r3, r7
 8003288:	2103      	movs	r1, #3
 800328a:	4618      	mov	r0, r3
 800328c:	f005 fa36 	bl	80086fc <HAL_RCC_ClockConfig>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	bf14      	ite	ne
 8003296:	2301      	movne	r3, #1
 8003298:	2300      	moveq	r3, #0
 800329a:	b2db      	uxtb	r3, r3
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <_Z18SystemClock_Configv+0xc0>
  {
    Error_Handler();
 80032a0:	f000 f832 	bl	8003308 <Error_Handler>
  }
}
 80032a4:	bf00      	nop
 80032a6:	3758      	adds	r7, #88	; 0x58
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM16){
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a04      	ldr	r2, [pc, #16]	; (80032cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d102      	bne.n	80032c4 <HAL_TIM_PeriodElapsedCallback+0x18>
		appMain.taskHandler.UpdateTasks();
 80032be:	4804      	ldr	r0, [pc, #16]	; (80032d0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80032c0:	f7ff fc5e 	bl	8002b80 <_ZN11TaskHandler11UpdateTasksEv>
	}

}
 80032c4:	bf00      	nop
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40014400 	.word	0x40014400
 80032d0:	200002c0 	.word	0x200002c0

080032d4 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a06      	ldr	r2, [pc, #24]	; (80032fc <HAL_ADC_ConvCpltCallback+0x28>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d106      	bne.n	80032f4 <HAL_ADC_ConvCpltCallback+0x20>
		HAL_ADC_Stop_DMA(&hadc1);
 80032e6:	4806      	ldr	r0, [pc, #24]	; (8003300 <HAL_ADC_ConvCpltCallback+0x2c>)
 80032e8:	f001 f8da 	bl	80044a0 <HAL_ADC_Stop_DMA>
		appMain.ADCRead(hadc);
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	4805      	ldr	r0, [pc, #20]	; (8003304 <HAL_ADC_ConvCpltCallback+0x30>)
 80032f0:	f7fd fbda 	bl	8000aa8 <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef>
	}
}
 80032f4:	bf00      	nop
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	50040000 	.word	0x50040000
 8003300:	20000214 	.word	0x20000214
 8003304:	200002c0 	.word	0x200002c0

08003308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800330c:	b672      	cpsid	i
}
 800330e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003310:	e7fe      	b.n	8003310 <Error_Handler+0x8>
	...

08003314 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d107      	bne.n	8003334 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800332a:	4293      	cmp	r3, r2
 800332c:	d102      	bne.n	8003334 <_Z41__static_initialization_and_destruction_0ii+0x20>
AppMain appMain;
 800332e:	4803      	ldr	r0, [pc, #12]	; (800333c <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003330:	f7fd f982 	bl	8000638 <_ZN7AppMainC1Ev>
}
 8003334:	bf00      	nop
 8003336:	3708      	adds	r7, #8
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	200002c0 	.word	0x200002c0

08003340 <_GLOBAL__sub_I_appMain>:
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
 8003344:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003348:	2001      	movs	r0, #1
 800334a:	f7ff ffe3 	bl	8003314 <_Z41__static_initialization_and_destruction_0ii>
 800334e:	bd80      	pop	{r7, pc}

08003350 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003354:	4b1b      	ldr	r3, [pc, #108]	; (80033c4 <MX_SPI1_Init+0x74>)
 8003356:	4a1c      	ldr	r2, [pc, #112]	; (80033c8 <MX_SPI1_Init+0x78>)
 8003358:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800335a:	4b1a      	ldr	r3, [pc, #104]	; (80033c4 <MX_SPI1_Init+0x74>)
 800335c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003360:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003362:	4b18      	ldr	r3, [pc, #96]	; (80033c4 <MX_SPI1_Init+0x74>)
 8003364:	2200      	movs	r2, #0
 8003366:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003368:	4b16      	ldr	r3, [pc, #88]	; (80033c4 <MX_SPI1_Init+0x74>)
 800336a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800336e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003370:	4b14      	ldr	r3, [pc, #80]	; (80033c4 <MX_SPI1_Init+0x74>)
 8003372:	2200      	movs	r2, #0
 8003374:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003376:	4b13      	ldr	r3, [pc, #76]	; (80033c4 <MX_SPI1_Init+0x74>)
 8003378:	2200      	movs	r2, #0
 800337a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800337c:	4b11      	ldr	r3, [pc, #68]	; (80033c4 <MX_SPI1_Init+0x74>)
 800337e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003382:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003384:	4b0f      	ldr	r3, [pc, #60]	; (80033c4 <MX_SPI1_Init+0x74>)
 8003386:	2228      	movs	r2, #40	; 0x28
 8003388:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800338a:	4b0e      	ldr	r3, [pc, #56]	; (80033c4 <MX_SPI1_Init+0x74>)
 800338c:	2200      	movs	r2, #0
 800338e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003390:	4b0c      	ldr	r3, [pc, #48]	; (80033c4 <MX_SPI1_Init+0x74>)
 8003392:	2200      	movs	r2, #0
 8003394:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003396:	4b0b      	ldr	r3, [pc, #44]	; (80033c4 <MX_SPI1_Init+0x74>)
 8003398:	2200      	movs	r2, #0
 800339a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800339c:	4b09      	ldr	r3, [pc, #36]	; (80033c4 <MX_SPI1_Init+0x74>)
 800339e:	2207      	movs	r2, #7
 80033a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80033a2:	4b08      	ldr	r3, [pc, #32]	; (80033c4 <MX_SPI1_Init+0x74>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80033a8:	4b06      	ldr	r3, [pc, #24]	; (80033c4 <MX_SPI1_Init+0x74>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80033ae:	4805      	ldr	r0, [pc, #20]	; (80033c4 <MX_SPI1_Init+0x74>)
 80033b0:	f005 fd16 	bl	8008de0 <HAL_SPI_Init>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80033ba:	f7ff ffa5 	bl	8003308 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80033be:	bf00      	nop
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	200003a0 	.word	0x200003a0
 80033c8:	40013000 	.word	0x40013000

080033cc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b08a      	sub	sp, #40	; 0x28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033d4:	f107 0314 	add.w	r3, r7, #20
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
 80033dc:	605a      	str	r2, [r3, #4]
 80033de:	609a      	str	r2, [r3, #8]
 80033e0:	60da      	str	r2, [r3, #12]
 80033e2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a17      	ldr	r2, [pc, #92]	; (8003448 <HAL_SPI_MspInit+0x7c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d128      	bne.n	8003440 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033ee:	4b17      	ldr	r3, [pc, #92]	; (800344c <HAL_SPI_MspInit+0x80>)
 80033f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033f2:	4a16      	ldr	r2, [pc, #88]	; (800344c <HAL_SPI_MspInit+0x80>)
 80033f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80033f8:	6613      	str	r3, [r2, #96]	; 0x60
 80033fa:	4b14      	ldr	r3, [pc, #80]	; (800344c <HAL_SPI_MspInit+0x80>)
 80033fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003402:	613b      	str	r3, [r7, #16]
 8003404:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003406:	4b11      	ldr	r3, [pc, #68]	; (800344c <HAL_SPI_MspInit+0x80>)
 8003408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800340a:	4a10      	ldr	r2, [pc, #64]	; (800344c <HAL_SPI_MspInit+0x80>)
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003412:	4b0e      	ldr	r3, [pc, #56]	; (800344c <HAL_SPI_MspInit+0x80>)
 8003414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	60fb      	str	r3, [r7, #12]
 800341c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800341e:	23e0      	movs	r3, #224	; 0xe0
 8003420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003422:	2302      	movs	r3, #2
 8003424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003426:	2300      	movs	r3, #0
 8003428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800342a:	2303      	movs	r3, #3
 800342c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800342e:	2305      	movs	r3, #5
 8003430:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003432:	f107 0314 	add.w	r3, r7, #20
 8003436:	4619      	mov	r1, r3
 8003438:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800343c:	f002 fd40 	bl	8005ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003440:	bf00      	nop
 8003442:	3728      	adds	r7, #40	; 0x28
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	40013000 	.word	0x40013000
 800344c:	40021000 	.word	0x40021000

08003450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003456:	4b0f      	ldr	r3, [pc, #60]	; (8003494 <HAL_MspInit+0x44>)
 8003458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800345a:	4a0e      	ldr	r2, [pc, #56]	; (8003494 <HAL_MspInit+0x44>)
 800345c:	f043 0301 	orr.w	r3, r3, #1
 8003460:	6613      	str	r3, [r2, #96]	; 0x60
 8003462:	4b0c      	ldr	r3, [pc, #48]	; (8003494 <HAL_MspInit+0x44>)
 8003464:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	607b      	str	r3, [r7, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800346e:	4b09      	ldr	r3, [pc, #36]	; (8003494 <HAL_MspInit+0x44>)
 8003470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003472:	4a08      	ldr	r2, [pc, #32]	; (8003494 <HAL_MspInit+0x44>)
 8003474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003478:	6593      	str	r3, [r2, #88]	; 0x58
 800347a:	4b06      	ldr	r3, [pc, #24]	; (8003494 <HAL_MspInit+0x44>)
 800347c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800347e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003482:	603b      	str	r3, [r7, #0]
 8003484:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40021000 	.word	0x40021000

08003498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800349c:	e7fe      	b.n	800349c <NMI_Handler+0x4>

0800349e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800349e:	b480      	push	{r7}
 80034a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034a2:	e7fe      	b.n	80034a2 <HardFault_Handler+0x4>

080034a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034a8:	e7fe      	b.n	80034a8 <MemManage_Handler+0x4>

080034aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034aa:	b480      	push	{r7}
 80034ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034ae:	e7fe      	b.n	80034ae <BusFault_Handler+0x4>

080034b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b4:	e7fe      	b.n	80034b4 <UsageFault_Handler+0x4>

080034b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034b6:	b480      	push	{r7}
 80034b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034ba:	bf00      	nop
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034c8:	bf00      	nop
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr

080034d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034d2:	b480      	push	{r7}
 80034d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034d6:	bf00      	nop
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034e4:	f000 fb3c 	bl	8003b60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034e8:	bf00      	nop
 80034ea:	bd80      	pop	{r7, pc}

080034ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80034f0:	4802      	ldr	r0, [pc, #8]	; (80034fc <DMA1_Channel1_IRQHandler+0x10>)
 80034f2:	f002 fc05 	bl	8005d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80034f6:	bf00      	nop
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	20000278 	.word	0x20000278

08003500 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003504:	4802      	ldr	r0, [pc, #8]	; (8003510 <ADC1_2_IRQHandler+0x10>)
 8003506:	f001 f82d 	bl	8004564 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800350a:	bf00      	nop
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	20000214 	.word	0x20000214

08003514 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003518:	4803      	ldr	r0, [pc, #12]	; (8003528 <TIM1_UP_TIM16_IRQHandler+0x14>)
 800351a:	f006 fcff 	bl	8009f1c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800351e:	4803      	ldr	r0, [pc, #12]	; (800352c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8003520:	f006 fcfc 	bl	8009f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003524:	bf00      	nop
 8003526:	bd80      	pop	{r7, pc}
 8003528:	20000408 	.word	0x20000408
 800352c:	200004ec 	.word	0x200004ec

08003530 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003534:	4802      	ldr	r0, [pc, #8]	; (8003540 <TIM6_IRQHandler+0x10>)
 8003536:	f006 fcf1 	bl	8009f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800353a:	bf00      	nop
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	200004a0 	.word	0x200004a0

08003544 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003548:	4802      	ldr	r0, [pc, #8]	; (8003554 <USB_IRQHandler+0x10>)
 800354a:	f002 ffae 	bl	80064aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 800354e:	bf00      	nop
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	200011e0 	.word	0x200011e0

08003558 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
	return 1;
 800355c:	2301      	movs	r3, #1
}
 800355e:	4618      	mov	r0, r3
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <_kill>:

int _kill(int pid, int sig)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003572:	f00b ffef 	bl	800f554 <__errno>
 8003576:	4603      	mov	r3, r0
 8003578:	2216      	movs	r2, #22
 800357a:	601a      	str	r2, [r3, #0]
	return -1;
 800357c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003580:	4618      	mov	r0, r3
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <_exit>:

void _exit (int status)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003590:	f04f 31ff 	mov.w	r1, #4294967295
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f7ff ffe7 	bl	8003568 <_kill>
	while (1) {}		/* Make sure we hang here */
 800359a:	e7fe      	b.n	800359a <_exit+0x12>

0800359c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035a4:	4a14      	ldr	r2, [pc, #80]	; (80035f8 <_sbrk+0x5c>)
 80035a6:	4b15      	ldr	r3, [pc, #84]	; (80035fc <_sbrk+0x60>)
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035b0:	4b13      	ldr	r3, [pc, #76]	; (8003600 <_sbrk+0x64>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d102      	bne.n	80035be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035b8:	4b11      	ldr	r3, [pc, #68]	; (8003600 <_sbrk+0x64>)
 80035ba:	4a12      	ldr	r2, [pc, #72]	; (8003604 <_sbrk+0x68>)
 80035bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035be:	4b10      	ldr	r3, [pc, #64]	; (8003600 <_sbrk+0x64>)
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4413      	add	r3, r2
 80035c6:	693a      	ldr	r2, [r7, #16]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d207      	bcs.n	80035dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035cc:	f00b ffc2 	bl	800f554 <__errno>
 80035d0:	4603      	mov	r3, r0
 80035d2:	220c      	movs	r2, #12
 80035d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035d6:	f04f 33ff 	mov.w	r3, #4294967295
 80035da:	e009      	b.n	80035f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035dc:	4b08      	ldr	r3, [pc, #32]	; (8003600 <_sbrk+0x64>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035e2:	4b07      	ldr	r3, [pc, #28]	; (8003600 <_sbrk+0x64>)
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4413      	add	r3, r2
 80035ea:	4a05      	ldr	r2, [pc, #20]	; (8003600 <_sbrk+0x64>)
 80035ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035ee:	68fb      	ldr	r3, [r7, #12]
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3718      	adds	r7, #24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	2000a000 	.word	0x2000a000
 80035fc:	00000400 	.word	0x00000400
 8003600:	20000404 	.word	0x20000404
 8003604:	20001710 	.word	0x20001710

08003608 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800360c:	4b06      	ldr	r3, [pc, #24]	; (8003628 <SystemInit+0x20>)
 800360e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003612:	4a05      	ldr	r2, [pc, #20]	; (8003628 <SystemInit+0x20>)
 8003614:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003618:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800361c:	bf00      	nop
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	e000ed00 	.word	0xe000ed00

0800362c <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b08c      	sub	sp, #48	; 0x30
 8003630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003632:	f107 030c 	add.w	r3, r7, #12
 8003636:	2224      	movs	r2, #36	; 0x24
 8003638:	2100      	movs	r1, #0
 800363a:	4618      	mov	r0, r3
 800363c:	f00b ffbc 	bl	800f5b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003640:	463b      	mov	r3, r7
 8003642:	2200      	movs	r2, #0
 8003644:	601a      	str	r2, [r3, #0]
 8003646:	605a      	str	r2, [r3, #4]
 8003648:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800364a:	4b23      	ldr	r3, [pc, #140]	; (80036d8 <MX_TIM1_Init+0xac>)
 800364c:	4a23      	ldr	r2, [pc, #140]	; (80036dc <MX_TIM1_Init+0xb0>)
 800364e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003650:	4b21      	ldr	r3, [pc, #132]	; (80036d8 <MX_TIM1_Init+0xac>)
 8003652:	2200      	movs	r2, #0
 8003654:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003656:	4b20      	ldr	r3, [pc, #128]	; (80036d8 <MX_TIM1_Init+0xac>)
 8003658:	2200      	movs	r2, #0
 800365a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800365c:	4b1e      	ldr	r3, [pc, #120]	; (80036d8 <MX_TIM1_Init+0xac>)
 800365e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003662:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003664:	4b1c      	ldr	r3, [pc, #112]	; (80036d8 <MX_TIM1_Init+0xac>)
 8003666:	2200      	movs	r2, #0
 8003668:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800366a:	4b1b      	ldr	r3, [pc, #108]	; (80036d8 <MX_TIM1_Init+0xac>)
 800366c:	2200      	movs	r2, #0
 800366e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003670:	4b19      	ldr	r3, [pc, #100]	; (80036d8 <MX_TIM1_Init+0xac>)
 8003672:	2200      	movs	r2, #0
 8003674:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003676:	2301      	movs	r3, #1
 8003678:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800367a:	2300      	movs	r3, #0
 800367c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800367e:	2301      	movs	r3, #1
 8003680:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003682:	2300      	movs	r3, #0
 8003684:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003686:	2300      	movs	r3, #0
 8003688:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800368a:	2300      	movs	r3, #0
 800368c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800368e:	2301      	movs	r3, #1
 8003690:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003692:	2300      	movs	r3, #0
 8003694:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003696:	2300      	movs	r3, #0
 8003698:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800369a:	f107 030c 	add.w	r3, r7, #12
 800369e:	4619      	mov	r1, r3
 80036a0:	480d      	ldr	r0, [pc, #52]	; (80036d8 <MX_TIM1_Init+0xac>)
 80036a2:	f006 fb07 	bl	8009cb4 <HAL_TIM_Encoder_Init>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80036ac:	f7ff fe2c 	bl	8003308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036b0:	2300      	movs	r3, #0
 80036b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80036b4:	2300      	movs	r3, #0
 80036b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036b8:	2300      	movs	r3, #0
 80036ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80036bc:	463b      	mov	r3, r7
 80036be:	4619      	mov	r1, r3
 80036c0:	4805      	ldr	r0, [pc, #20]	; (80036d8 <MX_TIM1_Init+0xac>)
 80036c2:	f007 f98f 	bl	800a9e4 <HAL_TIMEx_MasterConfigSynchronization>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d001      	beq.n	80036d0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80036cc:	f7ff fe1c 	bl	8003308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80036d0:	bf00      	nop
 80036d2:	3730      	adds	r7, #48	; 0x30
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	20000408 	.word	0x20000408
 80036dc:	40012c00 	.word	0x40012c00

080036e0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b08a      	sub	sp, #40	; 0x28
 80036e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036e6:	f107 031c 	add.w	r3, r7, #28
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]
 80036ee:	605a      	str	r2, [r3, #4]
 80036f0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036f2:	463b      	mov	r3, r7
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]
 80036f8:	605a      	str	r2, [r3, #4]
 80036fa:	609a      	str	r2, [r3, #8]
 80036fc:	60da      	str	r2, [r3, #12]
 80036fe:	611a      	str	r2, [r3, #16]
 8003700:	615a      	str	r2, [r3, #20]
 8003702:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003704:	4b28      	ldr	r3, [pc, #160]	; (80037a8 <MX_TIM2_Init+0xc8>)
 8003706:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800370a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20;
 800370c:	4b26      	ldr	r3, [pc, #152]	; (80037a8 <MX_TIM2_Init+0xc8>)
 800370e:	2214      	movs	r2, #20
 8003710:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003712:	4b25      	ldr	r3, [pc, #148]	; (80037a8 <MX_TIM2_Init+0xc8>)
 8003714:	2200      	movs	r2, #0
 8003716:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 63999;
 8003718:	4b23      	ldr	r3, [pc, #140]	; (80037a8 <MX_TIM2_Init+0xc8>)
 800371a:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800371e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003720:	4b21      	ldr	r3, [pc, #132]	; (80037a8 <MX_TIM2_Init+0xc8>)
 8003722:	2200      	movs	r2, #0
 8003724:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003726:	4b20      	ldr	r3, [pc, #128]	; (80037a8 <MX_TIM2_Init+0xc8>)
 8003728:	2200      	movs	r2, #0
 800372a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800372c:	481e      	ldr	r0, [pc, #120]	; (80037a8 <MX_TIM2_Init+0xc8>)
 800372e:	f006 f98b 	bl	8009a48 <HAL_TIM_PWM_Init>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003738:	f7ff fde6 	bl	8003308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800373c:	2300      	movs	r3, #0
 800373e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003740:	2300      	movs	r3, #0
 8003742:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003744:	f107 031c 	add.w	r3, r7, #28
 8003748:	4619      	mov	r1, r3
 800374a:	4817      	ldr	r0, [pc, #92]	; (80037a8 <MX_TIM2_Init+0xc8>)
 800374c:	f007 f94a 	bl	800a9e4 <HAL_TIMEx_MasterConfigSynchronization>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003756:	f7ff fdd7 	bl	8003308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800375a:	2360      	movs	r3, #96	; 0x60
 800375c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 3200;
 800375e:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 8003762:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003764:	2302      	movs	r3, #2
 8003766:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003768:	2300      	movs	r3, #0
 800376a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800376c:	463b      	mov	r3, r7
 800376e:	2200      	movs	r2, #0
 8003770:	4619      	mov	r1, r3
 8003772:	480d      	ldr	r0, [pc, #52]	; (80037a8 <MX_TIM2_Init+0xc8>)
 8003774:	f006 fcf2 	bl	800a15c <HAL_TIM_PWM_ConfigChannel>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800377e:	f7ff fdc3 	bl	8003308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003782:	463b      	mov	r3, r7
 8003784:	2204      	movs	r2, #4
 8003786:	4619      	mov	r1, r3
 8003788:	4807      	ldr	r0, [pc, #28]	; (80037a8 <MX_TIM2_Init+0xc8>)
 800378a:	f006 fce7 	bl	800a15c <HAL_TIM_PWM_ConfigChannel>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8003794:	f7ff fdb8 	bl	8003308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003798:	4803      	ldr	r0, [pc, #12]	; (80037a8 <MX_TIM2_Init+0xc8>)
 800379a:	f000 f90f 	bl	80039bc <HAL_TIM_MspPostInit>

}
 800379e:	bf00      	nop
 80037a0:	3728      	adds	r7, #40	; 0x28
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20000454 	.word	0x20000454

080037ac <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037b2:	1d3b      	adds	r3, r7, #4
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80037bc:	4b14      	ldr	r3, [pc, #80]	; (8003810 <MX_TIM6_Init+0x64>)
 80037be:	4a15      	ldr	r2, [pc, #84]	; (8003814 <MX_TIM6_Init+0x68>)
 80037c0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80037c2:	4b13      	ldr	r3, [pc, #76]	; (8003810 <MX_TIM6_Init+0x64>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037c8:	4b11      	ldr	r3, [pc, #68]	; (8003810 <MX_TIM6_Init+0x64>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 63999;
 80037ce:	4b10      	ldr	r3, [pc, #64]	; (8003810 <MX_TIM6_Init+0x64>)
 80037d0:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80037d4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037d6:	4b0e      	ldr	r3, [pc, #56]	; (8003810 <MX_TIM6_Init+0x64>)
 80037d8:	2200      	movs	r2, #0
 80037da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80037dc:	480c      	ldr	r0, [pc, #48]	; (8003810 <MX_TIM6_Init+0x64>)
 80037de:	f006 f887 	bl	80098f0 <HAL_TIM_Base_Init>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80037e8:	f7ff fd8e 	bl	8003308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80037ec:	2320      	movs	r3, #32
 80037ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037f0:	2300      	movs	r3, #0
 80037f2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80037f4:	1d3b      	adds	r3, r7, #4
 80037f6:	4619      	mov	r1, r3
 80037f8:	4805      	ldr	r0, [pc, #20]	; (8003810 <MX_TIM6_Init+0x64>)
 80037fa:	f007 f8f3 	bl	800a9e4 <HAL_TIMEx_MasterConfigSynchronization>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003804:	f7ff fd80 	bl	8003308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003808:	bf00      	nop
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	200004a0 	.word	0x200004a0
 8003814:	40001000 	.word	0x40001000

08003818 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800381c:	4b0f      	ldr	r3, [pc, #60]	; (800385c <MX_TIM16_Init+0x44>)
 800381e:	4a10      	ldr	r2, [pc, #64]	; (8003860 <MX_TIM16_Init+0x48>)
 8003820:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1;
 8003822:	4b0e      	ldr	r3, [pc, #56]	; (800385c <MX_TIM16_Init+0x44>)
 8003824:	2201      	movs	r2, #1
 8003826:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003828:	4b0c      	ldr	r3, [pc, #48]	; (800385c <MX_TIM16_Init+0x44>)
 800382a:	2200      	movs	r2, #0
 800382c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 31999;
 800382e:	4b0b      	ldr	r3, [pc, #44]	; (800385c <MX_TIM16_Init+0x44>)
 8003830:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8003834:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003836:	4b09      	ldr	r3, [pc, #36]	; (800385c <MX_TIM16_Init+0x44>)
 8003838:	2200      	movs	r2, #0
 800383a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800383c:	4b07      	ldr	r3, [pc, #28]	; (800385c <MX_TIM16_Init+0x44>)
 800383e:	2200      	movs	r2, #0
 8003840:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003842:	4b06      	ldr	r3, [pc, #24]	; (800385c <MX_TIM16_Init+0x44>)
 8003844:	2200      	movs	r2, #0
 8003846:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003848:	4804      	ldr	r0, [pc, #16]	; (800385c <MX_TIM16_Init+0x44>)
 800384a:	f006 f851 	bl	80098f0 <HAL_TIM_Base_Init>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003854:	f7ff fd58 	bl	8003308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003858:	bf00      	nop
 800385a:	bd80      	pop	{r7, pc}
 800385c:	200004ec 	.word	0x200004ec
 8003860:	40014400 	.word	0x40014400

08003864 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08a      	sub	sp, #40	; 0x28
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800386c:	f107 0314 	add.w	r3, r7, #20
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	609a      	str	r2, [r3, #8]
 8003878:	60da      	str	r2, [r3, #12]
 800387a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a1c      	ldr	r2, [pc, #112]	; (80038f4 <HAL_TIM_Encoder_MspInit+0x90>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d131      	bne.n	80038ea <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003886:	4b1c      	ldr	r3, [pc, #112]	; (80038f8 <HAL_TIM_Encoder_MspInit+0x94>)
 8003888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800388a:	4a1b      	ldr	r2, [pc, #108]	; (80038f8 <HAL_TIM_Encoder_MspInit+0x94>)
 800388c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003890:	6613      	str	r3, [r2, #96]	; 0x60
 8003892:	4b19      	ldr	r3, [pc, #100]	; (80038f8 <HAL_TIM_Encoder_MspInit+0x94>)
 8003894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003896:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800389e:	4b16      	ldr	r3, [pc, #88]	; (80038f8 <HAL_TIM_Encoder_MspInit+0x94>)
 80038a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038a2:	4a15      	ldr	r2, [pc, #84]	; (80038f8 <HAL_TIM_Encoder_MspInit+0x94>)
 80038a4:	f043 0301 	orr.w	r3, r3, #1
 80038a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038aa:	4b13      	ldr	r3, [pc, #76]	; (80038f8 <HAL_TIM_Encoder_MspInit+0x94>)
 80038ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	60fb      	str	r3, [r7, #12]
 80038b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80038b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80038ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038bc:	2302      	movs	r3, #2
 80038be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c0:	2300      	movs	r3, #0
 80038c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038c4:	2300      	movs	r3, #0
 80038c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80038c8:	2301      	movs	r3, #1
 80038ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038cc:	f107 0314 	add.w	r3, r7, #20
 80038d0:	4619      	mov	r1, r3
 80038d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038d6:	f002 faf3 	bl	8005ec0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80038da:	2200      	movs	r2, #0
 80038dc:	2100      	movs	r1, #0
 80038de:	2019      	movs	r0, #25
 80038e0:	f002 f881 	bl	80059e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80038e4:	2019      	movs	r0, #25
 80038e6:	f002 f89a 	bl	8005a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80038ea:	bf00      	nop
 80038ec:	3728      	adds	r7, #40	; 0x28
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	40012c00 	.word	0x40012c00
 80038f8:	40021000 	.word	0x40021000

080038fc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800390c:	d10b      	bne.n	8003926 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800390e:	4b09      	ldr	r3, [pc, #36]	; (8003934 <HAL_TIM_PWM_MspInit+0x38>)
 8003910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003912:	4a08      	ldr	r2, [pc, #32]	; (8003934 <HAL_TIM_PWM_MspInit+0x38>)
 8003914:	f043 0301 	orr.w	r3, r3, #1
 8003918:	6593      	str	r3, [r2, #88]	; 0x58
 800391a:	4b06      	ldr	r3, [pc, #24]	; (8003934 <HAL_TIM_PWM_MspInit+0x38>)
 800391c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	60fb      	str	r3, [r7, #12]
 8003924:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003926:	bf00      	nop
 8003928:	3714      	adds	r7, #20
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	40021000 	.word	0x40021000

08003938 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a1a      	ldr	r2, [pc, #104]	; (80039b0 <HAL_TIM_Base_MspInit+0x78>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d114      	bne.n	8003974 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800394a:	4b1a      	ldr	r3, [pc, #104]	; (80039b4 <HAL_TIM_Base_MspInit+0x7c>)
 800394c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800394e:	4a19      	ldr	r2, [pc, #100]	; (80039b4 <HAL_TIM_Base_MspInit+0x7c>)
 8003950:	f043 0310 	orr.w	r3, r3, #16
 8003954:	6593      	str	r3, [r2, #88]	; 0x58
 8003956:	4b17      	ldr	r3, [pc, #92]	; (80039b4 <HAL_TIM_Base_MspInit+0x7c>)
 8003958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800395a:	f003 0310 	and.w	r3, r3, #16
 800395e:	60fb      	str	r3, [r7, #12]
 8003960:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003962:	2200      	movs	r2, #0
 8003964:	2100      	movs	r1, #0
 8003966:	2036      	movs	r0, #54	; 0x36
 8003968:	f002 f83d 	bl	80059e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800396c:	2036      	movs	r0, #54	; 0x36
 800396e:	f002 f856 	bl	8005a1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8003972:	e018      	b.n	80039a6 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM16)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a0f      	ldr	r2, [pc, #60]	; (80039b8 <HAL_TIM_Base_MspInit+0x80>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d113      	bne.n	80039a6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800397e:	4b0d      	ldr	r3, [pc, #52]	; (80039b4 <HAL_TIM_Base_MspInit+0x7c>)
 8003980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003982:	4a0c      	ldr	r2, [pc, #48]	; (80039b4 <HAL_TIM_Base_MspInit+0x7c>)
 8003984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003988:	6613      	str	r3, [r2, #96]	; 0x60
 800398a:	4b0a      	ldr	r3, [pc, #40]	; (80039b4 <HAL_TIM_Base_MspInit+0x7c>)
 800398c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800398e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003992:	60bb      	str	r3, [r7, #8]
 8003994:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003996:	2200      	movs	r2, #0
 8003998:	2100      	movs	r1, #0
 800399a:	2019      	movs	r0, #25
 800399c:	f002 f823 	bl	80059e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80039a0:	2019      	movs	r0, #25
 80039a2:	f002 f83c 	bl	8005a1e <HAL_NVIC_EnableIRQ>
}
 80039a6:	bf00      	nop
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40001000 	.word	0x40001000
 80039b4:	40021000 	.word	0x40021000
 80039b8:	40014400 	.word	0x40014400

080039bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08a      	sub	sp, #40	; 0x28
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c4:	f107 0314 	add.w	r3, r7, #20
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	605a      	str	r2, [r3, #4]
 80039ce:	609a      	str	r2, [r3, #8]
 80039d0:	60da      	str	r2, [r3, #12]
 80039d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039dc:	d139      	bne.n	8003a52 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039de:	4b1f      	ldr	r3, [pc, #124]	; (8003a5c <HAL_TIM_MspPostInit+0xa0>)
 80039e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039e2:	4a1e      	ldr	r2, [pc, #120]	; (8003a5c <HAL_TIM_MspPostInit+0xa0>)
 80039e4:	f043 0301 	orr.w	r3, r3, #1
 80039e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80039ea:	4b1c      	ldr	r3, [pc, #112]	; (8003a5c <HAL_TIM_MspPostInit+0xa0>)
 80039ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	613b      	str	r3, [r7, #16]
 80039f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039f6:	4b19      	ldr	r3, [pc, #100]	; (8003a5c <HAL_TIM_MspPostInit+0xa0>)
 80039f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039fa:	4a18      	ldr	r2, [pc, #96]	; (8003a5c <HAL_TIM_MspPostInit+0xa0>)
 80039fc:	f043 0302 	orr.w	r3, r3, #2
 8003a00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a02:	4b16      	ldr	r3, [pc, #88]	; (8003a5c <HAL_TIM_MspPostInit+0xa0>)
 8003a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	60fb      	str	r3, [r7, #12]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM_1_Pin;
 8003a0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a14:	2302      	movs	r3, #2
 8003a16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a20:	2301      	movs	r3, #1
 8003a22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_1_GPIO_Port, &GPIO_InitStruct);
 8003a24:	f107 0314 	add.w	r3, r7, #20
 8003a28:	4619      	mov	r1, r3
 8003a2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a2e:	f002 fa47 	bl	8005ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_2_Pin;
 8003a32:	2308      	movs	r3, #8
 8003a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a36:	2302      	movs	r3, #2
 8003a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a42:	2301      	movs	r3, #1
 8003a44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_2_GPIO_Port, &GPIO_InitStruct);
 8003a46:	f107 0314 	add.w	r3, r7, #20
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	4804      	ldr	r0, [pc, #16]	; (8003a60 <HAL_TIM_MspPostInit+0xa4>)
 8003a4e:	f002 fa37 	bl	8005ec0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003a52:	bf00      	nop
 8003a54:	3728      	adds	r7, #40	; 0x28
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	48000400 	.word	0x48000400

08003a64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003a64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003a68:	f7ff fdce 	bl	8003608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a6c:	480c      	ldr	r0, [pc, #48]	; (8003aa0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003a6e:	490d      	ldr	r1, [pc, #52]	; (8003aa4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a70:	4a0d      	ldr	r2, [pc, #52]	; (8003aa8 <LoopForever+0xe>)
  movs r3, #0
 8003a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a74:	e002      	b.n	8003a7c <LoopCopyDataInit>

08003a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a7a:	3304      	adds	r3, #4

08003a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a80:	d3f9      	bcc.n	8003a76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a82:	4a0a      	ldr	r2, [pc, #40]	; (8003aac <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a84:	4c0a      	ldr	r4, [pc, #40]	; (8003ab0 <LoopForever+0x16>)
  movs r3, #0
 8003a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a88:	e001      	b.n	8003a8e <LoopFillZerobss>

08003a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a8c:	3204      	adds	r2, #4

08003a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a90:	d3fb      	bcc.n	8003a8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a92:	f00b fd65 	bl	800f560 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003a96:	f7ff fb87 	bl	80031a8 <main>

08003a9a <LoopForever>:

LoopForever:
    b LoopForever
 8003a9a:	e7fe      	b.n	8003a9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003a9c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8003aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aa4:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8003aa8:	0800f8a4 	.word	0x0800f8a4
  ldr r2, =_sbss
 8003aac:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003ab0:	20001710 	.word	0x20001710

08003ab4 <COMP_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003ab4:	e7fe      	b.n	8003ab4 <COMP_IRQHandler>

08003ab6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b082      	sub	sp, #8
 8003aba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003abc:	2300      	movs	r3, #0
 8003abe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ac0:	2003      	movs	r0, #3
 8003ac2:	f001 ff85 	bl	80059d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ac6:	200f      	movs	r0, #15
 8003ac8:	f000 f80e 	bl	8003ae8 <HAL_InitTick>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	71fb      	strb	r3, [r7, #7]
 8003ad6:	e001      	b.n	8003adc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ad8:	f7ff fcba 	bl	8003450 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003adc:	79fb      	ldrb	r3, [r7, #7]
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003af0:	2300      	movs	r3, #0
 8003af2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003af4:	4b17      	ldr	r3, [pc, #92]	; (8003b54 <HAL_InitTick+0x6c>)
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d023      	beq.n	8003b44 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003afc:	4b16      	ldr	r3, [pc, #88]	; (8003b58 <HAL_InitTick+0x70>)
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	4b14      	ldr	r3, [pc, #80]	; (8003b54 <HAL_InitTick+0x6c>)
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	4619      	mov	r1, r3
 8003b06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b12:	4618      	mov	r0, r3
 8003b14:	f001 ff91 	bl	8005a3a <HAL_SYSTICK_Config>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10f      	bne.n	8003b3e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2b0f      	cmp	r3, #15
 8003b22:	d809      	bhi.n	8003b38 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b24:	2200      	movs	r2, #0
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	f04f 30ff 	mov.w	r0, #4294967295
 8003b2c:	f001 ff5b 	bl	80059e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b30:	4a0a      	ldr	r2, [pc, #40]	; (8003b5c <HAL_InitTick+0x74>)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6013      	str	r3, [r2, #0]
 8003b36:	e007      	b.n	8003b48 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	73fb      	strb	r3, [r7, #15]
 8003b3c:	e004      	b.n	8003b48 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	73fb      	strb	r3, [r7, #15]
 8003b42:	e001      	b.n	8003b48 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	20000008 	.word	0x20000008
 8003b58:	20000000 	.word	0x20000000
 8003b5c:	20000004 	.word	0x20000004

08003b60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003b64:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <HAL_IncTick+0x20>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	461a      	mov	r2, r3
 8003b6a:	4b06      	ldr	r3, [pc, #24]	; (8003b84 <HAL_IncTick+0x24>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4413      	add	r3, r2
 8003b70:	4a04      	ldr	r2, [pc, #16]	; (8003b84 <HAL_IncTick+0x24>)
 8003b72:	6013      	str	r3, [r2, #0]
}
 8003b74:	bf00      	nop
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	20000008 	.word	0x20000008
 8003b84:	20000538 	.word	0x20000538

08003b88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003b8c:	4b03      	ldr	r3, [pc, #12]	; (8003b9c <HAL_GetTick+0x14>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	20000538 	.word	0x20000538

08003ba0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ba8:	f7ff ffee 	bl	8003b88 <HAL_GetTick>
 8003bac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb8:	d005      	beq.n	8003bc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003bba:	4b0a      	ldr	r3, [pc, #40]	; (8003be4 <HAL_Delay+0x44>)
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003bc6:	bf00      	nop
 8003bc8:	f7ff ffde 	bl	8003b88 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d8f7      	bhi.n	8003bc8 <HAL_Delay+0x28>
  {
  }
}
 8003bd8:	bf00      	nop
 8003bda:	bf00      	nop
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	20000008 	.word	0x20000008

08003be8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	609a      	str	r2, [r3, #8]
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b083      	sub	sp, #12
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
 8003c16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	609a      	str	r2, [r3, #8]
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b087      	sub	sp, #28
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
 8003c5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	3360      	adds	r3, #96	; 0x60
 8003c62:	461a      	mov	r2, r3
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	4b08      	ldr	r3, [pc, #32]	; (8003c94 <LL_ADC_SetOffset+0x44>)
 8003c72:	4013      	ands	r3, r2
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003c88:	bf00      	nop
 8003c8a:	371c      	adds	r7, #28
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	03fff000 	.word	0x03fff000

08003c98 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3360      	adds	r3, #96	; 0x60
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	4413      	add	r3, r2
 8003cae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b087      	sub	sp, #28
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	3360      	adds	r3, #96	; 0x60
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	431a      	orrs	r2, r3
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003cee:	bf00      	nop
 8003cf0:	371c      	adds	r7, #28
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr

08003cfa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b083      	sub	sp, #12
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
 8003d02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	615a      	str	r2, [r3, #20]
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr

08003d46 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b087      	sub	sp, #28
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	60f8      	str	r0, [r7, #12]
 8003d4e:	60b9      	str	r1, [r7, #8]
 8003d50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	3330      	adds	r3, #48	; 0x30
 8003d56:	461a      	mov	r2, r3
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	0a1b      	lsrs	r3, r3, #8
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	f003 030c 	and.w	r3, r3, #12
 8003d62:	4413      	add	r3, r2
 8003d64:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	f003 031f 	and.w	r3, r3, #31
 8003d70:	211f      	movs	r1, #31
 8003d72:	fa01 f303 	lsl.w	r3, r1, r3
 8003d76:	43db      	mvns	r3, r3
 8003d78:	401a      	ands	r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	0e9b      	lsrs	r3, r3, #26
 8003d7e:	f003 011f 	and.w	r1, r3, #31
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	f003 031f 	and.w	r3, r3, #31
 8003d88:	fa01 f303 	lsl.w	r3, r1, r3
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003d92:	bf00      	nop
 8003d94:	371c      	adds	r7, #28
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr

08003d9e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003daa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	3314      	adds	r3, #20
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	0e5b      	lsrs	r3, r3, #25
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	4413      	add	r3, r2
 8003de2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	0d1b      	lsrs	r3, r3, #20
 8003dec:	f003 031f 	and.w	r3, r3, #31
 8003df0:	2107      	movs	r1, #7
 8003df2:	fa01 f303 	lsl.w	r3, r1, r3
 8003df6:	43db      	mvns	r3, r3
 8003df8:	401a      	ands	r2, r3
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	0d1b      	lsrs	r3, r3, #20
 8003dfe:	f003 031f 	and.w	r3, r3, #31
 8003e02:	6879      	ldr	r1, [r7, #4]
 8003e04:	fa01 f303 	lsl.w	r3, r1, r3
 8003e08:	431a      	orrs	r2, r3
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003e0e:	bf00      	nop
 8003e10:	371c      	adds	r7, #28
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
	...

08003e1c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e34:	43db      	mvns	r3, r3
 8003e36:	401a      	ands	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f003 0318 	and.w	r3, r3, #24
 8003e3e:	4908      	ldr	r1, [pc, #32]	; (8003e60 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003e40:	40d9      	lsrs	r1, r3
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	400b      	ands	r3, r1
 8003e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003e52:	bf00      	nop
 8003e54:	3714      	adds	r7, #20
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	0007ffff 	.word	0x0007ffff

08003e64 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f003 031f 	and.w	r3, r3, #31
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr

08003e80 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003eac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6093      	str	r3, [r2, #8]
}
 8003eb4:	bf00      	nop
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ed0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ed4:	d101      	bne.n	8003eda <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e000      	b.n	8003edc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003ef8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003efc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f24:	d101      	bne.n	8003f2a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003f26:	2301      	movs	r3, #1
 8003f28:	e000      	b.n	8003f2c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f48:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f4c:	f043 0201 	orr.w	r2, r3, #1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f74:	f043 0202 	orr.w	r2, r3, #2
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003f7c:	bf00      	nop
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr

08003f88 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d101      	bne.n	8003fa0 <LL_ADC_IsEnabled+0x18>
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e000      	b.n	8003fa2 <LL_ADC_IsEnabled+0x1a>
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr

08003fae <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b083      	sub	sp, #12
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d101      	bne.n	8003fc6 <LL_ADC_IsDisableOngoing+0x18>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e000      	b.n	8003fc8 <LL_ADC_IsDisableOngoing+0x1a>
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fe4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fe8:	f043 0204 	orr.w	r2, r3, #4
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800400c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004010:	f043 0210 	orr.w	r2, r3, #16
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b04      	cmp	r3, #4
 8004036:	d101      	bne.n	800403c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004038:	2301      	movs	r3, #1
 800403a:	e000      	b.n	800403e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800403c:	2300      	movs	r3, #0
}
 800403e:	4618      	mov	r0, r3
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr

0800404a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800404a:	b480      	push	{r7}
 800404c:	b083      	sub	sp, #12
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800405a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800405e:	f043 0220 	orr.w	r2, r3, #32
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004066:	bf00      	nop
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004072:	b480      	push	{r7}
 8004074:	b083      	sub	sp, #12
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f003 0308 	and.w	r3, r3, #8
 8004082:	2b08      	cmp	r3, #8
 8004084:	d101      	bne.n	800408a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004098:	b590      	push	{r4, r7, lr}
 800409a:	b089      	sub	sp, #36	; 0x24
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e131      	b.n	8004316 <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d109      	bne.n	80040d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f7fe ff2f 	bl	8002f24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff fef1 	bl	8003ec0 <LL_ADC_IsDeepPowerDownEnabled>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d004      	beq.n	80040ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff fed7 	bl	8003e9c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff ff0c 	bl	8003f10 <LL_ADC_IsInternalRegulatorEnabled>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d115      	bne.n	800412a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff fef0 	bl	8003ee8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004108:	4b85      	ldr	r3, [pc, #532]	; (8004320 <HAL_ADC_Init+0x288>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	099b      	lsrs	r3, r3, #6
 800410e:	4a85      	ldr	r2, [pc, #532]	; (8004324 <HAL_ADC_Init+0x28c>)
 8004110:	fba2 2303 	umull	r2, r3, r2, r3
 8004114:	099b      	lsrs	r3, r3, #6
 8004116:	3301      	adds	r3, #1
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800411c:	e002      	b.n	8004124 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	3b01      	subs	r3, #1
 8004122:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f9      	bne.n	800411e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4618      	mov	r0, r3
 8004130:	f7ff feee 	bl	8003f10 <LL_ADC_IsInternalRegulatorEnabled>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10d      	bne.n	8004156 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800413e:	f043 0210 	orr.w	r2, r3, #16
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800414a:	f043 0201 	orr.w	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff ff62 	bl	8004024 <LL_ADC_REG_IsConversionOngoing>
 8004160:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004166:	f003 0310 	and.w	r3, r3, #16
 800416a:	2b00      	cmp	r3, #0
 800416c:	f040 80ca 	bne.w	8004304 <HAL_ADC_Init+0x26c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	2b00      	cmp	r3, #0
 8004174:	f040 80c6 	bne.w	8004304 <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800417c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004180:	f043 0202 	orr.w	r2, r3, #2
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff fefb 	bl	8003f88 <LL_ADC_IsEnabled>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d110      	bne.n	80041ba <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004198:	4863      	ldr	r0, [pc, #396]	; (8004328 <HAL_ADC_Init+0x290>)
 800419a:	f7ff fef5 	bl	8003f88 <LL_ADC_IsEnabled>
 800419e:	4604      	mov	r4, r0
 80041a0:	4862      	ldr	r0, [pc, #392]	; (800432c <HAL_ADC_Init+0x294>)
 80041a2:	f7ff fef1 	bl	8003f88 <LL_ADC_IsEnabled>
 80041a6:	4603      	mov	r3, r0
 80041a8:	4323      	orrs	r3, r4
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d105      	bne.n	80041ba <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	4619      	mov	r1, r3
 80041b4:	485e      	ldr	r0, [pc, #376]	; (8004330 <HAL_ADC_Init+0x298>)
 80041b6:	f7ff fd17 	bl	8003be8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	7e5b      	ldrb	r3, [r3, #25]
 80041be:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80041c4:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80041ca:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80041d0:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041d8:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80041da:	4313      	orrs	r3, r2
 80041dc:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d106      	bne.n	80041f6 <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ec:	3b01      	subs	r3, #1
 80041ee:	045b      	lsls	r3, r3, #17
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d009      	beq.n	8004212 <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004202:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800420c:	69ba      	ldr	r2, [r7, #24]
 800420e:	4313      	orrs	r3, r2
 8004210:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68da      	ldr	r2, [r3, #12]
 8004218:	4b46      	ldr	r3, [pc, #280]	; (8004334 <HAL_ADC_Init+0x29c>)
 800421a:	4013      	ands	r3, r2
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	6812      	ldr	r2, [r2, #0]
 8004220:	69b9      	ldr	r1, [r7, #24]
 8004222:	430b      	orrs	r3, r1
 8004224:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4618      	mov	r0, r3
 800422c:	f7ff fefa 	bl	8004024 <LL_ADC_REG_IsConversionOngoing>
 8004230:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4618      	mov	r0, r3
 8004238:	f7ff ff1b 	bl	8004072 <LL_ADC_INJ_IsConversionOngoing>
 800423c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d13d      	bne.n	80042c0 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d13a      	bne.n	80042c0 <HAL_ADC_Init+0x228>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800424e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004256:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004258:	4313      	orrs	r3, r2
 800425a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004266:	f023 0302 	bic.w	r3, r3, #2
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	69b9      	ldr	r1, [r7, #24]
 8004270:	430b      	orrs	r3, r1
 8004272:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800427a:	2b01      	cmp	r3, #1
 800427c:	d118      	bne.n	80042b0 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004288:	f023 0304 	bic.w	r3, r3, #4
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004294:	4311      	orrs	r1, r2
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800429a:	4311      	orrs	r1, r2
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80042a0:	430a      	orrs	r2, r1
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0201 	orr.w	r2, r2, #1
 80042ac:	611a      	str	r2, [r3, #16]
 80042ae:	e007      	b.n	80042c0 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	691a      	ldr	r2, [r3, #16]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 0201 	bic.w	r2, r2, #1
 80042be:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d10c      	bne.n	80042e2 <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ce:	f023 010f 	bic.w	r1, r3, #15
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	69db      	ldr	r3, [r3, #28]
 80042d6:	1e5a      	subs	r2, r3, #1
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	430a      	orrs	r2, r1
 80042de:	631a      	str	r2, [r3, #48]	; 0x30
 80042e0:	e007      	b.n	80042f2 <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 020f 	bic.w	r2, r2, #15
 80042f0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042f6:	f023 0303 	bic.w	r3, r3, #3
 80042fa:	f043 0201 	orr.w	r2, r3, #1
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	655a      	str	r2, [r3, #84]	; 0x54
 8004302:	e007      	b.n	8004314 <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004308:	f043 0210 	orr.w	r2, r3, #16
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004314:	7ffb      	ldrb	r3, [r7, #31]
}
 8004316:	4618      	mov	r0, r3
 8004318:	3724      	adds	r7, #36	; 0x24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd90      	pop	{r4, r7, pc}
 800431e:	bf00      	nop
 8004320:	20000000 	.word	0x20000000
 8004324:	053e2d63 	.word	0x053e2d63
 8004328:	50040000 	.word	0x50040000
 800432c:	50040100 	.word	0x50040100
 8004330:	50040300 	.word	0x50040300
 8004334:	fff0c007 	.word	0xfff0c007

08004338 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b086      	sub	sp, #24
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004344:	4850      	ldr	r0, [pc, #320]	; (8004488 <HAL_ADC_Start_DMA+0x150>)
 8004346:	f7ff fd8d 	bl	8003e64 <LL_ADC_GetMultimode>
 800434a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4618      	mov	r0, r3
 8004352:	f7ff fe67 	bl	8004024 <LL_ADC_REG_IsConversionOngoing>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	f040 808e 	bne.w	800447a <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004364:	2b01      	cmp	r3, #1
 8004366:	d101      	bne.n	800436c <HAL_ADC_Start_DMA+0x34>
 8004368:	2302      	movs	r3, #2
 800436a:	e089      	b.n	8004480 <HAL_ADC_Start_DMA+0x148>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d005      	beq.n	8004386 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	2b05      	cmp	r3, #5
 800437e:	d002      	beq.n	8004386 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	2b09      	cmp	r3, #9
 8004384:	d172      	bne.n	800446c <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 ffdc 	bl	8005344 <ADC_Enable>
 800438c:	4603      	mov	r3, r0
 800438e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004390:	7dfb      	ldrb	r3, [r7, #23]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d165      	bne.n	8004462 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800439e:	f023 0301 	bic.w	r3, r3, #1
 80043a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a37      	ldr	r2, [pc, #220]	; (800448c <HAL_ADC_Start_DMA+0x154>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d002      	beq.n	80043ba <HAL_ADC_Start_DMA+0x82>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	e000      	b.n	80043bc <HAL_ADC_Start_DMA+0x84>
 80043ba:	4b35      	ldr	r3, [pc, #212]	; (8004490 <HAL_ADC_Start_DMA+0x158>)
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	6812      	ldr	r2, [r2, #0]
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d002      	beq.n	80043ca <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d105      	bne.n	80043d6 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d006      	beq.n	80043f0 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e6:	f023 0206 	bic.w	r2, r3, #6
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	659a      	str	r2, [r3, #88]	; 0x58
 80043ee:	e002      	b.n	80043f6 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043fa:	4a26      	ldr	r2, [pc, #152]	; (8004494 <HAL_ADC_Start_DMA+0x15c>)
 80043fc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004402:	4a25      	ldr	r2, [pc, #148]	; (8004498 <HAL_ADC_Start_DMA+0x160>)
 8004404:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800440a:	4a24      	ldr	r2, [pc, #144]	; (800449c <HAL_ADC_Start_DMA+0x164>)
 800440c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	221c      	movs	r2, #28
 8004414:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	685a      	ldr	r2, [r3, #4]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0210 	orr.w	r2, r2, #16
 800442c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f042 0201 	orr.w	r2, r2, #1
 800443c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	3340      	adds	r3, #64	; 0x40
 8004448:	4619      	mov	r1, r3
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f001 fbb9 	bl	8005bc4 <HAL_DMA_Start_IT>
 8004452:	4603      	mov	r3, r0
 8004454:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f7ff fdba 	bl	8003fd4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004460:	e00d      	b.n	800447e <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 800446a:	e008      	b.n	800447e <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004478:	e001      	b.n	800447e <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800447a:	2302      	movs	r3, #2
 800447c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800447e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	50040300 	.word	0x50040300
 800448c:	50040100 	.word	0x50040100
 8004490:	50040000 	.word	0x50040000
 8004494:	0800550f 	.word	0x0800550f
 8004498:	080055e7 	.word	0x080055e7
 800449c:	08005603 	.word	0x08005603

080044a0 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d101      	bne.n	80044b6 <HAL_ADC_Stop_DMA+0x16>
 80044b2:	2302      	movs	r3, #2
 80044b4:	e051      	b.n	800455a <HAL_ADC_Stop_DMA+0xba>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80044be:	2103      	movs	r1, #3
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 fe83 	bl	80051cc <ADC_ConversionStop>
 80044c6:	4603      	mov	r3, r0
 80044c8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80044ca:	7bfb      	ldrb	r3, [r7, #15]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d13f      	bne.n	8004550 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68da      	ldr	r2, [r3, #12]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0201 	bic.w	r2, r2, #1
 80044de:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d10f      	bne.n	800450e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044f2:	4618      	mov	r0, r3
 80044f4:	f001 fbc6 	bl	8005c84 <HAL_DMA_Abort>
 80044f8:	4603      	mov	r3, r0
 80044fa:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80044fc:	7bfb      	ldrb	r3, [r7, #15]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d005      	beq.n	800450e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004506:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	685a      	ldr	r2, [r3, #4]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 0210 	bic.w	r2, r2, #16
 800451c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800451e:	7bfb      	ldrb	r3, [r7, #15]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d105      	bne.n	8004530 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 ff93 	bl	8005450 <ADC_Disable>
 800452a:	4603      	mov	r3, r0
 800452c:	73fb      	strb	r3, [r7, #15]
 800452e:	e002      	b.n	8004536 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 ff8d 	bl	8005450 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004536:	7bfb      	ldrb	r3, [r7, #15]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d109      	bne.n	8004550 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004540:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004544:	f023 0301 	bic.w	r3, r3, #1
 8004548:	f043 0201 	orr.w	r2, r3, #1
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004558:	7bfb      	ldrb	r3, [r7, #15]
}
 800455a:	4618      	mov	r0, r3
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
	...

08004564 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08a      	sub	sp, #40	; 0x28
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800456c:	2300      	movs	r3, #0
 800456e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004580:	4882      	ldr	r0, [pc, #520]	; (800478c <HAL_ADC_IRQHandler+0x228>)
 8004582:	f7ff fc6f 	bl	8003e64 <LL_ADC_GetMultimode>
 8004586:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d017      	beq.n	80045c2 <HAL_ADC_IRQHandler+0x5e>
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d012      	beq.n	80045c2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a0:	f003 0310 	and.w	r3, r3, #16
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d105      	bne.n	80045b4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ac:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f001 f88c 	bl	80056d2 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2202      	movs	r2, #2
 80045c0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d004      	beq.n	80045d6 <HAL_ADC_IRQHandler+0x72>
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	f003 0304 	and.w	r3, r3, #4
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10a      	bne.n	80045ec <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 8083 	beq.w	80046e8 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	f003 0308 	and.w	r3, r3, #8
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d07d      	beq.n	80046e8 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f0:	f003 0310 	and.w	r3, r3, #16
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d105      	bne.n	8004604 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4618      	mov	r0, r3
 800460a:	f7ff fb89 	bl	8003d20 <LL_ADC_REG_IsTriggerSourceSWStart>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d062      	beq.n	80046da <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a5d      	ldr	r2, [pc, #372]	; (8004790 <HAL_ADC_IRQHandler+0x22c>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d002      	beq.n	8004624 <HAL_ADC_IRQHandler+0xc0>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	e000      	b.n	8004626 <HAL_ADC_IRQHandler+0xc2>
 8004624:	4b5b      	ldr	r3, [pc, #364]	; (8004794 <HAL_ADC_IRQHandler+0x230>)
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	6812      	ldr	r2, [r2, #0]
 800462a:	4293      	cmp	r3, r2
 800462c:	d008      	beq.n	8004640 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d005      	beq.n	8004640 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	2b05      	cmp	r3, #5
 8004638:	d002      	beq.n	8004640 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2b09      	cmp	r3, #9
 800463e:	d104      	bne.n	800464a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	623b      	str	r3, [r7, #32]
 8004648:	e00c      	b.n	8004664 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a50      	ldr	r2, [pc, #320]	; (8004790 <HAL_ADC_IRQHandler+0x22c>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d002      	beq.n	800465a <HAL_ADC_IRQHandler+0xf6>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	e000      	b.n	800465c <HAL_ADC_IRQHandler+0xf8>
 800465a:	4b4e      	ldr	r3, [pc, #312]	; (8004794 <HAL_ADC_IRQHandler+0x230>)
 800465c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d135      	bne.n	80046da <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0308 	and.w	r3, r3, #8
 8004678:	2b08      	cmp	r3, #8
 800467a:	d12e      	bne.n	80046da <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4618      	mov	r0, r3
 8004682:	f7ff fccf 	bl	8004024 <LL_ADC_REG_IsConversionOngoing>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d11a      	bne.n	80046c2 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f022 020c 	bic.w	r2, r2, #12
 800469a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d112      	bne.n	80046da <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b8:	f043 0201 	orr.w	r2, r3, #1
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	655a      	str	r2, [r3, #84]	; 0x54
 80046c0:	e00b      	b.n	80046da <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c6:	f043 0210 	orr.w	r2, r3, #16
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046d2:	f043 0201 	orr.w	r2, r3, #1
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7fe fdfa 	bl	80032d4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	220c      	movs	r2, #12
 80046e6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	f003 0320 	and.w	r3, r3, #32
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d004      	beq.n	80046fc <HAL_ADC_IRQHandler+0x198>
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	f003 0320 	and.w	r3, r3, #32
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10b      	bne.n	8004714 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004702:	2b00      	cmp	r3, #0
 8004704:	f000 809f 	beq.w	8004846 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800470e:	2b00      	cmp	r3, #0
 8004710:	f000 8099 	beq.w	8004846 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004718:	f003 0310 	and.w	r3, r3, #16
 800471c:	2b00      	cmp	r3, #0
 800471e:	d105      	bne.n	800472c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004724:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4618      	mov	r0, r3
 8004732:	f7ff fb34 	bl	8003d9e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004736:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff faef 	bl	8003d20 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004742:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a11      	ldr	r2, [pc, #68]	; (8004790 <HAL_ADC_IRQHandler+0x22c>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d002      	beq.n	8004754 <HAL_ADC_IRQHandler+0x1f0>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	e000      	b.n	8004756 <HAL_ADC_IRQHandler+0x1f2>
 8004754:	4b0f      	ldr	r3, [pc, #60]	; (8004794 <HAL_ADC_IRQHandler+0x230>)
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	6812      	ldr	r2, [r2, #0]
 800475a:	4293      	cmp	r3, r2
 800475c:	d008      	beq.n	8004770 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d005      	beq.n	8004770 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	2b06      	cmp	r3, #6
 8004768:	d002      	beq.n	8004770 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	2b07      	cmp	r3, #7
 800476e:	d104      	bne.n	800477a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	623b      	str	r3, [r7, #32]
 8004778:	e013      	b.n	80047a2 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a04      	ldr	r2, [pc, #16]	; (8004790 <HAL_ADC_IRQHandler+0x22c>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d009      	beq.n	8004798 <HAL_ADC_IRQHandler+0x234>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	e007      	b.n	800479a <HAL_ADC_IRQHandler+0x236>
 800478a:	bf00      	nop
 800478c:	50040300 	.word	0x50040300
 8004790:	50040100 	.word	0x50040100
 8004794:	50040000 	.word	0x50040000
 8004798:	4b7d      	ldr	r3, [pc, #500]	; (8004990 <HAL_ADC_IRQHandler+0x42c>)
 800479a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d047      	beq.n	8004838 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80047a8:	6a3b      	ldr	r3, [r7, #32]
 80047aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d007      	beq.n	80047c2 <HAL_ADC_IRQHandler+0x25e>
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d03f      	beq.n	8004838 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80047b8:	6a3b      	ldr	r3, [r7, #32]
 80047ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d13a      	bne.n	8004838 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047cc:	2b40      	cmp	r3, #64	; 0x40
 80047ce:	d133      	bne.n	8004838 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80047d0:	6a3b      	ldr	r3, [r7, #32]
 80047d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d12e      	bne.n	8004838 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff fc47 	bl	8004072 <LL_ADC_INJ_IsConversionOngoing>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d11a      	bne.n	8004820 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685a      	ldr	r2, [r3, #4]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80047f8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800480a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800480e:	2b00      	cmp	r3, #0
 8004810:	d112      	bne.n	8004838 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004816:	f043 0201 	orr.w	r2, r3, #1
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	655a      	str	r2, [r3, #84]	; 0x54
 800481e:	e00b      	b.n	8004838 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004824:	f043 0210 	orr.w	r2, r3, #16
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004830:	f043 0201 	orr.w	r2, r3, #1
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 ff22 	bl	8005682 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2260      	movs	r2, #96	; 0x60
 8004844:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800484c:	2b00      	cmp	r3, #0
 800484e:	d011      	beq.n	8004874 <HAL_ADC_IRQHandler+0x310>
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00c      	beq.n	8004874 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800485e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 f8a0 	bl	80049ac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2280      	movs	r2, #128	; 0x80
 8004872:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487a:	2b00      	cmp	r3, #0
 800487c:	d012      	beq.n	80048a4 <HAL_ADC_IRQHandler+0x340>
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00d      	beq.n	80048a4 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800488c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 ff08 	bl	80056aa <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048a2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d012      	beq.n	80048d4 <HAL_ADC_IRQHandler+0x370>
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00d      	beq.n	80048d4 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 fefa 	bl	80056be <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048d2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	f003 0310 	and.w	r3, r3, #16
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d036      	beq.n	800494c <HAL_ADC_IRQHandler+0x3e8>
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	f003 0310 	and.w	r3, r3, #16
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d031      	beq.n	800494c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d102      	bne.n	80048f6 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80048f0:	2301      	movs	r3, #1
 80048f2:	627b      	str	r3, [r7, #36]	; 0x24
 80048f4:	e014      	b.n	8004920 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d008      	beq.n	800490e <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80048fc:	4825      	ldr	r0, [pc, #148]	; (8004994 <HAL_ADC_IRQHandler+0x430>)
 80048fe:	f7ff fabf 	bl	8003e80 <LL_ADC_GetMultiDMATransfer>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00b      	beq.n	8004920 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8004908:	2301      	movs	r3, #1
 800490a:	627b      	str	r3, [r7, #36]	; 0x24
 800490c:	e008      	b.n	8004920 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f003 0301 	and.w	r3, r3, #1
 8004918:	2b00      	cmp	r3, #0
 800491a:	d001      	beq.n	8004920 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800491c:	2301      	movs	r3, #1
 800491e:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004922:	2b01      	cmp	r3, #1
 8004924:	d10e      	bne.n	8004944 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800492a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004936:	f043 0202 	orr.w	r2, r3, #2
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 f83e 	bl	80049c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2210      	movs	r2, #16
 800494a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004952:	2b00      	cmp	r3, #0
 8004954:	d018      	beq.n	8004988 <HAL_ADC_IRQHandler+0x424>
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800495c:	2b00      	cmp	r3, #0
 800495e:	d013      	beq.n	8004988 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004964:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004970:	f043 0208 	orr.w	r2, r3, #8
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004980:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 fe87 	bl	8005696 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004988:	bf00      	nop
 800498a:	3728      	adds	r7, #40	; 0x28
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	50040000 	.word	0x50040000
 8004994:	50040300 	.word	0x50040300

08004998 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b0b6      	sub	sp, #216	; 0xd8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049de:	2300      	movs	r3, #0
 80049e0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80049e4:	2300      	movs	r3, #0
 80049e6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d101      	bne.n	80049f6 <HAL_ADC_ConfigChannel+0x22>
 80049f2:	2302      	movs	r3, #2
 80049f4:	e3d5      	b.n	80051a2 <HAL_ADC_ConfigChannel+0x7ce>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f7ff fb0e 	bl	8004024 <LL_ADC_REG_IsConversionOngoing>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	f040 83ba 	bne.w	8005184 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	2b05      	cmp	r3, #5
 8004a16:	d824      	bhi.n	8004a62 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	3b02      	subs	r3, #2
 8004a1e:	2b03      	cmp	r3, #3
 8004a20:	d81b      	bhi.n	8004a5a <HAL_ADC_ConfigChannel+0x86>
 8004a22:	a201      	add	r2, pc, #4	; (adr r2, 8004a28 <HAL_ADC_ConfigChannel+0x54>)
 8004a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a28:	08004a39 	.word	0x08004a39
 8004a2c:	08004a41 	.word	0x08004a41
 8004a30:	08004a49 	.word	0x08004a49
 8004a34:	08004a51 	.word	0x08004a51
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	220c      	movs	r2, #12
 8004a3c:	605a      	str	r2, [r3, #4]
          break;
 8004a3e:	e011      	b.n	8004a64 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	2212      	movs	r2, #18
 8004a44:	605a      	str	r2, [r3, #4]
          break;
 8004a46:	e00d      	b.n	8004a64 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	2218      	movs	r2, #24
 8004a4c:	605a      	str	r2, [r3, #4]
          break;
 8004a4e:	e009      	b.n	8004a64 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a56:	605a      	str	r2, [r3, #4]
          break;
 8004a58:	e004      	b.n	8004a64 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	2206      	movs	r2, #6
 8004a5e:	605a      	str	r2, [r3, #4]
          break;
 8004a60:	e000      	b.n	8004a64 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004a62:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6818      	ldr	r0, [r3, #0]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	6859      	ldr	r1, [r3, #4]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	461a      	mov	r2, r3
 8004a72:	f7ff f968 	bl	8003d46 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff fad2 	bl	8004024 <LL_ADC_REG_IsConversionOngoing>
 8004a80:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7ff faf2 	bl	8004072 <LL_ADC_INJ_IsConversionOngoing>
 8004a8e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a92:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f040 81c1 	bne.w	8004e1e <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f040 81bc 	bne.w	8004e1e <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004aae:	d10f      	bne.n	8004ad0 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	4619      	mov	r1, r3
 8004abc:	f7ff f982 	bl	8003dc4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7ff f916 	bl	8003cfa <LL_ADC_SetSamplingTimeCommonConfig>
 8004ace:	e00e      	b.n	8004aee <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6818      	ldr	r0, [r3, #0]
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	6819      	ldr	r1, [r3, #0]
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	461a      	mov	r2, r3
 8004ade:	f7ff f971 	bl	8003dc4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f7ff f906 	bl	8003cfa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	695a      	ldr	r2, [r3, #20]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	08db      	lsrs	r3, r3, #3
 8004afa:	f003 0303 	and.w	r3, r3, #3
 8004afe:	005b      	lsls	r3, r3, #1
 8004b00:	fa02 f303 	lsl.w	r3, r2, r3
 8004b04:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	2b04      	cmp	r3, #4
 8004b0e:	d00a      	beq.n	8004b26 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6818      	ldr	r0, [r3, #0]
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	6919      	ldr	r1, [r3, #16]
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004b20:	f7ff f896 	bl	8003c50 <LL_ADC_SetOffset>
 8004b24:	e17b      	b.n	8004e1e <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7ff f8b3 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004b32:	4603      	mov	r3, r0
 8004b34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d10a      	bne.n	8004b52 <HAL_ADC_ConfigChannel+0x17e>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2100      	movs	r1, #0
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7ff f8a8 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	0e9b      	lsrs	r3, r3, #26
 8004b4c:	f003 021f 	and.w	r2, r3, #31
 8004b50:	e01e      	b.n	8004b90 <HAL_ADC_ConfigChannel+0x1bc>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2100      	movs	r1, #0
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7ff f89d 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004b68:	fa93 f3a3 	rbit	r3, r3
 8004b6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004b70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004b74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004b78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d101      	bne.n	8004b84 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8004b80:	2320      	movs	r3, #32
 8004b82:	e004      	b.n	8004b8e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8004b84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004b88:	fab3 f383 	clz	r3, r3
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d105      	bne.n	8004ba8 <HAL_ADC_ConfigChannel+0x1d4>
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	0e9b      	lsrs	r3, r3, #26
 8004ba2:	f003 031f 	and.w	r3, r3, #31
 8004ba6:	e018      	b.n	8004bda <HAL_ADC_ConfigChannel+0x206>
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004bb4:	fa93 f3a3 	rbit	r3, r3
 8004bb8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004bbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004bc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004bc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8004bcc:	2320      	movs	r3, #32
 8004bce:	e004      	b.n	8004bda <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8004bd0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004bd4:	fab3 f383 	clz	r3, r3
 8004bd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d106      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2200      	movs	r2, #0
 8004be4:	2100      	movs	r1, #0
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff f86c 	bl	8003cc4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2101      	movs	r1, #1
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7ff f850 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d10a      	bne.n	8004c18 <HAL_ADC_ConfigChannel+0x244>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2101      	movs	r1, #1
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f7ff f845 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	0e9b      	lsrs	r3, r3, #26
 8004c12:	f003 021f 	and.w	r2, r3, #31
 8004c16:	e01e      	b.n	8004c56 <HAL_ADC_ConfigChannel+0x282>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f7ff f83a 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004c24:	4603      	mov	r3, r0
 8004c26:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004c2e:	fa93 f3a3 	rbit	r3, r3
 8004c32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004c36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004c3a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004c3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d101      	bne.n	8004c4a <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8004c46:	2320      	movs	r3, #32
 8004c48:	e004      	b.n	8004c54 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8004c4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004c4e:	fab3 f383 	clz	r3, r3
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d105      	bne.n	8004c6e <HAL_ADC_ConfigChannel+0x29a>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	0e9b      	lsrs	r3, r3, #26
 8004c68:	f003 031f 	and.w	r3, r3, #31
 8004c6c:	e018      	b.n	8004ca0 <HAL_ADC_ConfigChannel+0x2cc>
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c76:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c7a:	fa93 f3a3 	rbit	r3, r3
 8004c7e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004c82:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004c86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004c8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8004c92:	2320      	movs	r3, #32
 8004c94:	e004      	b.n	8004ca0 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8004c96:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004c9a:	fab3 f383 	clz	r3, r3
 8004c9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d106      	bne.n	8004cb2 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2101      	movs	r1, #1
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7ff f809 	bl	8003cc4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2102      	movs	r1, #2
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7fe ffed 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d10a      	bne.n	8004cde <HAL_ADC_ConfigChannel+0x30a>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2102      	movs	r1, #2
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7fe ffe2 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	0e9b      	lsrs	r3, r3, #26
 8004cd8:	f003 021f 	and.w	r2, r3, #31
 8004cdc:	e01e      	b.n	8004d1c <HAL_ADC_ConfigChannel+0x348>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2102      	movs	r1, #2
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7fe ffd7 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004cea:	4603      	mov	r3, r0
 8004cec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cf4:	fa93 f3a3 	rbit	r3, r3
 8004cf8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004cfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004d04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d101      	bne.n	8004d10 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8004d0c:	2320      	movs	r3, #32
 8004d0e:	e004      	b.n	8004d1a <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8004d10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004d14:	fab3 f383 	clz	r3, r3
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d105      	bne.n	8004d34 <HAL_ADC_ConfigChannel+0x360>
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	0e9b      	lsrs	r3, r3, #26
 8004d2e:	f003 031f 	and.w	r3, r3, #31
 8004d32:	e016      	b.n	8004d62 <HAL_ADC_ConfigChannel+0x38e>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d40:	fa93 f3a3 	rbit	r3, r3
 8004d44:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004d46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004d4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d101      	bne.n	8004d58 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8004d54:	2320      	movs	r3, #32
 8004d56:	e004      	b.n	8004d62 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8004d58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004d5c:	fab3 f383 	clz	r3, r3
 8004d60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d106      	bne.n	8004d74 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	2102      	movs	r1, #2
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fe ffa8 	bl	8003cc4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2103      	movs	r1, #3
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7fe ff8c 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004d80:	4603      	mov	r3, r0
 8004d82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10a      	bne.n	8004da0 <HAL_ADC_ConfigChannel+0x3cc>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2103      	movs	r1, #3
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7fe ff81 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004d96:	4603      	mov	r3, r0
 8004d98:	0e9b      	lsrs	r3, r3, #26
 8004d9a:	f003 021f 	and.w	r2, r3, #31
 8004d9e:	e017      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x3fc>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2103      	movs	r1, #3
 8004da6:	4618      	mov	r0, r3
 8004da8:	f7fe ff76 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004dac:	4603      	mov	r3, r0
 8004dae:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004db2:	fa93 f3a3 	rbit	r3, r3
 8004db6:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004db8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004dba:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004dbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	e003      	b.n	8004dce <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8004dc6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dc8:	fab3 f383 	clz	r3, r3
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d105      	bne.n	8004de8 <HAL_ADC_ConfigChannel+0x414>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	0e9b      	lsrs	r3, r3, #26
 8004de2:	f003 031f 	and.w	r3, r3, #31
 8004de6:	e011      	b.n	8004e0c <HAL_ADC_ConfigChannel+0x438>
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004df0:	fa93 f3a3 	rbit	r3, r3
 8004df4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004df6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004df8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004dfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d101      	bne.n	8004e04 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8004e00:	2320      	movs	r3, #32
 8004e02:	e003      	b.n	8004e0c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8004e04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e06:	fab3 f383 	clz	r3, r3
 8004e0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d106      	bne.n	8004e1e <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2200      	movs	r2, #0
 8004e16:	2103      	movs	r1, #3
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f7fe ff53 	bl	8003cc4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7ff f8b0 	bl	8003f88 <LL_ADC_IsEnabled>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f040 8140 	bne.w	80050b0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6818      	ldr	r0, [r3, #0]
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	6819      	ldr	r1, [r3, #0]
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	f7fe ffed 	bl	8003e1c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	4a8f      	ldr	r2, [pc, #572]	; (8005084 <HAL_ADC_ConfigChannel+0x6b0>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	f040 8131 	bne.w	80050b0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d10b      	bne.n	8004e76 <HAL_ADC_ConfigChannel+0x4a2>
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	0e9b      	lsrs	r3, r3, #26
 8004e64:	3301      	adds	r3, #1
 8004e66:	f003 031f 	and.w	r3, r3, #31
 8004e6a:	2b09      	cmp	r3, #9
 8004e6c:	bf94      	ite	ls
 8004e6e:	2301      	movls	r3, #1
 8004e70:	2300      	movhi	r3, #0
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	e019      	b.n	8004eaa <HAL_ADC_ConfigChannel+0x4d6>
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e7e:	fa93 f3a3 	rbit	r3, r3
 8004e82:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004e84:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e86:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004e88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8004e8e:	2320      	movs	r3, #32
 8004e90:	e003      	b.n	8004e9a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8004e92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e94:	fab3 f383 	clz	r3, r3
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	f003 031f 	and.w	r3, r3, #31
 8004ea0:	2b09      	cmp	r3, #9
 8004ea2:	bf94      	ite	ls
 8004ea4:	2301      	movls	r3, #1
 8004ea6:	2300      	movhi	r3, #0
 8004ea8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d079      	beq.n	8004fa2 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d107      	bne.n	8004eca <HAL_ADC_ConfigChannel+0x4f6>
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	0e9b      	lsrs	r3, r3, #26
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	069b      	lsls	r3, r3, #26
 8004ec4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ec8:	e015      	b.n	8004ef6 <HAL_ADC_ConfigChannel+0x522>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ed2:	fa93 f3a3 	rbit	r3, r3
 8004ed6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004ed8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eda:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004edc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8004ee2:	2320      	movs	r3, #32
 8004ee4:	e003      	b.n	8004eee <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8004ee6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ee8:	fab3 f383 	clz	r3, r3
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	3301      	adds	r3, #1
 8004ef0:	069b      	lsls	r3, r3, #26
 8004ef2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d109      	bne.n	8004f16 <HAL_ADC_ConfigChannel+0x542>
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	0e9b      	lsrs	r3, r3, #26
 8004f08:	3301      	adds	r3, #1
 8004f0a:	f003 031f 	and.w	r3, r3, #31
 8004f0e:	2101      	movs	r1, #1
 8004f10:	fa01 f303 	lsl.w	r3, r1, r3
 8004f14:	e017      	b.n	8004f46 <HAL_ADC_ConfigChannel+0x572>
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f1e:	fa93 f3a3 	rbit	r3, r3
 8004f22:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004f24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f26:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004f28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8004f2e:	2320      	movs	r3, #32
 8004f30:	e003      	b.n	8004f3a <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8004f32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f34:	fab3 f383 	clz	r3, r3
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	f003 031f 	and.w	r3, r3, #31
 8004f40:	2101      	movs	r1, #1
 8004f42:	fa01 f303 	lsl.w	r3, r1, r3
 8004f46:	ea42 0103 	orr.w	r1, r2, r3
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10a      	bne.n	8004f6c <HAL_ADC_ConfigChannel+0x598>
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	0e9b      	lsrs	r3, r3, #26
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	f003 021f 	and.w	r2, r3, #31
 8004f62:	4613      	mov	r3, r2
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	4413      	add	r3, r2
 8004f68:	051b      	lsls	r3, r3, #20
 8004f6a:	e018      	b.n	8004f9e <HAL_ADC_ConfigChannel+0x5ca>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f74:	fa93 f3a3 	rbit	r3, r3
 8004f78:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004f7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d101      	bne.n	8004f88 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8004f84:	2320      	movs	r3, #32
 8004f86:	e003      	b.n	8004f90 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8004f88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f8a:	fab3 f383 	clz	r3, r3
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	3301      	adds	r3, #1
 8004f92:	f003 021f 	and.w	r2, r3, #31
 8004f96:	4613      	mov	r3, r2
 8004f98:	005b      	lsls	r3, r3, #1
 8004f9a:	4413      	add	r3, r2
 8004f9c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f9e:	430b      	orrs	r3, r1
 8004fa0:	e081      	b.n	80050a6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d107      	bne.n	8004fbe <HAL_ADC_ConfigChannel+0x5ea>
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	0e9b      	lsrs	r3, r3, #26
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	069b      	lsls	r3, r3, #26
 8004fb8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004fbc:	e015      	b.n	8004fea <HAL_ADC_ConfigChannel+0x616>
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fc6:	fa93 f3a3 	rbit	r3, r3
 8004fca:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fce:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d101      	bne.n	8004fda <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8004fd6:	2320      	movs	r3, #32
 8004fd8:	e003      	b.n	8004fe2 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8004fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fdc:	fab3 f383 	clz	r3, r3
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	069b      	lsls	r3, r3, #26
 8004fe6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d109      	bne.n	800500a <HAL_ADC_ConfigChannel+0x636>
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	0e9b      	lsrs	r3, r3, #26
 8004ffc:	3301      	adds	r3, #1
 8004ffe:	f003 031f 	and.w	r3, r3, #31
 8005002:	2101      	movs	r1, #1
 8005004:	fa01 f303 	lsl.w	r3, r1, r3
 8005008:	e017      	b.n	800503a <HAL_ADC_ConfigChannel+0x666>
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005010:	6a3b      	ldr	r3, [r7, #32]
 8005012:	fa93 f3a3 	rbit	r3, r3
 8005016:	61fb      	str	r3, [r7, #28]
  return result;
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800501c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8005022:	2320      	movs	r3, #32
 8005024:	e003      	b.n	800502e <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8005026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005028:	fab3 f383 	clz	r3, r3
 800502c:	b2db      	uxtb	r3, r3
 800502e:	3301      	adds	r3, #1
 8005030:	f003 031f 	and.w	r3, r3, #31
 8005034:	2101      	movs	r1, #1
 8005036:	fa01 f303 	lsl.w	r3, r1, r3
 800503a:	ea42 0103 	orr.w	r1, r2, r3
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10d      	bne.n	8005066 <HAL_ADC_ConfigChannel+0x692>
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	0e9b      	lsrs	r3, r3, #26
 8005050:	3301      	adds	r3, #1
 8005052:	f003 021f 	and.w	r2, r3, #31
 8005056:	4613      	mov	r3, r2
 8005058:	005b      	lsls	r3, r3, #1
 800505a:	4413      	add	r3, r2
 800505c:	3b1e      	subs	r3, #30
 800505e:	051b      	lsls	r3, r3, #20
 8005060:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005064:	e01e      	b.n	80050a4 <HAL_ADC_ConfigChannel+0x6d0>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	fa93 f3a3 	rbit	r3, r3
 8005072:	613b      	str	r3, [r7, #16]
  return result;
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d104      	bne.n	8005088 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800507e:	2320      	movs	r3, #32
 8005080:	e006      	b.n	8005090 <HAL_ADC_ConfigChannel+0x6bc>
 8005082:	bf00      	nop
 8005084:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	fab3 f383 	clz	r3, r3
 800508e:	b2db      	uxtb	r3, r3
 8005090:	3301      	adds	r3, #1
 8005092:	f003 021f 	and.w	r2, r3, #31
 8005096:	4613      	mov	r3, r2
 8005098:	005b      	lsls	r3, r3, #1
 800509a:	4413      	add	r3, r2
 800509c:	3b1e      	subs	r3, #30
 800509e:	051b      	lsls	r3, r3, #20
 80050a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050a4:	430b      	orrs	r3, r1
 80050a6:	683a      	ldr	r2, [r7, #0]
 80050a8:	6892      	ldr	r2, [r2, #8]
 80050aa:	4619      	mov	r1, r3
 80050ac:	f7fe fe8a 	bl	8003dc4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	4b3d      	ldr	r3, [pc, #244]	; (80051ac <HAL_ADC_ConfigChannel+0x7d8>)
 80050b6:	4013      	ands	r3, r2
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d06c      	beq.n	8005196 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80050bc:	483c      	ldr	r0, [pc, #240]	; (80051b0 <HAL_ADC_ConfigChannel+0x7dc>)
 80050be:	f7fe fdb9 	bl	8003c34 <LL_ADC_GetCommonPathInternalCh>
 80050c2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a3a      	ldr	r2, [pc, #232]	; (80051b4 <HAL_ADC_ConfigChannel+0x7e0>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d127      	bne.n	8005120 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80050d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80050d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d121      	bne.n	8005120 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a35      	ldr	r2, [pc, #212]	; (80051b8 <HAL_ADC_ConfigChannel+0x7e4>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d157      	bne.n	8005196 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80050e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80050ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80050ee:	4619      	mov	r1, r3
 80050f0:	482f      	ldr	r0, [pc, #188]	; (80051b0 <HAL_ADC_ConfigChannel+0x7dc>)
 80050f2:	f7fe fd8c 	bl	8003c0e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80050f6:	4b31      	ldr	r3, [pc, #196]	; (80051bc <HAL_ADC_ConfigChannel+0x7e8>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	099b      	lsrs	r3, r3, #6
 80050fc:	4a30      	ldr	r2, [pc, #192]	; (80051c0 <HAL_ADC_ConfigChannel+0x7ec>)
 80050fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005102:	099b      	lsrs	r3, r3, #6
 8005104:	1c5a      	adds	r2, r3, #1
 8005106:	4613      	mov	r3, r2
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	4413      	add	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005110:	e002      	b.n	8005118 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	3b01      	subs	r3, #1
 8005116:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1f9      	bne.n	8005112 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800511e:	e03a      	b.n	8005196 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a27      	ldr	r2, [pc, #156]	; (80051c4 <HAL_ADC_ConfigChannel+0x7f0>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d113      	bne.n	8005152 <HAL_ADC_ConfigChannel+0x77e>
 800512a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800512e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d10d      	bne.n	8005152 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a1f      	ldr	r2, [pc, #124]	; (80051b8 <HAL_ADC_ConfigChannel+0x7e4>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d12a      	bne.n	8005196 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005140:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005144:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005148:	4619      	mov	r1, r3
 800514a:	4819      	ldr	r0, [pc, #100]	; (80051b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800514c:	f7fe fd5f 	bl	8003c0e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005150:	e021      	b.n	8005196 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a1c      	ldr	r2, [pc, #112]	; (80051c8 <HAL_ADC_ConfigChannel+0x7f4>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d11c      	bne.n	8005196 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800515c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005160:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d116      	bne.n	8005196 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a12      	ldr	r2, [pc, #72]	; (80051b8 <HAL_ADC_ConfigChannel+0x7e4>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d111      	bne.n	8005196 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005172:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005176:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800517a:	4619      	mov	r1, r3
 800517c:	480c      	ldr	r0, [pc, #48]	; (80051b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800517e:	f7fe fd46 	bl	8003c0e <LL_ADC_SetCommonPathInternalCh>
 8005182:	e008      	b.n	8005196 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005188:	f043 0220 	orr.w	r2, r3, #32
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800519e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	37d8      	adds	r7, #216	; 0xd8
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	80080000 	.word	0x80080000
 80051b0:	50040300 	.word	0x50040300
 80051b4:	c7520000 	.word	0xc7520000
 80051b8:	50040000 	.word	0x50040000
 80051bc:	20000000 	.word	0x20000000
 80051c0:	053e2d63 	.word	0x053e2d63
 80051c4:	cb840000 	.word	0xcb840000
 80051c8:	80000001 	.word	0x80000001

080051cc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b088      	sub	sp, #32
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7fe ff1e 	bl	8004024 <LL_ADC_REG_IsConversionOngoing>
 80051e8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4618      	mov	r0, r3
 80051f0:	f7fe ff3f 	bl	8004072 <LL_ADC_INJ_IsConversionOngoing>
 80051f4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d103      	bne.n	8005204 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f000 8098 	beq.w	8005334 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d02a      	beq.n	8005268 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	7e5b      	ldrb	r3, [r3, #25]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d126      	bne.n	8005268 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	7e1b      	ldrb	r3, [r3, #24]
 800521e:	2b01      	cmp	r3, #1
 8005220:	d122      	bne.n	8005268 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005222:	2301      	movs	r3, #1
 8005224:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005226:	e014      	b.n	8005252 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	4a45      	ldr	r2, [pc, #276]	; (8005340 <ADC_ConversionStop+0x174>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d90d      	bls.n	800524c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005234:	f043 0210 	orr.w	r2, r3, #16
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005240:	f043 0201 	orr.w	r2, r3, #1
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e074      	b.n	8005336 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	3301      	adds	r3, #1
 8005250:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800525c:	2b40      	cmp	r3, #64	; 0x40
 800525e:	d1e3      	bne.n	8005228 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2240      	movs	r2, #64	; 0x40
 8005266:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	2b02      	cmp	r3, #2
 800526c:	d014      	beq.n	8005298 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4618      	mov	r0, r3
 8005274:	f7fe fed6 	bl	8004024 <LL_ADC_REG_IsConversionOngoing>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00c      	beq.n	8005298 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4618      	mov	r0, r3
 8005284:	f7fe fe93 	bl	8003fae <LL_ADC_IsDisableOngoing>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d104      	bne.n	8005298 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4618      	mov	r0, r3
 8005294:	f7fe feb2 	bl	8003ffc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	2b01      	cmp	r3, #1
 800529c:	d014      	beq.n	80052c8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7fe fee5 	bl	8004072 <LL_ADC_INJ_IsConversionOngoing>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00c      	beq.n	80052c8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7fe fe7b 	bl	8003fae <LL_ADC_IsDisableOngoing>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d104      	bne.n	80052c8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f7fe fec1 	bl	800404a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d005      	beq.n	80052da <ADC_ConversionStop+0x10e>
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	2b03      	cmp	r3, #3
 80052d2:	d105      	bne.n	80052e0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80052d4:	230c      	movs	r3, #12
 80052d6:	617b      	str	r3, [r7, #20]
        break;
 80052d8:	e005      	b.n	80052e6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80052da:	2308      	movs	r3, #8
 80052dc:	617b      	str	r3, [r7, #20]
        break;
 80052de:	e002      	b.n	80052e6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80052e0:	2304      	movs	r3, #4
 80052e2:	617b      	str	r3, [r7, #20]
        break;
 80052e4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80052e6:	f7fe fc4f 	bl	8003b88 <HAL_GetTick>
 80052ea:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80052ec:	e01b      	b.n	8005326 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80052ee:	f7fe fc4b 	bl	8003b88 <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b05      	cmp	r3, #5
 80052fa:	d914      	bls.n	8005326 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689a      	ldr	r2, [r3, #8]
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	4013      	ands	r3, r2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00d      	beq.n	8005326 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800530e:	f043 0210 	orr.w	r2, r3, #16
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800531a:	f043 0201 	orr.w	r2, r3, #1
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e007      	b.n	8005336 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	689a      	ldr	r2, [r3, #8]
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	4013      	ands	r3, r2
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1dc      	bne.n	80052ee <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3720      	adds	r7, #32
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	a33fffff 	.word	0xa33fffff

08005344 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800534c:	2300      	movs	r3, #0
 800534e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4618      	mov	r0, r3
 8005356:	f7fe fe17 	bl	8003f88 <LL_ADC_IsEnabled>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d169      	bne.n	8005434 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	689a      	ldr	r2, [r3, #8]
 8005366:	4b36      	ldr	r3, [pc, #216]	; (8005440 <ADC_Enable+0xfc>)
 8005368:	4013      	ands	r3, r2
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00d      	beq.n	800538a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005372:	f043 0210 	orr.w	r2, r3, #16
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800537e:	f043 0201 	orr.w	r2, r3, #1
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e055      	b.n	8005436 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4618      	mov	r0, r3
 8005390:	f7fe fdd2 	bl	8003f38 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005394:	482b      	ldr	r0, [pc, #172]	; (8005444 <ADC_Enable+0x100>)
 8005396:	f7fe fc4d 	bl	8003c34 <LL_ADC_GetCommonPathInternalCh>
 800539a:	4603      	mov	r3, r0
 800539c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d013      	beq.n	80053cc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053a4:	4b28      	ldr	r3, [pc, #160]	; (8005448 <ADC_Enable+0x104>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	099b      	lsrs	r3, r3, #6
 80053aa:	4a28      	ldr	r2, [pc, #160]	; (800544c <ADC_Enable+0x108>)
 80053ac:	fba2 2303 	umull	r2, r3, r2, r3
 80053b0:	099b      	lsrs	r3, r3, #6
 80053b2:	1c5a      	adds	r2, r3, #1
 80053b4:	4613      	mov	r3, r2
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	4413      	add	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80053be:	e002      	b.n	80053c6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	3b01      	subs	r3, #1
 80053c4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1f9      	bne.n	80053c0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80053cc:	f7fe fbdc 	bl	8003b88 <HAL_GetTick>
 80053d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80053d2:	e028      	b.n	8005426 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4618      	mov	r0, r3
 80053da:	f7fe fdd5 	bl	8003f88 <LL_ADC_IsEnabled>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d104      	bne.n	80053ee <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7fe fda5 	bl	8003f38 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80053ee:	f7fe fbcb 	bl	8003b88 <HAL_GetTick>
 80053f2:	4602      	mov	r2, r0
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d914      	bls.n	8005426 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0301 	and.w	r3, r3, #1
 8005406:	2b01      	cmp	r3, #1
 8005408:	d00d      	beq.n	8005426 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540e:	f043 0210 	orr.w	r2, r3, #16
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800541a:	f043 0201 	orr.w	r2, r3, #1
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e007      	b.n	8005436 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b01      	cmp	r3, #1
 8005432:	d1cf      	bne.n	80053d4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3710      	adds	r7, #16
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	8000003f 	.word	0x8000003f
 8005444:	50040300 	.word	0x50040300
 8005448:	20000000 	.word	0x20000000
 800544c:	053e2d63 	.word	0x053e2d63

08005450 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4618      	mov	r0, r3
 800545e:	f7fe fda6 	bl	8003fae <LL_ADC_IsDisableOngoing>
 8005462:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4618      	mov	r0, r3
 800546a:	f7fe fd8d 	bl	8003f88 <LL_ADC_IsEnabled>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d047      	beq.n	8005504 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d144      	bne.n	8005504 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f003 030d 	and.w	r3, r3, #13
 8005484:	2b01      	cmp	r3, #1
 8005486:	d10c      	bne.n	80054a2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4618      	mov	r0, r3
 800548e:	f7fe fd67 	bl	8003f60 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2203      	movs	r2, #3
 8005498:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800549a:	f7fe fb75 	bl	8003b88 <HAL_GetTick>
 800549e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80054a0:	e029      	b.n	80054f6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a6:	f043 0210 	orr.w	r2, r3, #16
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b2:	f043 0201 	orr.w	r2, r3, #1
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e023      	b.n	8005506 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80054be:	f7fe fb63 	bl	8003b88 <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	d914      	bls.n	80054f6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00d      	beq.n	80054f6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054de:	f043 0210 	orr.w	r2, r3, #16
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ea:	f043 0201 	orr.w	r2, r3, #1
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e007      	b.n	8005506 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f003 0301 	and.w	r3, r3, #1
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1dc      	bne.n	80054be <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}

0800550e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800550e:	b580      	push	{r7, lr}
 8005510:	b084      	sub	sp, #16
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800551a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005520:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005524:	2b00      	cmp	r3, #0
 8005526:	d14b      	bne.n	80055c0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800552c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0308 	and.w	r3, r3, #8
 800553e:	2b00      	cmp	r3, #0
 8005540:	d021      	beq.n	8005586 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4618      	mov	r0, r3
 8005548:	f7fe fbea 	bl	8003d20 <LL_ADC_REG_IsTriggerSourceSWStart>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d032      	beq.n	80055b8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d12b      	bne.n	80055b8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005564:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005570:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d11f      	bne.n	80055b8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800557c:	f043 0201 	orr.w	r2, r3, #1
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	655a      	str	r2, [r3, #84]	; 0x54
 8005584:	e018      	b.n	80055b8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d111      	bne.n	80055b8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005598:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d105      	bne.n	80055b8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055b0:	f043 0201 	orr.w	r2, r3, #1
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80055b8:	68f8      	ldr	r0, [r7, #12]
 80055ba:	f7fd fe8b 	bl	80032d4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80055be:	e00e      	b.n	80055de <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055c4:	f003 0310 	and.w	r3, r3, #16
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d003      	beq.n	80055d4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80055cc:	68f8      	ldr	r0, [r7, #12]
 80055ce:	f7ff f9f7 	bl	80049c0 <HAL_ADC_ErrorCallback>
}
 80055d2:	e004      	b.n	80055de <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	4798      	blx	r3
}
 80055de:	bf00      	nop
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b084      	sub	sp, #16
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f7ff f9cf 	bl	8004998 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80055fa:	bf00      	nop
 80055fc:	3710      	adds	r7, #16
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}

08005602 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005602:	b580      	push	{r7, lr}
 8005604:	b084      	sub	sp, #16
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800560e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005614:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005620:	f043 0204 	orr.w	r2, r3, #4
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f7ff f9c9 	bl	80049c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800562e:	bf00      	nop
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <LL_ADC_IsEnabled>:
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b01      	cmp	r3, #1
 8005648:	d101      	bne.n	800564e <LL_ADC_IsEnabled+0x18>
 800564a:	2301      	movs	r3, #1
 800564c:	e000      	b.n	8005650 <LL_ADC_IsEnabled+0x1a>
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <LL_ADC_REG_IsConversionOngoing>:
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	f003 0304 	and.w	r3, r3, #4
 800566c:	2b04      	cmp	r3, #4
 800566e:	d101      	bne.n	8005674 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005670:	2301      	movs	r3, #1
 8005672:	e000      	b.n	8005676 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005682:	b480      	push	{r7}
 8005684:	b083      	sub	sp, #12
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800568a:	bf00      	nop
 800568c:	370c      	adds	r7, #12
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr

08005696 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005696:	b480      	push	{r7}
 8005698:	b083      	sub	sp, #12
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800569e:	bf00      	nop
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b083      	sub	sp, #12
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr

080056d2 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b083      	sub	sp, #12
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80056da:	bf00      	nop
 80056dc:	370c      	adds	r7, #12
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
	...

080056e8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80056e8:	b590      	push	{r4, r7, lr}
 80056ea:	b09f      	sub	sp, #124	; 0x7c
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d101      	bne.n	8005706 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005702:	2302      	movs	r3, #2
 8005704:	e089      	b.n	800581a <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800570e:	2300      	movs	r3, #0
 8005710:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005712:	2300      	movs	r3, #0
 8005714:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a42      	ldr	r2, [pc, #264]	; (8005824 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d102      	bne.n	8005726 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005720:	4b41      	ldr	r3, [pc, #260]	; (8005828 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005722:	60bb      	str	r3, [r7, #8]
 8005724:	e001      	b.n	800572a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005726:	2300      	movs	r3, #0
 8005728:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10b      	bne.n	8005748 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005734:	f043 0220 	orr.w	r2, r3, #32
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e068      	b.n	800581a <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff ff86 	bl	800565c <LL_ADC_REG_IsConversionOngoing>
 8005750:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4618      	mov	r0, r3
 8005758:	f7ff ff80 	bl	800565c <LL_ADC_REG_IsConversionOngoing>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d14a      	bne.n	80057f8 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005762:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005764:	2b00      	cmp	r3, #0
 8005766:	d147      	bne.n	80057f8 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005768:	4b30      	ldr	r3, [pc, #192]	; (800582c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800576a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d027      	beq.n	80057c4 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005774:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	6859      	ldr	r1, [r3, #4]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005786:	035b      	lsls	r3, r3, #13
 8005788:	430b      	orrs	r3, r1
 800578a:	431a      	orrs	r2, r3
 800578c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800578e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005790:	4824      	ldr	r0, [pc, #144]	; (8005824 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005792:	f7ff ff50 	bl	8005636 <LL_ADC_IsEnabled>
 8005796:	4604      	mov	r4, r0
 8005798:	4823      	ldr	r0, [pc, #140]	; (8005828 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800579a:	f7ff ff4c 	bl	8005636 <LL_ADC_IsEnabled>
 800579e:	4603      	mov	r3, r0
 80057a0:	4323      	orrs	r3, r4
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d132      	bne.n	800580c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80057a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80057ae:	f023 030f 	bic.w	r3, r3, #15
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	6811      	ldr	r1, [r2, #0]
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	6892      	ldr	r2, [r2, #8]
 80057ba:	430a      	orrs	r2, r1
 80057bc:	431a      	orrs	r2, r3
 80057be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057c0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80057c2:	e023      	b.n	800580c <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80057c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80057cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057ce:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057d0:	4814      	ldr	r0, [pc, #80]	; (8005824 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80057d2:	f7ff ff30 	bl	8005636 <LL_ADC_IsEnabled>
 80057d6:	4604      	mov	r4, r0
 80057d8:	4813      	ldr	r0, [pc, #76]	; (8005828 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80057da:	f7ff ff2c 	bl	8005636 <LL_ADC_IsEnabled>
 80057de:	4603      	mov	r3, r0
 80057e0:	4323      	orrs	r3, r4
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d112      	bne.n	800580c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80057e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80057ee:	f023 030f 	bic.w	r3, r3, #15
 80057f2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80057f4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80057f6:	e009      	b.n	800580c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057fc:	f043 0220 	orr.w	r2, r3, #32
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800580a:	e000      	b.n	800580e <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800580c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005816:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800581a:	4618      	mov	r0, r3
 800581c:	377c      	adds	r7, #124	; 0x7c
 800581e:	46bd      	mov	sp, r7
 8005820:	bd90      	pop	{r4, r7, pc}
 8005822:	bf00      	nop
 8005824:	50040000 	.word	0x50040000
 8005828:	50040100 	.word	0x50040100
 800582c:	50040300 	.word	0x50040300

08005830 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f003 0307 	and.w	r3, r3, #7
 800583e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005840:	4b0c      	ldr	r3, [pc, #48]	; (8005874 <__NVIC_SetPriorityGrouping+0x44>)
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800584c:	4013      	ands	r3, r2
 800584e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005858:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800585c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005860:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005862:	4a04      	ldr	r2, [pc, #16]	; (8005874 <__NVIC_SetPriorityGrouping+0x44>)
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	60d3      	str	r3, [r2, #12]
}
 8005868:	bf00      	nop
 800586a:	3714      	adds	r7, #20
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	e000ed00 	.word	0xe000ed00

08005878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005878:	b480      	push	{r7}
 800587a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800587c:	4b04      	ldr	r3, [pc, #16]	; (8005890 <__NVIC_GetPriorityGrouping+0x18>)
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	0a1b      	lsrs	r3, r3, #8
 8005882:	f003 0307 	and.w	r3, r3, #7
}
 8005886:	4618      	mov	r0, r3
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr
 8005890:	e000ed00 	.word	0xe000ed00

08005894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	4603      	mov	r3, r0
 800589c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800589e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	db0b      	blt.n	80058be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058a6:	79fb      	ldrb	r3, [r7, #7]
 80058a8:	f003 021f 	and.w	r2, r3, #31
 80058ac:	4907      	ldr	r1, [pc, #28]	; (80058cc <__NVIC_EnableIRQ+0x38>)
 80058ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058b2:	095b      	lsrs	r3, r3, #5
 80058b4:	2001      	movs	r0, #1
 80058b6:	fa00 f202 	lsl.w	r2, r0, r2
 80058ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80058be:	bf00      	nop
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	e000e100 	.word	0xe000e100

080058d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	4603      	mov	r3, r0
 80058d8:	6039      	str	r1, [r7, #0]
 80058da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	db0a      	blt.n	80058fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	b2da      	uxtb	r2, r3
 80058e8:	490c      	ldr	r1, [pc, #48]	; (800591c <__NVIC_SetPriority+0x4c>)
 80058ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ee:	0112      	lsls	r2, r2, #4
 80058f0:	b2d2      	uxtb	r2, r2
 80058f2:	440b      	add	r3, r1
 80058f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80058f8:	e00a      	b.n	8005910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	b2da      	uxtb	r2, r3
 80058fe:	4908      	ldr	r1, [pc, #32]	; (8005920 <__NVIC_SetPriority+0x50>)
 8005900:	79fb      	ldrb	r3, [r7, #7]
 8005902:	f003 030f 	and.w	r3, r3, #15
 8005906:	3b04      	subs	r3, #4
 8005908:	0112      	lsls	r2, r2, #4
 800590a:	b2d2      	uxtb	r2, r2
 800590c:	440b      	add	r3, r1
 800590e:	761a      	strb	r2, [r3, #24]
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr
 800591c:	e000e100 	.word	0xe000e100
 8005920:	e000ed00 	.word	0xe000ed00

08005924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005924:	b480      	push	{r7}
 8005926:	b089      	sub	sp, #36	; 0x24
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f003 0307 	and.w	r3, r3, #7
 8005936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	f1c3 0307 	rsb	r3, r3, #7
 800593e:	2b04      	cmp	r3, #4
 8005940:	bf28      	it	cs
 8005942:	2304      	movcs	r3, #4
 8005944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	3304      	adds	r3, #4
 800594a:	2b06      	cmp	r3, #6
 800594c:	d902      	bls.n	8005954 <NVIC_EncodePriority+0x30>
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	3b03      	subs	r3, #3
 8005952:	e000      	b.n	8005956 <NVIC_EncodePriority+0x32>
 8005954:	2300      	movs	r3, #0
 8005956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005958:	f04f 32ff 	mov.w	r2, #4294967295
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	fa02 f303 	lsl.w	r3, r2, r3
 8005962:	43da      	mvns	r2, r3
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	401a      	ands	r2, r3
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800596c:	f04f 31ff 	mov.w	r1, #4294967295
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	fa01 f303 	lsl.w	r3, r1, r3
 8005976:	43d9      	mvns	r1, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800597c:	4313      	orrs	r3, r2
         );
}
 800597e:	4618      	mov	r0, r3
 8005980:	3724      	adds	r7, #36	; 0x24
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr
	...

0800598c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	3b01      	subs	r3, #1
 8005998:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800599c:	d301      	bcc.n	80059a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800599e:	2301      	movs	r3, #1
 80059a0:	e00f      	b.n	80059c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059a2:	4a0a      	ldr	r2, [pc, #40]	; (80059cc <SysTick_Config+0x40>)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	3b01      	subs	r3, #1
 80059a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059aa:	210f      	movs	r1, #15
 80059ac:	f04f 30ff 	mov.w	r0, #4294967295
 80059b0:	f7ff ff8e 	bl	80058d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059b4:	4b05      	ldr	r3, [pc, #20]	; (80059cc <SysTick_Config+0x40>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059ba:	4b04      	ldr	r3, [pc, #16]	; (80059cc <SysTick_Config+0x40>)
 80059bc:	2207      	movs	r2, #7
 80059be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3708      	adds	r7, #8
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	e000e010 	.word	0xe000e010

080059d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f7ff ff29 	bl	8005830 <__NVIC_SetPriorityGrouping>
}
 80059de:	bf00      	nop
 80059e0:	3708      	adds	r7, #8
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b086      	sub	sp, #24
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	4603      	mov	r3, r0
 80059ee:	60b9      	str	r1, [r7, #8]
 80059f0:	607a      	str	r2, [r7, #4]
 80059f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80059f4:	2300      	movs	r3, #0
 80059f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80059f8:	f7ff ff3e 	bl	8005878 <__NVIC_GetPriorityGrouping>
 80059fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	68b9      	ldr	r1, [r7, #8]
 8005a02:	6978      	ldr	r0, [r7, #20]
 8005a04:	f7ff ff8e 	bl	8005924 <NVIC_EncodePriority>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a0e:	4611      	mov	r1, r2
 8005a10:	4618      	mov	r0, r3
 8005a12:	f7ff ff5d 	bl	80058d0 <__NVIC_SetPriority>
}
 8005a16:	bf00      	nop
 8005a18:	3718      	adds	r7, #24
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}

08005a1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b082      	sub	sp, #8
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	4603      	mov	r3, r0
 8005a26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7ff ff31 	bl	8005894 <__NVIC_EnableIRQ>
}
 8005a32:	bf00      	nop
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b082      	sub	sp, #8
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f7ff ffa2 	bl	800598c <SysTick_Config>
 8005a48:	4603      	mov	r3, r0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3708      	adds	r7, #8
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
	...

08005a54 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e098      	b.n	8005b98 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	4b4d      	ldr	r3, [pc, #308]	; (8005ba4 <HAL_DMA_Init+0x150>)
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d80f      	bhi.n	8005a92 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	461a      	mov	r2, r3
 8005a78:	4b4b      	ldr	r3, [pc, #300]	; (8005ba8 <HAL_DMA_Init+0x154>)
 8005a7a:	4413      	add	r3, r2
 8005a7c:	4a4b      	ldr	r2, [pc, #300]	; (8005bac <HAL_DMA_Init+0x158>)
 8005a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a82:	091b      	lsrs	r3, r3, #4
 8005a84:	009a      	lsls	r2, r3, #2
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a48      	ldr	r2, [pc, #288]	; (8005bb0 <HAL_DMA_Init+0x15c>)
 8005a8e:	641a      	str	r2, [r3, #64]	; 0x40
 8005a90:	e00e      	b.n	8005ab0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	461a      	mov	r2, r3
 8005a98:	4b46      	ldr	r3, [pc, #280]	; (8005bb4 <HAL_DMA_Init+0x160>)
 8005a9a:	4413      	add	r3, r2
 8005a9c:	4a43      	ldr	r2, [pc, #268]	; (8005bac <HAL_DMA_Init+0x158>)
 8005a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa2:	091b      	lsrs	r3, r3, #4
 8005aa4:	009a      	lsls	r2, r3, #2
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a42      	ldr	r2, [pc, #264]	; (8005bb8 <HAL_DMA_Init+0x164>)
 8005aae:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2202      	movs	r2, #2
 8005ab4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005ad4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ae0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b0a:	d039      	beq.n	8005b80 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b10:	4a27      	ldr	r2, [pc, #156]	; (8005bb0 <HAL_DMA_Init+0x15c>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d11a      	bne.n	8005b4c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b16:	4b29      	ldr	r3, [pc, #164]	; (8005bbc <HAL_DMA_Init+0x168>)
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b1e:	f003 031c 	and.w	r3, r3, #28
 8005b22:	210f      	movs	r1, #15
 8005b24:	fa01 f303 	lsl.w	r3, r1, r3
 8005b28:	43db      	mvns	r3, r3
 8005b2a:	4924      	ldr	r1, [pc, #144]	; (8005bbc <HAL_DMA_Init+0x168>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005b30:	4b22      	ldr	r3, [pc, #136]	; (8005bbc <HAL_DMA_Init+0x168>)
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6859      	ldr	r1, [r3, #4]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b3c:	f003 031c 	and.w	r3, r3, #28
 8005b40:	fa01 f303 	lsl.w	r3, r1, r3
 8005b44:	491d      	ldr	r1, [pc, #116]	; (8005bbc <HAL_DMA_Init+0x168>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	600b      	str	r3, [r1, #0]
 8005b4a:	e019      	b.n	8005b80 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b4c:	4b1c      	ldr	r3, [pc, #112]	; (8005bc0 <HAL_DMA_Init+0x16c>)
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b54:	f003 031c 	and.w	r3, r3, #28
 8005b58:	210f      	movs	r1, #15
 8005b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b5e:	43db      	mvns	r3, r3
 8005b60:	4917      	ldr	r1, [pc, #92]	; (8005bc0 <HAL_DMA_Init+0x16c>)
 8005b62:	4013      	ands	r3, r2
 8005b64:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005b66:	4b16      	ldr	r3, [pc, #88]	; (8005bc0 <HAL_DMA_Init+0x16c>)
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6859      	ldr	r1, [r3, #4]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b72:	f003 031c 	and.w	r3, r3, #28
 8005b76:	fa01 f303 	lsl.w	r3, r1, r3
 8005b7a:	4911      	ldr	r1, [pc, #68]	; (8005bc0 <HAL_DMA_Init+0x16c>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3714      	adds	r7, #20
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr
 8005ba4:	40020407 	.word	0x40020407
 8005ba8:	bffdfff8 	.word	0xbffdfff8
 8005bac:	cccccccd 	.word	0xcccccccd
 8005bb0:	40020000 	.word	0x40020000
 8005bb4:	bffdfbf8 	.word	0xbffdfbf8
 8005bb8:	40020400 	.word	0x40020400
 8005bbc:	400200a8 	.word	0x400200a8
 8005bc0:	400204a8 	.word	0x400204a8

08005bc4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
 8005bd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d101      	bne.n	8005be4 <HAL_DMA_Start_IT+0x20>
 8005be0:	2302      	movs	r3, #2
 8005be2:	e04b      	b.n	8005c7c <HAL_DMA_Start_IT+0xb8>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d13a      	bne.n	8005c6e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f022 0201 	bic.w	r2, r2, #1
 8005c14:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	68b9      	ldr	r1, [r7, #8]
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f000 f91e 	bl	8005e5e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d008      	beq.n	8005c3c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f042 020e 	orr.w	r2, r2, #14
 8005c38:	601a      	str	r2, [r3, #0]
 8005c3a:	e00f      	b.n	8005c5c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 0204 	bic.w	r2, r2, #4
 8005c4a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f042 020a 	orr.w	r2, r2, #10
 8005c5a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0201 	orr.w	r2, r2, #1
 8005c6a:	601a      	str	r2, [r3, #0]
 8005c6c:	e005      	b.n	8005c7a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005c76:	2302      	movs	r3, #2
 8005c78:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d008      	beq.n	8005cae <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2204      	movs	r2, #4
 8005ca0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e022      	b.n	8005cf4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 020e 	bic.w	r2, r2, #14
 8005cbc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f022 0201 	bic.w	r2, r2, #1
 8005ccc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cd2:	f003 021c 	and.w	r2, r3, #28
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cda:	2101      	movs	r1, #1
 8005cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8005ce0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005cf2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3714      	adds	r7, #20
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d1c:	f003 031c 	and.w	r3, r3, #28
 8005d20:	2204      	movs	r2, #4
 8005d22:	409a      	lsls	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	4013      	ands	r3, r2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d026      	beq.n	8005d7a <HAL_DMA_IRQHandler+0x7a>
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	f003 0304 	and.w	r3, r3, #4
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d021      	beq.n	8005d7a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0320 	and.w	r3, r3, #32
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d107      	bne.n	8005d54 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f022 0204 	bic.w	r2, r2, #4
 8005d52:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d58:	f003 021c 	and.w	r2, r3, #28
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d60:	2104      	movs	r1, #4
 8005d62:	fa01 f202 	lsl.w	r2, r1, r2
 8005d66:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d071      	beq.n	8005e54 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005d78:	e06c      	b.n	8005e54 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d7e:	f003 031c 	and.w	r3, r3, #28
 8005d82:	2202      	movs	r2, #2
 8005d84:	409a      	lsls	r2, r3
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	4013      	ands	r3, r2
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d02e      	beq.n	8005dec <HAL_DMA_IRQHandler+0xec>
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	f003 0302 	and.w	r3, r3, #2
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d029      	beq.n	8005dec <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0320 	and.w	r3, r3, #32
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10b      	bne.n	8005dbe <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f022 020a 	bic.w	r2, r2, #10
 8005db4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dc2:	f003 021c 	and.w	r2, r3, #28
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dca:	2102      	movs	r1, #2
 8005dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8005dd0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d038      	beq.n	8005e54 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005dea:	e033      	b.n	8005e54 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005df0:	f003 031c 	and.w	r3, r3, #28
 8005df4:	2208      	movs	r2, #8
 8005df6:	409a      	lsls	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	4013      	ands	r3, r2
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d02a      	beq.n	8005e56 <HAL_DMA_IRQHandler+0x156>
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	f003 0308 	and.w	r3, r3, #8
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d025      	beq.n	8005e56 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 020e 	bic.w	r2, r2, #14
 8005e18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e1e:	f003 021c 	and.w	r2, r3, #28
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e26:	2101      	movs	r1, #1
 8005e28:	fa01 f202 	lsl.w	r2, r1, r2
 8005e2c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2201      	movs	r2, #1
 8005e32:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d004      	beq.n	8005e56 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005e54:	bf00      	nop
 8005e56:	bf00      	nop
}
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}

08005e5e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e5e:	b480      	push	{r7}
 8005e60:	b085      	sub	sp, #20
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	60f8      	str	r0, [r7, #12]
 8005e66:	60b9      	str	r1, [r7, #8]
 8005e68:	607a      	str	r2, [r7, #4]
 8005e6a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e70:	f003 021c 	and.w	r2, r3, #28
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e78:	2101      	movs	r1, #1
 8005e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8005e7e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	683a      	ldr	r2, [r7, #0]
 8005e86:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	2b10      	cmp	r3, #16
 8005e8e:	d108      	bne.n	8005ea2 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68ba      	ldr	r2, [r7, #8]
 8005e9e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005ea0:	e007      	b.n	8005eb2 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68ba      	ldr	r2, [r7, #8]
 8005ea8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	60da      	str	r2, [r3, #12]
}
 8005eb2:	bf00      	nop
 8005eb4:	3714      	adds	r7, #20
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
	...

08005ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b087      	sub	sp, #28
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005ece:	e14e      	b.n	800616e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	2101      	movs	r1, #1
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8005edc:	4013      	ands	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f000 8140 	beq.w	8006168 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	f003 0303 	and.w	r3, r3, #3
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d005      	beq.n	8005f00 <HAL_GPIO_Init+0x40>
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f003 0303 	and.w	r3, r3, #3
 8005efc:	2b02      	cmp	r3, #2
 8005efe:	d130      	bne.n	8005f62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	005b      	lsls	r3, r3, #1
 8005f0a:	2203      	movs	r2, #3
 8005f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f10:	43db      	mvns	r3, r3
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	4013      	ands	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	68da      	ldr	r2, [r3, #12]
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	005b      	lsls	r3, r3, #1
 8005f20:	fa02 f303 	lsl.w	r3, r2, r3
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f36:	2201      	movs	r2, #1
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3e:	43db      	mvns	r3, r3
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	4013      	ands	r3, r2
 8005f44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	091b      	lsrs	r3, r3, #4
 8005f4c:	f003 0201 	and.w	r2, r3, #1
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	fa02 f303 	lsl.w	r3, r2, r3
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f003 0303 	and.w	r3, r3, #3
 8005f6a:	2b03      	cmp	r3, #3
 8005f6c:	d017      	beq.n	8005f9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	2203      	movs	r2, #3
 8005f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7e:	43db      	mvns	r3, r3
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	4013      	ands	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	689a      	ldr	r2, [r3, #8]
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	005b      	lsls	r3, r3, #1
 8005f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	693a      	ldr	r2, [r7, #16]
 8005f9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	f003 0303 	and.w	r3, r3, #3
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d123      	bne.n	8005ff2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	08da      	lsrs	r2, r3, #3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	3208      	adds	r2, #8
 8005fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	f003 0307 	and.w	r3, r3, #7
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	220f      	movs	r2, #15
 8005fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc6:	43db      	mvns	r3, r3
 8005fc8:	693a      	ldr	r2, [r7, #16]
 8005fca:	4013      	ands	r3, r2
 8005fcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	691a      	ldr	r2, [r3, #16]
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	fa02 f303 	lsl.w	r3, r2, r3
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	08da      	lsrs	r2, r3, #3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	3208      	adds	r2, #8
 8005fec:	6939      	ldr	r1, [r7, #16]
 8005fee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	005b      	lsls	r3, r3, #1
 8005ffc:	2203      	movs	r2, #3
 8005ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8006002:	43db      	mvns	r3, r3
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	4013      	ands	r3, r2
 8006008:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	f003 0203 	and.w	r2, r3, #3
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	005b      	lsls	r3, r3, #1
 8006016:	fa02 f303 	lsl.w	r3, r2, r3
 800601a:	693a      	ldr	r2, [r7, #16]
 800601c:	4313      	orrs	r3, r2
 800601e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800602e:	2b00      	cmp	r3, #0
 8006030:	f000 809a 	beq.w	8006168 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006034:	4b55      	ldr	r3, [pc, #340]	; (800618c <HAL_GPIO_Init+0x2cc>)
 8006036:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006038:	4a54      	ldr	r2, [pc, #336]	; (800618c <HAL_GPIO_Init+0x2cc>)
 800603a:	f043 0301 	orr.w	r3, r3, #1
 800603e:	6613      	str	r3, [r2, #96]	; 0x60
 8006040:	4b52      	ldr	r3, [pc, #328]	; (800618c <HAL_GPIO_Init+0x2cc>)
 8006042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006044:	f003 0301 	and.w	r3, r3, #1
 8006048:	60bb      	str	r3, [r7, #8]
 800604a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800604c:	4a50      	ldr	r2, [pc, #320]	; (8006190 <HAL_GPIO_Init+0x2d0>)
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	089b      	lsrs	r3, r3, #2
 8006052:	3302      	adds	r3, #2
 8006054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006058:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	f003 0303 	and.w	r3, r3, #3
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	220f      	movs	r2, #15
 8006064:	fa02 f303 	lsl.w	r3, r2, r3
 8006068:	43db      	mvns	r3, r3
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	4013      	ands	r3, r2
 800606e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006076:	d013      	beq.n	80060a0 <HAL_GPIO_Init+0x1e0>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a46      	ldr	r2, [pc, #280]	; (8006194 <HAL_GPIO_Init+0x2d4>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d00d      	beq.n	800609c <HAL_GPIO_Init+0x1dc>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a45      	ldr	r2, [pc, #276]	; (8006198 <HAL_GPIO_Init+0x2d8>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d007      	beq.n	8006098 <HAL_GPIO_Init+0x1d8>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a44      	ldr	r2, [pc, #272]	; (800619c <HAL_GPIO_Init+0x2dc>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d101      	bne.n	8006094 <HAL_GPIO_Init+0x1d4>
 8006090:	2303      	movs	r3, #3
 8006092:	e006      	b.n	80060a2 <HAL_GPIO_Init+0x1e2>
 8006094:	2307      	movs	r3, #7
 8006096:	e004      	b.n	80060a2 <HAL_GPIO_Init+0x1e2>
 8006098:	2302      	movs	r3, #2
 800609a:	e002      	b.n	80060a2 <HAL_GPIO_Init+0x1e2>
 800609c:	2301      	movs	r3, #1
 800609e:	e000      	b.n	80060a2 <HAL_GPIO_Init+0x1e2>
 80060a0:	2300      	movs	r3, #0
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	f002 0203 	and.w	r2, r2, #3
 80060a8:	0092      	lsls	r2, r2, #2
 80060aa:	4093      	lsls	r3, r2
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80060b2:	4937      	ldr	r1, [pc, #220]	; (8006190 <HAL_GPIO_Init+0x2d0>)
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	089b      	lsrs	r3, r3, #2
 80060b8:	3302      	adds	r3, #2
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060c0:	4b37      	ldr	r3, [pc, #220]	; (80061a0 <HAL_GPIO_Init+0x2e0>)
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	43db      	mvns	r3, r3
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	4013      	ands	r3, r2
 80060ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d003      	beq.n	80060e4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80060e4:	4a2e      	ldr	r2, [pc, #184]	; (80061a0 <HAL_GPIO_Init+0x2e0>)
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80060ea:	4b2d      	ldr	r3, [pc, #180]	; (80061a0 <HAL_GPIO_Init+0x2e0>)
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	43db      	mvns	r3, r3
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	4013      	ands	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d003      	beq.n	800610e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	4313      	orrs	r3, r2
 800610c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800610e:	4a24      	ldr	r2, [pc, #144]	; (80061a0 <HAL_GPIO_Init+0x2e0>)
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006114:	4b22      	ldr	r3, [pc, #136]	; (80061a0 <HAL_GPIO_Init+0x2e0>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	43db      	mvns	r3, r3
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	4013      	ands	r3, r2
 8006122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	4313      	orrs	r3, r2
 8006136:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006138:	4a19      	ldr	r2, [pc, #100]	; (80061a0 <HAL_GPIO_Init+0x2e0>)
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800613e:	4b18      	ldr	r3, [pc, #96]	; (80061a0 <HAL_GPIO_Init+0x2e0>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	43db      	mvns	r3, r3
 8006148:	693a      	ldr	r2, [r7, #16]
 800614a:	4013      	ands	r3, r2
 800614c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	4313      	orrs	r3, r2
 8006160:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006162:	4a0f      	ldr	r2, [pc, #60]	; (80061a0 <HAL_GPIO_Init+0x2e0>)
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	3301      	adds	r3, #1
 800616c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	fa22 f303 	lsr.w	r3, r2, r3
 8006178:	2b00      	cmp	r3, #0
 800617a:	f47f aea9 	bne.w	8005ed0 <HAL_GPIO_Init+0x10>
  }
}
 800617e:	bf00      	nop
 8006180:	bf00      	nop
 8006182:	371c      	adds	r7, #28
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr
 800618c:	40021000 	.word	0x40021000
 8006190:	40010000 	.word	0x40010000
 8006194:	48000400 	.word	0x48000400
 8006198:	48000800 	.word	0x48000800
 800619c:	48000c00 	.word	0x48000c00
 80061a0:	40010400 	.word	0x40010400

080061a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	460b      	mov	r3, r1
 80061ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	691a      	ldr	r2, [r3, #16]
 80061b4:	887b      	ldrh	r3, [r7, #2]
 80061b6:	4013      	ands	r3, r2
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d002      	beq.n	80061c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80061bc:	2301      	movs	r3, #1
 80061be:	73fb      	strb	r3, [r7, #15]
 80061c0:	e001      	b.n	80061c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80061c2:	2300      	movs	r3, #0
 80061c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80061c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3714      	adds	r7, #20
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	460b      	mov	r3, r1
 80061de:	807b      	strh	r3, [r7, #2]
 80061e0:	4613      	mov	r3, r2
 80061e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80061e4:	787b      	ldrb	r3, [r7, #1]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80061ea:	887a      	ldrh	r2, [r7, #2]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80061f0:	e002      	b.n	80061f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80061f2:	887a      	ldrh	r2, [r7, #2]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	460b      	mov	r3, r1
 800620e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	695b      	ldr	r3, [r3, #20]
 8006214:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006216:	887a      	ldrh	r2, [r7, #2]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	4013      	ands	r3, r2
 800621c:	041a      	lsls	r2, r3, #16
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	43d9      	mvns	r1, r3
 8006222:	887b      	ldrh	r3, [r7, #2]
 8006224:	400b      	ands	r3, r1
 8006226:	431a      	orrs	r2, r3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	619a      	str	r2, [r3, #24]
}
 800622c:	bf00      	nop
 800622e:	3714      	adds	r7, #20
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800623a:	b08b      	sub	sp, #44	; 0x2c
 800623c:	af06      	add	r7, sp, #24
 800623e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d101      	bne.n	800624a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e109      	b.n	800645e <HAL_PCD_Init+0x226>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 32ad 	ldrb.w	r3, [r3, #685]	; 0x2ad
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b00      	cmp	r3, #0
 8006254:	d106      	bne.n	8006264 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2200      	movs	r2, #0
 800625a:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f008 fd84 	bl	800ed6c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2203      	movs	r2, #3
 8006268:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4618      	mov	r0, r3
 8006272:	f004 fc63 	bl	800ab3c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	603b      	str	r3, [r7, #0]
 800627c:	687e      	ldr	r6, [r7, #4]
 800627e:	466d      	mov	r5, sp
 8006280:	f106 0410 	add.w	r4, r6, #16
 8006284:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006286:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006288:	e894 0003 	ldmia.w	r4, {r0, r1}
 800628c:	e885 0003 	stmia.w	r5, {r0, r1}
 8006290:	1d33      	adds	r3, r6, #4
 8006292:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006294:	6838      	ldr	r0, [r7, #0]
 8006296:	f004 fc29 	bl	800aaec <USB_CoreInit>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d005      	beq.n	80062ac <HAL_PCD_Init+0x74>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2202      	movs	r2, #2
 80062a4:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
    return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e0d8      	b.n	800645e <HAL_PCD_Init+0x226>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2100      	movs	r1, #0
 80062b2:	4618      	mov	r0, r3
 80062b4:	f004 fc5d 	bl	800ab72 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062b8:	2300      	movs	r3, #0
 80062ba:	73fb      	strb	r3, [r7, #15]
 80062bc:	e04d      	b.n	800635a <HAL_PCD_Init+0x122>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80062be:	7bfb      	ldrb	r3, [r7, #15]
 80062c0:	6879      	ldr	r1, [r7, #4]
 80062c2:	1c5a      	adds	r2, r3, #1
 80062c4:	4613      	mov	r3, r2
 80062c6:	009b      	lsls	r3, r3, #2
 80062c8:	4413      	add	r3, r2
 80062ca:	00db      	lsls	r3, r3, #3
 80062cc:	440b      	add	r3, r1
 80062ce:	3305      	adds	r3, #5
 80062d0:	2201      	movs	r2, #1
 80062d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80062d4:	7bfb      	ldrb	r3, [r7, #15]
 80062d6:	6879      	ldr	r1, [r7, #4]
 80062d8:	1c5a      	adds	r2, r3, #1
 80062da:	4613      	mov	r3, r2
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	4413      	add	r3, r2
 80062e0:	00db      	lsls	r3, r3, #3
 80062e2:	440b      	add	r3, r1
 80062e4:	3304      	adds	r3, #4
 80062e6:	7bfa      	ldrb	r2, [r7, #15]
 80062e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80062ea:	7bfa      	ldrb	r2, [r7, #15]
 80062ec:	7bfb      	ldrb	r3, [r7, #15]
 80062ee:	b298      	uxth	r0, r3
 80062f0:	6879      	ldr	r1, [r7, #4]
 80062f2:	4613      	mov	r3, r2
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	4413      	add	r3, r2
 80062f8:	00db      	lsls	r3, r3, #3
 80062fa:	440b      	add	r3, r1
 80062fc:	333a      	adds	r3, #58	; 0x3a
 80062fe:	4602      	mov	r2, r0
 8006300:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006302:	7bfb      	ldrb	r3, [r7, #15]
 8006304:	6879      	ldr	r1, [r7, #4]
 8006306:	1c5a      	adds	r2, r3, #1
 8006308:	4613      	mov	r3, r2
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	00db      	lsls	r3, r3, #3
 8006310:	440b      	add	r3, r1
 8006312:	3307      	adds	r3, #7
 8006314:	2200      	movs	r2, #0
 8006316:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006318:	7bfa      	ldrb	r2, [r7, #15]
 800631a:	6879      	ldr	r1, [r7, #4]
 800631c:	4613      	mov	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	4413      	add	r3, r2
 8006322:	00db      	lsls	r3, r3, #3
 8006324:	440b      	add	r3, r1
 8006326:	333c      	adds	r3, #60	; 0x3c
 8006328:	2200      	movs	r2, #0
 800632a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800632c:	7bfa      	ldrb	r2, [r7, #15]
 800632e:	6879      	ldr	r1, [r7, #4]
 8006330:	4613      	mov	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	00db      	lsls	r3, r3, #3
 8006338:	440b      	add	r3, r1
 800633a:	3340      	adds	r3, #64	; 0x40
 800633c:	2200      	movs	r2, #0
 800633e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006340:	7bfa      	ldrb	r2, [r7, #15]
 8006342:	6879      	ldr	r1, [r7, #4]
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	00db      	lsls	r3, r3, #3
 800634c:	440b      	add	r3, r1
 800634e:	3344      	adds	r3, #68	; 0x44
 8006350:	2200      	movs	r2, #0
 8006352:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006354:	7bfb      	ldrb	r3, [r7, #15]
 8006356:	3301      	adds	r3, #1
 8006358:	73fb      	strb	r3, [r7, #15]
 800635a:	7bfa      	ldrb	r2, [r7, #15]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	429a      	cmp	r2, r3
 8006362:	d3ac      	bcc.n	80062be <HAL_PCD_Init+0x86>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006364:	2300      	movs	r3, #0
 8006366:	73fb      	strb	r3, [r7, #15]
 8006368:	e044      	b.n	80063f4 <HAL_PCD_Init+0x1bc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800636a:	7bfa      	ldrb	r2, [r7, #15]
 800636c:	6879      	ldr	r1, [r7, #4]
 800636e:	4613      	mov	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	00db      	lsls	r3, r3, #3
 8006376:	440b      	add	r3, r1
 8006378:	f203 136d 	addw	r3, r3, #365	; 0x16d
 800637c:	2200      	movs	r2, #0
 800637e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006380:	7bfa      	ldrb	r2, [r7, #15]
 8006382:	6879      	ldr	r1, [r7, #4]
 8006384:	4613      	mov	r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	4413      	add	r3, r2
 800638a:	00db      	lsls	r3, r3, #3
 800638c:	440b      	add	r3, r1
 800638e:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8006392:	7bfa      	ldrb	r2, [r7, #15]
 8006394:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006396:	7bfa      	ldrb	r2, [r7, #15]
 8006398:	6879      	ldr	r1, [r7, #4]
 800639a:	4613      	mov	r3, r2
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	4413      	add	r3, r2
 80063a0:	00db      	lsls	r3, r3, #3
 80063a2:	440b      	add	r3, r1
 80063a4:	f203 136f 	addw	r3, r3, #367	; 0x16f
 80063a8:	2200      	movs	r2, #0
 80063aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80063ac:	7bfa      	ldrb	r2, [r7, #15]
 80063ae:	6879      	ldr	r1, [r7, #4]
 80063b0:	4613      	mov	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4413      	add	r3, r2
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	440b      	add	r3, r1
 80063ba:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80063be:	2200      	movs	r2, #0
 80063c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80063c2:	7bfa      	ldrb	r2, [r7, #15]
 80063c4:	6879      	ldr	r1, [r7, #4]
 80063c6:	4613      	mov	r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	4413      	add	r3, r2
 80063cc:	00db      	lsls	r3, r3, #3
 80063ce:	440b      	add	r3, r1
 80063d0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80063d4:	2200      	movs	r2, #0
 80063d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80063d8:	7bfa      	ldrb	r2, [r7, #15]
 80063da:	6879      	ldr	r1, [r7, #4]
 80063dc:	4613      	mov	r3, r2
 80063de:	009b      	lsls	r3, r3, #2
 80063e0:	4413      	add	r3, r2
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	440b      	add	r3, r1
 80063e6:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80063ea:	2200      	movs	r2, #0
 80063ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80063ee:	7bfb      	ldrb	r3, [r7, #15]
 80063f0:	3301      	adds	r3, #1
 80063f2:	73fb      	strb	r3, [r7, #15]
 80063f4:	7bfa      	ldrb	r2, [r7, #15]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d3b5      	bcc.n	800636a <HAL_PCD_Init+0x132>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	603b      	str	r3, [r7, #0]
 8006404:	687e      	ldr	r6, [r7, #4]
 8006406:	466d      	mov	r5, sp
 8006408:	f106 0410 	add.w	r4, r6, #16
 800640c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800640e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006410:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006414:	e885 0003 	stmia.w	r5, {r0, r1}
 8006418:	1d33      	adds	r3, r6, #4
 800641a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800641c:	6838      	ldr	r0, [r7, #0]
 800641e:	f004 fbb5 	bl	800ab8c <USB_DevInit>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d005      	beq.n	8006434 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
    return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e014      	b.n	800645e <HAL_PCD_Init+0x226>
  }

  hpcd->USB_Address = 0U;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  hpcd->State = HAL_PCD_STATE_READY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	69db      	ldr	r3, [r3, #28]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d102      	bne.n	8006452 <HAL_PCD_Init+0x21a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f001 fc55 	bl	8007cfc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4618      	mov	r0, r3
 8006458:	f006 fdc1 	bl	800cfde <USB_DevDisconnect>

  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3714      	adds	r7, #20
 8006462:	46bd      	mov	sp, r7
 8006464:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006466 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b082      	sub	sp, #8
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 8006474:	2b01      	cmp	r3, #1
 8006476:	d101      	bne.n	800647c <HAL_PCD_Start+0x16>
 8006478:	2302      	movs	r3, #2
 800647a:	e012      	b.n	80064a2 <HAL_PCD_Start+0x3c>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4618      	mov	r0, r3
 800648a:	f004 fb40 	bl	800ab0e <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4618      	mov	r0, r3
 8006494:	f006 fd8c 	bl	800cfb0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3708      	adds	r7, #8
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}

080064aa <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80064aa:	b580      	push	{r7, lr}
 80064ac:	b084      	sub	sp, #16
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f006 fda6 	bl	800d008 <USB_ReadInterrupts>
 80064bc:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d003      	beq.n	80064d0 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 fb3e 	bl	8006b4a <PCD_EP_ISR_Handler>

    return;
 80064ce:	e110      	b.n	80066f2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d013      	beq.n	8006502 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064ec:	b292      	uxth	r2, r2
 80064ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f008 fcf1 	bl	800eeda <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80064f8:	2100      	movs	r1, #0
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f8fc 	bl	80066f8 <HAL_PCD_SetAddress>

    return;
 8006500:	e0f7      	b.n	80066f2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d00c      	beq.n	8006526 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006514:	b29a      	uxth	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800651e:	b292      	uxth	r2, r2
 8006520:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8006524:	e0e5      	b.n	80066f2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00c      	beq.n	800654a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006538:	b29a      	uxth	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006542:	b292      	uxth	r2, r2
 8006544:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8006548:	e0d3      	b.n	80066f2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006550:	2b00      	cmp	r3, #0
 8006552:	d034      	beq.n	80065be <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800655c:	b29a      	uxth	r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 0204 	bic.w	r2, r2, #4
 8006566:	b292      	uxth	r2, r2
 8006568:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006574:	b29a      	uxth	r2, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f022 0208 	bic.w	r2, r2, #8
 800657e:	b292      	uxth	r2, r2
 8006580:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800658a:	2b01      	cmp	r3, #1
 800658c:	d107      	bne.n	800659e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006596:	2100      	movs	r1, #0
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f008 ff4f 	bl	800f43c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f008 fcd4 	bl	800ef4c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80065ac:	b29a      	uxth	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80065b6:	b292      	uxth	r2, r2
 80065b8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80065bc:	e099      	b.n	80066f2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d027      	beq.n	8006618 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80065d0:	b29a      	uxth	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f042 0208 	orr.w	r2, r2, #8
 80065da:	b292      	uxth	r2, r2
 80065dc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065f2:	b292      	uxth	r2, r2
 80065f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006600:	b29a      	uxth	r2, r3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f042 0204 	orr.w	r2, r2, #4
 800660a:	b292      	uxth	r2, r2
 800660c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f008 fc81 	bl	800ef18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006616:	e06c      	b.n	80066f2 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800661e:	2b00      	cmp	r3, #0
 8006620:	d040      	beq.n	80066a4 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800662a:	b29a      	uxth	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006634:	b292      	uxth	r2, r2
 8006636:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8006640:	2b00      	cmp	r3, #0
 8006642:	d12b      	bne.n	800669c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800664c:	b29a      	uxth	r2, r3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0204 	orr.w	r2, r2, #4
 8006656:	b292      	uxth	r2, r2
 8006658:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006664:	b29a      	uxth	r2, r3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0208 	orr.w	r2, r2, #8
 800666e:	b292      	uxth	r2, r2
 8006670:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8006684:	b29b      	uxth	r3, r3
 8006686:	089b      	lsrs	r3, r3, #2
 8006688:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006692:	2101      	movs	r1, #1
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f008 fed1 	bl	800f43c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800669a:	e02a      	b.n	80066f2 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f008 fc3b 	bl	800ef18 <HAL_PCD_SuspendCallback>
    return;
 80066a2:	e026      	b.n	80066f2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00f      	beq.n	80066ce <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80066c0:	b292      	uxth	r2, r2
 80066c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f008 fbf9 	bl	800eebe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80066cc:	e011      	b.n	80066f2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00c      	beq.n	80066f2 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066ea:	b292      	uxth	r2, r2
 80066ec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80066f0:	bf00      	nop
  }
}
 80066f2:	3710      	adds	r7, #16
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	460b      	mov	r3, r1
 8006702:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 800670a:	2b01      	cmp	r3, #1
 800670c:	d101      	bne.n	8006712 <HAL_PCD_SetAddress+0x1a>
 800670e:	2302      	movs	r3, #2
 8006710:	e013      	b.n	800673a <HAL_PCD_SetAddress+0x42>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  hpcd->USB_Address = address;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	78fa      	ldrb	r2, [r7, #3]
 800671e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	78fa      	ldrb	r2, [r7, #3]
 8006728:	4611      	mov	r1, r2
 800672a:	4618      	mov	r0, r3
 800672c:	f006 fc2c 	bl	800cf88 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 8006738:	2300      	movs	r3, #0
}
 800673a:	4618      	mov	r0, r3
 800673c:	3708      	adds	r7, #8
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}

08006742 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006742:	b580      	push	{r7, lr}
 8006744:	b084      	sub	sp, #16
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
 800674a:	4608      	mov	r0, r1
 800674c:	4611      	mov	r1, r2
 800674e:	461a      	mov	r2, r3
 8006750:	4603      	mov	r3, r0
 8006752:	70fb      	strb	r3, [r7, #3]
 8006754:	460b      	mov	r3, r1
 8006756:	803b      	strh	r3, [r7, #0]
 8006758:	4613      	mov	r3, r2
 800675a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800675c:	2300      	movs	r3, #0
 800675e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006760:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006764:	2b00      	cmp	r3, #0
 8006766:	da0f      	bge.n	8006788 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006768:	78fb      	ldrb	r3, [r7, #3]
 800676a:	f003 0307 	and.w	r3, r3, #7
 800676e:	1c5a      	adds	r2, r3, #1
 8006770:	4613      	mov	r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	4413      	add	r3, r2
 8006776:	00db      	lsls	r3, r3, #3
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	4413      	add	r3, r2
 800677c:	3304      	adds	r3, #4
 800677e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2201      	movs	r2, #1
 8006784:	705a      	strb	r2, [r3, #1]
 8006786:	e00f      	b.n	80067a8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006788:	78fb      	ldrb	r3, [r7, #3]
 800678a:	f003 0207 	and.w	r2, r3, #7
 800678e:	4613      	mov	r3, r2
 8006790:	009b      	lsls	r3, r3, #2
 8006792:	4413      	add	r3, r2
 8006794:	00db      	lsls	r3, r3, #3
 8006796:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	4413      	add	r3, r2
 800679e:	3304      	adds	r3, #4
 80067a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2200      	movs	r2, #0
 80067a6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80067a8:	78fb      	ldrb	r3, [r7, #3]
 80067aa:	f003 0307 	and.w	r3, r3, #7
 80067ae:	b2da      	uxtb	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80067b4:	883a      	ldrh	r2, [r7, #0]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	78ba      	ldrb	r2, [r7, #2]
 80067be:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	785b      	ldrb	r3, [r3, #1]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d004      	beq.n	80067d2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	781b      	ldrb	r3, [r3, #0]
 80067cc:	b29a      	uxth	r2, r3
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80067d2:	78bb      	ldrb	r3, [r7, #2]
 80067d4:	2b02      	cmp	r3, #2
 80067d6:	d102      	bne.n	80067de <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2200      	movs	r2, #0
 80067dc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d101      	bne.n	80067ec <HAL_PCD_EP_Open+0xaa>
 80067e8:	2302      	movs	r3, #2
 80067ea:	e00e      	b.n	800680a <HAL_PCD_EP_Open+0xc8>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68f9      	ldr	r1, [r7, #12]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f004 f9e8 	bl	800abd0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return ret;
 8006808:	7afb      	ldrb	r3, [r7, #11]
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b084      	sub	sp, #16
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
 800681a:	460b      	mov	r3, r1
 800681c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800681e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006822:	2b00      	cmp	r3, #0
 8006824:	da0f      	bge.n	8006846 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006826:	78fb      	ldrb	r3, [r7, #3]
 8006828:	f003 0307 	and.w	r3, r3, #7
 800682c:	1c5a      	adds	r2, r3, #1
 800682e:	4613      	mov	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	4413      	add	r3, r2
 8006834:	00db      	lsls	r3, r3, #3
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	4413      	add	r3, r2
 800683a:	3304      	adds	r3, #4
 800683c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2201      	movs	r2, #1
 8006842:	705a      	strb	r2, [r3, #1]
 8006844:	e00f      	b.n	8006866 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006846:	78fb      	ldrb	r3, [r7, #3]
 8006848:	f003 0207 	and.w	r2, r3, #7
 800684c:	4613      	mov	r3, r2
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	00db      	lsls	r3, r3, #3
 8006854:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	4413      	add	r3, r2
 800685c:	3304      	adds	r3, #4
 800685e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2200      	movs	r2, #0
 8006864:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006866:	78fb      	ldrb	r3, [r7, #3]
 8006868:	f003 0307 	and.w	r3, r3, #7
 800686c:	b2da      	uxtb	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 8006878:	2b01      	cmp	r3, #1
 800687a:	d101      	bne.n	8006880 <HAL_PCD_EP_Close+0x6e>
 800687c:	2302      	movs	r3, #2
 800687e:	e00e      	b.n	800689e <HAL_PCD_EP_Close+0x8c>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68f9      	ldr	r1, [r7, #12]
 800688e:	4618      	mov	r0, r3
 8006890:	f004 fd58 	bl	800b344 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  return HAL_OK;
 800689c:	2300      	movs	r3, #0
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3710      	adds	r7, #16
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}

080068a6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80068a6:	b580      	push	{r7, lr}
 80068a8:	b086      	sub	sp, #24
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	60f8      	str	r0, [r7, #12]
 80068ae:	607a      	str	r2, [r7, #4]
 80068b0:	603b      	str	r3, [r7, #0]
 80068b2:	460b      	mov	r3, r1
 80068b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80068b6:	7afb      	ldrb	r3, [r7, #11]
 80068b8:	f003 0207 	and.w	r2, r3, #7
 80068bc:	4613      	mov	r3, r2
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	4413      	add	r3, r2
 80068c2:	00db      	lsls	r3, r3, #3
 80068c4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	4413      	add	r3, r2
 80068cc:	3304      	adds	r3, #4
 80068ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	683a      	ldr	r2, [r7, #0]
 80068da:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	2200      	movs	r2, #0
 80068e0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	2200      	movs	r2, #0
 80068e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80068e8:	7afb      	ldrb	r3, [r7, #11]
 80068ea:	f003 0307 	and.w	r3, r3, #7
 80068ee:	b2da      	uxtb	r2, r3
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80068f4:	7afb      	ldrb	r3, [r7, #11]
 80068f6:	f003 0307 	and.w	r3, r3, #7
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d106      	bne.n	800690c <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	6979      	ldr	r1, [r7, #20]
 8006904:	4618      	mov	r0, r3
 8006906:	f004 ff0a 	bl	800b71e <USB_EPStartXfer>
 800690a:	e005      	b.n	8006918 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	6979      	ldr	r1, [r7, #20]
 8006912:	4618      	mov	r0, r3
 8006914:	f004 ff03 	bl	800b71e <USB_EPStartXfer>
  }

  return HAL_OK;
 8006918:	2300      	movs	r3, #0
}
 800691a:	4618      	mov	r0, r3
 800691c:	3718      	adds	r7, #24
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}

08006922 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
 800692a:	460b      	mov	r3, r1
 800692c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800692e:	78fb      	ldrb	r3, [r7, #3]
 8006930:	f003 0207 	and.w	r2, r3, #7
 8006934:	6879      	ldr	r1, [r7, #4]
 8006936:	4613      	mov	r3, r2
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	4413      	add	r3, r2
 800693c:	00db      	lsls	r3, r3, #3
 800693e:	440b      	add	r3, r1
 8006940:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8006944:	681b      	ldr	r3, [r3, #0]
}
 8006946:	4618      	mov	r0, r3
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006952:	b580      	push	{r7, lr}
 8006954:	b086      	sub	sp, #24
 8006956:	af00      	add	r7, sp, #0
 8006958:	60f8      	str	r0, [r7, #12]
 800695a:	607a      	str	r2, [r7, #4]
 800695c:	603b      	str	r3, [r7, #0]
 800695e:	460b      	mov	r3, r1
 8006960:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006962:	7afb      	ldrb	r3, [r7, #11]
 8006964:	f003 0307 	and.w	r3, r3, #7
 8006968:	1c5a      	adds	r2, r3, #1
 800696a:	4613      	mov	r3, r2
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	4413      	add	r3, r2
 8006970:	00db      	lsls	r3, r3, #3
 8006972:	68fa      	ldr	r2, [r7, #12]
 8006974:	4413      	add	r3, r2
 8006976:	3304      	adds	r3, #4
 8006978:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	683a      	ldr	r2, [r7, #0]
 8006984:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	2200      	movs	r2, #0
 8006998:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	2201      	movs	r2, #1
 800699e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80069a0:	7afb      	ldrb	r3, [r7, #11]
 80069a2:	f003 0307 	and.w	r3, r3, #7
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80069ac:	7afb      	ldrb	r3, [r7, #11]
 80069ae:	f003 0307 	and.w	r3, r3, #7
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d106      	bne.n	80069c4 <HAL_PCD_EP_Transmit+0x72>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	6979      	ldr	r1, [r7, #20]
 80069bc:	4618      	mov	r0, r3
 80069be:	f004 feae 	bl	800b71e <USB_EPStartXfer>
 80069c2:	e005      	b.n	80069d0 <HAL_PCD_EP_Transmit+0x7e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6979      	ldr	r1, [r7, #20]
 80069ca:	4618      	mov	r0, r3
 80069cc:	f004 fea7 	bl	800b71e <USB_EPStartXfer>
  }

  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3718      	adds	r7, #24
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}

080069da <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80069da:	b580      	push	{r7, lr}
 80069dc:	b084      	sub	sp, #16
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
 80069e2:	460b      	mov	r3, r1
 80069e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80069e6:	78fb      	ldrb	r3, [r7, #3]
 80069e8:	f003 0207 	and.w	r2, r3, #7
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d901      	bls.n	80069f8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e04e      	b.n	8006a96 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80069f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	da0f      	bge.n	8006a20 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a00:	78fb      	ldrb	r3, [r7, #3]
 8006a02:	f003 0307 	and.w	r3, r3, #7
 8006a06:	1c5a      	adds	r2, r3, #1
 8006a08:	4613      	mov	r3, r2
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	4413      	add	r3, r2
 8006a0e:	00db      	lsls	r3, r3, #3
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	4413      	add	r3, r2
 8006a14:	3304      	adds	r3, #4
 8006a16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	705a      	strb	r2, [r3, #1]
 8006a1e:	e00d      	b.n	8006a3c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006a20:	78fa      	ldrb	r2, [r7, #3]
 8006a22:	4613      	mov	r3, r2
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4413      	add	r3, r2
 8006a28:	00db      	lsls	r3, r3, #3
 8006a2a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	4413      	add	r3, r2
 8006a32:	3304      	adds	r3, #4
 8006a34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a42:	78fb      	ldrb	r3, [r7, #3]
 8006a44:	f003 0307 	and.w	r3, r3, #7
 8006a48:	b2da      	uxtb	r2, r3
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d101      	bne.n	8006a5c <HAL_PCD_EP_SetStall+0x82>
 8006a58:	2302      	movs	r3, #2
 8006a5a:	e01c      	b.n	8006a96 <HAL_PCD_EP_SetStall+0xbc>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	68f9      	ldr	r1, [r7, #12]
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f006 f98d 	bl	800cd8a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006a70:	78fb      	ldrb	r3, [r7, #3]
 8006a72:	f003 0307 	and.w	r3, r3, #7
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d108      	bne.n	8006a8c <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 8006a84:	4619      	mov	r1, r3
 8006a86:	4610      	mov	r0, r2
 8006a88:	f006 face 	bl	800d028 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}

08006a9e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006a9e:	b580      	push	{r7, lr}
 8006aa0:	b084      	sub	sp, #16
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006aaa:	78fb      	ldrb	r3, [r7, #3]
 8006aac:	f003 020f 	and.w	r2, r3, #15
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d901      	bls.n	8006abc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e042      	b.n	8006b42 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006abc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	da0f      	bge.n	8006ae4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ac4:	78fb      	ldrb	r3, [r7, #3]
 8006ac6:	f003 0307 	and.w	r3, r3, #7
 8006aca:	1c5a      	adds	r2, r3, #1
 8006acc:	4613      	mov	r3, r2
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	4413      	add	r3, r2
 8006ad2:	00db      	lsls	r3, r3, #3
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	3304      	adds	r3, #4
 8006ada:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	705a      	strb	r2, [r3, #1]
 8006ae2:	e00f      	b.n	8006b04 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ae4:	78fb      	ldrb	r3, [r7, #3]
 8006ae6:	f003 0207 	and.w	r2, r3, #7
 8006aea:	4613      	mov	r3, r2
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	4413      	add	r3, r2
 8006af0:	00db      	lsls	r3, r3, #3
 8006af2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	4413      	add	r3, r2
 8006afa:	3304      	adds	r3, #4
 8006afc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2200      	movs	r2, #0
 8006b02:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b0a:	78fb      	ldrb	r3, [r7, #3]
 8006b0c:	f003 0307 	and.w	r3, r3, #7
 8006b10:	b2da      	uxtb	r2, r3
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d101      	bne.n	8006b24 <HAL_PCD_EP_ClrStall+0x86>
 8006b20:	2302      	movs	r3, #2
 8006b22:	e00e      	b.n	8006b42 <HAL_PCD_EP_ClrStall+0xa4>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	68f9      	ldr	r1, [r7, #12]
 8006b32:	4618      	mov	r0, r3
 8006b34:	f006 f97a 	bl	800ce2c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3710      	adds	r7, #16
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b096      	sub	sp, #88	; 0x58
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006b52:	e3a9      	b.n	80072a8 <PCD_EP_ISR_Handler+0x75e>
  {
    wIstr = hpcd->Instance->ISTR;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006b5c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006b60:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	f003 030f 	and.w	r3, r3, #15
 8006b6a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 8006b6e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f040 8169 	bne.w	8006e4a <PCD_EP_ISR_Handler+0x300>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006b78:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006b7c:	f003 0310 	and.w	r3, r3, #16
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d150      	bne.n	8006c26 <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	881b      	ldrh	r3, [r3, #0]
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b94:	81fb      	strh	r3, [r7, #14]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	89fb      	ldrh	r3, [r7, #14]
 8006b9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ba0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	332c      	adds	r3, #44	; 0x2c
 8006bac:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	461a      	mov	r2, r3
 8006bba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	00db      	lsls	r3, r3, #3
 8006bc0:	4413      	add	r3, r2
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	6812      	ldr	r2, [r2, #0]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006bcc:	881b      	ldrh	r3, [r3, #0]
 8006bce:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006bd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bd4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006bd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bd8:	695a      	ldr	r2, [r3, #20]
 8006bda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bdc:	69db      	ldr	r3, [r3, #28]
 8006bde:	441a      	add	r2, r3
 8006be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006be2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006be4:	2100      	movs	r1, #0
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f008 f94f 	bl	800ee8a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	f000 8357 	beq.w	80072a8 <PCD_EP_ISR_Handler+0x75e>
 8006bfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bfc:	699b      	ldr	r3, [r3, #24]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f040 8352 	bne.w	80072a8 <PCD_EP_ISR_Handler+0x75e>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006c10:	b2da      	uxtb	r2, r3
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	b292      	uxth	r2, r2
 8006c18:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006c24:	e340      	b.n	80072a8 <PCD_EP_ISR_Handler+0x75e>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8006c2c:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	881b      	ldrh	r3, [r3, #0]
 8006c34:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006c38:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006c3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d032      	beq.n	8006caa <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	461a      	mov	r2, r3
 8006c50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	00db      	lsls	r3, r3, #3
 8006c56:	4413      	add	r3, r2
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	6812      	ldr	r2, [r2, #0]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006c62:	881b      	ldrh	r3, [r3, #0]
 8006c64:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006c68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c6a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6818      	ldr	r0, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f503 712d 	add.w	r1, r3, #692	; 0x2b4
 8006c76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c78:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006c7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c7c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	f006 fa20 	bl	800d0c4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	881b      	ldrh	r3, [r3, #0]
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006c90:	4013      	ands	r3, r2
 8006c92:	823b      	strh	r3, [r7, #16]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	8a3a      	ldrh	r2, [r7, #16]
 8006c9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c9e:	b292      	uxth	r2, r2
 8006ca0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f008 f8c4 	bl	800ee30 <HAL_PCD_SetupStageCallback>
 8006ca8:	e2fe      	b.n	80072a8 <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006caa:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f280 82fa 	bge.w	80072a8 <PCD_EP_ISR_Handler+0x75e>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	881b      	ldrh	r3, [r3, #0]
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	83fb      	strh	r3, [r7, #30]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	8bfa      	ldrh	r2, [r7, #30]
 8006cca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006cce:	b292      	uxth	r2, r2
 8006cd0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	461a      	mov	r2, r3
 8006cde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	00db      	lsls	r3, r3, #3
 8006ce4:	4413      	add	r3, r2
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	6812      	ldr	r2, [r2, #0]
 8006cea:	4413      	add	r3, r2
 8006cec:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006cf0:	881b      	ldrh	r3, [r3, #0]
 8006cf2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006cf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cf8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006cfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cfc:	69db      	ldr	r3, [r3, #28]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d019      	beq.n	8006d36 <PCD_EP_ISR_Handler+0x1ec>
 8006d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d04:	695b      	ldr	r3, [r3, #20]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d015      	beq.n	8006d36 <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6818      	ldr	r0, [r3, #0]
 8006d0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d10:	6959      	ldr	r1, [r3, #20]
 8006d12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d14:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006d16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d18:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	f006 f9d2 	bl	800d0c4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006d20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d22:	695a      	ldr	r2, [r3, #20]
 8006d24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d26:	69db      	ldr	r3, [r3, #28]
 8006d28:	441a      	add	r2, r3
 8006d2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d2c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006d2e:	2100      	movs	r1, #0
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f008 f88f 	bl	800ee54 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	881b      	ldrh	r3, [r3, #0]
 8006d3c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006d40:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006d44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f040 82ad 	bne.w	80072a8 <PCD_EP_ISR_Handler+0x75e>
 8006d4e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006d52:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006d56:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006d5a:	f000 82a5 	beq.w	80072a8 <PCD_EP_ISR_Handler+0x75e>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	61bb      	str	r3, [r7, #24]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	461a      	mov	r2, r3
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	4413      	add	r3, r2
 8006d74:	61bb      	str	r3, [r7, #24]
 8006d76:	69bb      	ldr	r3, [r7, #24]
 8006d78:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006d7c:	617b      	str	r3, [r7, #20]
 8006d7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	2b3e      	cmp	r3, #62	; 0x3e
 8006d84:	d918      	bls.n	8006db8 <PCD_EP_ISR_Handler+0x26e>
 8006d86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	095b      	lsrs	r3, r3, #5
 8006d8c:	647b      	str	r3, [r7, #68]	; 0x44
 8006d8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	f003 031f 	and.w	r3, r3, #31
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d102      	bne.n	8006da0 <PCD_EP_ISR_Handler+0x256>
 8006d9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	647b      	str	r3, [r7, #68]	; 0x44
 8006da0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	029b      	lsls	r3, r3, #10
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006db0:	b29a      	uxth	r2, r3
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	801a      	strh	r2, [r3, #0]
 8006db6:	e029      	b.n	8006e0c <PCD_EP_ISR_Handler+0x2c2>
 8006db8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dba:	691b      	ldr	r3, [r3, #16]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d112      	bne.n	8006de6 <PCD_EP_ISR_Handler+0x29c>
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	881b      	ldrh	r3, [r3, #0]
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	801a      	strh	r2, [r3, #0]
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	881b      	ldrh	r3, [r3, #0]
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dde:	b29a      	uxth	r2, r3
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	801a      	strh	r2, [r3, #0]
 8006de4:	e012      	b.n	8006e0c <PCD_EP_ISR_Handler+0x2c2>
 8006de6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	085b      	lsrs	r3, r3, #1
 8006dec:	647b      	str	r3, [r7, #68]	; 0x44
 8006dee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006df0:	691b      	ldr	r3, [r3, #16]
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d002      	beq.n	8006e00 <PCD_EP_ISR_Handler+0x2b6>
 8006dfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	647b      	str	r3, [r7, #68]	; 0x44
 8006e00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	029b      	lsls	r3, r3, #10
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	881b      	ldrh	r3, [r3, #0]
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e1c:	827b      	strh	r3, [r7, #18]
 8006e1e:	8a7b      	ldrh	r3, [r7, #18]
 8006e20:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006e24:	827b      	strh	r3, [r7, #18]
 8006e26:	8a7b      	ldrh	r3, [r7, #18]
 8006e28:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006e2c:	827b      	strh	r3, [r7, #18]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	8a7b      	ldrh	r3, [r7, #18]
 8006e34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	8013      	strh	r3, [r2, #0]
 8006e48:	e22e      	b.n	80072a8 <PCD_EP_ISR_Handler+0x75e>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	461a      	mov	r2, r3
 8006e50:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	4413      	add	r3, r2
 8006e58:	881b      	ldrh	r3, [r3, #0]
 8006e5a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006e5e:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f280 80f7 	bge.w	8007056 <PCD_EP_ISR_Handler+0x50c>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4413      	add	r3, r2
 8006e76:	881b      	ldrh	r3, [r3, #0]
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006e7e:	4013      	ands	r3, r2
 8006e80:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	461a      	mov	r2, r3
 8006e8a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	4413      	add	r3, r2
 8006e92:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8006e96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006e9a:	b292      	uxth	r2, r2
 8006e9c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006e9e:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	00db      	lsls	r3, r3, #3
 8006eaa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	4413      	add	r3, r2
 8006eb2:	3304      	adds	r3, #4
 8006eb4:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006eb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006eb8:	7b1b      	ldrb	r3, [r3, #12]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d123      	bne.n	8006f06 <PCD_EP_ISR_Handler+0x3bc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	461a      	mov	r2, r3
 8006eca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	00db      	lsls	r3, r3, #3
 8006ed0:	4413      	add	r3, r2
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	6812      	ldr	r2, [r2, #0]
 8006ed6:	4413      	add	r3, r2
 8006ed8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006edc:	881b      	ldrh	r3, [r3, #0]
 8006ede:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ee2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 8006ee6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f000 808e 	beq.w	800700c <PCD_EP_ISR_Handler+0x4c2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6818      	ldr	r0, [r3, #0]
 8006ef4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ef6:	6959      	ldr	r1, [r3, #20]
 8006ef8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006efa:	88da      	ldrh	r2, [r3, #6]
 8006efc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006f00:	f006 f8e0 	bl	800d0c4 <USB_ReadPMA>
 8006f04:	e082      	b.n	800700c <PCD_EP_ISR_Handler+0x4c2>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006f06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f08:	78db      	ldrb	r3, [r3, #3]
 8006f0a:	2b02      	cmp	r3, #2
 8006f0c:	d10a      	bne.n	8006f24 <PCD_EP_ISR_Handler+0x3da>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006f0e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006f12:	461a      	mov	r2, r3
 8006f14:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 f9d4 	bl	80072c4 <HAL_PCD_EP_DB_Receive>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8006f22:	e073      	b.n	800700c <PCD_EP_ISR_Handler+0x4c2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	461a      	mov	r2, r3
 8006f2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4413      	add	r3, r2
 8006f32:	881b      	ldrh	r3, [r3, #0]
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f3e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	461a      	mov	r2, r3
 8006f48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	441a      	add	r2, r3
 8006f50:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006f54:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f58:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f60:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	4413      	add	r3, r2
 8006f76:	881b      	ldrh	r3, [r3, #0]
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d022      	beq.n	8006fc8 <PCD_EP_ISR_Handler+0x47e>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	00db      	lsls	r3, r3, #3
 8006f94:	4413      	add	r3, r2
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	6812      	ldr	r2, [r2, #0]
 8006f9a:	4413      	add	r3, r2
 8006f9c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006fa0:	881b      	ldrh	r3, [r3, #0]
 8006fa2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fa6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 8006faa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d02c      	beq.n	800700c <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6818      	ldr	r0, [r3, #0]
 8006fb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fb8:	6959      	ldr	r1, [r3, #20]
 8006fba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fbc:	891a      	ldrh	r2, [r3, #8]
 8006fbe:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006fc2:	f006 f87f 	bl	800d0c4 <USB_ReadPMA>
 8006fc6:	e021      	b.n	800700c <PCD_EP_ISR_Handler+0x4c2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	00db      	lsls	r3, r3, #3
 8006fda:	4413      	add	r3, r2
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	6812      	ldr	r2, [r2, #0]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006fe6:	881b      	ldrh	r3, [r3, #0]
 8006fe8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fec:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 8006ff0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d009      	beq.n	800700c <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6818      	ldr	r0, [r3, #0]
 8006ffc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ffe:	6959      	ldr	r1, [r3, #20]
 8007000:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007002:	895a      	ldrh	r2, [r3, #10]
 8007004:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007008:	f006 f85c 	bl	800d0c4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800700c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800700e:	69da      	ldr	r2, [r3, #28]
 8007010:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007014:	441a      	add	r2, r3
 8007016:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007018:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800701a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800701c:	695a      	ldr	r2, [r3, #20]
 800701e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007022:	441a      	add	r2, r3
 8007024:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007026:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007028:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800702a:	699b      	ldr	r3, [r3, #24]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d005      	beq.n	800703c <PCD_EP_ISR_Handler+0x4f2>
 8007030:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8007034:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007036:	691b      	ldr	r3, [r3, #16]
 8007038:	429a      	cmp	r2, r3
 800703a:	d206      	bcs.n	800704a <PCD_EP_ISR_Handler+0x500>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800703c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	4619      	mov	r1, r3
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f007 ff06 	bl	800ee54 <HAL_PCD_DataOutStageCallback>
 8007048:	e005      	b.n	8007056 <PCD_EP_ISR_Handler+0x50c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007050:	4618      	mov	r0, r3
 8007052:	f004 fb64 	bl	800b71e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007056:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800705a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800705e:	2b00      	cmp	r3, #0
 8007060:	f000 8122 	beq.w	80072a8 <PCD_EP_ISR_Handler+0x75e>
      {
        ep = &hpcd->IN_ep[epindex];
 8007064:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8007068:	1c5a      	adds	r2, r3, #1
 800706a:	4613      	mov	r3, r2
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	4413      	add	r3, r2
 8007070:	00db      	lsls	r3, r3, #3
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	4413      	add	r3, r2
 8007076:	3304      	adds	r3, #4
 8007078:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	461a      	mov	r2, r3
 8007080:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	4413      	add	r3, r2
 8007088:	881b      	ldrh	r3, [r3, #0]
 800708a:	b29b      	uxth	r3, r3
 800708c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8007090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007094:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	461a      	mov	r2, r3
 800709e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	441a      	add	r2, r3
 80070a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80070aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80070b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070b8:	78db      	ldrb	r3, [r3, #3]
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	f040 80a2 	bne.w	8007204 <PCD_EP_ISR_Handler+0x6ba>
        {
          ep->xfer_len = 0U;
 80070c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070c2:	2200      	movs	r2, #0
 80070c4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80070c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070c8:	7b1b      	ldrb	r3, [r3, #12]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f000 8093 	beq.w	80071f6 <PCD_EP_ISR_Handler+0x6ac>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80070d0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80070d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d046      	beq.n	800716a <PCD_EP_ISR_Handler+0x620>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80070dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070de:	785b      	ldrb	r3, [r3, #1]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d126      	bne.n	8007132 <PCD_EP_ISR_Handler+0x5e8>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	627b      	str	r3, [r7, #36]	; 0x24
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	461a      	mov	r2, r3
 80070f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f8:	4413      	add	r3, r2
 80070fa:	627b      	str	r3, [r7, #36]	; 0x24
 80070fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	00da      	lsls	r2, r3, #3
 8007102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007104:	4413      	add	r3, r2
 8007106:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800710a:	623b      	str	r3, [r7, #32]
 800710c:	6a3b      	ldr	r3, [r7, #32]
 800710e:	881b      	ldrh	r3, [r3, #0]
 8007110:	b29b      	uxth	r3, r3
 8007112:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007116:	b29a      	uxth	r2, r3
 8007118:	6a3b      	ldr	r3, [r7, #32]
 800711a:	801a      	strh	r2, [r3, #0]
 800711c:	6a3b      	ldr	r3, [r7, #32]
 800711e:	881b      	ldrh	r3, [r3, #0]
 8007120:	b29b      	uxth	r3, r3
 8007122:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007126:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800712a:	b29a      	uxth	r2, r3
 800712c:	6a3b      	ldr	r3, [r7, #32]
 800712e:	801a      	strh	r2, [r3, #0]
 8007130:	e061      	b.n	80071f6 <PCD_EP_ISR_Handler+0x6ac>
 8007132:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007134:	785b      	ldrb	r3, [r3, #1]
 8007136:	2b01      	cmp	r3, #1
 8007138:	d15d      	bne.n	80071f6 <PCD_EP_ISR_Handler+0x6ac>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007148:	b29b      	uxth	r3, r3
 800714a:	461a      	mov	r2, r3
 800714c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800714e:	4413      	add	r3, r2
 8007150:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007152:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007154:	781b      	ldrb	r3, [r3, #0]
 8007156:	00da      	lsls	r2, r3, #3
 8007158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800715a:	4413      	add	r3, r2
 800715c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007160:	62bb      	str	r3, [r7, #40]	; 0x28
 8007162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007164:	2200      	movs	r2, #0
 8007166:	801a      	strh	r2, [r3, #0]
 8007168:	e045      	b.n	80071f6 <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007170:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007172:	785b      	ldrb	r3, [r3, #1]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d126      	bne.n	80071c6 <PCD_EP_ISR_Handler+0x67c>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	637b      	str	r3, [r7, #52]	; 0x34
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007186:	b29b      	uxth	r3, r3
 8007188:	461a      	mov	r2, r3
 800718a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800718c:	4413      	add	r3, r2
 800718e:	637b      	str	r3, [r7, #52]	; 0x34
 8007190:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	00da      	lsls	r2, r3, #3
 8007196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007198:	4413      	add	r3, r2
 800719a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800719e:	633b      	str	r3, [r7, #48]	; 0x30
 80071a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a2:	881b      	ldrh	r3, [r3, #0]
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80071aa:	b29a      	uxth	r2, r3
 80071ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ae:	801a      	strh	r2, [r3, #0]
 80071b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b2:	881b      	ldrh	r3, [r3, #0]
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071be:	b29a      	uxth	r2, r3
 80071c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c2:	801a      	strh	r2, [r3, #0]
 80071c4:	e017      	b.n	80071f6 <PCD_EP_ISR_Handler+0x6ac>
 80071c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071c8:	785b      	ldrb	r3, [r3, #1]
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d113      	bne.n	80071f6 <PCD_EP_ISR_Handler+0x6ac>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	461a      	mov	r2, r3
 80071da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071dc:	4413      	add	r3, r2
 80071de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071e2:	781b      	ldrb	r3, [r3, #0]
 80071e4:	00da      	lsls	r2, r3, #3
 80071e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071e8:	4413      	add	r3, r2
 80071ea:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80071ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80071f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f2:	2200      	movs	r2, #0
 80071f4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80071f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071f8:	781b      	ldrb	r3, [r3, #0]
 80071fa:	4619      	mov	r1, r3
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f007 fe44 	bl	800ee8a <HAL_PCD_DataInStageCallback>
 8007202:	e051      	b.n	80072a8 <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007204:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8007208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800720c:	2b00      	cmp	r3, #0
 800720e:	d144      	bne.n	800729a <PCD_EP_ISR_Handler+0x750>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007218:	b29b      	uxth	r3, r3
 800721a:	461a      	mov	r2, r3
 800721c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	00db      	lsls	r3, r3, #3
 8007222:	4413      	add	r3, r2
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	6812      	ldr	r2, [r2, #0]
 8007228:	4413      	add	r3, r2
 800722a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800722e:	881b      	ldrh	r3, [r3, #0]
 8007230:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007234:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8007238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800723a:	699a      	ldr	r2, [r3, #24]
 800723c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007240:	429a      	cmp	r2, r3
 8007242:	d907      	bls.n	8007254 <PCD_EP_ISR_Handler+0x70a>
            {
              ep->xfer_len -= TxPctSize;
 8007244:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007246:	699a      	ldr	r2, [r3, #24]
 8007248:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800724c:	1ad2      	subs	r2, r2, r3
 800724e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007250:	619a      	str	r2, [r3, #24]
 8007252:	e002      	b.n	800725a <PCD_EP_ISR_Handler+0x710>
            }
            else
            {
              ep->xfer_len = 0U;
 8007254:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007256:	2200      	movs	r2, #0
 8007258:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800725a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d106      	bne.n	8007270 <PCD_EP_ISR_Handler+0x726>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007262:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	4619      	mov	r1, r3
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f007 fe0e 	bl	800ee8a <HAL_PCD_DataInStageCallback>
 800726e:	e01b      	b.n	80072a8 <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8007270:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007272:	695a      	ldr	r2, [r3, #20]
 8007274:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007278:	441a      	add	r2, r3
 800727a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800727c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800727e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007280:	69da      	ldr	r2, [r3, #28]
 8007282:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007286:	441a      	add	r2, r3
 8007288:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800728a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007292:	4618      	mov	r0, r3
 8007294:	f004 fa43 	bl	800b71e <USB_EPStartXfer>
 8007298:	e006      	b.n	80072a8 <PCD_EP_ISR_Handler+0x75e>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800729a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800729e:	461a      	mov	r2, r3
 80072a0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 f917 	bl	80074d6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	b21b      	sxth	r3, r3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f6ff ac4d 	blt.w	8006b54 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3758      	adds	r7, #88	; 0x58
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b088      	sub	sp, #32
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	4613      	mov	r3, r2
 80072d0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80072d2:	88fb      	ldrh	r3, [r7, #6]
 80072d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d07c      	beq.n	80073d6 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	461a      	mov	r2, r3
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	00db      	lsls	r3, r3, #3
 80072ee:	4413      	add	r3, r2
 80072f0:	68fa      	ldr	r2, [r7, #12]
 80072f2:	6812      	ldr	r2, [r2, #0]
 80072f4:	4413      	add	r3, r2
 80072f6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80072fa:	881b      	ldrh	r3, [r3, #0]
 80072fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007300:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	699a      	ldr	r2, [r3, #24]
 8007306:	8b7b      	ldrh	r3, [r7, #26]
 8007308:	429a      	cmp	r2, r3
 800730a:	d306      	bcc.n	800731a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	699a      	ldr	r2, [r3, #24]
 8007310:	8b7b      	ldrh	r3, [r7, #26]
 8007312:	1ad2      	subs	r2, r2, r3
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	619a      	str	r2, [r3, #24]
 8007318:	e002      	b.n	8007320 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	2200      	movs	r2, #0
 800731e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	699b      	ldr	r3, [r3, #24]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d123      	bne.n	8007370 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	461a      	mov	r2, r3
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	4413      	add	r3, r2
 8007336:	881b      	ldrh	r3, [r3, #0]
 8007338:	b29b      	uxth	r3, r3
 800733a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800733e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007342:	833b      	strh	r3, [r7, #24]
 8007344:	8b3b      	ldrh	r3, [r7, #24]
 8007346:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800734a:	833b      	strh	r3, [r7, #24]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	461a      	mov	r2, r3
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	441a      	add	r2, r3
 800735a:	8b3b      	ldrh	r3, [r7, #24]
 800735c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007360:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007364:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800736c:	b29b      	uxth	r3, r3
 800736e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007370:	88fb      	ldrh	r3, [r7, #6]
 8007372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007376:	2b00      	cmp	r3, #0
 8007378:	d01f      	beq.n	80073ba <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	461a      	mov	r2, r3
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	009b      	lsls	r3, r3, #2
 8007386:	4413      	add	r3, r2
 8007388:	881b      	ldrh	r3, [r3, #0]
 800738a:	b29b      	uxth	r3, r3
 800738c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007390:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007394:	82fb      	strh	r3, [r7, #22]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	461a      	mov	r2, r3
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	441a      	add	r2, r3
 80073a4:	8afb      	ldrh	r3, [r7, #22]
 80073a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073b2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80073ba:	8b7b      	ldrh	r3, [r7, #26]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f000 8085 	beq.w	80074cc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6818      	ldr	r0, [r3, #0]
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	6959      	ldr	r1, [r3, #20]
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	891a      	ldrh	r2, [r3, #8]
 80073ce:	8b7b      	ldrh	r3, [r7, #26]
 80073d0:	f005 fe78 	bl	800d0c4 <USB_ReadPMA>
 80073d4:	e07a      	b.n	80074cc <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073de:	b29b      	uxth	r3, r3
 80073e0:	461a      	mov	r2, r3
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	00db      	lsls	r3, r3, #3
 80073e8:	4413      	add	r3, r2
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	6812      	ldr	r2, [r2, #0]
 80073ee:	4413      	add	r3, r2
 80073f0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80073f4:	881b      	ldrh	r3, [r3, #0]
 80073f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073fa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	699a      	ldr	r2, [r3, #24]
 8007400:	8b7b      	ldrh	r3, [r7, #26]
 8007402:	429a      	cmp	r2, r3
 8007404:	d306      	bcc.n	8007414 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	699a      	ldr	r2, [r3, #24]
 800740a:	8b7b      	ldrh	r3, [r7, #26]
 800740c:	1ad2      	subs	r2, r2, r3
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	619a      	str	r2, [r3, #24]
 8007412:	e002      	b.n	800741a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	2200      	movs	r2, #0
 8007418:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	699b      	ldr	r3, [r3, #24]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d123      	bne.n	800746a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	461a      	mov	r2, r3
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	4413      	add	r3, r2
 8007430:	881b      	ldrh	r3, [r3, #0]
 8007432:	b29b      	uxth	r3, r3
 8007434:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800743c:	83fb      	strh	r3, [r7, #30]
 800743e:	8bfb      	ldrh	r3, [r7, #30]
 8007440:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007444:	83fb      	strh	r3, [r7, #30]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	009b      	lsls	r3, r3, #2
 8007452:	441a      	add	r2, r3
 8007454:	8bfb      	ldrh	r3, [r7, #30]
 8007456:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800745a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800745e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007466:	b29b      	uxth	r3, r3
 8007468:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800746a:	88fb      	ldrh	r3, [r7, #6]
 800746c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007470:	2b00      	cmp	r3, #0
 8007472:	d11f      	bne.n	80074b4 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	461a      	mov	r2, r3
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	781b      	ldrb	r3, [r3, #0]
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	4413      	add	r3, r2
 8007482:	881b      	ldrh	r3, [r3, #0]
 8007484:	b29b      	uxth	r3, r3
 8007486:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800748a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800748e:	83bb      	strh	r3, [r7, #28]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	461a      	mov	r2, r3
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	009b      	lsls	r3, r3, #2
 800749c:	441a      	add	r2, r3
 800749e:	8bbb      	ldrh	r3, [r7, #28]
 80074a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074ac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80074b4:	8b7b      	ldrh	r3, [r7, #26]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d008      	beq.n	80074cc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6818      	ldr	r0, [r3, #0]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	6959      	ldr	r1, [r3, #20]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	895a      	ldrh	r2, [r3, #10]
 80074c6:	8b7b      	ldrh	r3, [r7, #26]
 80074c8:	f005 fdfc 	bl	800d0c4 <USB_ReadPMA>
    }
  }

  return count;
 80074cc:	8b7b      	ldrh	r3, [r7, #26]
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3720      	adds	r7, #32
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b0a2      	sub	sp, #136	; 0x88
 80074da:	af00      	add	r7, sp, #0
 80074dc:	60f8      	str	r0, [r7, #12]
 80074de:	60b9      	str	r1, [r7, #8]
 80074e0:	4613      	mov	r3, r2
 80074e2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80074e4:	88fb      	ldrh	r3, [r7, #6]
 80074e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	f000 81c5 	beq.w	800787a <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	461a      	mov	r2, r3
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	781b      	ldrb	r3, [r3, #0]
 8007500:	00db      	lsls	r3, r3, #3
 8007502:	4413      	add	r3, r2
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	6812      	ldr	r2, [r2, #0]
 8007508:	4413      	add	r3, r2
 800750a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800750e:	881b      	ldrh	r3, [r3, #0]
 8007510:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007514:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxPctSize)
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	699a      	ldr	r2, [r3, #24]
 800751c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007520:	429a      	cmp	r2, r3
 8007522:	d907      	bls.n	8007534 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	699a      	ldr	r2, [r3, #24]
 8007528:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800752c:	1ad2      	subs	r2, r2, r3
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	619a      	str	r2, [r3, #24]
 8007532:	e002      	b.n	800753a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	2200      	movs	r2, #0
 8007538:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	2b00      	cmp	r3, #0
 8007540:	f040 80b9 	bne.w	80076b6 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	785b      	ldrb	r3, [r3, #1]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d126      	bne.n	800759a <HAL_PCD_EP_DB_Transmit+0xc4>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	62bb      	str	r3, [r7, #40]	; 0x28
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800755a:	b29b      	uxth	r3, r3
 800755c:	461a      	mov	r2, r3
 800755e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007560:	4413      	add	r3, r2
 8007562:	62bb      	str	r3, [r7, #40]	; 0x28
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	00da      	lsls	r2, r3, #3
 800756a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800756c:	4413      	add	r3, r2
 800756e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007572:	627b      	str	r3, [r7, #36]	; 0x24
 8007574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007576:	881b      	ldrh	r3, [r3, #0]
 8007578:	b29b      	uxth	r3, r3
 800757a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800757e:	b29a      	uxth	r2, r3
 8007580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007582:	801a      	strh	r2, [r3, #0]
 8007584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007586:	881b      	ldrh	r3, [r3, #0]
 8007588:	b29b      	uxth	r3, r3
 800758a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800758e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007592:	b29a      	uxth	r2, r3
 8007594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007596:	801a      	strh	r2, [r3, #0]
 8007598:	e01a      	b.n	80075d0 <HAL_PCD_EP_DB_Transmit+0xfa>
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	785b      	ldrb	r3, [r3, #1]
 800759e:	2b01      	cmp	r3, #1
 80075a0:	d116      	bne.n	80075d0 <HAL_PCD_EP_DB_Transmit+0xfa>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	633b      	str	r3, [r7, #48]	; 0x30
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	461a      	mov	r2, r3
 80075b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075b6:	4413      	add	r3, r2
 80075b8:	633b      	str	r3, [r7, #48]	; 0x30
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	00da      	lsls	r2, r3, #3
 80075c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075c2:	4413      	add	r3, r2
 80075c4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80075c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80075ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075cc:	2200      	movs	r2, #0
 80075ce:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	623b      	str	r3, [r7, #32]
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	785b      	ldrb	r3, [r3, #1]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d126      	bne.n	800762c <HAL_PCD_EP_DB_Transmit+0x156>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	61bb      	str	r3, [r7, #24]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	461a      	mov	r2, r3
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	4413      	add	r3, r2
 80075f4:	61bb      	str	r3, [r7, #24]
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	00da      	lsls	r2, r3, #3
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	4413      	add	r3, r2
 8007600:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007604:	617b      	str	r3, [r7, #20]
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	881b      	ldrh	r3, [r3, #0]
 800760a:	b29b      	uxth	r3, r3
 800760c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007610:	b29a      	uxth	r2, r3
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	801a      	strh	r2, [r3, #0]
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	881b      	ldrh	r3, [r3, #0]
 800761a:	b29b      	uxth	r3, r3
 800761c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007620:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007624:	b29a      	uxth	r2, r3
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	801a      	strh	r2, [r3, #0]
 800762a:	e017      	b.n	800765c <HAL_PCD_EP_DB_Transmit+0x186>
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	785b      	ldrb	r3, [r3, #1]
 8007630:	2b01      	cmp	r3, #1
 8007632:	d113      	bne.n	800765c <HAL_PCD_EP_DB_Transmit+0x186>
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800763c:	b29b      	uxth	r3, r3
 800763e:	461a      	mov	r2, r3
 8007640:	6a3b      	ldr	r3, [r7, #32]
 8007642:	4413      	add	r3, r2
 8007644:	623b      	str	r3, [r7, #32]
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	00da      	lsls	r2, r3, #3
 800764c:	6a3b      	ldr	r3, [r7, #32]
 800764e:	4413      	add	r3, r2
 8007650:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007654:	61fb      	str	r3, [r7, #28]
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	2200      	movs	r2, #0
 800765a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	4619      	mov	r1, r3
 8007662:	68f8      	ldr	r0, [r7, #12]
 8007664:	f007 fc11 	bl	800ee8a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007668:	88fb      	ldrh	r3, [r7, #6]
 800766a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800766e:	2b00      	cmp	r3, #0
 8007670:	f000 82d2 	beq.w	8007c18 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	461a      	mov	r2, r3
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	781b      	ldrb	r3, [r3, #0]
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	4413      	add	r3, r2
 8007682:	881b      	ldrh	r3, [r3, #0]
 8007684:	b29b      	uxth	r3, r3
 8007686:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800768a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800768e:	827b      	strh	r3, [r7, #18]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	461a      	mov	r2, r3
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	441a      	add	r2, r3
 800769e:	8a7b      	ldrh	r3, [r7, #18]
 80076a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80076ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	8013      	strh	r3, [r2, #0]
 80076b4:	e2b0      	b.n	8007c18 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80076b6:	88fb      	ldrh	r3, [r7, #6]
 80076b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d021      	beq.n	8007704 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	461a      	mov	r2, r3
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	4413      	add	r3, r2
 80076ce:	881b      	ldrh	r3, [r3, #0]
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076da:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	461a      	mov	r2, r3
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	441a      	add	r2, r3
 80076ec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80076f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80076fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007700:	b29b      	uxth	r3, r3
 8007702:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800770a:	2b01      	cmp	r3, #1
 800770c:	f040 8284 	bne.w	8007c18 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	695a      	ldr	r2, [r3, #20]
 8007714:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007718:	441a      	add	r2, r3
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	69da      	ldr	r2, [r3, #28]
 8007722:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007726:	441a      	add	r2, r3
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	6a1a      	ldr	r2, [r3, #32]
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	691b      	ldr	r3, [r3, #16]
 8007734:	429a      	cmp	r2, r3
 8007736:	d309      	bcc.n	800774c <HAL_PCD_EP_DB_Transmit+0x276>
        {
          len = ep->maxpacket;
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	691b      	ldr	r3, [r3, #16]
 800773c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	6a1a      	ldr	r2, [r3, #32]
 8007742:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007744:	1ad2      	subs	r2, r2, r3
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	621a      	str	r2, [r3, #32]
 800774a:	e015      	b.n	8007778 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else if (ep->xfer_len_db == 0U)
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	6a1b      	ldr	r3, [r3, #32]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d107      	bne.n	8007764 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8007754:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007758:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	2200      	movs	r2, #0
 800775e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007762:	e009      	b.n	8007778 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	6a1b      	ldr	r3, [r3, #32]
 8007770:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	2200      	movs	r2, #0
 8007776:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	785b      	ldrb	r3, [r3, #1]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d155      	bne.n	800782c <HAL_PCD_EP_DB_Transmit+0x356>
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	63bb      	str	r3, [r7, #56]	; 0x38
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800778e:	b29b      	uxth	r3, r3
 8007790:	461a      	mov	r2, r3
 8007792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007794:	4413      	add	r3, r2
 8007796:	63bb      	str	r3, [r7, #56]	; 0x38
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	00da      	lsls	r2, r3, #3
 800779e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a0:	4413      	add	r3, r2
 80077a2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80077a6:	637b      	str	r3, [r7, #52]	; 0x34
 80077a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077aa:	2b3e      	cmp	r3, #62	; 0x3e
 80077ac:	d916      	bls.n	80077dc <HAL_PCD_EP_DB_Transmit+0x306>
 80077ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077b0:	095b      	lsrs	r3, r3, #5
 80077b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80077b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077b6:	f003 031f 	and.w	r3, r3, #31
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d102      	bne.n	80077c4 <HAL_PCD_EP_DB_Transmit+0x2ee>
 80077be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077c0:	3b01      	subs	r3, #1
 80077c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80077c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	029b      	lsls	r3, r3, #10
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077d8:	801a      	strh	r2, [r3, #0]
 80077da:	e043      	b.n	8007864 <HAL_PCD_EP_DB_Transmit+0x38e>
 80077dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d112      	bne.n	8007808 <HAL_PCD_EP_DB_Transmit+0x332>
 80077e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077e4:	881b      	ldrh	r3, [r3, #0]
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80077ec:	b29a      	uxth	r2, r3
 80077ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f0:	801a      	strh	r2, [r3, #0]
 80077f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f4:	881b      	ldrh	r3, [r3, #0]
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007800:	b29a      	uxth	r2, r3
 8007802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007804:	801a      	strh	r2, [r3, #0]
 8007806:	e02d      	b.n	8007864 <HAL_PCD_EP_DB_Transmit+0x38e>
 8007808:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800780a:	085b      	lsrs	r3, r3, #1
 800780c:	64bb      	str	r3, [r7, #72]	; 0x48
 800780e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007810:	f003 0301 	and.w	r3, r3, #1
 8007814:	2b00      	cmp	r3, #0
 8007816:	d002      	beq.n	800781e <HAL_PCD_EP_DB_Transmit+0x348>
 8007818:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800781a:	3301      	adds	r3, #1
 800781c:	64bb      	str	r3, [r7, #72]	; 0x48
 800781e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007820:	b29b      	uxth	r3, r3
 8007822:	029b      	lsls	r3, r3, #10
 8007824:	b29a      	uxth	r2, r3
 8007826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007828:	801a      	strh	r2, [r3, #0]
 800782a:	e01b      	b.n	8007864 <HAL_PCD_EP_DB_Transmit+0x38e>
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	785b      	ldrb	r3, [r3, #1]
 8007830:	2b01      	cmp	r3, #1
 8007832:	d117      	bne.n	8007864 <HAL_PCD_EP_DB_Transmit+0x38e>
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	643b      	str	r3, [r7, #64]	; 0x40
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007842:	b29b      	uxth	r3, r3
 8007844:	461a      	mov	r2, r3
 8007846:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007848:	4413      	add	r3, r2
 800784a:	643b      	str	r3, [r7, #64]	; 0x40
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	00da      	lsls	r2, r3, #3
 8007852:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007854:	4413      	add	r3, r2
 8007856:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800785a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800785c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800785e:	b29a      	uxth	r2, r3
 8007860:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007862:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	6818      	ldr	r0, [r3, #0]
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	6959      	ldr	r1, [r3, #20]
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	891a      	ldrh	r2, [r3, #8]
 8007870:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007872:	b29b      	uxth	r3, r3
 8007874:	f005 fbe4 	bl	800d040 <USB_WritePMA>
 8007878:	e1ce      	b.n	8007c18 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007882:	b29b      	uxth	r3, r3
 8007884:	461a      	mov	r2, r3
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	781b      	ldrb	r3, [r3, #0]
 800788a:	00db      	lsls	r3, r3, #3
 800788c:	4413      	add	r3, r2
 800788e:	68fa      	ldr	r2, [r7, #12]
 8007890:	6812      	ldr	r2, [r2, #0]
 8007892:	4413      	add	r3, r2
 8007894:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007898:	881b      	ldrh	r3, [r3, #0]
 800789a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800789e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxPctSize)
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	699a      	ldr	r2, [r3, #24]
 80078a6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d307      	bcc.n	80078be <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxPctSize;
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	699a      	ldr	r2, [r3, #24]
 80078b2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80078b6:	1ad2      	subs	r2, r2, r3
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	619a      	str	r2, [r3, #24]
 80078bc:	e002      	b.n	80078c4 <HAL_PCD_EP_DB_Transmit+0x3ee>
    }
    else
    {
      ep->xfer_len = 0U;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	2200      	movs	r2, #0
 80078c2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	699b      	ldr	r3, [r3, #24]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	f040 80c4 	bne.w	8007a56 <HAL_PCD_EP_DB_Transmit+0x580>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	785b      	ldrb	r3, [r3, #1]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d126      	bne.n	8007924 <HAL_PCD_EP_DB_Transmit+0x44e>
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	66bb      	str	r3, [r7, #104]	; 0x68
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	461a      	mov	r2, r3
 80078e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80078ea:	4413      	add	r3, r2
 80078ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	781b      	ldrb	r3, [r3, #0]
 80078f2:	00da      	lsls	r2, r3, #3
 80078f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80078f6:	4413      	add	r3, r2
 80078f8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80078fc:	667b      	str	r3, [r7, #100]	; 0x64
 80078fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007900:	881b      	ldrh	r3, [r3, #0]
 8007902:	b29b      	uxth	r3, r3
 8007904:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007908:	b29a      	uxth	r2, r3
 800790a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800790c:	801a      	strh	r2, [r3, #0]
 800790e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007910:	881b      	ldrh	r3, [r3, #0]
 8007912:	b29b      	uxth	r3, r3
 8007914:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007918:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800791c:	b29a      	uxth	r2, r3
 800791e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007920:	801a      	strh	r2, [r3, #0]
 8007922:	e01a      	b.n	800795a <HAL_PCD_EP_DB_Transmit+0x484>
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	785b      	ldrb	r3, [r3, #1]
 8007928:	2b01      	cmp	r3, #1
 800792a:	d116      	bne.n	800795a <HAL_PCD_EP_DB_Transmit+0x484>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	673b      	str	r3, [r7, #112]	; 0x70
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800793a:	b29b      	uxth	r3, r3
 800793c:	461a      	mov	r2, r3
 800793e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007940:	4413      	add	r3, r2
 8007942:	673b      	str	r3, [r7, #112]	; 0x70
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	781b      	ldrb	r3, [r3, #0]
 8007948:	00da      	lsls	r2, r3, #3
 800794a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800794c:	4413      	add	r3, r2
 800794e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007952:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007954:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007956:	2200      	movs	r2, #0
 8007958:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	785b      	ldrb	r3, [r3, #1]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d12f      	bne.n	80079c8 <HAL_PCD_EP_DB_Transmit+0x4f2>
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007978:	b29b      	uxth	r3, r3
 800797a:	461a      	mov	r2, r3
 800797c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007980:	4413      	add	r3, r2
 8007982:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	00da      	lsls	r2, r3, #3
 800798c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007990:	4413      	add	r3, r2
 8007992:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007996:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800799a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800799e:	881b      	ldrh	r3, [r3, #0]
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80079a6:	b29a      	uxth	r2, r3
 80079a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80079ac:	801a      	strh	r2, [r3, #0]
 80079ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80079b2:	881b      	ldrh	r3, [r3, #0]
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079be:	b29a      	uxth	r2, r3
 80079c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80079c4:	801a      	strh	r2, [r3, #0]
 80079c6:	e017      	b.n	80079f8 <HAL_PCD_EP_DB_Transmit+0x522>
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	785b      	ldrb	r3, [r3, #1]
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d113      	bne.n	80079f8 <HAL_PCD_EP_DB_Transmit+0x522>
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079d8:	b29b      	uxth	r3, r3
 80079da:	461a      	mov	r2, r3
 80079dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80079de:	4413      	add	r3, r2
 80079e0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	781b      	ldrb	r3, [r3, #0]
 80079e6:	00da      	lsls	r2, r3, #3
 80079e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80079ea:	4413      	add	r3, r2
 80079ec:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80079f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80079f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80079f4:	2200      	movs	r2, #0
 80079f6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	781b      	ldrb	r3, [r3, #0]
 80079fc:	4619      	mov	r1, r3
 80079fe:	68f8      	ldr	r0, [r7, #12]
 8007a00:	f007 fa43 	bl	800ee8a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007a04:	88fb      	ldrh	r3, [r7, #6]
 8007a06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	f040 8104 	bne.w	8007c18 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	461a      	mov	r2, r3
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	4413      	add	r3, r2
 8007a1e:	881b      	ldrh	r3, [r3, #0]
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a2a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	461a      	mov	r2, r3
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	441a      	add	r2, r3
 8007a3c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007a40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	8013      	strh	r3, [r2, #0]
 8007a54:	e0e0      	b.n	8007c18 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007a56:	88fb      	ldrh	r3, [r7, #6]
 8007a58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d121      	bne.n	8007aa4 <HAL_PCD_EP_DB_Transmit+0x5ce>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	461a      	mov	r2, r3
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	009b      	lsls	r3, r3, #2
 8007a6c:	4413      	add	r3, r2
 8007a6e:	881b      	ldrh	r3, [r3, #0]
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a7a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	461a      	mov	r2, r3
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	441a      	add	r2, r3
 8007a8c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007a90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a98:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	f040 80b4 	bne.w	8007c18 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	695a      	ldr	r2, [r3, #20]
 8007ab4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007ab8:	441a      	add	r2, r3
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	69da      	ldr	r2, [r3, #28]
 8007ac2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007ac6:	441a      	add	r2, r3
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	6a1a      	ldr	r2, [r3, #32]
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d309      	bcc.n	8007aec <HAL_PCD_EP_DB_Transmit+0x616>
        {
          len = ep->maxpacket;
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	6a1a      	ldr	r2, [r3, #32]
 8007ae2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ae4:	1ad2      	subs	r2, r2, r3
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	621a      	str	r2, [r3, #32]
 8007aea:	e015      	b.n	8007b18 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else if (ep->xfer_len_db == 0U)
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	6a1b      	ldr	r3, [r3, #32]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d107      	bne.n	8007b04 <HAL_PCD_EP_DB_Transmit+0x62e>
        {
          len = TxPctSize;
 8007af4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007af8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007b02:	e009      	b.n	8007b18 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else
        {
          len = ep->xfer_len_db;
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	6a1b      	ldr	r3, [r3, #32]
 8007b08:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	663b      	str	r3, [r7, #96]	; 0x60
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	785b      	ldrb	r3, [r3, #1]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d155      	bne.n	8007bd2 <HAL_PCD_EP_DB_Transmit+0x6fc>
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	461a      	mov	r2, r3
 8007b38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b3a:	4413      	add	r3, r2
 8007b3c:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	00da      	lsls	r2, r3, #3
 8007b44:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b46:	4413      	add	r3, r2
 8007b48:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007b4c:	657b      	str	r3, [r7, #84]	; 0x54
 8007b4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b50:	2b3e      	cmp	r3, #62	; 0x3e
 8007b52:	d916      	bls.n	8007b82 <HAL_PCD_EP_DB_Transmit+0x6ac>
 8007b54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b56:	095b      	lsrs	r3, r3, #5
 8007b58:	677b      	str	r3, [r7, #116]	; 0x74
 8007b5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b5c:	f003 031f 	and.w	r3, r3, #31
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d102      	bne.n	8007b6a <HAL_PCD_EP_DB_Transmit+0x694>
 8007b64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b66:	3b01      	subs	r3, #1
 8007b68:	677b      	str	r3, [r7, #116]	; 0x74
 8007b6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	029b      	lsls	r3, r3, #10
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b7a:	b29a      	uxth	r2, r3
 8007b7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b7e:	801a      	strh	r2, [r3, #0]
 8007b80:	e040      	b.n	8007c04 <HAL_PCD_EP_DB_Transmit+0x72e>
 8007b82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d112      	bne.n	8007bae <HAL_PCD_EP_DB_Transmit+0x6d8>
 8007b88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b8a:	881b      	ldrh	r3, [r3, #0]
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007b92:	b29a      	uxth	r2, r3
 8007b94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b96:	801a      	strh	r2, [r3, #0]
 8007b98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b9a:	881b      	ldrh	r3, [r3, #0]
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ba2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ba6:	b29a      	uxth	r2, r3
 8007ba8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007baa:	801a      	strh	r2, [r3, #0]
 8007bac:	e02a      	b.n	8007c04 <HAL_PCD_EP_DB_Transmit+0x72e>
 8007bae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bb0:	085b      	lsrs	r3, r3, #1
 8007bb2:	677b      	str	r3, [r7, #116]	; 0x74
 8007bb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bb6:	f003 0301 	and.w	r3, r3, #1
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d002      	beq.n	8007bc4 <HAL_PCD_EP_DB_Transmit+0x6ee>
 8007bbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	677b      	str	r3, [r7, #116]	; 0x74
 8007bc4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	029b      	lsls	r3, r3, #10
 8007bca:	b29a      	uxth	r2, r3
 8007bcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007bce:	801a      	strh	r2, [r3, #0]
 8007bd0:	e018      	b.n	8007c04 <HAL_PCD_EP_DB_Transmit+0x72e>
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	785b      	ldrb	r3, [r3, #1]
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d114      	bne.n	8007c04 <HAL_PCD_EP_DB_Transmit+0x72e>
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	461a      	mov	r2, r3
 8007be6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007be8:	4413      	add	r3, r2
 8007bea:	663b      	str	r3, [r7, #96]	; 0x60
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	00da      	lsls	r2, r3, #3
 8007bf2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007bf4:	4413      	add	r3, r2
 8007bf6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007bfa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007bfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c02:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6818      	ldr	r0, [r3, #0]
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	6959      	ldr	r1, [r3, #20]
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	895a      	ldrh	r2, [r3, #10]
 8007c10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	f005 fa14 	bl	800d040 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	4413      	add	r3, r2
 8007c26:	881b      	ldrh	r3, [r3, #0]
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c32:	823b      	strh	r3, [r7, #16]
 8007c34:	8a3b      	ldrh	r3, [r7, #16]
 8007c36:	f083 0310 	eor.w	r3, r3, #16
 8007c3a:	823b      	strh	r3, [r7, #16]
 8007c3c:	8a3b      	ldrh	r3, [r7, #16]
 8007c3e:	f083 0320 	eor.w	r3, r3, #32
 8007c42:	823b      	strh	r3, [r7, #16]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	461a      	mov	r2, r3
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	441a      	add	r2, r3
 8007c52:	8a3b      	ldrh	r3, [r7, #16]
 8007c54:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c58:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007c68:	2300      	movs	r3, #0
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3788      	adds	r7, #136	; 0x88
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}

08007c72 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007c72:	b480      	push	{r7}
 8007c74:	b087      	sub	sp, #28
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	60f8      	str	r0, [r7, #12]
 8007c7a:	607b      	str	r3, [r7, #4]
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	817b      	strh	r3, [r7, #10]
 8007c80:	4613      	mov	r3, r2
 8007c82:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007c84:	897b      	ldrh	r3, [r7, #10]
 8007c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d00c      	beq.n	8007caa <HAL_PCDEx_PMAConfig+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c90:	897b      	ldrh	r3, [r7, #10]
 8007c92:	f003 0307 	and.w	r3, r3, #7
 8007c96:	1c5a      	adds	r2, r3, #1
 8007c98:	4613      	mov	r3, r2
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	4413      	add	r3, r2
 8007c9e:	00db      	lsls	r3, r3, #3
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	3304      	adds	r3, #4
 8007ca6:	617b      	str	r3, [r7, #20]
 8007ca8:	e00a      	b.n	8007cc0 <HAL_PCDEx_PMAConfig+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007caa:	897a      	ldrh	r2, [r7, #10]
 8007cac:	4613      	mov	r3, r2
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	4413      	add	r3, r2
 8007cb2:	00db      	lsls	r3, r3, #3
 8007cb4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	4413      	add	r3, r2
 8007cbc:	3304      	adds	r3, #4
 8007cbe:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007cc0:	893b      	ldrh	r3, [r7, #8]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d107      	bne.n	8007cd6 <HAL_PCDEx_PMAConfig+0x64>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	b29a      	uxth	r2, r3
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	80da      	strh	r2, [r3, #6]
 8007cd4:	e00b      	b.n	8007cee <HAL_PCDEx_PMAConfig+0x7c>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	b29a      	uxth	r2, r3
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	0c1b      	lsrs	r3, r3, #16
 8007ce8:	b29a      	uxth	r2, r3
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	371c      	adds	r7, #28
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b085      	sub	sp, #20
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
  hpcd->LPM_State = LPM_L0;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	f043 0301 	orr.w	r3, r3, #1
 8007d26:	b29a      	uxth	r2, r3
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	f043 0302 	orr.w	r3, r3, #2
 8007d3a:	b29a      	uxth	r2, r3
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8007d42:	2300      	movs	r3, #0
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3714      	adds	r7, #20
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007d50:	b480      	push	{r7}
 8007d52:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007d54:	4b04      	ldr	r3, [pc, #16]	; (8007d68 <HAL_PWREx_GetVoltageRange+0x18>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop
 8007d68:	40007000 	.word	0x40007000

08007d6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d7a:	d130      	bne.n	8007dde <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d7c:	4b23      	ldr	r3, [pc, #140]	; (8007e0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007d84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d88:	d038      	beq.n	8007dfc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d8a:	4b20      	ldr	r3, [pc, #128]	; (8007e0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007d92:	4a1e      	ldr	r2, [pc, #120]	; (8007e0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d98:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d9a:	4b1d      	ldr	r3, [pc, #116]	; (8007e10 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	2232      	movs	r2, #50	; 0x32
 8007da0:	fb02 f303 	mul.w	r3, r2, r3
 8007da4:	4a1b      	ldr	r2, [pc, #108]	; (8007e14 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007da6:	fba2 2303 	umull	r2, r3, r2, r3
 8007daa:	0c9b      	lsrs	r3, r3, #18
 8007dac:	3301      	adds	r3, #1
 8007dae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007db0:	e002      	b.n	8007db8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	3b01      	subs	r3, #1
 8007db6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007db8:	4b14      	ldr	r3, [pc, #80]	; (8007e0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007dba:	695b      	ldr	r3, [r3, #20]
 8007dbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dc4:	d102      	bne.n	8007dcc <HAL_PWREx_ControlVoltageScaling+0x60>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d1f2      	bne.n	8007db2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007dcc:	4b0f      	ldr	r3, [pc, #60]	; (8007e0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007dce:	695b      	ldr	r3, [r3, #20]
 8007dd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007dd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dd8:	d110      	bne.n	8007dfc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e00f      	b.n	8007dfe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007dde:	4b0b      	ldr	r3, [pc, #44]	; (8007e0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007de6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dea:	d007      	beq.n	8007dfc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007dec:	4b07      	ldr	r3, [pc, #28]	; (8007e0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007df4:	4a05      	ldr	r2, [pc, #20]	; (8007e0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007df6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007dfa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3714      	adds	r7, #20
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	40007000 	.word	0x40007000
 8007e10:	20000000 	.word	0x20000000
 8007e14:	431bde83 	.word	0x431bde83

08007e18 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8007e1c:	4b05      	ldr	r3, [pc, #20]	; (8007e34 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	4a04      	ldr	r2, [pc, #16]	; (8007e34 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007e22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007e26:	6053      	str	r3, [r2, #4]
}
 8007e28:	bf00      	nop
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop
 8007e34:	40007000 	.word	0x40007000

08007e38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b08a      	sub	sp, #40	; 0x28
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d102      	bne.n	8007e4c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	f000 bc4f 	b.w	80086ea <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e4c:	4b97      	ldr	r3, [pc, #604]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	f003 030c 	and.w	r3, r3, #12
 8007e54:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e56:	4b95      	ldr	r3, [pc, #596]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007e58:	68db      	ldr	r3, [r3, #12]
 8007e5a:	f003 0303 	and.w	r3, r3, #3
 8007e5e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f003 0310 	and.w	r3, r3, #16
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 80e6 	beq.w	800803a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007e6e:	6a3b      	ldr	r3, [r7, #32]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d007      	beq.n	8007e84 <HAL_RCC_OscConfig+0x4c>
 8007e74:	6a3b      	ldr	r3, [r7, #32]
 8007e76:	2b0c      	cmp	r3, #12
 8007e78:	f040 808d 	bne.w	8007f96 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007e7c:	69fb      	ldr	r3, [r7, #28]
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	f040 8089 	bne.w	8007f96 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007e84:	4b89      	ldr	r3, [pc, #548]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f003 0302 	and.w	r3, r3, #2
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d006      	beq.n	8007e9e <HAL_RCC_OscConfig+0x66>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	69db      	ldr	r3, [r3, #28]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d102      	bne.n	8007e9e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	f000 bc26 	b.w	80086ea <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ea2:	4b82      	ldr	r3, [pc, #520]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0308 	and.w	r3, r3, #8
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d004      	beq.n	8007eb8 <HAL_RCC_OscConfig+0x80>
 8007eae:	4b7f      	ldr	r3, [pc, #508]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007eb6:	e005      	b.n	8007ec4 <HAL_RCC_OscConfig+0x8c>
 8007eb8:	4b7c      	ldr	r3, [pc, #496]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ebe:	091b      	lsrs	r3, r3, #4
 8007ec0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d224      	bcs.n	8007f12 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f000 fda1 	bl	8008a14 <RCC_SetFlashLatencyFromMSIRange>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d002      	beq.n	8007ede <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	f000 bc06 	b.w	80086ea <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007ede:	4b73      	ldr	r3, [pc, #460]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a72      	ldr	r2, [pc, #456]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007ee4:	f043 0308 	orr.w	r3, r3, #8
 8007ee8:	6013      	str	r3, [r2, #0]
 8007eea:	4b70      	ldr	r3, [pc, #448]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef6:	496d      	ldr	r1, [pc, #436]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007efc:	4b6b      	ldr	r3, [pc, #428]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6a1b      	ldr	r3, [r3, #32]
 8007f08:	021b      	lsls	r3, r3, #8
 8007f0a:	4968      	ldr	r1, [pc, #416]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	604b      	str	r3, [r1, #4]
 8007f10:	e025      	b.n	8007f5e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007f12:	4b66      	ldr	r3, [pc, #408]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a65      	ldr	r2, [pc, #404]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007f18:	f043 0308 	orr.w	r3, r3, #8
 8007f1c:	6013      	str	r3, [r2, #0]
 8007f1e:	4b63      	ldr	r3, [pc, #396]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2a:	4960      	ldr	r1, [pc, #384]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007f30:	4b5e      	ldr	r3, [pc, #376]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6a1b      	ldr	r3, [r3, #32]
 8007f3c:	021b      	lsls	r3, r3, #8
 8007f3e:	495b      	ldr	r1, [pc, #364]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007f40:	4313      	orrs	r3, r2
 8007f42:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007f44:	6a3b      	ldr	r3, [r7, #32]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d109      	bne.n	8007f5e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f000 fd60 	bl	8008a14 <RCC_SetFlashLatencyFromMSIRange>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d001      	beq.n	8007f5e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e3c5      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007f5e:	f000 fccd 	bl	80088fc <HAL_RCC_GetSysClockFreq>
 8007f62:	4602      	mov	r2, r0
 8007f64:	4b51      	ldr	r3, [pc, #324]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	091b      	lsrs	r3, r3, #4
 8007f6a:	f003 030f 	and.w	r3, r3, #15
 8007f6e:	4950      	ldr	r1, [pc, #320]	; (80080b0 <HAL_RCC_OscConfig+0x278>)
 8007f70:	5ccb      	ldrb	r3, [r1, r3]
 8007f72:	f003 031f 	and.w	r3, r3, #31
 8007f76:	fa22 f303 	lsr.w	r3, r2, r3
 8007f7a:	4a4e      	ldr	r2, [pc, #312]	; (80080b4 <HAL_RCC_OscConfig+0x27c>)
 8007f7c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007f7e:	4b4e      	ldr	r3, [pc, #312]	; (80080b8 <HAL_RCC_OscConfig+0x280>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7fb fdb0 	bl	8003ae8 <HAL_InitTick>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8007f8c:	7dfb      	ldrb	r3, [r7, #23]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d052      	beq.n	8008038 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8007f92:	7dfb      	ldrb	r3, [r7, #23]
 8007f94:	e3a9      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	69db      	ldr	r3, [r3, #28]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d032      	beq.n	8008004 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007f9e:	4b43      	ldr	r3, [pc, #268]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a42      	ldr	r2, [pc, #264]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007fa4:	f043 0301 	orr.w	r3, r3, #1
 8007fa8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007faa:	f7fb fded 	bl	8003b88 <HAL_GetTick>
 8007fae:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007fb0:	e008      	b.n	8007fc4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007fb2:	f7fb fde9 	bl	8003b88 <HAL_GetTick>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	1ad3      	subs	r3, r2, r3
 8007fbc:	2b02      	cmp	r3, #2
 8007fbe:	d901      	bls.n	8007fc4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8007fc0:	2303      	movs	r3, #3
 8007fc2:	e392      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007fc4:	4b39      	ldr	r3, [pc, #228]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f003 0302 	and.w	r3, r3, #2
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d0f0      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007fd0:	4b36      	ldr	r3, [pc, #216]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a35      	ldr	r2, [pc, #212]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007fd6:	f043 0308 	orr.w	r3, r3, #8
 8007fda:	6013      	str	r3, [r2, #0]
 8007fdc:	4b33      	ldr	r3, [pc, #204]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe8:	4930      	ldr	r1, [pc, #192]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007fea:	4313      	orrs	r3, r2
 8007fec:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007fee:	4b2f      	ldr	r3, [pc, #188]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a1b      	ldr	r3, [r3, #32]
 8007ffa:	021b      	lsls	r3, r3, #8
 8007ffc:	492b      	ldr	r1, [pc, #172]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8007ffe:	4313      	orrs	r3, r2
 8008000:	604b      	str	r3, [r1, #4]
 8008002:	e01a      	b.n	800803a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008004:	4b29      	ldr	r3, [pc, #164]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a28      	ldr	r2, [pc, #160]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 800800a:	f023 0301 	bic.w	r3, r3, #1
 800800e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008010:	f7fb fdba 	bl	8003b88 <HAL_GetTick>
 8008014:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008016:	e008      	b.n	800802a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008018:	f7fb fdb6 	bl	8003b88 <HAL_GetTick>
 800801c:	4602      	mov	r2, r0
 800801e:	69bb      	ldr	r3, [r7, #24]
 8008020:	1ad3      	subs	r3, r2, r3
 8008022:	2b02      	cmp	r3, #2
 8008024:	d901      	bls.n	800802a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008026:	2303      	movs	r3, #3
 8008028:	e35f      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800802a:	4b20      	ldr	r3, [pc, #128]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f003 0302 	and.w	r3, r3, #2
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1f0      	bne.n	8008018 <HAL_RCC_OscConfig+0x1e0>
 8008036:	e000      	b.n	800803a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008038:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f003 0301 	and.w	r3, r3, #1
 8008042:	2b00      	cmp	r3, #0
 8008044:	d073      	beq.n	800812e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008046:	6a3b      	ldr	r3, [r7, #32]
 8008048:	2b08      	cmp	r3, #8
 800804a:	d005      	beq.n	8008058 <HAL_RCC_OscConfig+0x220>
 800804c:	6a3b      	ldr	r3, [r7, #32]
 800804e:	2b0c      	cmp	r3, #12
 8008050:	d10e      	bne.n	8008070 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008052:	69fb      	ldr	r3, [r7, #28]
 8008054:	2b03      	cmp	r3, #3
 8008056:	d10b      	bne.n	8008070 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008058:	4b14      	ldr	r3, [pc, #80]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008060:	2b00      	cmp	r3, #0
 8008062:	d063      	beq.n	800812c <HAL_RCC_OscConfig+0x2f4>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d15f      	bne.n	800812c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	e33c      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008078:	d106      	bne.n	8008088 <HAL_RCC_OscConfig+0x250>
 800807a:	4b0c      	ldr	r3, [pc, #48]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a0b      	ldr	r2, [pc, #44]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8008080:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008084:	6013      	str	r3, [r2, #0]
 8008086:	e025      	b.n	80080d4 <HAL_RCC_OscConfig+0x29c>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008090:	d114      	bne.n	80080bc <HAL_RCC_OscConfig+0x284>
 8008092:	4b06      	ldr	r3, [pc, #24]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a05      	ldr	r2, [pc, #20]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 8008098:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800809c:	6013      	str	r3, [r2, #0]
 800809e:	4b03      	ldr	r3, [pc, #12]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a02      	ldr	r2, [pc, #8]	; (80080ac <HAL_RCC_OscConfig+0x274>)
 80080a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080a8:	6013      	str	r3, [r2, #0]
 80080aa:	e013      	b.n	80080d4 <HAL_RCC_OscConfig+0x29c>
 80080ac:	40021000 	.word	0x40021000
 80080b0:	0800f850 	.word	0x0800f850
 80080b4:	20000000 	.word	0x20000000
 80080b8:	20000004 	.word	0x20000004
 80080bc:	4b8f      	ldr	r3, [pc, #572]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a8e      	ldr	r2, [pc, #568]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80080c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080c6:	6013      	str	r3, [r2, #0]
 80080c8:	4b8c      	ldr	r3, [pc, #560]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a8b      	ldr	r2, [pc, #556]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80080ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80080d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d013      	beq.n	8008104 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080dc:	f7fb fd54 	bl	8003b88 <HAL_GetTick>
 80080e0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80080e2:	e008      	b.n	80080f6 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80080e4:	f7fb fd50 	bl	8003b88 <HAL_GetTick>
 80080e8:	4602      	mov	r2, r0
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	1ad3      	subs	r3, r2, r3
 80080ee:	2b64      	cmp	r3, #100	; 0x64
 80080f0:	d901      	bls.n	80080f6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e2f9      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80080f6:	4b81      	ldr	r3, [pc, #516]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d0f0      	beq.n	80080e4 <HAL_RCC_OscConfig+0x2ac>
 8008102:	e014      	b.n	800812e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008104:	f7fb fd40 	bl	8003b88 <HAL_GetTick>
 8008108:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800810a:	e008      	b.n	800811e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800810c:	f7fb fd3c 	bl	8003b88 <HAL_GetTick>
 8008110:	4602      	mov	r2, r0
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	1ad3      	subs	r3, r2, r3
 8008116:	2b64      	cmp	r3, #100	; 0x64
 8008118:	d901      	bls.n	800811e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	e2e5      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800811e:	4b77      	ldr	r3, [pc, #476]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1f0      	bne.n	800810c <HAL_RCC_OscConfig+0x2d4>
 800812a:	e000      	b.n	800812e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800812c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f003 0302 	and.w	r3, r3, #2
 8008136:	2b00      	cmp	r3, #0
 8008138:	d060      	beq.n	80081fc <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800813a:	6a3b      	ldr	r3, [r7, #32]
 800813c:	2b04      	cmp	r3, #4
 800813e:	d005      	beq.n	800814c <HAL_RCC_OscConfig+0x314>
 8008140:	6a3b      	ldr	r3, [r7, #32]
 8008142:	2b0c      	cmp	r3, #12
 8008144:	d119      	bne.n	800817a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	2b02      	cmp	r3, #2
 800814a:	d116      	bne.n	800817a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800814c:	4b6b      	ldr	r3, [pc, #428]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008154:	2b00      	cmp	r3, #0
 8008156:	d005      	beq.n	8008164 <HAL_RCC_OscConfig+0x32c>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d101      	bne.n	8008164 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8008160:	2301      	movs	r3, #1
 8008162:	e2c2      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008164:	4b65      	ldr	r3, [pc, #404]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	691b      	ldr	r3, [r3, #16]
 8008170:	061b      	lsls	r3, r3, #24
 8008172:	4962      	ldr	r1, [pc, #392]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008174:	4313      	orrs	r3, r2
 8008176:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008178:	e040      	b.n	80081fc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	68db      	ldr	r3, [r3, #12]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d023      	beq.n	80081ca <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008182:	4b5e      	ldr	r3, [pc, #376]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a5d      	ldr	r2, [pc, #372]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800818c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800818e:	f7fb fcfb 	bl	8003b88 <HAL_GetTick>
 8008192:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008194:	e008      	b.n	80081a8 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008196:	f7fb fcf7 	bl	8003b88 <HAL_GetTick>
 800819a:	4602      	mov	r2, r0
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	1ad3      	subs	r3, r2, r3
 80081a0:	2b02      	cmp	r3, #2
 80081a2:	d901      	bls.n	80081a8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80081a4:	2303      	movs	r3, #3
 80081a6:	e2a0      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80081a8:	4b54      	ldr	r3, [pc, #336]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d0f0      	beq.n	8008196 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081b4:	4b51      	ldr	r3, [pc, #324]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	061b      	lsls	r3, r3, #24
 80081c2:	494e      	ldr	r1, [pc, #312]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80081c4:	4313      	orrs	r3, r2
 80081c6:	604b      	str	r3, [r1, #4]
 80081c8:	e018      	b.n	80081fc <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80081ca:	4b4c      	ldr	r3, [pc, #304]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a4b      	ldr	r2, [pc, #300]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80081d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081d6:	f7fb fcd7 	bl	8003b88 <HAL_GetTick>
 80081da:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80081dc:	e008      	b.n	80081f0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081de:	f7fb fcd3 	bl	8003b88 <HAL_GetTick>
 80081e2:	4602      	mov	r2, r0
 80081e4:	69bb      	ldr	r3, [r7, #24]
 80081e6:	1ad3      	subs	r3, r2, r3
 80081e8:	2b02      	cmp	r3, #2
 80081ea:	d901      	bls.n	80081f0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80081ec:	2303      	movs	r3, #3
 80081ee:	e27c      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80081f0:	4b42      	ldr	r3, [pc, #264]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1f0      	bne.n	80081de <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 0308 	and.w	r3, r3, #8
 8008204:	2b00      	cmp	r3, #0
 8008206:	f000 8082 	beq.w	800830e <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	695b      	ldr	r3, [r3, #20]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d05f      	beq.n	80082d2 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8008212:	4b3a      	ldr	r3, [pc, #232]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008214:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008218:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	699a      	ldr	r2, [r3, #24]
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	f003 0310 	and.w	r3, r3, #16
 8008224:	429a      	cmp	r2, r3
 8008226:	d037      	beq.n	8008298 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	f003 0302 	and.w	r3, r3, #2
 800822e:	2b00      	cmp	r3, #0
 8008230:	d006      	beq.n	8008240 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8008238:	2b00      	cmp	r3, #0
 800823a:	d101      	bne.n	8008240 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800823c:	2301      	movs	r3, #1
 800823e:	e254      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	f003 0301 	and.w	r3, r3, #1
 8008246:	2b00      	cmp	r3, #0
 8008248:	d01b      	beq.n	8008282 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800824a:	4b2c      	ldr	r3, [pc, #176]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 800824c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008250:	4a2a      	ldr	r2, [pc, #168]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008252:	f023 0301 	bic.w	r3, r3, #1
 8008256:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800825a:	f7fb fc95 	bl	8003b88 <HAL_GetTick>
 800825e:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008260:	e008      	b.n	8008274 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008262:	f7fb fc91 	bl	8003b88 <HAL_GetTick>
 8008266:	4602      	mov	r2, r0
 8008268:	69bb      	ldr	r3, [r7, #24]
 800826a:	1ad3      	subs	r3, r2, r3
 800826c:	2b11      	cmp	r3, #17
 800826e:	d901      	bls.n	8008274 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8008270:	2303      	movs	r3, #3
 8008272:	e23a      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008274:	4b21      	ldr	r3, [pc, #132]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008276:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800827a:	f003 0302 	and.w	r3, r3, #2
 800827e:	2b00      	cmp	r3, #0
 8008280:	d1ef      	bne.n	8008262 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8008282:	4b1e      	ldr	r3, [pc, #120]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008284:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008288:	f023 0210 	bic.w	r2, r3, #16
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	699b      	ldr	r3, [r3, #24]
 8008290:	491a      	ldr	r1, [pc, #104]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 8008292:	4313      	orrs	r3, r2
 8008294:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008298:	4b18      	ldr	r3, [pc, #96]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 800829a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800829e:	4a17      	ldr	r2, [pc, #92]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80082a0:	f043 0301 	orr.w	r3, r3, #1
 80082a4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082a8:	f7fb fc6e 	bl	8003b88 <HAL_GetTick>
 80082ac:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80082ae:	e008      	b.n	80082c2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082b0:	f7fb fc6a 	bl	8003b88 <HAL_GetTick>
 80082b4:	4602      	mov	r2, r0
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	1ad3      	subs	r3, r2, r3
 80082ba:	2b11      	cmp	r3, #17
 80082bc:	d901      	bls.n	80082c2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80082be:	2303      	movs	r3, #3
 80082c0:	e213      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80082c2:	4b0e      	ldr	r3, [pc, #56]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80082c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80082c8:	f003 0302 	and.w	r3, r3, #2
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d0ef      	beq.n	80082b0 <HAL_RCC_OscConfig+0x478>
 80082d0:	e01d      	b.n	800830e <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80082d2:	4b0a      	ldr	r3, [pc, #40]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80082d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80082d8:	4a08      	ldr	r2, [pc, #32]	; (80082fc <HAL_RCC_OscConfig+0x4c4>)
 80082da:	f023 0301 	bic.w	r3, r3, #1
 80082de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082e2:	f7fb fc51 	bl	8003b88 <HAL_GetTick>
 80082e6:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80082e8:	e00a      	b.n	8008300 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082ea:	f7fb fc4d 	bl	8003b88 <HAL_GetTick>
 80082ee:	4602      	mov	r2, r0
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	1ad3      	subs	r3, r2, r3
 80082f4:	2b11      	cmp	r3, #17
 80082f6:	d903      	bls.n	8008300 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 80082f8:	2303      	movs	r3, #3
 80082fa:	e1f6      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
 80082fc:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008300:	4ba9      	ldr	r3, [pc, #676]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008302:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008306:	f003 0302 	and.w	r3, r3, #2
 800830a:	2b00      	cmp	r3, #0
 800830c:	d1ed      	bne.n	80082ea <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 0304 	and.w	r3, r3, #4
 8008316:	2b00      	cmp	r3, #0
 8008318:	f000 80bd 	beq.w	8008496 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800831c:	2300      	movs	r3, #0
 800831e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008322:	4ba1      	ldr	r3, [pc, #644]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800832a:	2b00      	cmp	r3, #0
 800832c:	d10e      	bne.n	800834c <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800832e:	4b9e      	ldr	r3, [pc, #632]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008332:	4a9d      	ldr	r2, [pc, #628]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008338:	6593      	str	r3, [r2, #88]	; 0x58
 800833a:	4b9b      	ldr	r3, [pc, #620]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 800833c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800833e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008342:	60fb      	str	r3, [r7, #12]
 8008344:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008346:	2301      	movs	r3, #1
 8008348:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800834c:	4b97      	ldr	r3, [pc, #604]	; (80085ac <HAL_RCC_OscConfig+0x774>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008354:	2b00      	cmp	r3, #0
 8008356:	d118      	bne.n	800838a <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008358:	4b94      	ldr	r3, [pc, #592]	; (80085ac <HAL_RCC_OscConfig+0x774>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a93      	ldr	r2, [pc, #588]	; (80085ac <HAL_RCC_OscConfig+0x774>)
 800835e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008362:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008364:	f7fb fc10 	bl	8003b88 <HAL_GetTick>
 8008368:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800836a:	e008      	b.n	800837e <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800836c:	f7fb fc0c 	bl	8003b88 <HAL_GetTick>
 8008370:	4602      	mov	r2, r0
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	1ad3      	subs	r3, r2, r3
 8008376:	2b02      	cmp	r3, #2
 8008378:	d901      	bls.n	800837e <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800837a:	2303      	movs	r3, #3
 800837c:	e1b5      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800837e:	4b8b      	ldr	r3, [pc, #556]	; (80085ac <HAL_RCC_OscConfig+0x774>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008386:	2b00      	cmp	r3, #0
 8008388:	d0f0      	beq.n	800836c <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	2b00      	cmp	r3, #0
 8008394:	d02c      	beq.n	80083f0 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8008396:	4b84      	ldr	r3, [pc, #528]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800839c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083a8:	497f      	ldr	r1, [pc, #508]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80083aa:	4313      	orrs	r3, r2
 80083ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	f003 0304 	and.w	r3, r3, #4
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d010      	beq.n	80083de <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80083bc:	4b7a      	ldr	r3, [pc, #488]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80083be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083c2:	4a79      	ldr	r2, [pc, #484]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80083c4:	f043 0304 	orr.w	r3, r3, #4
 80083c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80083cc:	4b76      	ldr	r3, [pc, #472]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80083ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083d2:	4a75      	ldr	r2, [pc, #468]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80083d4:	f043 0301 	orr.w	r3, r3, #1
 80083d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80083dc:	e018      	b.n	8008410 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80083de:	4b72      	ldr	r3, [pc, #456]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80083e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083e4:	4a70      	ldr	r2, [pc, #448]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80083e6:	f043 0301 	orr.w	r3, r3, #1
 80083ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80083ee:	e00f      	b.n	8008410 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80083f0:	4b6d      	ldr	r3, [pc, #436]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80083f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083f6:	4a6c      	ldr	r2, [pc, #432]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80083f8:	f023 0301 	bic.w	r3, r3, #1
 80083fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8008400:	4b69      	ldr	r3, [pc, #420]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008406:	4a68      	ldr	r2, [pc, #416]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008408:	f023 0304 	bic.w	r3, r3, #4
 800840c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d016      	beq.n	8008446 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008418:	f7fb fbb6 	bl	8003b88 <HAL_GetTick>
 800841c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800841e:	e00a      	b.n	8008436 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008420:	f7fb fbb2 	bl	8003b88 <HAL_GetTick>
 8008424:	4602      	mov	r2, r0
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	1ad3      	subs	r3, r2, r3
 800842a:	f241 3288 	movw	r2, #5000	; 0x1388
 800842e:	4293      	cmp	r3, r2
 8008430:	d901      	bls.n	8008436 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8008432:	2303      	movs	r3, #3
 8008434:	e159      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008436:	4b5c      	ldr	r3, [pc, #368]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800843c:	f003 0302 	and.w	r3, r3, #2
 8008440:	2b00      	cmp	r3, #0
 8008442:	d0ed      	beq.n	8008420 <HAL_RCC_OscConfig+0x5e8>
 8008444:	e01d      	b.n	8008482 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008446:	f7fb fb9f 	bl	8003b88 <HAL_GetTick>
 800844a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800844c:	e00a      	b.n	8008464 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800844e:	f7fb fb9b 	bl	8003b88 <HAL_GetTick>
 8008452:	4602      	mov	r2, r0
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	f241 3288 	movw	r2, #5000	; 0x1388
 800845c:	4293      	cmp	r3, r2
 800845e:	d901      	bls.n	8008464 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8008460:	2303      	movs	r3, #3
 8008462:	e142      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008464:	4b50      	ldr	r3, [pc, #320]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800846a:	f003 0302 	and.w	r3, r3, #2
 800846e:	2b00      	cmp	r3, #0
 8008470:	d1ed      	bne.n	800844e <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8008472:	4b4d      	ldr	r3, [pc, #308]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008474:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008478:	4a4b      	ldr	r2, [pc, #300]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 800847a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800847e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008482:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008486:	2b01      	cmp	r3, #1
 8008488:	d105      	bne.n	8008496 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800848a:	4b47      	ldr	r3, [pc, #284]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 800848c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800848e:	4a46      	ldr	r2, [pc, #280]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008494:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f003 0320 	and.w	r3, r3, #32
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d03c      	beq.n	800851c <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d01c      	beq.n	80084e4 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80084aa:	4b3f      	ldr	r3, [pc, #252]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80084ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80084b0:	4a3d      	ldr	r2, [pc, #244]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80084b2:	f043 0301 	orr.w	r3, r3, #1
 80084b6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084ba:	f7fb fb65 	bl	8003b88 <HAL_GetTick>
 80084be:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80084c0:	e008      	b.n	80084d4 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80084c2:	f7fb fb61 	bl	8003b88 <HAL_GetTick>
 80084c6:	4602      	mov	r2, r0
 80084c8:	69bb      	ldr	r3, [r7, #24]
 80084ca:	1ad3      	subs	r3, r2, r3
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	d901      	bls.n	80084d4 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80084d0:	2303      	movs	r3, #3
 80084d2:	e10a      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80084d4:	4b34      	ldr	r3, [pc, #208]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80084d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80084da:	f003 0302 	and.w	r3, r3, #2
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d0ef      	beq.n	80084c2 <HAL_RCC_OscConfig+0x68a>
 80084e2:	e01b      	b.n	800851c <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80084e4:	4b30      	ldr	r3, [pc, #192]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80084e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80084ea:	4a2f      	ldr	r2, [pc, #188]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 80084ec:	f023 0301 	bic.w	r3, r3, #1
 80084f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084f4:	f7fb fb48 	bl	8003b88 <HAL_GetTick>
 80084f8:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80084fa:	e008      	b.n	800850e <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80084fc:	f7fb fb44 	bl	8003b88 <HAL_GetTick>
 8008500:	4602      	mov	r2, r0
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	1ad3      	subs	r3, r2, r3
 8008506:	2b02      	cmp	r3, #2
 8008508:	d901      	bls.n	800850e <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e0ed      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800850e:	4b26      	ldr	r3, [pc, #152]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008510:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008514:	f003 0302 	and.w	r3, r3, #2
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1ef      	bne.n	80084fc <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008520:	2b00      	cmp	r3, #0
 8008522:	f000 80e1 	beq.w	80086e8 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800852a:	2b02      	cmp	r3, #2
 800852c:	f040 80b5 	bne.w	800869a <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8008530:	4b1d      	ldr	r3, [pc, #116]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008532:	68db      	ldr	r3, [r3, #12]
 8008534:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	f003 0203 	and.w	r2, r3, #3
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008540:	429a      	cmp	r2, r3
 8008542:	d124      	bne.n	800858e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008544:	69fb      	ldr	r3, [r7, #28]
 8008546:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800854e:	3b01      	subs	r3, #1
 8008550:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008552:	429a      	cmp	r2, r3
 8008554:	d11b      	bne.n	800858e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008560:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008562:	429a      	cmp	r2, r3
 8008564:	d113      	bne.n	800858e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008570:	085b      	lsrs	r3, r3, #1
 8008572:	3b01      	subs	r3, #1
 8008574:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008576:	429a      	cmp	r2, r3
 8008578:	d109      	bne.n	800858e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800857a:	69fb      	ldr	r3, [r7, #28]
 800857c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008584:	085b      	lsrs	r3, r3, #1
 8008586:	3b01      	subs	r3, #1
 8008588:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800858a:	429a      	cmp	r2, r3
 800858c:	d05f      	beq.n	800864e <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	2b0c      	cmp	r3, #12
 8008592:	d05a      	beq.n	800864a <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008594:	4b04      	ldr	r3, [pc, #16]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a03      	ldr	r2, [pc, #12]	; (80085a8 <HAL_RCC_OscConfig+0x770>)
 800859a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800859e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80085a0:	f7fb faf2 	bl	8003b88 <HAL_GetTick>
 80085a4:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80085a6:	e00c      	b.n	80085c2 <HAL_RCC_OscConfig+0x78a>
 80085a8:	40021000 	.word	0x40021000
 80085ac:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085b0:	f7fb faea 	bl	8003b88 <HAL_GetTick>
 80085b4:	4602      	mov	r2, r0
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	1ad3      	subs	r3, r2, r3
 80085ba:	2b02      	cmp	r3, #2
 80085bc:	d901      	bls.n	80085c2 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80085be:	2303      	movs	r3, #3
 80085c0:	e093      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80085c2:	4b4c      	ldr	r3, [pc, #304]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d1f0      	bne.n	80085b0 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085ce:	4b49      	ldr	r3, [pc, #292]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 80085d0:	68da      	ldr	r2, [r3, #12]
 80085d2:	4b49      	ldr	r3, [pc, #292]	; (80086f8 <HAL_RCC_OscConfig+0x8c0>)
 80085d4:	4013      	ands	r3, r2
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80085de:	3a01      	subs	r2, #1
 80085e0:	0112      	lsls	r2, r2, #4
 80085e2:	4311      	orrs	r1, r2
 80085e4:	687a      	ldr	r2, [r7, #4]
 80085e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80085e8:	0212      	lsls	r2, r2, #8
 80085ea:	4311      	orrs	r1, r2
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80085f0:	0852      	lsrs	r2, r2, #1
 80085f2:	3a01      	subs	r2, #1
 80085f4:	0552      	lsls	r2, r2, #21
 80085f6:	4311      	orrs	r1, r2
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80085fc:	0852      	lsrs	r2, r2, #1
 80085fe:	3a01      	subs	r2, #1
 8008600:	0652      	lsls	r2, r2, #25
 8008602:	430a      	orrs	r2, r1
 8008604:	493b      	ldr	r1, [pc, #236]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 8008606:	4313      	orrs	r3, r2
 8008608:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800860a:	4b3a      	ldr	r3, [pc, #232]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a39      	ldr	r2, [pc, #228]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 8008610:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008614:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008616:	4b37      	ldr	r3, [pc, #220]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 8008618:	68db      	ldr	r3, [r3, #12]
 800861a:	4a36      	ldr	r2, [pc, #216]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 800861c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008620:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008622:	f7fb fab1 	bl	8003b88 <HAL_GetTick>
 8008626:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008628:	e008      	b.n	800863c <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800862a:	f7fb faad 	bl	8003b88 <HAL_GetTick>
 800862e:	4602      	mov	r2, r0
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	1ad3      	subs	r3, r2, r3
 8008634:	2b02      	cmp	r3, #2
 8008636:	d901      	bls.n	800863c <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8008638:	2303      	movs	r3, #3
 800863a:	e056      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800863c:	4b2d      	ldr	r3, [pc, #180]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008644:	2b00      	cmp	r3, #0
 8008646:	d0f0      	beq.n	800862a <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008648:	e04e      	b.n	80086e8 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	e04d      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800864e:	4b29      	ldr	r3, [pc, #164]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008656:	2b00      	cmp	r3, #0
 8008658:	d146      	bne.n	80086e8 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800865a:	4b26      	ldr	r3, [pc, #152]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a25      	ldr	r2, [pc, #148]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 8008660:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008664:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008666:	4b23      	ldr	r3, [pc, #140]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	4a22      	ldr	r2, [pc, #136]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 800866c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008670:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008672:	f7fb fa89 	bl	8003b88 <HAL_GetTick>
 8008676:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008678:	e008      	b.n	800868c <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800867a:	f7fb fa85 	bl	8003b88 <HAL_GetTick>
 800867e:	4602      	mov	r2, r0
 8008680:	69bb      	ldr	r3, [r7, #24]
 8008682:	1ad3      	subs	r3, r2, r3
 8008684:	2b02      	cmp	r3, #2
 8008686:	d901      	bls.n	800868c <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8008688:	2303      	movs	r3, #3
 800868a:	e02e      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800868c:	4b19      	ldr	r3, [pc, #100]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008694:	2b00      	cmp	r3, #0
 8008696:	d0f0      	beq.n	800867a <HAL_RCC_OscConfig+0x842>
 8008698:	e026      	b.n	80086e8 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800869a:	6a3b      	ldr	r3, [r7, #32]
 800869c:	2b0c      	cmp	r3, #12
 800869e:	d021      	beq.n	80086e4 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086a0:	4b14      	ldr	r3, [pc, #80]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a13      	ldr	r2, [pc, #76]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 80086a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80086aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086ac:	f7fb fa6c 	bl	8003b88 <HAL_GetTick>
 80086b0:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80086b2:	e008      	b.n	80086c6 <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086b4:	f7fb fa68 	bl	8003b88 <HAL_GetTick>
 80086b8:	4602      	mov	r2, r0
 80086ba:	69bb      	ldr	r3, [r7, #24]
 80086bc:	1ad3      	subs	r3, r2, r3
 80086be:	2b02      	cmp	r3, #2
 80086c0:	d901      	bls.n	80086c6 <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 80086c2:	2303      	movs	r3, #3
 80086c4:	e011      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80086c6:	4b0b      	ldr	r3, [pc, #44]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d1f0      	bne.n	80086b4 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80086d2:	4b08      	ldr	r3, [pc, #32]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	4a07      	ldr	r2, [pc, #28]	; (80086f4 <HAL_RCC_OscConfig+0x8bc>)
 80086d8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80086dc:	f023 0303 	bic.w	r3, r3, #3
 80086e0:	60d3      	str	r3, [r2, #12]
 80086e2:	e001      	b.n	80086e8 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80086e4:	2301      	movs	r3, #1
 80086e6:	e000      	b.n	80086ea <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3728      	adds	r7, #40	; 0x28
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}
 80086f2:	bf00      	nop
 80086f4:	40021000 	.word	0x40021000
 80086f8:	f99f808c 	.word	0xf99f808c

080086fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b084      	sub	sp, #16
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d101      	bne.n	8008710 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	e0e7      	b.n	80088e0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008710:	4b75      	ldr	r3, [pc, #468]	; (80088e8 <HAL_RCC_ClockConfig+0x1ec>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f003 0307 	and.w	r3, r3, #7
 8008718:	683a      	ldr	r2, [r7, #0]
 800871a:	429a      	cmp	r2, r3
 800871c:	d910      	bls.n	8008740 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800871e:	4b72      	ldr	r3, [pc, #456]	; (80088e8 <HAL_RCC_ClockConfig+0x1ec>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f023 0207 	bic.w	r2, r3, #7
 8008726:	4970      	ldr	r1, [pc, #448]	; (80088e8 <HAL_RCC_ClockConfig+0x1ec>)
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	4313      	orrs	r3, r2
 800872c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800872e:	4b6e      	ldr	r3, [pc, #440]	; (80088e8 <HAL_RCC_ClockConfig+0x1ec>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f003 0307 	and.w	r3, r3, #7
 8008736:	683a      	ldr	r2, [r7, #0]
 8008738:	429a      	cmp	r2, r3
 800873a:	d001      	beq.n	8008740 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e0cf      	b.n	80088e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f003 0302 	and.w	r3, r3, #2
 8008748:	2b00      	cmp	r3, #0
 800874a:	d010      	beq.n	800876e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	689a      	ldr	r2, [r3, #8]
 8008750:	4b66      	ldr	r3, [pc, #408]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 8008752:	689b      	ldr	r3, [r3, #8]
 8008754:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008758:	429a      	cmp	r2, r3
 800875a:	d908      	bls.n	800876e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800875c:	4b63      	ldr	r3, [pc, #396]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	4960      	ldr	r1, [pc, #384]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 800876a:	4313      	orrs	r3, r2
 800876c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f003 0301 	and.w	r3, r3, #1
 8008776:	2b00      	cmp	r3, #0
 8008778:	d04c      	beq.n	8008814 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	2b03      	cmp	r3, #3
 8008780:	d107      	bne.n	8008792 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008782:	4b5a      	ldr	r3, [pc, #360]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800878a:	2b00      	cmp	r3, #0
 800878c:	d121      	bne.n	80087d2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e0a6      	b.n	80088e0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	2b02      	cmp	r3, #2
 8008798:	d107      	bne.n	80087aa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800879a:	4b54      	ldr	r3, [pc, #336]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d115      	bne.n	80087d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e09a      	b.n	80088e0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d107      	bne.n	80087c2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80087b2:	4b4e      	ldr	r3, [pc, #312]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f003 0302 	and.w	r3, r3, #2
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d109      	bne.n	80087d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	e08e      	b.n	80088e0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80087c2:	4b4a      	ldr	r3, [pc, #296]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d101      	bne.n	80087d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	e086      	b.n	80088e0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80087d2:	4b46      	ldr	r3, [pc, #280]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	f023 0203 	bic.w	r2, r3, #3
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	4943      	ldr	r1, [pc, #268]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 80087e0:	4313      	orrs	r3, r2
 80087e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087e4:	f7fb f9d0 	bl	8003b88 <HAL_GetTick>
 80087e8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80087ea:	e00a      	b.n	8008802 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80087ec:	f7fb f9cc 	bl	8003b88 <HAL_GetTick>
 80087f0:	4602      	mov	r2, r0
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	1ad3      	subs	r3, r2, r3
 80087f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d901      	bls.n	8008802 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80087fe:	2303      	movs	r3, #3
 8008800:	e06e      	b.n	80088e0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008802:	4b3a      	ldr	r3, [pc, #232]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f003 020c 	and.w	r2, r3, #12
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	009b      	lsls	r3, r3, #2
 8008810:	429a      	cmp	r2, r3
 8008812:	d1eb      	bne.n	80087ec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f003 0302 	and.w	r3, r3, #2
 800881c:	2b00      	cmp	r3, #0
 800881e:	d010      	beq.n	8008842 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	689a      	ldr	r2, [r3, #8]
 8008824:	4b31      	ldr	r3, [pc, #196]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800882c:	429a      	cmp	r2, r3
 800882e:	d208      	bcs.n	8008842 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008830:	4b2e      	ldr	r3, [pc, #184]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	492b      	ldr	r1, [pc, #172]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 800883e:	4313      	orrs	r3, r2
 8008840:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008842:	4b29      	ldr	r3, [pc, #164]	; (80088e8 <HAL_RCC_ClockConfig+0x1ec>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f003 0307 	and.w	r3, r3, #7
 800884a:	683a      	ldr	r2, [r7, #0]
 800884c:	429a      	cmp	r2, r3
 800884e:	d210      	bcs.n	8008872 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008850:	4b25      	ldr	r3, [pc, #148]	; (80088e8 <HAL_RCC_ClockConfig+0x1ec>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f023 0207 	bic.w	r2, r3, #7
 8008858:	4923      	ldr	r1, [pc, #140]	; (80088e8 <HAL_RCC_ClockConfig+0x1ec>)
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	4313      	orrs	r3, r2
 800885e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008860:	4b21      	ldr	r3, [pc, #132]	; (80088e8 <HAL_RCC_ClockConfig+0x1ec>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f003 0307 	and.w	r3, r3, #7
 8008868:	683a      	ldr	r2, [r7, #0]
 800886a:	429a      	cmp	r2, r3
 800886c:	d001      	beq.n	8008872 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	e036      	b.n	80088e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f003 0304 	and.w	r3, r3, #4
 800887a:	2b00      	cmp	r3, #0
 800887c:	d008      	beq.n	8008890 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800887e:	4b1b      	ldr	r3, [pc, #108]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 8008880:	689b      	ldr	r3, [r3, #8]
 8008882:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	68db      	ldr	r3, [r3, #12]
 800888a:	4918      	ldr	r1, [pc, #96]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 800888c:	4313      	orrs	r3, r2
 800888e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f003 0308 	and.w	r3, r3, #8
 8008898:	2b00      	cmp	r3, #0
 800889a:	d009      	beq.n	80088b0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800889c:	4b13      	ldr	r3, [pc, #76]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	00db      	lsls	r3, r3, #3
 80088aa:	4910      	ldr	r1, [pc, #64]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 80088ac:	4313      	orrs	r3, r2
 80088ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80088b0:	f000 f824 	bl	80088fc <HAL_RCC_GetSysClockFreq>
 80088b4:	4602      	mov	r2, r0
 80088b6:	4b0d      	ldr	r3, [pc, #52]	; (80088ec <HAL_RCC_ClockConfig+0x1f0>)
 80088b8:	689b      	ldr	r3, [r3, #8]
 80088ba:	091b      	lsrs	r3, r3, #4
 80088bc:	f003 030f 	and.w	r3, r3, #15
 80088c0:	490b      	ldr	r1, [pc, #44]	; (80088f0 <HAL_RCC_ClockConfig+0x1f4>)
 80088c2:	5ccb      	ldrb	r3, [r1, r3]
 80088c4:	f003 031f 	and.w	r3, r3, #31
 80088c8:	fa22 f303 	lsr.w	r3, r2, r3
 80088cc:	4a09      	ldr	r2, [pc, #36]	; (80088f4 <HAL_RCC_ClockConfig+0x1f8>)
 80088ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80088d0:	4b09      	ldr	r3, [pc, #36]	; (80088f8 <HAL_RCC_ClockConfig+0x1fc>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4618      	mov	r0, r3
 80088d6:	f7fb f907 	bl	8003ae8 <HAL_InitTick>
 80088da:	4603      	mov	r3, r0
 80088dc:	72fb      	strb	r3, [r7, #11]

  return status;
 80088de:	7afb      	ldrb	r3, [r7, #11]
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3710      	adds	r7, #16
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	40022000 	.word	0x40022000
 80088ec:	40021000 	.word	0x40021000
 80088f0:	0800f850 	.word	0x0800f850
 80088f4:	20000000 	.word	0x20000000
 80088f8:	20000004 	.word	0x20000004

080088fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b089      	sub	sp, #36	; 0x24
 8008900:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008902:	2300      	movs	r3, #0
 8008904:	61fb      	str	r3, [r7, #28]
 8008906:	2300      	movs	r3, #0
 8008908:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800890a:	4b3e      	ldr	r3, [pc, #248]	; (8008a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800890c:	689b      	ldr	r3, [r3, #8]
 800890e:	f003 030c 	and.w	r3, r3, #12
 8008912:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008914:	4b3b      	ldr	r3, [pc, #236]	; (8008a04 <HAL_RCC_GetSysClockFreq+0x108>)
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	f003 0303 	and.w	r3, r3, #3
 800891c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d005      	beq.n	8008930 <HAL_RCC_GetSysClockFreq+0x34>
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	2b0c      	cmp	r3, #12
 8008928:	d121      	bne.n	800896e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2b01      	cmp	r3, #1
 800892e:	d11e      	bne.n	800896e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008930:	4b34      	ldr	r3, [pc, #208]	; (8008a04 <HAL_RCC_GetSysClockFreq+0x108>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f003 0308 	and.w	r3, r3, #8
 8008938:	2b00      	cmp	r3, #0
 800893a:	d107      	bne.n	800894c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800893c:	4b31      	ldr	r3, [pc, #196]	; (8008a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800893e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008942:	0a1b      	lsrs	r3, r3, #8
 8008944:	f003 030f 	and.w	r3, r3, #15
 8008948:	61fb      	str	r3, [r7, #28]
 800894a:	e005      	b.n	8008958 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800894c:	4b2d      	ldr	r3, [pc, #180]	; (8008a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	091b      	lsrs	r3, r3, #4
 8008952:	f003 030f 	and.w	r3, r3, #15
 8008956:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008958:	4a2b      	ldr	r2, [pc, #172]	; (8008a08 <HAL_RCC_GetSysClockFreq+0x10c>)
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008960:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d10d      	bne.n	8008984 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008968:	69fb      	ldr	r3, [r7, #28]
 800896a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800896c:	e00a      	b.n	8008984 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	2b04      	cmp	r3, #4
 8008972:	d102      	bne.n	800897a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008974:	4b25      	ldr	r3, [pc, #148]	; (8008a0c <HAL_RCC_GetSysClockFreq+0x110>)
 8008976:	61bb      	str	r3, [r7, #24]
 8008978:	e004      	b.n	8008984 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	2b08      	cmp	r3, #8
 800897e:	d101      	bne.n	8008984 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008980:	4b23      	ldr	r3, [pc, #140]	; (8008a10 <HAL_RCC_GetSysClockFreq+0x114>)
 8008982:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	2b0c      	cmp	r3, #12
 8008988:	d134      	bne.n	80089f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800898a:	4b1e      	ldr	r3, [pc, #120]	; (8008a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	f003 0303 	and.w	r3, r3, #3
 8008992:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	2b02      	cmp	r3, #2
 8008998:	d003      	beq.n	80089a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	2b03      	cmp	r3, #3
 800899e:	d003      	beq.n	80089a8 <HAL_RCC_GetSysClockFreq+0xac>
 80089a0:	e005      	b.n	80089ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80089a2:	4b1a      	ldr	r3, [pc, #104]	; (8008a0c <HAL_RCC_GetSysClockFreq+0x110>)
 80089a4:	617b      	str	r3, [r7, #20]
      break;
 80089a6:	e005      	b.n	80089b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80089a8:	4b19      	ldr	r3, [pc, #100]	; (8008a10 <HAL_RCC_GetSysClockFreq+0x114>)
 80089aa:	617b      	str	r3, [r7, #20]
      break;
 80089ac:	e002      	b.n	80089b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80089ae:	69fb      	ldr	r3, [r7, #28]
 80089b0:	617b      	str	r3, [r7, #20]
      break;
 80089b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80089b4:	4b13      	ldr	r3, [pc, #76]	; (8008a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	091b      	lsrs	r3, r3, #4
 80089ba:	f003 0307 	and.w	r3, r3, #7
 80089be:	3301      	adds	r3, #1
 80089c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80089c2:	4b10      	ldr	r3, [pc, #64]	; (8008a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	0a1b      	lsrs	r3, r3, #8
 80089c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089cc:	697a      	ldr	r2, [r7, #20]
 80089ce:	fb03 f202 	mul.w	r2, r3, r2
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80089d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80089da:	4b0a      	ldr	r3, [pc, #40]	; (8008a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80089dc:	68db      	ldr	r3, [r3, #12]
 80089de:	0e5b      	lsrs	r3, r3, #25
 80089e0:	f003 0303 	and.w	r3, r3, #3
 80089e4:	3301      	adds	r3, #1
 80089e6:	005b      	lsls	r3, r3, #1
 80089e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80089ea:	697a      	ldr	r2, [r7, #20]
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80089f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80089f4:	69bb      	ldr	r3, [r7, #24]
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3724      	adds	r7, #36	; 0x24
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr
 8008a02:	bf00      	nop
 8008a04:	40021000 	.word	0x40021000
 8008a08:	0800f860 	.word	0x0800f860
 8008a0c:	00f42400 	.word	0x00f42400
 8008a10:	007a1200 	.word	0x007a1200

08008a14 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b086      	sub	sp, #24
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008a20:	4b2a      	ldr	r3, [pc, #168]	; (8008acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d003      	beq.n	8008a34 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008a2c:	f7ff f990 	bl	8007d50 <HAL_PWREx_GetVoltageRange>
 8008a30:	6178      	str	r0, [r7, #20]
 8008a32:	e014      	b.n	8008a5e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008a34:	4b25      	ldr	r3, [pc, #148]	; (8008acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a38:	4a24      	ldr	r2, [pc, #144]	; (8008acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008a3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a3e:	6593      	str	r3, [r2, #88]	; 0x58
 8008a40:	4b22      	ldr	r3, [pc, #136]	; (8008acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a48:	60fb      	str	r3, [r7, #12]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008a4c:	f7ff f980 	bl	8007d50 <HAL_PWREx_GetVoltageRange>
 8008a50:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008a52:	4b1e      	ldr	r3, [pc, #120]	; (8008acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a56:	4a1d      	ldr	r2, [pc, #116]	; (8008acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008a58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a5c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a64:	d10b      	bne.n	8008a7e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2b80      	cmp	r3, #128	; 0x80
 8008a6a:	d919      	bls.n	8008aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2ba0      	cmp	r3, #160	; 0xa0
 8008a70:	d902      	bls.n	8008a78 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008a72:	2302      	movs	r3, #2
 8008a74:	613b      	str	r3, [r7, #16]
 8008a76:	e013      	b.n	8008aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008a78:	2301      	movs	r3, #1
 8008a7a:	613b      	str	r3, [r7, #16]
 8008a7c:	e010      	b.n	8008aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2b80      	cmp	r3, #128	; 0x80
 8008a82:	d902      	bls.n	8008a8a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008a84:	2303      	movs	r3, #3
 8008a86:	613b      	str	r3, [r7, #16]
 8008a88:	e00a      	b.n	8008aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2b80      	cmp	r3, #128	; 0x80
 8008a8e:	d102      	bne.n	8008a96 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008a90:	2302      	movs	r3, #2
 8008a92:	613b      	str	r3, [r7, #16]
 8008a94:	e004      	b.n	8008aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2b70      	cmp	r3, #112	; 0x70
 8008a9a:	d101      	bne.n	8008aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008aa0:	4b0b      	ldr	r3, [pc, #44]	; (8008ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f023 0207 	bic.w	r2, r3, #7
 8008aa8:	4909      	ldr	r1, [pc, #36]	; (8008ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	4313      	orrs	r3, r2
 8008aae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008ab0:	4b07      	ldr	r3, [pc, #28]	; (8008ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f003 0307 	and.w	r3, r3, #7
 8008ab8:	693a      	ldr	r2, [r7, #16]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d001      	beq.n	8008ac2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008abe:	2301      	movs	r3, #1
 8008ac0:	e000      	b.n	8008ac4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3718      	adds	r7, #24
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	40021000 	.word	0x40021000
 8008ad0:	40022000 	.word	0x40022000

08008ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b086      	sub	sp, #24
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008adc:	2300      	movs	r3, #0
 8008ade:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	f000 809e 	beq.w	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008af2:	2300      	movs	r3, #0
 8008af4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008af6:	4b46      	ldr	r3, [pc, #280]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d101      	bne.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8008b02:	2301      	movs	r3, #1
 8008b04:	e000      	b.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8008b06:	2300      	movs	r3, #0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d00d      	beq.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b0c:	4b40      	ldr	r3, [pc, #256]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b10:	4a3f      	ldr	r2, [pc, #252]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008b12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b16:	6593      	str	r3, [r2, #88]	; 0x58
 8008b18:	4b3d      	ldr	r3, [pc, #244]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b20:	60bb      	str	r3, [r7, #8]
 8008b22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008b24:	2301      	movs	r3, #1
 8008b26:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b28:	4b3a      	ldr	r3, [pc, #232]	; (8008c14 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a39      	ldr	r2, [pc, #228]	; (8008c14 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8008b2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008b34:	f7fb f828 	bl	8003b88 <HAL_GetTick>
 8008b38:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008b3a:	e009      	b.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b3c:	f7fb f824 	bl	8003b88 <HAL_GetTick>
 8008b40:	4602      	mov	r2, r0
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	1ad3      	subs	r3, r2, r3
 8008b46:	2b02      	cmp	r3, #2
 8008b48:	d902      	bls.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	74fb      	strb	r3, [r7, #19]
        break;
 8008b4e:	e005      	b.n	8008b5c <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008b50:	4b30      	ldr	r3, [pc, #192]	; (8008c14 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d0ef      	beq.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8008b5c:	7cfb      	ldrb	r3, [r7, #19]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d15a      	bne.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008b62:	4b2b      	ldr	r3, [pc, #172]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b6c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d01e      	beq.n	8008bb2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b78:	697a      	ldr	r2, [r7, #20]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d019      	beq.n	8008bb2 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008b7e:	4b24      	ldr	r3, [pc, #144]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b88:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008b8a:	4b21      	ldr	r3, [pc, #132]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b90:	4a1f      	ldr	r2, [pc, #124]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008b92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008b9a:	4b1d      	ldr	r3, [pc, #116]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ba0:	4a1b      	ldr	r2, [pc, #108]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008ba2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ba6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008baa:	4a19      	ldr	r2, [pc, #100]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	f003 0301 	and.w	r3, r3, #1
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d016      	beq.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bbc:	f7fa ffe4 	bl	8003b88 <HAL_GetTick>
 8008bc0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008bc2:	e00b      	b.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bc4:	f7fa ffe0 	bl	8003b88 <HAL_GetTick>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	1ad3      	subs	r3, r2, r3
 8008bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d902      	bls.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	74fb      	strb	r3, [r7, #19]
            break;
 8008bda:	e006      	b.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008bdc:	4b0c      	ldr	r3, [pc, #48]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008be2:	f003 0302 	and.w	r3, r3, #2
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d0ec      	beq.n	8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8008bea:	7cfb      	ldrb	r3, [r7, #19]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d10b      	bne.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008bf0:	4b07      	ldr	r3, [pc, #28]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bf6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bfe:	4904      	ldr	r1, [pc, #16]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008c00:	4313      	orrs	r3, r2
 8008c02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008c06:	e009      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008c08:	7cfb      	ldrb	r3, [r7, #19]
 8008c0a:	74bb      	strb	r3, [r7, #18]
 8008c0c:	e006      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0x148>
 8008c0e:	bf00      	nop
 8008c10:	40021000 	.word	0x40021000
 8008c14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c18:	7cfb      	ldrb	r3, [r7, #19]
 8008c1a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008c1c:	7c7b      	ldrb	r3, [r7, #17]
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d105      	bne.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c22:	4b6e      	ldr	r3, [pc, #440]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c26:	4a6d      	ldr	r2, [pc, #436]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008c28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008c2c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f003 0301 	and.w	r3, r3, #1
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00a      	beq.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008c3a:	4b68      	ldr	r3, [pc, #416]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c40:	f023 0203 	bic.w	r2, r3, #3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	4964      	ldr	r1, [pc, #400]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f003 0302 	and.w	r3, r3, #2
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d00a      	beq.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008c5c:	4b5f      	ldr	r3, [pc, #380]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c62:	f023 020c 	bic.w	r2, r3, #12
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	495c      	ldr	r1, [pc, #368]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 0304 	and.w	r3, r3, #4
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00a      	beq.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008c7e:	4b57      	ldr	r3, [pc, #348]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c84:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	4953      	ldr	r1, [pc, #332]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f003 0320 	and.w	r3, r3, #32
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d00a      	beq.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008ca0:	4b4e      	ldr	r3, [pc, #312]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ca6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	691b      	ldr	r3, [r3, #16]
 8008cae:	494b      	ldr	r1, [pc, #300]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d00a      	beq.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008cc2:	4b46      	ldr	r3, [pc, #280]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cc8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	4942      	ldr	r1, [pc, #264]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d00a      	beq.n	8008cfa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008ce4:	4b3d      	ldr	r3, [pc, #244]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf2:	493a      	ldr	r1, [pc, #232]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d00a      	beq.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008d06:	4b35      	ldr	r3, [pc, #212]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d0c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	695b      	ldr	r3, [r3, #20]
 8008d14:	4931      	ldr	r1, [pc, #196]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d16:	4313      	orrs	r3, r2
 8008d18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d00a      	beq.n	8008d3e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008d28:	4b2c      	ldr	r3, [pc, #176]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d2e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	699b      	ldr	r3, [r3, #24]
 8008d36:	4929      	ldr	r1, [pc, #164]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00a      	beq.n	8008d60 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008d4a:	4b24      	ldr	r3, [pc, #144]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	69db      	ldr	r3, [r3, #28]
 8008d58:	4920      	ldr	r1, [pc, #128]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d015      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008d6c:	4b1b      	ldr	r3, [pc, #108]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d72:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d7a:	4918      	ldr	r1, [pc, #96]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d86:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008d8a:	d105      	bne.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008d8c:	4b13      	ldr	r3, [pc, #76]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	4a12      	ldr	r2, [pc, #72]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008d92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008d96:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d015      	beq.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008da4:	4b0d      	ldr	r3, [pc, #52]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008daa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008db2:	490a      	ldr	r1, [pc, #40]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008db4:	4313      	orrs	r3, r2
 8008db6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008dc2:	d105      	bne.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008dc4:	4b05      	ldr	r3, [pc, #20]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	4a04      	ldr	r2, [pc, #16]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008dca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008dce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008dd0:	7cbb      	ldrb	r3, [r7, #18]
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3718      	adds	r7, #24
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop
 8008ddc:	40021000 	.word	0x40021000

08008de0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d101      	bne.n	8008df2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	e095      	b.n	8008f1e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d108      	bne.n	8008e0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e02:	d009      	beq.n	8008e18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	61da      	str	r2, [r3, #28]
 8008e0a:	e005      	b.n	8008e18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008e24:	b2db      	uxtb	r3, r3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d106      	bne.n	8008e38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f7fa faca 	bl	80033cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2202      	movs	r2, #2
 8008e3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e4e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	68db      	ldr	r3, [r3, #12]
 8008e54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e58:	d902      	bls.n	8008e60 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	60fb      	str	r3, [r7, #12]
 8008e5e:	e002      	b.n	8008e66 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008e60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008e64:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	68db      	ldr	r3, [r3, #12]
 8008e6a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008e6e:	d007      	beq.n	8008e80 <HAL_SPI_Init+0xa0>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	68db      	ldr	r3, [r3, #12]
 8008e74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e78:	d002      	beq.n	8008e80 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	689b      	ldr	r3, [r3, #8]
 8008e8c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008e90:	431a      	orrs	r2, r3
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	691b      	ldr	r3, [r3, #16]
 8008e96:	f003 0302 	and.w	r3, r3, #2
 8008e9a:	431a      	orrs	r2, r3
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	695b      	ldr	r3, [r3, #20]
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	431a      	orrs	r2, r3
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	699b      	ldr	r3, [r3, #24]
 8008eaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008eae:	431a      	orrs	r2, r3
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	69db      	ldr	r3, [r3, #28]
 8008eb4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008eb8:	431a      	orrs	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6a1b      	ldr	r3, [r3, #32]
 8008ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ec2:	ea42 0103 	orr.w	r1, r2, r3
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eca:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	430a      	orrs	r2, r1
 8008ed4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	699b      	ldr	r3, [r3, #24]
 8008eda:	0c1b      	lsrs	r3, r3, #16
 8008edc:	f003 0204 	and.w	r2, r3, #4
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee4:	f003 0310 	and.w	r3, r3, #16
 8008ee8:	431a      	orrs	r2, r3
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eee:	f003 0308 	and.w	r3, r3, #8
 8008ef2:	431a      	orrs	r2, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	68db      	ldr	r3, [r3, #12]
 8008ef8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008efc:	ea42 0103 	orr.w	r1, r2, r3
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	430a      	orrs	r2, r1
 8008f0c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2200      	movs	r2, #0
 8008f12:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008f1c:	2300      	movs	r3, #0
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3710      	adds	r7, #16
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}

08008f26 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f26:	b580      	push	{r7, lr}
 8008f28:	b088      	sub	sp, #32
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	60f8      	str	r0, [r7, #12]
 8008f2e:	60b9      	str	r1, [r7, #8]
 8008f30:	603b      	str	r3, [r7, #0]
 8008f32:	4613      	mov	r3, r2
 8008f34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	d101      	bne.n	8008f48 <HAL_SPI_Transmit+0x22>
 8008f44:	2302      	movs	r3, #2
 8008f46:	e158      	b.n	80091fa <HAL_SPI_Transmit+0x2d4>
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f50:	f7fa fe1a 	bl	8003b88 <HAL_GetTick>
 8008f54:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008f56:	88fb      	ldrh	r3, [r7, #6]
 8008f58:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d002      	beq.n	8008f6c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008f66:	2302      	movs	r3, #2
 8008f68:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f6a:	e13d      	b.n	80091e8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d002      	beq.n	8008f78 <HAL_SPI_Transmit+0x52>
 8008f72:	88fb      	ldrh	r3, [r7, #6]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d102      	bne.n	8008f7e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f7c:	e134      	b.n	80091e8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2203      	movs	r2, #3
 8008f82:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	68ba      	ldr	r2, [r7, #8]
 8008f90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	88fa      	ldrh	r2, [r7, #6]
 8008f96:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	88fa      	ldrh	r2, [r7, #6]
 8008f9c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fc8:	d10f      	bne.n	8008fea <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008fe8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ff4:	2b40      	cmp	r3, #64	; 0x40
 8008ff6:	d007      	beq.n	8009008 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009006:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	68db      	ldr	r3, [r3, #12]
 800900c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009010:	d94b      	bls.n	80090aa <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d002      	beq.n	8009020 <HAL_SPI_Transmit+0xfa>
 800901a:	8afb      	ldrh	r3, [r7, #22]
 800901c:	2b01      	cmp	r3, #1
 800901e:	d13e      	bne.n	800909e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009024:	881a      	ldrh	r2, [r3, #0]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009030:	1c9a      	adds	r2, r3, #2
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800903a:	b29b      	uxth	r3, r3
 800903c:	3b01      	subs	r3, #1
 800903e:	b29a      	uxth	r2, r3
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009044:	e02b      	b.n	800909e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	f003 0302 	and.w	r3, r3, #2
 8009050:	2b02      	cmp	r3, #2
 8009052:	d112      	bne.n	800907a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009058:	881a      	ldrh	r2, [r3, #0]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009064:	1c9a      	adds	r2, r3, #2
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800906e:	b29b      	uxth	r3, r3
 8009070:	3b01      	subs	r3, #1
 8009072:	b29a      	uxth	r2, r3
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009078:	e011      	b.n	800909e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800907a:	f7fa fd85 	bl	8003b88 <HAL_GetTick>
 800907e:	4602      	mov	r2, r0
 8009080:	69bb      	ldr	r3, [r7, #24]
 8009082:	1ad3      	subs	r3, r2, r3
 8009084:	683a      	ldr	r2, [r7, #0]
 8009086:	429a      	cmp	r2, r3
 8009088:	d803      	bhi.n	8009092 <HAL_SPI_Transmit+0x16c>
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009090:	d102      	bne.n	8009098 <HAL_SPI_Transmit+0x172>
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d102      	bne.n	800909e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8009098:	2303      	movs	r3, #3
 800909a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800909c:	e0a4      	b.n	80091e8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1ce      	bne.n	8009046 <HAL_SPI_Transmit+0x120>
 80090a8:	e07c      	b.n	80091a4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d002      	beq.n	80090b8 <HAL_SPI_Transmit+0x192>
 80090b2:	8afb      	ldrh	r3, [r7, #22]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d170      	bne.n	800919a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090bc:	b29b      	uxth	r3, r3
 80090be:	2b01      	cmp	r3, #1
 80090c0:	d912      	bls.n	80090e8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c6:	881a      	ldrh	r2, [r3, #0]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090d2:	1c9a      	adds	r2, r3, #2
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090dc:	b29b      	uxth	r3, r3
 80090de:	3b02      	subs	r3, #2
 80090e0:	b29a      	uxth	r2, r3
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80090e6:	e058      	b.n	800919a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	330c      	adds	r3, #12
 80090f2:	7812      	ldrb	r2, [r2, #0]
 80090f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090fa:	1c5a      	adds	r2, r3, #1
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009104:	b29b      	uxth	r3, r3
 8009106:	3b01      	subs	r3, #1
 8009108:	b29a      	uxth	r2, r3
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800910e:	e044      	b.n	800919a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	f003 0302 	and.w	r3, r3, #2
 800911a:	2b02      	cmp	r3, #2
 800911c:	d12b      	bne.n	8009176 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009122:	b29b      	uxth	r3, r3
 8009124:	2b01      	cmp	r3, #1
 8009126:	d912      	bls.n	800914e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800912c:	881a      	ldrh	r2, [r3, #0]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009138:	1c9a      	adds	r2, r3, #2
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009142:	b29b      	uxth	r3, r3
 8009144:	3b02      	subs	r3, #2
 8009146:	b29a      	uxth	r2, r3
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800914c:	e025      	b.n	800919a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	330c      	adds	r3, #12
 8009158:	7812      	ldrb	r2, [r2, #0]
 800915a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009160:	1c5a      	adds	r2, r3, #1
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800916a:	b29b      	uxth	r3, r3
 800916c:	3b01      	subs	r3, #1
 800916e:	b29a      	uxth	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009174:	e011      	b.n	800919a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009176:	f7fa fd07 	bl	8003b88 <HAL_GetTick>
 800917a:	4602      	mov	r2, r0
 800917c:	69bb      	ldr	r3, [r7, #24]
 800917e:	1ad3      	subs	r3, r2, r3
 8009180:	683a      	ldr	r2, [r7, #0]
 8009182:	429a      	cmp	r2, r3
 8009184:	d803      	bhi.n	800918e <HAL_SPI_Transmit+0x268>
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800918c:	d102      	bne.n	8009194 <HAL_SPI_Transmit+0x26e>
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d102      	bne.n	800919a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8009194:	2303      	movs	r3, #3
 8009196:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009198:	e026      	b.n	80091e8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800919e:	b29b      	uxth	r3, r3
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d1b5      	bne.n	8009110 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80091a4:	69ba      	ldr	r2, [r7, #24]
 80091a6:	6839      	ldr	r1, [r7, #0]
 80091a8:	68f8      	ldr	r0, [r7, #12]
 80091aa:	f000 fb5b 	bl	8009864 <SPI_EndRxTxTransaction>
 80091ae:	4603      	mov	r3, r0
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d002      	beq.n	80091ba <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2220      	movs	r2, #32
 80091b8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	689b      	ldr	r3, [r3, #8]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d10a      	bne.n	80091d8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80091c2:	2300      	movs	r3, #0
 80091c4:	613b      	str	r3, [r7, #16]
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	68db      	ldr	r3, [r3, #12]
 80091cc:	613b      	str	r3, [r7, #16]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	613b      	str	r3, [r7, #16]
 80091d6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d002      	beq.n	80091e6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80091e0:	2301      	movs	r3, #1
 80091e2:	77fb      	strb	r3, [r7, #31]
 80091e4:	e000      	b.n	80091e8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80091e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2201      	movs	r2, #1
 80091ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2200      	movs	r2, #0
 80091f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80091f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3720      	adds	r7, #32
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}

08009202 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009202:	b580      	push	{r7, lr}
 8009204:	b08a      	sub	sp, #40	; 0x28
 8009206:	af00      	add	r7, sp, #0
 8009208:	60f8      	str	r0, [r7, #12]
 800920a:	60b9      	str	r1, [r7, #8]
 800920c:	607a      	str	r2, [r7, #4]
 800920e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009210:	2301      	movs	r3, #1
 8009212:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009214:	2300      	movs	r3, #0
 8009216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009220:	2b01      	cmp	r3, #1
 8009222:	d101      	bne.n	8009228 <HAL_SPI_TransmitReceive+0x26>
 8009224:	2302      	movs	r3, #2
 8009226:	e1fb      	b.n	8009620 <HAL_SPI_TransmitReceive+0x41e>
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2201      	movs	r2, #1
 800922c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009230:	f7fa fcaa 	bl	8003b88 <HAL_GetTick>
 8009234:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800923c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009244:	887b      	ldrh	r3, [r7, #2]
 8009246:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009248:	887b      	ldrh	r3, [r7, #2]
 800924a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800924c:	7efb      	ldrb	r3, [r7, #27]
 800924e:	2b01      	cmp	r3, #1
 8009250:	d00e      	beq.n	8009270 <HAL_SPI_TransmitReceive+0x6e>
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009258:	d106      	bne.n	8009268 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	689b      	ldr	r3, [r3, #8]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d102      	bne.n	8009268 <HAL_SPI_TransmitReceive+0x66>
 8009262:	7efb      	ldrb	r3, [r7, #27]
 8009264:	2b04      	cmp	r3, #4
 8009266:	d003      	beq.n	8009270 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009268:	2302      	movs	r3, #2
 800926a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800926e:	e1cd      	b.n	800960c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d005      	beq.n	8009282 <HAL_SPI_TransmitReceive+0x80>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d002      	beq.n	8009282 <HAL_SPI_TransmitReceive+0x80>
 800927c:	887b      	ldrh	r3, [r7, #2]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d103      	bne.n	800928a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009288:	e1c0      	b.n	800960c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009290:	b2db      	uxtb	r3, r3
 8009292:	2b04      	cmp	r3, #4
 8009294:	d003      	beq.n	800929e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2205      	movs	r2, #5
 800929a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	687a      	ldr	r2, [r7, #4]
 80092a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	887a      	ldrh	r2, [r7, #2]
 80092ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	887a      	ldrh	r2, [r7, #2]
 80092b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	68ba      	ldr	r2, [r7, #8]
 80092be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	887a      	ldrh	r2, [r7, #2]
 80092c4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	887a      	ldrh	r2, [r7, #2]
 80092ca:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2200      	movs	r2, #0
 80092d0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2200      	movs	r2, #0
 80092d6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80092e0:	d802      	bhi.n	80092e8 <HAL_SPI_TransmitReceive+0xe6>
 80092e2:	8a3b      	ldrh	r3, [r7, #16]
 80092e4:	2b01      	cmp	r3, #1
 80092e6:	d908      	bls.n	80092fa <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	685a      	ldr	r2, [r3, #4]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80092f6:	605a      	str	r2, [r3, #4]
 80092f8:	e007      	b.n	800930a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	685a      	ldr	r2, [r3, #4]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009308:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009314:	2b40      	cmp	r3, #64	; 0x40
 8009316:	d007      	beq.n	8009328 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009326:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009330:	d97c      	bls.n	800942c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d002      	beq.n	8009340 <HAL_SPI_TransmitReceive+0x13e>
 800933a:	8a7b      	ldrh	r3, [r7, #18]
 800933c:	2b01      	cmp	r3, #1
 800933e:	d169      	bne.n	8009414 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009344:	881a      	ldrh	r2, [r3, #0]
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009350:	1c9a      	adds	r2, r3, #2
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800935a:	b29b      	uxth	r3, r3
 800935c:	3b01      	subs	r3, #1
 800935e:	b29a      	uxth	r2, r3
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009364:	e056      	b.n	8009414 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	f003 0302 	and.w	r3, r3, #2
 8009370:	2b02      	cmp	r3, #2
 8009372:	d11b      	bne.n	80093ac <HAL_SPI_TransmitReceive+0x1aa>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009378:	b29b      	uxth	r3, r3
 800937a:	2b00      	cmp	r3, #0
 800937c:	d016      	beq.n	80093ac <HAL_SPI_TransmitReceive+0x1aa>
 800937e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009380:	2b01      	cmp	r3, #1
 8009382:	d113      	bne.n	80093ac <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009388:	881a      	ldrh	r2, [r3, #0]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009394:	1c9a      	adds	r2, r3, #2
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800939e:	b29b      	uxth	r3, r3
 80093a0:	3b01      	subs	r3, #1
 80093a2:	b29a      	uxth	r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80093a8:	2300      	movs	r3, #0
 80093aa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	f003 0301 	and.w	r3, r3, #1
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d11c      	bne.n	80093f4 <HAL_SPI_TransmitReceive+0x1f2>
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d016      	beq.n	80093f4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68da      	ldr	r2, [r3, #12]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093d0:	b292      	uxth	r2, r2
 80093d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093d8:	1c9a      	adds	r2, r3, #2
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	3b01      	subs	r3, #1
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80093f0:	2301      	movs	r3, #1
 80093f2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80093f4:	f7fa fbc8 	bl	8003b88 <HAL_GetTick>
 80093f8:	4602      	mov	r2, r0
 80093fa:	69fb      	ldr	r3, [r7, #28]
 80093fc:	1ad3      	subs	r3, r2, r3
 80093fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009400:	429a      	cmp	r2, r3
 8009402:	d807      	bhi.n	8009414 <HAL_SPI_TransmitReceive+0x212>
 8009404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800940a:	d003      	beq.n	8009414 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800940c:	2303      	movs	r3, #3
 800940e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009412:	e0fb      	b.n	800960c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009418:	b29b      	uxth	r3, r3
 800941a:	2b00      	cmp	r3, #0
 800941c:	d1a3      	bne.n	8009366 <HAL_SPI_TransmitReceive+0x164>
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009424:	b29b      	uxth	r3, r3
 8009426:	2b00      	cmp	r3, #0
 8009428:	d19d      	bne.n	8009366 <HAL_SPI_TransmitReceive+0x164>
 800942a:	e0df      	b.n	80095ec <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d003      	beq.n	800943c <HAL_SPI_TransmitReceive+0x23a>
 8009434:	8a7b      	ldrh	r3, [r7, #18]
 8009436:	2b01      	cmp	r3, #1
 8009438:	f040 80cb 	bne.w	80095d2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009440:	b29b      	uxth	r3, r3
 8009442:	2b01      	cmp	r3, #1
 8009444:	d912      	bls.n	800946c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800944a:	881a      	ldrh	r2, [r3, #0]
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009456:	1c9a      	adds	r2, r3, #2
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009460:	b29b      	uxth	r3, r3
 8009462:	3b02      	subs	r3, #2
 8009464:	b29a      	uxth	r2, r3
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	87da      	strh	r2, [r3, #62]	; 0x3e
 800946a:	e0b2      	b.n	80095d2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	330c      	adds	r3, #12
 8009476:	7812      	ldrb	r2, [r2, #0]
 8009478:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800947e:	1c5a      	adds	r2, r3, #1
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009488:	b29b      	uxth	r3, r3
 800948a:	3b01      	subs	r3, #1
 800948c:	b29a      	uxth	r2, r3
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009492:	e09e      	b.n	80095d2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f003 0302 	and.w	r3, r3, #2
 800949e:	2b02      	cmp	r3, #2
 80094a0:	d134      	bne.n	800950c <HAL_SPI_TransmitReceive+0x30a>
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d02f      	beq.n	800950c <HAL_SPI_TransmitReceive+0x30a>
 80094ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d12c      	bne.n	800950c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094b6:	b29b      	uxth	r3, r3
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	d912      	bls.n	80094e2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094c0:	881a      	ldrh	r2, [r3, #0]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094cc:	1c9a      	adds	r2, r3, #2
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094d6:	b29b      	uxth	r3, r3
 80094d8:	3b02      	subs	r3, #2
 80094da:	b29a      	uxth	r2, r3
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	87da      	strh	r2, [r3, #62]	; 0x3e
 80094e0:	e012      	b.n	8009508 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	330c      	adds	r3, #12
 80094ec:	7812      	ldrb	r2, [r2, #0]
 80094ee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094f4:	1c5a      	adds	r2, r3, #1
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094fe:	b29b      	uxth	r3, r3
 8009500:	3b01      	subs	r3, #1
 8009502:	b29a      	uxth	r2, r3
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009508:	2300      	movs	r3, #0
 800950a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	f003 0301 	and.w	r3, r3, #1
 8009516:	2b01      	cmp	r3, #1
 8009518:	d148      	bne.n	80095ac <HAL_SPI_TransmitReceive+0x3aa>
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009520:	b29b      	uxth	r3, r3
 8009522:	2b00      	cmp	r3, #0
 8009524:	d042      	beq.n	80095ac <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800952c:	b29b      	uxth	r3, r3
 800952e:	2b01      	cmp	r3, #1
 8009530:	d923      	bls.n	800957a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	68da      	ldr	r2, [r3, #12]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800953c:	b292      	uxth	r2, r2
 800953e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009544:	1c9a      	adds	r2, r3, #2
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009550:	b29b      	uxth	r3, r3
 8009552:	3b02      	subs	r3, #2
 8009554:	b29a      	uxth	r2, r3
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009562:	b29b      	uxth	r3, r3
 8009564:	2b01      	cmp	r3, #1
 8009566:	d81f      	bhi.n	80095a8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	685a      	ldr	r2, [r3, #4]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009576:	605a      	str	r2, [r3, #4]
 8009578:	e016      	b.n	80095a8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f103 020c 	add.w	r2, r3, #12
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009586:	7812      	ldrb	r2, [r2, #0]
 8009588:	b2d2      	uxtb	r2, r2
 800958a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009590:	1c5a      	adds	r2, r3, #1
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800959c:	b29b      	uxth	r3, r3
 800959e:	3b01      	subs	r3, #1
 80095a0:	b29a      	uxth	r2, r3
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80095a8:	2301      	movs	r3, #1
 80095aa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80095ac:	f7fa faec 	bl	8003b88 <HAL_GetTick>
 80095b0:	4602      	mov	r2, r0
 80095b2:	69fb      	ldr	r3, [r7, #28]
 80095b4:	1ad3      	subs	r3, r2, r3
 80095b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d803      	bhi.n	80095c4 <HAL_SPI_TransmitReceive+0x3c2>
 80095bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095c2:	d102      	bne.n	80095ca <HAL_SPI_TransmitReceive+0x3c8>
 80095c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d103      	bne.n	80095d2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80095ca:	2303      	movs	r3, #3
 80095cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80095d0:	e01c      	b.n	800960c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	2b00      	cmp	r3, #0
 80095da:	f47f af5b 	bne.w	8009494 <HAL_SPI_TransmitReceive+0x292>
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80095e4:	b29b      	uxth	r3, r3
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	f47f af54 	bne.w	8009494 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80095ec:	69fa      	ldr	r2, [r7, #28]
 80095ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80095f0:	68f8      	ldr	r0, [r7, #12]
 80095f2:	f000 f937 	bl	8009864 <SPI_EndRxTxTransaction>
 80095f6:	4603      	mov	r3, r0
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d006      	beq.n	800960a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80095fc:	2301      	movs	r3, #1
 80095fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2220      	movs	r2, #32
 8009606:	661a      	str	r2, [r3, #96]	; 0x60
 8009608:	e000      	b.n	800960c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800960a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2201      	movs	r2, #1
 8009610:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2200      	movs	r2, #0
 8009618:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800961c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8009620:	4618      	mov	r0, r3
 8009622:	3728      	adds	r7, #40	; 0x28
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b088      	sub	sp, #32
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	603b      	str	r3, [r7, #0]
 8009634:	4613      	mov	r3, r2
 8009636:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009638:	f7fa faa6 	bl	8003b88 <HAL_GetTick>
 800963c:	4602      	mov	r2, r0
 800963e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009640:	1a9b      	subs	r3, r3, r2
 8009642:	683a      	ldr	r2, [r7, #0]
 8009644:	4413      	add	r3, r2
 8009646:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009648:	f7fa fa9e 	bl	8003b88 <HAL_GetTick>
 800964c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800964e:	4b39      	ldr	r3, [pc, #228]	; (8009734 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	015b      	lsls	r3, r3, #5
 8009654:	0d1b      	lsrs	r3, r3, #20
 8009656:	69fa      	ldr	r2, [r7, #28]
 8009658:	fb02 f303 	mul.w	r3, r2, r3
 800965c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800965e:	e054      	b.n	800970a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009666:	d050      	beq.n	800970a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009668:	f7fa fa8e 	bl	8003b88 <HAL_GetTick>
 800966c:	4602      	mov	r2, r0
 800966e:	69bb      	ldr	r3, [r7, #24]
 8009670:	1ad3      	subs	r3, r2, r3
 8009672:	69fa      	ldr	r2, [r7, #28]
 8009674:	429a      	cmp	r2, r3
 8009676:	d902      	bls.n	800967e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009678:	69fb      	ldr	r3, [r7, #28]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d13d      	bne.n	80096fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	685a      	ldr	r2, [r3, #4]
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800968c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	685b      	ldr	r3, [r3, #4]
 8009692:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009696:	d111      	bne.n	80096bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80096a0:	d004      	beq.n	80096ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096aa:	d107      	bne.n	80096bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096c4:	d10f      	bne.n	80096e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	681a      	ldr	r2, [r3, #0]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80096d4:	601a      	str	r2, [r3, #0]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80096e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2201      	movs	r2, #1
 80096ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2200      	movs	r2, #0
 80096f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80096f6:	2303      	movs	r3, #3
 80096f8:	e017      	b.n	800972a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d101      	bne.n	8009704 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009700:	2300      	movs	r3, #0
 8009702:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	3b01      	subs	r3, #1
 8009708:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	689a      	ldr	r2, [r3, #8]
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	4013      	ands	r3, r2
 8009714:	68ba      	ldr	r2, [r7, #8]
 8009716:	429a      	cmp	r2, r3
 8009718:	bf0c      	ite	eq
 800971a:	2301      	moveq	r3, #1
 800971c:	2300      	movne	r3, #0
 800971e:	b2db      	uxtb	r3, r3
 8009720:	461a      	mov	r2, r3
 8009722:	79fb      	ldrb	r3, [r7, #7]
 8009724:	429a      	cmp	r2, r3
 8009726:	d19b      	bne.n	8009660 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009728:	2300      	movs	r3, #0
}
 800972a:	4618      	mov	r0, r3
 800972c:	3720      	adds	r7, #32
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
 8009732:	bf00      	nop
 8009734:	20000000 	.word	0x20000000

08009738 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b08a      	sub	sp, #40	; 0x28
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	607a      	str	r2, [r7, #4]
 8009744:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009746:	2300      	movs	r3, #0
 8009748:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800974a:	f7fa fa1d 	bl	8003b88 <HAL_GetTick>
 800974e:	4602      	mov	r2, r0
 8009750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009752:	1a9b      	subs	r3, r3, r2
 8009754:	683a      	ldr	r2, [r7, #0]
 8009756:	4413      	add	r3, r2
 8009758:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800975a:	f7fa fa15 	bl	8003b88 <HAL_GetTick>
 800975e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	330c      	adds	r3, #12
 8009766:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009768:	4b3d      	ldr	r3, [pc, #244]	; (8009860 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	4613      	mov	r3, r2
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	4413      	add	r3, r2
 8009772:	00da      	lsls	r2, r3, #3
 8009774:	1ad3      	subs	r3, r2, r3
 8009776:	0d1b      	lsrs	r3, r3, #20
 8009778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800977a:	fb02 f303 	mul.w	r3, r2, r3
 800977e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009780:	e060      	b.n	8009844 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009788:	d107      	bne.n	800979a <SPI_WaitFifoStateUntilTimeout+0x62>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d104      	bne.n	800979a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009790:	69fb      	ldr	r3, [r7, #28]
 8009792:	781b      	ldrb	r3, [r3, #0]
 8009794:	b2db      	uxtb	r3, r3
 8009796:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009798:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097a0:	d050      	beq.n	8009844 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80097a2:	f7fa f9f1 	bl	8003b88 <HAL_GetTick>
 80097a6:	4602      	mov	r2, r0
 80097a8:	6a3b      	ldr	r3, [r7, #32]
 80097aa:	1ad3      	subs	r3, r2, r3
 80097ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097ae:	429a      	cmp	r2, r3
 80097b0:	d902      	bls.n	80097b8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80097b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d13d      	bne.n	8009834 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	685a      	ldr	r2, [r3, #4]
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80097c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	685b      	ldr	r3, [r3, #4]
 80097cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097d0:	d111      	bne.n	80097f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097da:	d004      	beq.n	80097e6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097e4:	d107      	bne.n	80097f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	681a      	ldr	r2, [r3, #0]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097f4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097fe:	d10f      	bne.n	8009820 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800980e:	601a      	str	r2, [r3, #0]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	681a      	ldr	r2, [r3, #0]
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800981e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2201      	movs	r2, #1
 8009824:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2200      	movs	r2, #0
 800982c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009830:	2303      	movs	r3, #3
 8009832:	e010      	b.n	8009856 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009834:	69bb      	ldr	r3, [r7, #24]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d101      	bne.n	800983e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800983a:	2300      	movs	r3, #0
 800983c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800983e:	69bb      	ldr	r3, [r7, #24]
 8009840:	3b01      	subs	r3, #1
 8009842:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	689a      	ldr	r2, [r3, #8]
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	4013      	ands	r3, r2
 800984e:	687a      	ldr	r2, [r7, #4]
 8009850:	429a      	cmp	r2, r3
 8009852:	d196      	bne.n	8009782 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009854:	2300      	movs	r3, #0
}
 8009856:	4618      	mov	r0, r3
 8009858:	3728      	adds	r7, #40	; 0x28
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
 800985e:	bf00      	nop
 8009860:	20000000 	.word	0x20000000

08009864 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b086      	sub	sp, #24
 8009868:	af02      	add	r7, sp, #8
 800986a:	60f8      	str	r0, [r7, #12]
 800986c:	60b9      	str	r1, [r7, #8]
 800986e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	2200      	movs	r2, #0
 8009878:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800987c:	68f8      	ldr	r0, [r7, #12]
 800987e:	f7ff ff5b 	bl	8009738 <SPI_WaitFifoStateUntilTimeout>
 8009882:	4603      	mov	r3, r0
 8009884:	2b00      	cmp	r3, #0
 8009886:	d007      	beq.n	8009898 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800988c:	f043 0220 	orr.w	r2, r3, #32
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009894:	2303      	movs	r3, #3
 8009896:	e027      	b.n	80098e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	9300      	str	r3, [sp, #0]
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	2200      	movs	r2, #0
 80098a0:	2180      	movs	r1, #128	; 0x80
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f7ff fec0 	bl	8009628 <SPI_WaitFlagStateUntilTimeout>
 80098a8:	4603      	mov	r3, r0
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d007      	beq.n	80098be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098b2:	f043 0220 	orr.w	r2, r3, #32
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80098ba:	2303      	movs	r3, #3
 80098bc:	e014      	b.n	80098e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	9300      	str	r3, [sp, #0]
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80098ca:	68f8      	ldr	r0, [r7, #12]
 80098cc:	f7ff ff34 	bl	8009738 <SPI_WaitFifoStateUntilTimeout>
 80098d0:	4603      	mov	r3, r0
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d007      	beq.n	80098e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098da:	f043 0220 	orr.w	r2, r3, #32
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80098e2:	2303      	movs	r3, #3
 80098e4:	e000      	b.n	80098e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80098e6:	2300      	movs	r3, #0
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3710      	adds	r7, #16
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}

080098f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d101      	bne.n	8009902 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e049      	b.n	8009996 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009908:	b2db      	uxtb	r3, r3
 800990a:	2b00      	cmp	r3, #0
 800990c:	d106      	bne.n	800991c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2200      	movs	r2, #0
 8009912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f7fa f80e 	bl	8003938 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2202      	movs	r2, #2
 8009920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	3304      	adds	r3, #4
 800992c:	4619      	mov	r1, r3
 800992e:	4610      	mov	r0, r2
 8009930:	f000 fd50 	bl	800a3d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2201      	movs	r2, #1
 8009940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2201      	movs	r2, #1
 8009970:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2201      	movs	r2, #1
 8009980:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2201      	movs	r2, #1
 8009990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009994:	2300      	movs	r3, #0
}
 8009996:	4618      	mov	r0, r3
 8009998:	3708      	adds	r7, #8
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
	...

080099a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b085      	sub	sp, #20
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d001      	beq.n	80099b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80099b4:	2301      	movs	r3, #1
 80099b6:	e03b      	b.n	8009a30 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2202      	movs	r2, #2
 80099bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68da      	ldr	r2, [r3, #12]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f042 0201 	orr.w	r2, r2, #1
 80099ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a19      	ldr	r2, [pc, #100]	; (8009a3c <HAL_TIM_Base_Start_IT+0x9c>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d009      	beq.n	80099ee <HAL_TIM_Base_Start_IT+0x4e>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099e2:	d004      	beq.n	80099ee <HAL_TIM_Base_Start_IT+0x4e>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a15      	ldr	r2, [pc, #84]	; (8009a40 <HAL_TIM_Base_Start_IT+0xa0>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d115      	bne.n	8009a1a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	689a      	ldr	r2, [r3, #8]
 80099f4:	4b13      	ldr	r3, [pc, #76]	; (8009a44 <HAL_TIM_Base_Start_IT+0xa4>)
 80099f6:	4013      	ands	r3, r2
 80099f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2b06      	cmp	r3, #6
 80099fe:	d015      	beq.n	8009a2c <HAL_TIM_Base_Start_IT+0x8c>
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a06:	d011      	beq.n	8009a2c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	681a      	ldr	r2, [r3, #0]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f042 0201 	orr.w	r2, r2, #1
 8009a16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a18:	e008      	b.n	8009a2c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	681a      	ldr	r2, [r3, #0]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f042 0201 	orr.w	r2, r2, #1
 8009a28:	601a      	str	r2, [r3, #0]
 8009a2a:	e000      	b.n	8009a2e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a2c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3714      	adds	r7, #20
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr
 8009a3c:	40012c00 	.word	0x40012c00
 8009a40:	40014000 	.word	0x40014000
 8009a44:	00010007 	.word	0x00010007

08009a48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d101      	bne.n	8009a5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e049      	b.n	8009aee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d106      	bne.n	8009a74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f7f9 ff44 	bl	80038fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2202      	movs	r2, #2
 8009a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681a      	ldr	r2, [r3, #0]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	3304      	adds	r3, #4
 8009a84:	4619      	mov	r1, r3
 8009a86:	4610      	mov	r0, r2
 8009a88:	f000 fca4 	bl	800a3d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009aec:	2300      	movs	r3, #0
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3708      	adds	r7, #8
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}
	...

08009af8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b084      	sub	sp, #16
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d109      	bne.n	8009b1c <HAL_TIM_PWM_Start+0x24>
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	2b01      	cmp	r3, #1
 8009b12:	bf14      	ite	ne
 8009b14:	2301      	movne	r3, #1
 8009b16:	2300      	moveq	r3, #0
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	e03c      	b.n	8009b96 <HAL_TIM_PWM_Start+0x9e>
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	2b04      	cmp	r3, #4
 8009b20:	d109      	bne.n	8009b36 <HAL_TIM_PWM_Start+0x3e>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	bf14      	ite	ne
 8009b2e:	2301      	movne	r3, #1
 8009b30:	2300      	moveq	r3, #0
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	e02f      	b.n	8009b96 <HAL_TIM_PWM_Start+0x9e>
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	2b08      	cmp	r3, #8
 8009b3a:	d109      	bne.n	8009b50 <HAL_TIM_PWM_Start+0x58>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	2b01      	cmp	r3, #1
 8009b46:	bf14      	ite	ne
 8009b48:	2301      	movne	r3, #1
 8009b4a:	2300      	moveq	r3, #0
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	e022      	b.n	8009b96 <HAL_TIM_PWM_Start+0x9e>
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	2b0c      	cmp	r3, #12
 8009b54:	d109      	bne.n	8009b6a <HAL_TIM_PWM_Start+0x72>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	bf14      	ite	ne
 8009b62:	2301      	movne	r3, #1
 8009b64:	2300      	moveq	r3, #0
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	e015      	b.n	8009b96 <HAL_TIM_PWM_Start+0x9e>
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	2b10      	cmp	r3, #16
 8009b6e:	d109      	bne.n	8009b84 <HAL_TIM_PWM_Start+0x8c>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009b76:	b2db      	uxtb	r3, r3
 8009b78:	2b01      	cmp	r3, #1
 8009b7a:	bf14      	ite	ne
 8009b7c:	2301      	movne	r3, #1
 8009b7e:	2300      	moveq	r3, #0
 8009b80:	b2db      	uxtb	r3, r3
 8009b82:	e008      	b.n	8009b96 <HAL_TIM_PWM_Start+0x9e>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009b8a:	b2db      	uxtb	r3, r3
 8009b8c:	2b01      	cmp	r3, #1
 8009b8e:	bf14      	ite	ne
 8009b90:	2301      	movne	r3, #1
 8009b92:	2300      	moveq	r3, #0
 8009b94:	b2db      	uxtb	r3, r3
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d001      	beq.n	8009b9e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	e07e      	b.n	8009c9c <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d104      	bne.n	8009bae <HAL_TIM_PWM_Start+0xb6>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2202      	movs	r2, #2
 8009ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009bac:	e023      	b.n	8009bf6 <HAL_TIM_PWM_Start+0xfe>
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	2b04      	cmp	r3, #4
 8009bb2:	d104      	bne.n	8009bbe <HAL_TIM_PWM_Start+0xc6>
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2202      	movs	r2, #2
 8009bb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009bbc:	e01b      	b.n	8009bf6 <HAL_TIM_PWM_Start+0xfe>
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	2b08      	cmp	r3, #8
 8009bc2:	d104      	bne.n	8009bce <HAL_TIM_PWM_Start+0xd6>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2202      	movs	r2, #2
 8009bc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009bcc:	e013      	b.n	8009bf6 <HAL_TIM_PWM_Start+0xfe>
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	2b0c      	cmp	r3, #12
 8009bd2:	d104      	bne.n	8009bde <HAL_TIM_PWM_Start+0xe6>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2202      	movs	r2, #2
 8009bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009bdc:	e00b      	b.n	8009bf6 <HAL_TIM_PWM_Start+0xfe>
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	2b10      	cmp	r3, #16
 8009be2:	d104      	bne.n	8009bee <HAL_TIM_PWM_Start+0xf6>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2202      	movs	r2, #2
 8009be8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009bec:	e003      	b.n	8009bf6 <HAL_TIM_PWM_Start+0xfe>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2202      	movs	r2, #2
 8009bf2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	6839      	ldr	r1, [r7, #0]
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f000 feca 	bl	800a998 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	4a26      	ldr	r2, [pc, #152]	; (8009ca4 <HAL_TIM_PWM_Start+0x1ac>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d009      	beq.n	8009c22 <HAL_TIM_PWM_Start+0x12a>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	4a25      	ldr	r2, [pc, #148]	; (8009ca8 <HAL_TIM_PWM_Start+0x1b0>)
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d004      	beq.n	8009c22 <HAL_TIM_PWM_Start+0x12a>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a23      	ldr	r2, [pc, #140]	; (8009cac <HAL_TIM_PWM_Start+0x1b4>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d101      	bne.n	8009c26 <HAL_TIM_PWM_Start+0x12e>
 8009c22:	2301      	movs	r3, #1
 8009c24:	e000      	b.n	8009c28 <HAL_TIM_PWM_Start+0x130>
 8009c26:	2300      	movs	r3, #0
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d007      	beq.n	8009c3c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009c3a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a18      	ldr	r2, [pc, #96]	; (8009ca4 <HAL_TIM_PWM_Start+0x1ac>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d009      	beq.n	8009c5a <HAL_TIM_PWM_Start+0x162>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c4e:	d004      	beq.n	8009c5a <HAL_TIM_PWM_Start+0x162>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4a14      	ldr	r2, [pc, #80]	; (8009ca8 <HAL_TIM_PWM_Start+0x1b0>)
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d115      	bne.n	8009c86 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	689a      	ldr	r2, [r3, #8]
 8009c60:	4b13      	ldr	r3, [pc, #76]	; (8009cb0 <HAL_TIM_PWM_Start+0x1b8>)
 8009c62:	4013      	ands	r3, r2
 8009c64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2b06      	cmp	r3, #6
 8009c6a:	d015      	beq.n	8009c98 <HAL_TIM_PWM_Start+0x1a0>
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c72:	d011      	beq.n	8009c98 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f042 0201 	orr.w	r2, r2, #1
 8009c82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c84:	e008      	b.n	8009c98 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f042 0201 	orr.w	r2, r2, #1
 8009c94:	601a      	str	r2, [r3, #0]
 8009c96:	e000      	b.n	8009c9a <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009c9a:	2300      	movs	r3, #0
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3710      	adds	r7, #16
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}
 8009ca4:	40012c00 	.word	0x40012c00
 8009ca8:	40014000 	.word	0x40014000
 8009cac:	40014400 	.word	0x40014400
 8009cb0:	00010007 	.word	0x00010007

08009cb4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b086      	sub	sp, #24
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d101      	bne.n	8009cc8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e097      	b.n	8009df8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009cce:	b2db      	uxtb	r3, r3
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d106      	bne.n	8009ce2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f7f9 fdc1 	bl	8003864 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2202      	movs	r2, #2
 8009ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	689b      	ldr	r3, [r3, #8]
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	6812      	ldr	r2, [r2, #0]
 8009cf4:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8009cf8:	f023 0307 	bic.w	r3, r3, #7
 8009cfc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	3304      	adds	r3, #4
 8009d06:	4619      	mov	r1, r3
 8009d08:	4610      	mov	r0, r2
 8009d0a:	f000 fb63 	bl	800a3d4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	689b      	ldr	r3, [r3, #8]
 8009d14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	699b      	ldr	r3, [r3, #24]
 8009d1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	6a1b      	ldr	r3, [r3, #32]
 8009d24:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	697a      	ldr	r2, [r7, #20]
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009d30:	693b      	ldr	r3, [r7, #16]
 8009d32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d36:	f023 0303 	bic.w	r3, r3, #3
 8009d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	689a      	ldr	r2, [r3, #8]
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	699b      	ldr	r3, [r3, #24]
 8009d44:	021b      	lsls	r3, r3, #8
 8009d46:	4313      	orrs	r3, r2
 8009d48:	693a      	ldr	r2, [r7, #16]
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009d4e:	693b      	ldr	r3, [r7, #16]
 8009d50:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009d54:	f023 030c 	bic.w	r3, r3, #12
 8009d58:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	68da      	ldr	r2, [r3, #12]
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	69db      	ldr	r3, [r3, #28]
 8009d6e:	021b      	lsls	r3, r3, #8
 8009d70:	4313      	orrs	r3, r2
 8009d72:	693a      	ldr	r2, [r7, #16]
 8009d74:	4313      	orrs	r3, r2
 8009d76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	691b      	ldr	r3, [r3, #16]
 8009d7c:	011a      	lsls	r2, r3, #4
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	6a1b      	ldr	r3, [r3, #32]
 8009d82:	031b      	lsls	r3, r3, #12
 8009d84:	4313      	orrs	r3, r2
 8009d86:	693a      	ldr	r2, [r7, #16]
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009d92:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009d9a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	685a      	ldr	r2, [r3, #4]
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	695b      	ldr	r3, [r3, #20]
 8009da4:	011b      	lsls	r3, r3, #4
 8009da6:	4313      	orrs	r3, r2
 8009da8:	68fa      	ldr	r2, [r7, #12]
 8009daa:	4313      	orrs	r3, r2
 8009dac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	697a      	ldr	r2, [r7, #20]
 8009db4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	693a      	ldr	r2, [r7, #16]
 8009dbc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	68fa      	ldr	r2, [r7, #12]
 8009dc4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2201      	movs	r2, #1
 8009dda:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2201      	movs	r2, #1
 8009de2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2201      	movs	r2, #1
 8009dea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2201      	movs	r2, #1
 8009df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009df6:	2300      	movs	r3, #0
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3718      	adds	r7, #24
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b084      	sub	sp, #16
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009e10:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009e18:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e20:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e28:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d110      	bne.n	8009e52 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009e30:	7bfb      	ldrb	r3, [r7, #15]
 8009e32:	2b01      	cmp	r3, #1
 8009e34:	d102      	bne.n	8009e3c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009e36:	7b7b      	ldrb	r3, [r7, #13]
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d001      	beq.n	8009e40 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	e069      	b.n	8009f14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2202      	movs	r2, #2
 8009e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2202      	movs	r2, #2
 8009e4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e50:	e031      	b.n	8009eb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	2b04      	cmp	r3, #4
 8009e56:	d110      	bne.n	8009e7a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009e58:	7bbb      	ldrb	r3, [r7, #14]
 8009e5a:	2b01      	cmp	r3, #1
 8009e5c:	d102      	bne.n	8009e64 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009e5e:	7b3b      	ldrb	r3, [r7, #12]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	d001      	beq.n	8009e68 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009e64:	2301      	movs	r3, #1
 8009e66:	e055      	b.n	8009f14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2202      	movs	r2, #2
 8009e6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2202      	movs	r2, #2
 8009e74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e78:	e01d      	b.n	8009eb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009e7a:	7bfb      	ldrb	r3, [r7, #15]
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d108      	bne.n	8009e92 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009e80:	7bbb      	ldrb	r3, [r7, #14]
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d105      	bne.n	8009e92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009e86:	7b7b      	ldrb	r3, [r7, #13]
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	d102      	bne.n	8009e92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009e8c:	7b3b      	ldrb	r3, [r7, #12]
 8009e8e:	2b01      	cmp	r3, #1
 8009e90:	d001      	beq.n	8009e96 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009e92:	2301      	movs	r3, #1
 8009e94:	e03e      	b.n	8009f14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2202      	movs	r2, #2
 8009e9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2202      	movs	r2, #2
 8009ea2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2202      	movs	r2, #2
 8009eaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2202      	movs	r2, #2
 8009eb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d003      	beq.n	8009ec4 <HAL_TIM_Encoder_Start+0xc4>
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	2b04      	cmp	r3, #4
 8009ec0:	d008      	beq.n	8009ed4 <HAL_TIM_Encoder_Start+0xd4>
 8009ec2:	e00f      	b.n	8009ee4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	2100      	movs	r1, #0
 8009ecc:	4618      	mov	r0, r3
 8009ece:	f000 fd63 	bl	800a998 <TIM_CCxChannelCmd>
      break;
 8009ed2:	e016      	b.n	8009f02 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	2201      	movs	r2, #1
 8009eda:	2104      	movs	r1, #4
 8009edc:	4618      	mov	r0, r3
 8009ede:	f000 fd5b 	bl	800a998 <TIM_CCxChannelCmd>
      break;
 8009ee2:	e00e      	b.n	8009f02 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	2100      	movs	r1, #0
 8009eec:	4618      	mov	r0, r3
 8009eee:	f000 fd53 	bl	800a998 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	2104      	movs	r1, #4
 8009efa:	4618      	mov	r0, r3
 8009efc:	f000 fd4c 	bl	800a998 <TIM_CCxChannelCmd>
      break;
 8009f00:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	681a      	ldr	r2, [r3, #0]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f042 0201 	orr.w	r2, r2, #1
 8009f10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009f12:	2300      	movs	r3, #0
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	3710      	adds	r7, #16
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}

08009f1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b082      	sub	sp, #8
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	691b      	ldr	r3, [r3, #16]
 8009f2a:	f003 0302 	and.w	r3, r3, #2
 8009f2e:	2b02      	cmp	r3, #2
 8009f30:	d122      	bne.n	8009f78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	f003 0302 	and.w	r3, r3, #2
 8009f3c:	2b02      	cmp	r3, #2
 8009f3e:	d11b      	bne.n	8009f78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f06f 0202 	mvn.w	r2, #2
 8009f48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	699b      	ldr	r3, [r3, #24]
 8009f56:	f003 0303 	and.w	r3, r3, #3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d003      	beq.n	8009f66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 fa1a 	bl	800a398 <HAL_TIM_IC_CaptureCallback>
 8009f64:	e005      	b.n	8009f72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 fa0c 	bl	800a384 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 fa1d 	bl	800a3ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2200      	movs	r2, #0
 8009f76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	691b      	ldr	r3, [r3, #16]
 8009f7e:	f003 0304 	and.w	r3, r3, #4
 8009f82:	2b04      	cmp	r3, #4
 8009f84:	d122      	bne.n	8009fcc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	68db      	ldr	r3, [r3, #12]
 8009f8c:	f003 0304 	and.w	r3, r3, #4
 8009f90:	2b04      	cmp	r3, #4
 8009f92:	d11b      	bne.n	8009fcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f06f 0204 	mvn.w	r2, #4
 8009f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2202      	movs	r2, #2
 8009fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	699b      	ldr	r3, [r3, #24]
 8009faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d003      	beq.n	8009fba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 f9f0 	bl	800a398 <HAL_TIM_IC_CaptureCallback>
 8009fb8:	e005      	b.n	8009fc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 f9e2 	bl	800a384 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 f9f3 	bl	800a3ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	f003 0308 	and.w	r3, r3, #8
 8009fd6:	2b08      	cmp	r3, #8
 8009fd8:	d122      	bne.n	800a020 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	68db      	ldr	r3, [r3, #12]
 8009fe0:	f003 0308 	and.w	r3, r3, #8
 8009fe4:	2b08      	cmp	r3, #8
 8009fe6:	d11b      	bne.n	800a020 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f06f 0208 	mvn.w	r2, #8
 8009ff0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2204      	movs	r2, #4
 8009ff6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	69db      	ldr	r3, [r3, #28]
 8009ffe:	f003 0303 	and.w	r3, r3, #3
 800a002:	2b00      	cmp	r3, #0
 800a004:	d003      	beq.n	800a00e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f000 f9c6 	bl	800a398 <HAL_TIM_IC_CaptureCallback>
 800a00c:	e005      	b.n	800a01a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f000 f9b8 	bl	800a384 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 f9c9 	bl	800a3ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2200      	movs	r2, #0
 800a01e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	f003 0310 	and.w	r3, r3, #16
 800a02a:	2b10      	cmp	r3, #16
 800a02c:	d122      	bne.n	800a074 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	f003 0310 	and.w	r3, r3, #16
 800a038:	2b10      	cmp	r3, #16
 800a03a:	d11b      	bne.n	800a074 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f06f 0210 	mvn.w	r2, #16
 800a044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2208      	movs	r2, #8
 800a04a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	69db      	ldr	r3, [r3, #28]
 800a052:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a056:	2b00      	cmp	r3, #0
 800a058:	d003      	beq.n	800a062 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f000 f99c 	bl	800a398 <HAL_TIM_IC_CaptureCallback>
 800a060:	e005      	b.n	800a06e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 f98e 	bl	800a384 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 f99f 	bl	800a3ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2200      	movs	r2, #0
 800a072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	691b      	ldr	r3, [r3, #16]
 800a07a:	f003 0301 	and.w	r3, r3, #1
 800a07e:	2b01      	cmp	r3, #1
 800a080:	d10e      	bne.n	800a0a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	f003 0301 	and.w	r3, r3, #1
 800a08c:	2b01      	cmp	r3, #1
 800a08e:	d107      	bne.n	800a0a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f06f 0201 	mvn.w	r2, #1
 800a098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f7f9 f906 	bl	80032ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	691b      	ldr	r3, [r3, #16]
 800a0a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0aa:	2b80      	cmp	r3, #128	; 0x80
 800a0ac:	d10e      	bne.n	800a0cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	68db      	ldr	r3, [r3, #12]
 800a0b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0b8:	2b80      	cmp	r3, #128	; 0x80
 800a0ba:	d107      	bne.n	800a0cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a0c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f000 fcfc 	bl	800aac4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	691b      	ldr	r3, [r3, #16]
 800a0d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0da:	d10e      	bne.n	800a0fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0e6:	2b80      	cmp	r3, #128	; 0x80
 800a0e8:	d107      	bne.n	800a0fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a0f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f000 fcef 	bl	800aad8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	691b      	ldr	r3, [r3, #16]
 800a100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a104:	2b40      	cmp	r3, #64	; 0x40
 800a106:	d10e      	bne.n	800a126 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	68db      	ldr	r3, [r3, #12]
 800a10e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a112:	2b40      	cmp	r3, #64	; 0x40
 800a114:	d107      	bne.n	800a126 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a11e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a120:	6878      	ldr	r0, [r7, #4]
 800a122:	f000 f94d 	bl	800a3c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	691b      	ldr	r3, [r3, #16]
 800a12c:	f003 0320 	and.w	r3, r3, #32
 800a130:	2b20      	cmp	r3, #32
 800a132:	d10e      	bne.n	800a152 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	68db      	ldr	r3, [r3, #12]
 800a13a:	f003 0320 	and.w	r3, r3, #32
 800a13e:	2b20      	cmp	r3, #32
 800a140:	d107      	bne.n	800a152 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f06f 0220 	mvn.w	r2, #32
 800a14a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 fcaf 	bl	800aab0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a152:	bf00      	nop
 800a154:	3708      	adds	r7, #8
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
	...

0800a15c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b086      	sub	sp, #24
 800a160:	af00      	add	r7, sp, #0
 800a162:	60f8      	str	r0, [r7, #12]
 800a164:	60b9      	str	r1, [r7, #8]
 800a166:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a168:	2300      	movs	r3, #0
 800a16a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a172:	2b01      	cmp	r3, #1
 800a174:	d101      	bne.n	800a17a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a176:	2302      	movs	r3, #2
 800a178:	e0ff      	b.n	800a37a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	2201      	movs	r2, #1
 800a17e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2b14      	cmp	r3, #20
 800a186:	f200 80f0 	bhi.w	800a36a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a18a:	a201      	add	r2, pc, #4	; (adr r2, 800a190 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a18c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a190:	0800a1e5 	.word	0x0800a1e5
 800a194:	0800a36b 	.word	0x0800a36b
 800a198:	0800a36b 	.word	0x0800a36b
 800a19c:	0800a36b 	.word	0x0800a36b
 800a1a0:	0800a225 	.word	0x0800a225
 800a1a4:	0800a36b 	.word	0x0800a36b
 800a1a8:	0800a36b 	.word	0x0800a36b
 800a1ac:	0800a36b 	.word	0x0800a36b
 800a1b0:	0800a267 	.word	0x0800a267
 800a1b4:	0800a36b 	.word	0x0800a36b
 800a1b8:	0800a36b 	.word	0x0800a36b
 800a1bc:	0800a36b 	.word	0x0800a36b
 800a1c0:	0800a2a7 	.word	0x0800a2a7
 800a1c4:	0800a36b 	.word	0x0800a36b
 800a1c8:	0800a36b 	.word	0x0800a36b
 800a1cc:	0800a36b 	.word	0x0800a36b
 800a1d0:	0800a2e9 	.word	0x0800a2e9
 800a1d4:	0800a36b 	.word	0x0800a36b
 800a1d8:	0800a36b 	.word	0x0800a36b
 800a1dc:	0800a36b 	.word	0x0800a36b
 800a1e0:	0800a329 	.word	0x0800a329
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	68b9      	ldr	r1, [r7, #8]
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f000 f956 	bl	800a49c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	699a      	ldr	r2, [r3, #24]
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f042 0208 	orr.w	r2, r2, #8
 800a1fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	699a      	ldr	r2, [r3, #24]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f022 0204 	bic.w	r2, r2, #4
 800a20e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	6999      	ldr	r1, [r3, #24]
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	691a      	ldr	r2, [r3, #16]
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	430a      	orrs	r2, r1
 800a220:	619a      	str	r2, [r3, #24]
      break;
 800a222:	e0a5      	b.n	800a370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	68b9      	ldr	r1, [r7, #8]
 800a22a:	4618      	mov	r0, r3
 800a22c:	f000 f9b2 	bl	800a594 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	699a      	ldr	r2, [r3, #24]
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a23e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	699a      	ldr	r2, [r3, #24]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a24e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	6999      	ldr	r1, [r3, #24]
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	691b      	ldr	r3, [r3, #16]
 800a25a:	021a      	lsls	r2, r3, #8
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	430a      	orrs	r2, r1
 800a262:	619a      	str	r2, [r3, #24]
      break;
 800a264:	e084      	b.n	800a370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	68b9      	ldr	r1, [r7, #8]
 800a26c:	4618      	mov	r0, r3
 800a26e:	f000 fa0b 	bl	800a688 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	69da      	ldr	r2, [r3, #28]
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f042 0208 	orr.w	r2, r2, #8
 800a280:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	69da      	ldr	r2, [r3, #28]
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f022 0204 	bic.w	r2, r2, #4
 800a290:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	69d9      	ldr	r1, [r3, #28]
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	691a      	ldr	r2, [r3, #16]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	430a      	orrs	r2, r1
 800a2a2:	61da      	str	r2, [r3, #28]
      break;
 800a2a4:	e064      	b.n	800a370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	68b9      	ldr	r1, [r7, #8]
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f000 fa63 	bl	800a778 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	69da      	ldr	r2, [r3, #28]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a2c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	69da      	ldr	r2, [r3, #28]
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a2d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	69d9      	ldr	r1, [r3, #28]
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	691b      	ldr	r3, [r3, #16]
 800a2dc:	021a      	lsls	r2, r3, #8
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	430a      	orrs	r2, r1
 800a2e4:	61da      	str	r2, [r3, #28]
      break;
 800a2e6:	e043      	b.n	800a370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	68b9      	ldr	r1, [r7, #8]
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f000 faa0 	bl	800a834 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f042 0208 	orr.w	r2, r2, #8
 800a302:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f022 0204 	bic.w	r2, r2, #4
 800a312:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	691a      	ldr	r2, [r3, #16]
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	430a      	orrs	r2, r1
 800a324:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a326:	e023      	b.n	800a370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	68b9      	ldr	r1, [r7, #8]
 800a32e:	4618      	mov	r0, r3
 800a330:	f000 fad8 	bl	800a8e4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a342:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a352:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	691b      	ldr	r3, [r3, #16]
 800a35e:	021a      	lsls	r2, r3, #8
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	430a      	orrs	r2, r1
 800a366:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a368:	e002      	b.n	800a370 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a36a:	2301      	movs	r3, #1
 800a36c:	75fb      	strb	r3, [r7, #23]
      break;
 800a36e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	2200      	movs	r2, #0
 800a374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a378:	7dfb      	ldrb	r3, [r7, #23]
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3718      	adds	r7, #24
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
 800a382:	bf00      	nop

0800a384 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a384:	b480      	push	{r7}
 800a386:	b083      	sub	sp, #12
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a38c:	bf00      	nop
 800a38e:	370c      	adds	r7, #12
 800a390:	46bd      	mov	sp, r7
 800a392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a396:	4770      	bx	lr

0800a398 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a398:	b480      	push	{r7}
 800a39a:	b083      	sub	sp, #12
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a3a0:	bf00      	nop
 800a3a2:	370c      	adds	r7, #12
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3aa:	4770      	bx	lr

0800a3ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b083      	sub	sp, #12
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a3b4:	bf00      	nop
 800a3b6:	370c      	adds	r7, #12
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr

0800a3c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a3c8:	bf00      	nop
 800a3ca:	370c      	adds	r7, #12
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr

0800a3d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b085      	sub	sp, #20
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	4a2a      	ldr	r2, [pc, #168]	; (800a490 <TIM_Base_SetConfig+0xbc>)
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	d003      	beq.n	800a3f4 <TIM_Base_SetConfig+0x20>
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3f2:	d108      	bne.n	800a406 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	68fa      	ldr	r2, [r7, #12]
 800a402:	4313      	orrs	r3, r2
 800a404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	4a21      	ldr	r2, [pc, #132]	; (800a490 <TIM_Base_SetConfig+0xbc>)
 800a40a:	4293      	cmp	r3, r2
 800a40c:	d00b      	beq.n	800a426 <TIM_Base_SetConfig+0x52>
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a414:	d007      	beq.n	800a426 <TIM_Base_SetConfig+0x52>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	4a1e      	ldr	r2, [pc, #120]	; (800a494 <TIM_Base_SetConfig+0xc0>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d003      	beq.n	800a426 <TIM_Base_SetConfig+0x52>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	4a1d      	ldr	r2, [pc, #116]	; (800a498 <TIM_Base_SetConfig+0xc4>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d108      	bne.n	800a438 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a42c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	68fa      	ldr	r2, [r7, #12]
 800a434:	4313      	orrs	r3, r2
 800a436:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	695b      	ldr	r3, [r3, #20]
 800a442:	4313      	orrs	r3, r2
 800a444:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	68fa      	ldr	r2, [r7, #12]
 800a44a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	689a      	ldr	r2, [r3, #8]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	681a      	ldr	r2, [r3, #0]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	4a0c      	ldr	r2, [pc, #48]	; (800a490 <TIM_Base_SetConfig+0xbc>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d007      	beq.n	800a474 <TIM_Base_SetConfig+0xa0>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	4a0b      	ldr	r2, [pc, #44]	; (800a494 <TIM_Base_SetConfig+0xc0>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d003      	beq.n	800a474 <TIM_Base_SetConfig+0xa0>
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	4a0a      	ldr	r2, [pc, #40]	; (800a498 <TIM_Base_SetConfig+0xc4>)
 800a470:	4293      	cmp	r3, r2
 800a472:	d103      	bne.n	800a47c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	691a      	ldr	r2, [r3, #16]
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2201      	movs	r2, #1
 800a480:	615a      	str	r2, [r3, #20]
}
 800a482:	bf00      	nop
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
 800a48e:	bf00      	nop
 800a490:	40012c00 	.word	0x40012c00
 800a494:	40014000 	.word	0x40014000
 800a498:	40014400 	.word	0x40014400

0800a49c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b087      	sub	sp, #28
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6a1b      	ldr	r3, [r3, #32]
 800a4aa:	f023 0201 	bic.w	r2, r3, #1
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6a1b      	ldr	r3, [r3, #32]
 800a4b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	699b      	ldr	r3, [r3, #24]
 800a4c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a4ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f023 0303 	bic.w	r3, r3, #3
 800a4d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	68fa      	ldr	r2, [r7, #12]
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	f023 0302 	bic.w	r3, r3, #2
 800a4e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	4a24      	ldr	r2, [pc, #144]	; (800a588 <TIM_OC1_SetConfig+0xec>)
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	d007      	beq.n	800a50c <TIM_OC1_SetConfig+0x70>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	4a23      	ldr	r2, [pc, #140]	; (800a58c <TIM_OC1_SetConfig+0xf0>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d003      	beq.n	800a50c <TIM_OC1_SetConfig+0x70>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	4a22      	ldr	r2, [pc, #136]	; (800a590 <TIM_OC1_SetConfig+0xf4>)
 800a508:	4293      	cmp	r3, r2
 800a50a:	d10c      	bne.n	800a526 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	f023 0308 	bic.w	r3, r3, #8
 800a512:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	697a      	ldr	r2, [r7, #20]
 800a51a:	4313      	orrs	r3, r2
 800a51c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	f023 0304 	bic.w	r3, r3, #4
 800a524:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	4a17      	ldr	r2, [pc, #92]	; (800a588 <TIM_OC1_SetConfig+0xec>)
 800a52a:	4293      	cmp	r3, r2
 800a52c:	d007      	beq.n	800a53e <TIM_OC1_SetConfig+0xa2>
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	4a16      	ldr	r2, [pc, #88]	; (800a58c <TIM_OC1_SetConfig+0xf0>)
 800a532:	4293      	cmp	r3, r2
 800a534:	d003      	beq.n	800a53e <TIM_OC1_SetConfig+0xa2>
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	4a15      	ldr	r2, [pc, #84]	; (800a590 <TIM_OC1_SetConfig+0xf4>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d111      	bne.n	800a562 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a544:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a54c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	695b      	ldr	r3, [r3, #20]
 800a552:	693a      	ldr	r2, [r7, #16]
 800a554:	4313      	orrs	r3, r2
 800a556:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	699b      	ldr	r3, [r3, #24]
 800a55c:	693a      	ldr	r2, [r7, #16]
 800a55e:	4313      	orrs	r3, r2
 800a560:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	693a      	ldr	r2, [r7, #16]
 800a566:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	68fa      	ldr	r2, [r7, #12]
 800a56c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	685a      	ldr	r2, [r3, #4]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	697a      	ldr	r2, [r7, #20]
 800a57a:	621a      	str	r2, [r3, #32]
}
 800a57c:	bf00      	nop
 800a57e:	371c      	adds	r7, #28
 800a580:	46bd      	mov	sp, r7
 800a582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a586:	4770      	bx	lr
 800a588:	40012c00 	.word	0x40012c00
 800a58c:	40014000 	.word	0x40014000
 800a590:	40014400 	.word	0x40014400

0800a594 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a594:	b480      	push	{r7}
 800a596:	b087      	sub	sp, #28
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6a1b      	ldr	r3, [r3, #32]
 800a5a2:	f023 0210 	bic.w	r2, r3, #16
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6a1b      	ldr	r3, [r3, #32]
 800a5ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	699b      	ldr	r3, [r3, #24]
 800a5ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a5c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a5ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	021b      	lsls	r3, r3, #8
 800a5d6:	68fa      	ldr	r2, [r7, #12]
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	f023 0320 	bic.w	r3, r3, #32
 800a5e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	011b      	lsls	r3, r3, #4
 800a5ea:	697a      	ldr	r2, [r7, #20]
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	4a22      	ldr	r2, [pc, #136]	; (800a67c <TIM_OC2_SetConfig+0xe8>)
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	d10d      	bne.n	800a614 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a5fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	68db      	ldr	r3, [r3, #12]
 800a604:	011b      	lsls	r3, r3, #4
 800a606:	697a      	ldr	r2, [r7, #20]
 800a608:	4313      	orrs	r3, r2
 800a60a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a612:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	4a19      	ldr	r2, [pc, #100]	; (800a67c <TIM_OC2_SetConfig+0xe8>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d007      	beq.n	800a62c <TIM_OC2_SetConfig+0x98>
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	4a18      	ldr	r2, [pc, #96]	; (800a680 <TIM_OC2_SetConfig+0xec>)
 800a620:	4293      	cmp	r3, r2
 800a622:	d003      	beq.n	800a62c <TIM_OC2_SetConfig+0x98>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	4a17      	ldr	r2, [pc, #92]	; (800a684 <TIM_OC2_SetConfig+0xf0>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d113      	bne.n	800a654 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a632:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a63a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	695b      	ldr	r3, [r3, #20]
 800a640:	009b      	lsls	r3, r3, #2
 800a642:	693a      	ldr	r2, [r7, #16]
 800a644:	4313      	orrs	r3, r2
 800a646:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	699b      	ldr	r3, [r3, #24]
 800a64c:	009b      	lsls	r3, r3, #2
 800a64e:	693a      	ldr	r2, [r7, #16]
 800a650:	4313      	orrs	r3, r2
 800a652:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	693a      	ldr	r2, [r7, #16]
 800a658:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	68fa      	ldr	r2, [r7, #12]
 800a65e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	685a      	ldr	r2, [r3, #4]
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	697a      	ldr	r2, [r7, #20]
 800a66c:	621a      	str	r2, [r3, #32]
}
 800a66e:	bf00      	nop
 800a670:	371c      	adds	r7, #28
 800a672:	46bd      	mov	sp, r7
 800a674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a678:	4770      	bx	lr
 800a67a:	bf00      	nop
 800a67c:	40012c00 	.word	0x40012c00
 800a680:	40014000 	.word	0x40014000
 800a684:	40014400 	.word	0x40014400

0800a688 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a688:	b480      	push	{r7}
 800a68a:	b087      	sub	sp, #28
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6a1b      	ldr	r3, [r3, #32]
 800a696:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6a1b      	ldr	r3, [r3, #32]
 800a6a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	685b      	ldr	r3, [r3, #4]
 800a6a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	69db      	ldr	r3, [r3, #28]
 800a6ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a6b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	f023 0303 	bic.w	r3, r3, #3
 800a6c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	68fa      	ldr	r2, [r7, #12]
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a6d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	689b      	ldr	r3, [r3, #8]
 800a6da:	021b      	lsls	r3, r3, #8
 800a6dc:	697a      	ldr	r2, [r7, #20]
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	4a21      	ldr	r2, [pc, #132]	; (800a76c <TIM_OC3_SetConfig+0xe4>)
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d10d      	bne.n	800a706 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a6f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	68db      	ldr	r3, [r3, #12]
 800a6f6:	021b      	lsls	r3, r3, #8
 800a6f8:	697a      	ldr	r2, [r7, #20]
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a704:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	4a18      	ldr	r2, [pc, #96]	; (800a76c <TIM_OC3_SetConfig+0xe4>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d007      	beq.n	800a71e <TIM_OC3_SetConfig+0x96>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	4a17      	ldr	r2, [pc, #92]	; (800a770 <TIM_OC3_SetConfig+0xe8>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d003      	beq.n	800a71e <TIM_OC3_SetConfig+0x96>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	4a16      	ldr	r2, [pc, #88]	; (800a774 <TIM_OC3_SetConfig+0xec>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d113      	bne.n	800a746 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a72c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	695b      	ldr	r3, [r3, #20]
 800a732:	011b      	lsls	r3, r3, #4
 800a734:	693a      	ldr	r2, [r7, #16]
 800a736:	4313      	orrs	r3, r2
 800a738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	699b      	ldr	r3, [r3, #24]
 800a73e:	011b      	lsls	r3, r3, #4
 800a740:	693a      	ldr	r2, [r7, #16]
 800a742:	4313      	orrs	r3, r2
 800a744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	693a      	ldr	r2, [r7, #16]
 800a74a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	68fa      	ldr	r2, [r7, #12]
 800a750:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	685a      	ldr	r2, [r3, #4]
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	697a      	ldr	r2, [r7, #20]
 800a75e:	621a      	str	r2, [r3, #32]
}
 800a760:	bf00      	nop
 800a762:	371c      	adds	r7, #28
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr
 800a76c:	40012c00 	.word	0x40012c00
 800a770:	40014000 	.word	0x40014000
 800a774:	40014400 	.word	0x40014400

0800a778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a778:	b480      	push	{r7}
 800a77a:	b087      	sub	sp, #28
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6a1b      	ldr	r3, [r3, #32]
 800a786:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6a1b      	ldr	r3, [r3, #32]
 800a792:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	69db      	ldr	r3, [r3, #28]
 800a79e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a7a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a7aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	021b      	lsls	r3, r3, #8
 800a7ba:	68fa      	ldr	r2, [r7, #12]
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a7c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	689b      	ldr	r3, [r3, #8]
 800a7cc:	031b      	lsls	r3, r3, #12
 800a7ce:	693a      	ldr	r2, [r7, #16]
 800a7d0:	4313      	orrs	r3, r2
 800a7d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	4a14      	ldr	r2, [pc, #80]	; (800a828 <TIM_OC4_SetConfig+0xb0>)
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	d007      	beq.n	800a7ec <TIM_OC4_SetConfig+0x74>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	4a13      	ldr	r2, [pc, #76]	; (800a82c <TIM_OC4_SetConfig+0xb4>)
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	d003      	beq.n	800a7ec <TIM_OC4_SetConfig+0x74>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	4a12      	ldr	r2, [pc, #72]	; (800a830 <TIM_OC4_SetConfig+0xb8>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d109      	bne.n	800a800 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a7ec:	697b      	ldr	r3, [r7, #20]
 800a7ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a7f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	695b      	ldr	r3, [r3, #20]
 800a7f8:	019b      	lsls	r3, r3, #6
 800a7fa:	697a      	ldr	r2, [r7, #20]
 800a7fc:	4313      	orrs	r3, r2
 800a7fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	697a      	ldr	r2, [r7, #20]
 800a804:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	685a      	ldr	r2, [r3, #4]
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	693a      	ldr	r2, [r7, #16]
 800a818:	621a      	str	r2, [r3, #32]
}
 800a81a:	bf00      	nop
 800a81c:	371c      	adds	r7, #28
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr
 800a826:	bf00      	nop
 800a828:	40012c00 	.word	0x40012c00
 800a82c:	40014000 	.word	0x40014000
 800a830:	40014400 	.word	0x40014400

0800a834 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a834:	b480      	push	{r7}
 800a836:	b087      	sub	sp, #28
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6a1b      	ldr	r3, [r3, #32]
 800a842:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6a1b      	ldr	r3, [r3, #32]
 800a84e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a85a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a866:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68fa      	ldr	r2, [r7, #12]
 800a86e:	4313      	orrs	r3, r2
 800a870:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a878:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	689b      	ldr	r3, [r3, #8]
 800a87e:	041b      	lsls	r3, r3, #16
 800a880:	693a      	ldr	r2, [r7, #16]
 800a882:	4313      	orrs	r3, r2
 800a884:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	4a13      	ldr	r2, [pc, #76]	; (800a8d8 <TIM_OC5_SetConfig+0xa4>)
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d007      	beq.n	800a89e <TIM_OC5_SetConfig+0x6a>
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	4a12      	ldr	r2, [pc, #72]	; (800a8dc <TIM_OC5_SetConfig+0xa8>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d003      	beq.n	800a89e <TIM_OC5_SetConfig+0x6a>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	4a11      	ldr	r2, [pc, #68]	; (800a8e0 <TIM_OC5_SetConfig+0xac>)
 800a89a:	4293      	cmp	r3, r2
 800a89c:	d109      	bne.n	800a8b2 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a89e:	697b      	ldr	r3, [r7, #20]
 800a8a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a8a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	695b      	ldr	r3, [r3, #20]
 800a8aa:	021b      	lsls	r3, r3, #8
 800a8ac:	697a      	ldr	r2, [r7, #20]
 800a8ae:	4313      	orrs	r3, r2
 800a8b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	697a      	ldr	r2, [r7, #20]
 800a8b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	68fa      	ldr	r2, [r7, #12]
 800a8bc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	685a      	ldr	r2, [r3, #4]
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	693a      	ldr	r2, [r7, #16]
 800a8ca:	621a      	str	r2, [r3, #32]
}
 800a8cc:	bf00      	nop
 800a8ce:	371c      	adds	r7, #28
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr
 800a8d8:	40012c00 	.word	0x40012c00
 800a8dc:	40014000 	.word	0x40014000
 800a8e0:	40014400 	.word	0x40014400

0800a8e4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b087      	sub	sp, #28
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6a1b      	ldr	r3, [r3, #32]
 800a8f2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6a1b      	ldr	r3, [r3, #32]
 800a8fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a90a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a912:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	021b      	lsls	r3, r3, #8
 800a91e:	68fa      	ldr	r2, [r7, #12]
 800a920:	4313      	orrs	r3, r2
 800a922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a92a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	689b      	ldr	r3, [r3, #8]
 800a930:	051b      	lsls	r3, r3, #20
 800a932:	693a      	ldr	r2, [r7, #16]
 800a934:	4313      	orrs	r3, r2
 800a936:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	4a14      	ldr	r2, [pc, #80]	; (800a98c <TIM_OC6_SetConfig+0xa8>)
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d007      	beq.n	800a950 <TIM_OC6_SetConfig+0x6c>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	4a13      	ldr	r2, [pc, #76]	; (800a990 <TIM_OC6_SetConfig+0xac>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d003      	beq.n	800a950 <TIM_OC6_SetConfig+0x6c>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	4a12      	ldr	r2, [pc, #72]	; (800a994 <TIM_OC6_SetConfig+0xb0>)
 800a94c:	4293      	cmp	r3, r2
 800a94e:	d109      	bne.n	800a964 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a956:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	695b      	ldr	r3, [r3, #20]
 800a95c:	029b      	lsls	r3, r3, #10
 800a95e:	697a      	ldr	r2, [r7, #20]
 800a960:	4313      	orrs	r3, r2
 800a962:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	697a      	ldr	r2, [r7, #20]
 800a968:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	68fa      	ldr	r2, [r7, #12]
 800a96e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	685a      	ldr	r2, [r3, #4]
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	693a      	ldr	r2, [r7, #16]
 800a97c:	621a      	str	r2, [r3, #32]
}
 800a97e:	bf00      	nop
 800a980:	371c      	adds	r7, #28
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr
 800a98a:	bf00      	nop
 800a98c:	40012c00 	.word	0x40012c00
 800a990:	40014000 	.word	0x40014000
 800a994:	40014400 	.word	0x40014400

0800a998 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a998:	b480      	push	{r7}
 800a99a:	b087      	sub	sp, #28
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	60f8      	str	r0, [r7, #12]
 800a9a0:	60b9      	str	r1, [r7, #8]
 800a9a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a9a4:	68bb      	ldr	r3, [r7, #8]
 800a9a6:	f003 031f 	and.w	r3, r3, #31
 800a9aa:	2201      	movs	r2, #1
 800a9ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a9b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	6a1a      	ldr	r2, [r3, #32]
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	43db      	mvns	r3, r3
 800a9ba:	401a      	ands	r2, r3
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	6a1a      	ldr	r2, [r3, #32]
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	f003 031f 	and.w	r3, r3, #31
 800a9ca:	6879      	ldr	r1, [r7, #4]
 800a9cc:	fa01 f303 	lsl.w	r3, r1, r3
 800a9d0:	431a      	orrs	r2, r3
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	621a      	str	r2, [r3, #32]
}
 800a9d6:	bf00      	nop
 800a9d8:	371c      	adds	r7, #28
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
	...

0800a9e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b085      	sub	sp, #20
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9f4:	2b01      	cmp	r3, #1
 800a9f6:	d101      	bne.n	800a9fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a9f8:	2302      	movs	r3, #2
 800a9fa:	e04f      	b.n	800aa9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2201      	movs	r2, #1
 800aa00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2202      	movs	r2, #2
 800aa08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	685b      	ldr	r3, [r3, #4]
 800aa12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	4a21      	ldr	r2, [pc, #132]	; (800aaa8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d108      	bne.n	800aa38 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aa2c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	68fa      	ldr	r2, [r7, #12]
 800aa34:	4313      	orrs	r3, r2
 800aa36:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	68fa      	ldr	r2, [r7, #12]
 800aa46:	4313      	orrs	r3, r2
 800aa48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	68fa      	ldr	r2, [r7, #12]
 800aa50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	4a14      	ldr	r2, [pc, #80]	; (800aaa8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800aa58:	4293      	cmp	r3, r2
 800aa5a:	d009      	beq.n	800aa70 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa64:	d004      	beq.n	800aa70 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	4a10      	ldr	r2, [pc, #64]	; (800aaac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800aa6c:	4293      	cmp	r3, r2
 800aa6e:	d10c      	bne.n	800aa8a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aa76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	68ba      	ldr	r2, [r7, #8]
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	68ba      	ldr	r2, [r7, #8]
 800aa88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2200      	movs	r2, #0
 800aa96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa9a:	2300      	movs	r3, #0
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3714      	adds	r7, #20
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa6:	4770      	bx	lr
 800aaa8:	40012c00 	.word	0x40012c00
 800aaac:	40014000 	.word	0x40014000

0800aab0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aab0:	b480      	push	{r7}
 800aab2:	b083      	sub	sp, #12
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aab8:	bf00      	nop
 800aaba:	370c      	adds	r7, #12
 800aabc:	46bd      	mov	sp, r7
 800aabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac2:	4770      	bx	lr

0800aac4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aac4:	b480      	push	{r7}
 800aac6:	b083      	sub	sp, #12
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aacc:	bf00      	nop
 800aace:	370c      	adds	r7, #12
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800aae0:	bf00      	nop
 800aae2:	370c      	adds	r7, #12
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr

0800aaec <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800aaec:	b084      	sub	sp, #16
 800aaee:	b480      	push	{r7}
 800aaf0:	b083      	sub	sp, #12
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	6078      	str	r0, [r7, #4]
 800aaf6:	f107 0014 	add.w	r0, r7, #20
 800aafa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800aafe:	2300      	movs	r3, #0
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	370c      	adds	r7, #12
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	b004      	add	sp, #16
 800ab0c:	4770      	bx	lr

0800ab0e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800ab0e:	b480      	push	{r7}
 800ab10:	b085      	sub	sp, #20
 800ab12:	af00      	add	r7, sp, #0
 800ab14:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ab1e:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800ab22:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	b29a      	uxth	r2, r3
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800ab2e:	2300      	movs	r3, #0
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3714      	adds	r7, #20
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b085      	sub	sp, #20
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ab44:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800ab48:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800ab50:	b29a      	uxth	r2, r3
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	b29b      	uxth	r3, r3
 800ab56:	43db      	mvns	r3, r3
 800ab58:	b29b      	uxth	r3, r3
 800ab5a:	4013      	ands	r3, r2
 800ab5c:	b29a      	uxth	r2, r3
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800ab64:	2300      	movs	r3, #0
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3714      	adds	r7, #20
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr

0800ab72 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800ab72:	b480      	push	{r7}
 800ab74:	b083      	sub	sp, #12
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	6078      	str	r0, [r7, #4]
 800ab7a:	460b      	mov	r3, r1
 800ab7c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800ab7e:	2300      	movs	r3, #0
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	370c      	adds	r7, #12
 800ab84:	46bd      	mov	sp, r7
 800ab86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8a:	4770      	bx	lr

0800ab8c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800ab8c:	b084      	sub	sp, #16
 800ab8e:	b480      	push	{r7}
 800ab90:	b083      	sub	sp, #12
 800ab92:	af00      	add	r7, sp, #0
 800ab94:	6078      	str	r0, [r7, #4]
 800ab96:	f107 0014 	add.w	r0, r7, #20
 800ab9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2201      	movs	r2, #1
 800aba2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2200      	movs	r2, #0
 800abaa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2200      	movs	r2, #0
 800abb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2200      	movs	r2, #0
 800abba:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800abbe:	2300      	movs	r3, #0
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	b004      	add	sp, #16
 800abcc:	4770      	bx	lr
	...

0800abd0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b09d      	sub	sp, #116	; 0x74
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800abda:	2300      	movs	r3, #0
 800abdc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800abe0:	687a      	ldr	r2, [r7, #4]
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	009b      	lsls	r3, r3, #2
 800abe8:	4413      	add	r3, r2
 800abea:	881b      	ldrh	r3, [r3, #0]
 800abec:	b29b      	uxth	r3, r3
 800abee:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800abf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abf6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	78db      	ldrb	r3, [r3, #3]
 800abfe:	2b03      	cmp	r3, #3
 800ac00:	d81f      	bhi.n	800ac42 <USB_ActivateEndpoint+0x72>
 800ac02:	a201      	add	r2, pc, #4	; (adr r2, 800ac08 <USB_ActivateEndpoint+0x38>)
 800ac04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac08:	0800ac19 	.word	0x0800ac19
 800ac0c:	0800ac35 	.word	0x0800ac35
 800ac10:	0800ac4b 	.word	0x0800ac4b
 800ac14:	0800ac27 	.word	0x0800ac27
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800ac18:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ac1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac20:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800ac24:	e012      	b.n	800ac4c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800ac26:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ac2a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800ac2e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800ac32:	e00b      	b.n	800ac4c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800ac34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ac38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ac3c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800ac40:	e004      	b.n	800ac4c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800ac42:	2301      	movs	r3, #1
 800ac44:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800ac48:	e000      	b.n	800ac4c <USB_ActivateEndpoint+0x7c>
      break;
 800ac4a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800ac4c:	687a      	ldr	r2, [r7, #4]
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	781b      	ldrb	r3, [r3, #0]
 800ac52:	009b      	lsls	r3, r3, #2
 800ac54:	441a      	add	r2, r3
 800ac56:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ac5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ac5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ac62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ac66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac6a:	b29b      	uxth	r3, r3
 800ac6c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800ac6e:	687a      	ldr	r2, [r7, #4]
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	781b      	ldrb	r3, [r3, #0]
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	4413      	add	r3, r2
 800ac78:	881b      	ldrh	r3, [r3, #0]
 800ac7a:	b29b      	uxth	r3, r3
 800ac7c:	b21b      	sxth	r3, r3
 800ac7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac86:	b21a      	sxth	r2, r3
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	b21b      	sxth	r3, r3
 800ac8e:	4313      	orrs	r3, r2
 800ac90:	b21b      	sxth	r3, r3
 800ac92:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	781b      	ldrb	r3, [r3, #0]
 800ac9c:	009b      	lsls	r3, r3, #2
 800ac9e:	441a      	add	r2, r3
 800aca0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800aca4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aca8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800acb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acb4:	b29b      	uxth	r3, r3
 800acb6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	7b1b      	ldrb	r3, [r3, #12]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	f040 816e 	bne.w	800af9e <USB_ActivateEndpoint+0x3ce>
  {
    if (ep->is_in != 0U)
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	785b      	ldrb	r3, [r3, #1]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	f000 8084 	beq.w	800add4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	61bb      	str	r3, [r7, #24]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800acd6:	b29b      	uxth	r3, r3
 800acd8:	461a      	mov	r2, r3
 800acda:	69bb      	ldr	r3, [r7, #24]
 800acdc:	4413      	add	r3, r2
 800acde:	61bb      	str	r3, [r7, #24]
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	781b      	ldrb	r3, [r3, #0]
 800ace4:	00da      	lsls	r2, r3, #3
 800ace6:	69bb      	ldr	r3, [r7, #24]
 800ace8:	4413      	add	r3, r2
 800acea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800acee:	617b      	str	r3, [r7, #20]
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	88db      	ldrh	r3, [r3, #6]
 800acf4:	085b      	lsrs	r3, r3, #1
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	005b      	lsls	r3, r3, #1
 800acfa:	b29a      	uxth	r2, r3
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	781b      	ldrb	r3, [r3, #0]
 800ad06:	009b      	lsls	r3, r3, #2
 800ad08:	4413      	add	r3, r2
 800ad0a:	881b      	ldrh	r3, [r3, #0]
 800ad0c:	827b      	strh	r3, [r7, #18]
 800ad0e:	8a7b      	ldrh	r3, [r7, #18]
 800ad10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d01b      	beq.n	800ad50 <USB_ActivateEndpoint+0x180>
 800ad18:	687a      	ldr	r2, [r7, #4]
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	781b      	ldrb	r3, [r3, #0]
 800ad1e:	009b      	lsls	r3, r3, #2
 800ad20:	4413      	add	r3, r2
 800ad22:	881b      	ldrh	r3, [r3, #0]
 800ad24:	b29b      	uxth	r3, r3
 800ad26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad2e:	823b      	strh	r3, [r7, #16]
 800ad30:	687a      	ldr	r2, [r7, #4]
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	441a      	add	r2, r3
 800ad3a:	8a3b      	ldrh	r3, [r7, #16]
 800ad3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad48:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ad4c:	b29b      	uxth	r3, r3
 800ad4e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	78db      	ldrb	r3, [r3, #3]
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d020      	beq.n	800ad9a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ad58:	687a      	ldr	r2, [r7, #4]
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	009b      	lsls	r3, r3, #2
 800ad60:	4413      	add	r3, r2
 800ad62:	881b      	ldrh	r3, [r3, #0]
 800ad64:	b29b      	uxth	r3, r3
 800ad66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ad6e:	81bb      	strh	r3, [r7, #12]
 800ad70:	89bb      	ldrh	r3, [r7, #12]
 800ad72:	f083 0320 	eor.w	r3, r3, #32
 800ad76:	81bb      	strh	r3, [r7, #12]
 800ad78:	687a      	ldr	r2, [r7, #4]
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	781b      	ldrb	r3, [r3, #0]
 800ad7e:	009b      	lsls	r3, r3, #2
 800ad80:	441a      	add	r2, r3
 800ad82:	89bb      	ldrh	r3, [r7, #12]
 800ad84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	8013      	strh	r3, [r2, #0]
 800ad98:	e2cb      	b.n	800b332 <USB_ActivateEndpoint+0x762>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ad9a:	687a      	ldr	r2, [r7, #4]
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	009b      	lsls	r3, r3, #2
 800ada2:	4413      	add	r3, r2
 800ada4:	881b      	ldrh	r3, [r3, #0]
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800adb0:	81fb      	strh	r3, [r7, #14]
 800adb2:	687a      	ldr	r2, [r7, #4]
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	781b      	ldrb	r3, [r3, #0]
 800adb8:	009b      	lsls	r3, r3, #2
 800adba:	441a      	add	r2, r3
 800adbc:	89fb      	ldrh	r3, [r7, #14]
 800adbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800adc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800adc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800adca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adce:	b29b      	uxth	r3, r3
 800add0:	8013      	strh	r3, [r2, #0]
 800add2:	e2ae      	b.n	800b332 <USB_ActivateEndpoint+0x762>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	633b      	str	r3, [r7, #48]	; 0x30
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800adde:	b29b      	uxth	r3, r3
 800ade0:	461a      	mov	r2, r3
 800ade2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade4:	4413      	add	r3, r2
 800ade6:	633b      	str	r3, [r7, #48]	; 0x30
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	00da      	lsls	r2, r3, #3
 800adee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adf0:	4413      	add	r3, r2
 800adf2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800adf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	88db      	ldrh	r3, [r3, #6]
 800adfc:	085b      	lsrs	r3, r3, #1
 800adfe:	b29b      	uxth	r3, r3
 800ae00:	005b      	lsls	r3, r3, #1
 800ae02:	b29a      	uxth	r2, r3
 800ae04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae06:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae12:	b29b      	uxth	r3, r3
 800ae14:	461a      	mov	r2, r3
 800ae16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae18:	4413      	add	r3, r2
 800ae1a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	00da      	lsls	r2, r3, #3
 800ae22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae24:	4413      	add	r3, r2
 800ae26:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ae2a:	627b      	str	r3, [r7, #36]	; 0x24
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	691b      	ldr	r3, [r3, #16]
 800ae30:	2b3e      	cmp	r3, #62	; 0x3e
 800ae32:	d918      	bls.n	800ae66 <USB_ActivateEndpoint+0x296>
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	691b      	ldr	r3, [r3, #16]
 800ae38:	095b      	lsrs	r3, r3, #5
 800ae3a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	691b      	ldr	r3, [r3, #16]
 800ae40:	f003 031f 	and.w	r3, r3, #31
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d102      	bne.n	800ae4e <USB_ActivateEndpoint+0x27e>
 800ae48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ae4a:	3b01      	subs	r3, #1
 800ae4c:	66bb      	str	r3, [r7, #104]	; 0x68
 800ae4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ae50:	b29b      	uxth	r3, r3
 800ae52:	029b      	lsls	r3, r3, #10
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae5e:	b29a      	uxth	r2, r3
 800ae60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae62:	801a      	strh	r2, [r3, #0]
 800ae64:	e029      	b.n	800aeba <USB_ActivateEndpoint+0x2ea>
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	691b      	ldr	r3, [r3, #16]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d112      	bne.n	800ae94 <USB_ActivateEndpoint+0x2c4>
 800ae6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae70:	881b      	ldrh	r3, [r3, #0]
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ae78:	b29a      	uxth	r2, r3
 800ae7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae7c:	801a      	strh	r2, [r3, #0]
 800ae7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae80:	881b      	ldrh	r3, [r3, #0]
 800ae82:	b29b      	uxth	r3, r3
 800ae84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae8c:	b29a      	uxth	r2, r3
 800ae8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae90:	801a      	strh	r2, [r3, #0]
 800ae92:	e012      	b.n	800aeba <USB_ActivateEndpoint+0x2ea>
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	691b      	ldr	r3, [r3, #16]
 800ae98:	085b      	lsrs	r3, r3, #1
 800ae9a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	691b      	ldr	r3, [r3, #16]
 800aea0:	f003 0301 	and.w	r3, r3, #1
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d002      	beq.n	800aeae <USB_ActivateEndpoint+0x2de>
 800aea8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800aeaa:	3301      	adds	r3, #1
 800aeac:	66bb      	str	r3, [r7, #104]	; 0x68
 800aeae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800aeb0:	b29b      	uxth	r3, r3
 800aeb2:	029b      	lsls	r3, r3, #10
 800aeb4:	b29a      	uxth	r2, r3
 800aeb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeb8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800aeba:	687a      	ldr	r2, [r7, #4]
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	4413      	add	r3, r2
 800aec4:	881b      	ldrh	r3, [r3, #0]
 800aec6:	847b      	strh	r3, [r7, #34]	; 0x22
 800aec8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800aeca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d01b      	beq.n	800af0a <USB_ActivateEndpoint+0x33a>
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	781b      	ldrb	r3, [r3, #0]
 800aed8:	009b      	lsls	r3, r3, #2
 800aeda:	4413      	add	r3, r2
 800aedc:	881b      	ldrh	r3, [r3, #0]
 800aede:	b29b      	uxth	r3, r3
 800aee0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aee4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aee8:	843b      	strh	r3, [r7, #32]
 800aeea:	687a      	ldr	r2, [r7, #4]
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	781b      	ldrb	r3, [r3, #0]
 800aef0:	009b      	lsls	r3, r3, #2
 800aef2:	441a      	add	r2, r3
 800aef4:	8c3b      	ldrh	r3, [r7, #32]
 800aef6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aefa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aefe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800af02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af06:	b29b      	uxth	r3, r3
 800af08:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	781b      	ldrb	r3, [r3, #0]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d124      	bne.n	800af5c <USB_ActivateEndpoint+0x38c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800af12:	687a      	ldr	r2, [r7, #4]
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	781b      	ldrb	r3, [r3, #0]
 800af18:	009b      	lsls	r3, r3, #2
 800af1a:	4413      	add	r3, r2
 800af1c:	881b      	ldrh	r3, [r3, #0]
 800af1e:	b29b      	uxth	r3, r3
 800af20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800af24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af28:	83bb      	strh	r3, [r7, #28]
 800af2a:	8bbb      	ldrh	r3, [r7, #28]
 800af2c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800af30:	83bb      	strh	r3, [r7, #28]
 800af32:	8bbb      	ldrh	r3, [r7, #28]
 800af34:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800af38:	83bb      	strh	r3, [r7, #28]
 800af3a:	687a      	ldr	r2, [r7, #4]
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	781b      	ldrb	r3, [r3, #0]
 800af40:	009b      	lsls	r3, r3, #2
 800af42:	441a      	add	r2, r3
 800af44:	8bbb      	ldrh	r3, [r7, #28]
 800af46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af56:	b29b      	uxth	r3, r3
 800af58:	8013      	strh	r3, [r2, #0]
 800af5a:	e1ea      	b.n	800b332 <USB_ActivateEndpoint+0x762>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	781b      	ldrb	r3, [r3, #0]
 800af62:	009b      	lsls	r3, r3, #2
 800af64:	4413      	add	r3, r2
 800af66:	881b      	ldrh	r3, [r3, #0]
 800af68:	b29b      	uxth	r3, r3
 800af6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800af6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af72:	83fb      	strh	r3, [r7, #30]
 800af74:	8bfb      	ldrh	r3, [r7, #30]
 800af76:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800af7a:	83fb      	strh	r3, [r7, #30]
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	781b      	ldrb	r3, [r3, #0]
 800af82:	009b      	lsls	r3, r3, #2
 800af84:	441a      	add	r2, r3
 800af86:	8bfb      	ldrh	r3, [r7, #30]
 800af88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af98:	b29b      	uxth	r3, r3
 800af9a:	8013      	strh	r3, [r2, #0]
 800af9c:	e1c9      	b.n	800b332 <USB_ActivateEndpoint+0x762>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	78db      	ldrb	r3, [r3, #3]
 800afa2:	2b02      	cmp	r3, #2
 800afa4:	d11e      	bne.n	800afe4 <USB_ActivateEndpoint+0x414>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800afa6:	687a      	ldr	r2, [r7, #4]
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	781b      	ldrb	r3, [r3, #0]
 800afac:	009b      	lsls	r3, r3, #2
 800afae:	4413      	add	r3, r2
 800afb0:	881b      	ldrh	r3, [r3, #0]
 800afb2:	b29b      	uxth	r3, r3
 800afb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800afb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800afbc:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	009b      	lsls	r3, r3, #2
 800afc8:	441a      	add	r2, r3
 800afca:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800afce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800afd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800afd6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800afda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afde:	b29b      	uxth	r3, r3
 800afe0:	8013      	strh	r3, [r2, #0]
 800afe2:	e01d      	b.n	800b020 <USB_ActivateEndpoint+0x450>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800afe4:	687a      	ldr	r2, [r7, #4]
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	781b      	ldrb	r3, [r3, #0]
 800afea:	009b      	lsls	r3, r3, #2
 800afec:	4413      	add	r3, r2
 800afee:	881b      	ldrh	r3, [r3, #0]
 800aff0:	b29b      	uxth	r3, r3
 800aff2:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800aff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800affa:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800affe:	687a      	ldr	r2, [r7, #4]
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	781b      	ldrb	r3, [r3, #0]
 800b004:	009b      	lsls	r3, r3, #2
 800b006:	441a      	add	r2, r3
 800b008:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800b00c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b010:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b014:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b01c:	b29b      	uxth	r3, r3
 800b01e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b02a:	b29b      	uxth	r3, r3
 800b02c:	461a      	mov	r2, r3
 800b02e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b030:	4413      	add	r3, r2
 800b032:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	00da      	lsls	r2, r3, #3
 800b03a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b03c:	4413      	add	r3, r2
 800b03e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b042:	65bb      	str	r3, [r7, #88]	; 0x58
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	891b      	ldrh	r3, [r3, #8]
 800b048:	085b      	lsrs	r3, r3, #1
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	005b      	lsls	r3, r3, #1
 800b04e:	b29a      	uxth	r2, r3
 800b050:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b052:	801a      	strh	r2, [r3, #0]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	657b      	str	r3, [r7, #84]	; 0x54
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b05e:	b29b      	uxth	r3, r3
 800b060:	461a      	mov	r2, r3
 800b062:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b064:	4413      	add	r3, r2
 800b066:	657b      	str	r3, [r7, #84]	; 0x54
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	00da      	lsls	r2, r3, #3
 800b06e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b070:	4413      	add	r3, r2
 800b072:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b076:	653b      	str	r3, [r7, #80]	; 0x50
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	895b      	ldrh	r3, [r3, #10]
 800b07c:	085b      	lsrs	r3, r3, #1
 800b07e:	b29b      	uxth	r3, r3
 800b080:	005b      	lsls	r3, r3, #1
 800b082:	b29a      	uxth	r2, r3
 800b084:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b086:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	785b      	ldrb	r3, [r3, #1]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	f040 8093 	bne.w	800b1b8 <USB_ActivateEndpoint+0x5e8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b092:	687a      	ldr	r2, [r7, #4]
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	009b      	lsls	r3, r3, #2
 800b09a:	4413      	add	r3, r2
 800b09c:	881b      	ldrh	r3, [r3, #0]
 800b09e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800b0a2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b0a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d01b      	beq.n	800b0e6 <USB_ActivateEndpoint+0x516>
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	781b      	ldrb	r3, [r3, #0]
 800b0b4:	009b      	lsls	r3, r3, #2
 800b0b6:	4413      	add	r3, r2
 800b0b8:	881b      	ldrh	r3, [r3, #0]
 800b0ba:	b29b      	uxth	r3, r3
 800b0bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0c4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	441a      	add	r2, r3
 800b0d0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b0d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b0d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b0da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b0de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0e2:	b29b      	uxth	r3, r3
 800b0e4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b0e6:	687a      	ldr	r2, [r7, #4]
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	4413      	add	r3, r2
 800b0f0:	881b      	ldrh	r3, [r3, #0]
 800b0f2:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800b0f4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800b0f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d01b      	beq.n	800b136 <USB_ActivateEndpoint+0x566>
 800b0fe:	687a      	ldr	r2, [r7, #4]
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	781b      	ldrb	r3, [r3, #0]
 800b104:	009b      	lsls	r3, r3, #2
 800b106:	4413      	add	r3, r2
 800b108:	881b      	ldrh	r3, [r3, #0]
 800b10a:	b29b      	uxth	r3, r3
 800b10c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b114:	877b      	strh	r3, [r7, #58]	; 0x3a
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	781b      	ldrb	r3, [r3, #0]
 800b11c:	009b      	lsls	r3, r3, #2
 800b11e:	441a      	add	r2, r3
 800b120:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800b122:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b126:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b12a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b12e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b132:	b29b      	uxth	r3, r3
 800b134:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	781b      	ldrb	r3, [r3, #0]
 800b13c:	009b      	lsls	r3, r3, #2
 800b13e:	4413      	add	r3, r2
 800b140:	881b      	ldrh	r3, [r3, #0]
 800b142:	b29b      	uxth	r3, r3
 800b144:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b148:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b14c:	873b      	strh	r3, [r7, #56]	; 0x38
 800b14e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b150:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b154:	873b      	strh	r3, [r7, #56]	; 0x38
 800b156:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b158:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b15c:	873b      	strh	r3, [r7, #56]	; 0x38
 800b15e:	687a      	ldr	r2, [r7, #4]
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	781b      	ldrb	r3, [r3, #0]
 800b164:	009b      	lsls	r3, r3, #2
 800b166:	441a      	add	r2, r3
 800b168:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b16a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b16e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b172:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b176:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b17a:	b29b      	uxth	r3, r3
 800b17c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	009b      	lsls	r3, r3, #2
 800b186:	4413      	add	r3, r2
 800b188:	881b      	ldrh	r3, [r3, #0]
 800b18a:	b29b      	uxth	r3, r3
 800b18c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b190:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b194:	86fb      	strh	r3, [r7, #54]	; 0x36
 800b196:	687a      	ldr	r2, [r7, #4]
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	009b      	lsls	r3, r3, #2
 800b19e:	441a      	add	r2, r3
 800b1a0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b1a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b1a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b1aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b1ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1b2:	b29b      	uxth	r3, r3
 800b1b4:	8013      	strh	r3, [r2, #0]
 800b1b6:	e0bc      	b.n	800b332 <USB_ActivateEndpoint+0x762>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b1b8:	687a      	ldr	r2, [r7, #4]
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	781b      	ldrb	r3, [r3, #0]
 800b1be:	009b      	lsls	r3, r3, #2
 800b1c0:	4413      	add	r3, r2
 800b1c2:	881b      	ldrh	r3, [r3, #0]
 800b1c4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800b1c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800b1cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d01d      	beq.n	800b210 <USB_ActivateEndpoint+0x640>
 800b1d4:	687a      	ldr	r2, [r7, #4]
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	009b      	lsls	r3, r3, #2
 800b1dc:	4413      	add	r3, r2
 800b1de:	881b      	ldrh	r3, [r3, #0]
 800b1e0:	b29b      	uxth	r3, r3
 800b1e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b1e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1ea:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800b1ee:	687a      	ldr	r2, [r7, #4]
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	781b      	ldrb	r3, [r3, #0]
 800b1f4:	009b      	lsls	r3, r3, #2
 800b1f6:	441a      	add	r2, r3
 800b1f8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800b1fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b200:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b204:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b20c:	b29b      	uxth	r3, r3
 800b20e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	009b      	lsls	r3, r3, #2
 800b218:	4413      	add	r3, r2
 800b21a:	881b      	ldrh	r3, [r3, #0]
 800b21c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800b220:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800b224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d01d      	beq.n	800b268 <USB_ActivateEndpoint+0x698>
 800b22c:	687a      	ldr	r2, [r7, #4]
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	781b      	ldrb	r3, [r3, #0]
 800b232:	009b      	lsls	r3, r3, #2
 800b234:	4413      	add	r3, r2
 800b236:	881b      	ldrh	r3, [r3, #0]
 800b238:	b29b      	uxth	r3, r3
 800b23a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b23e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b242:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800b246:	687a      	ldr	r2, [r7, #4]
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	781b      	ldrb	r3, [r3, #0]
 800b24c:	009b      	lsls	r3, r3, #2
 800b24e:	441a      	add	r2, r3
 800b250:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b254:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b258:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b25c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b260:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b264:	b29b      	uxth	r3, r3
 800b266:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	78db      	ldrb	r3, [r3, #3]
 800b26c:	2b01      	cmp	r3, #1
 800b26e:	d024      	beq.n	800b2ba <USB_ActivateEndpoint+0x6ea>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	781b      	ldrb	r3, [r3, #0]
 800b276:	009b      	lsls	r3, r3, #2
 800b278:	4413      	add	r3, r2
 800b27a:	881b      	ldrh	r3, [r3, #0]
 800b27c:	b29b      	uxth	r3, r3
 800b27e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b282:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b286:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800b28a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800b28e:	f083 0320 	eor.w	r3, r3, #32
 800b292:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800b296:	687a      	ldr	r2, [r7, #4]
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	781b      	ldrb	r3, [r3, #0]
 800b29c:	009b      	lsls	r3, r3, #2
 800b29e:	441a      	add	r2, r3
 800b2a0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800b2a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b2a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b2ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b2b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2b4:	b29b      	uxth	r3, r3
 800b2b6:	8013      	strh	r3, [r2, #0]
 800b2b8:	e01d      	b.n	800b2f6 <USB_ActivateEndpoint+0x726>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	781b      	ldrb	r3, [r3, #0]
 800b2c0:	009b      	lsls	r3, r3, #2
 800b2c2:	4413      	add	r3, r2
 800b2c4:	881b      	ldrh	r3, [r3, #0]
 800b2c6:	b29b      	uxth	r3, r3
 800b2c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b2cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b2d0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	009b      	lsls	r3, r3, #2
 800b2dc:	441a      	add	r2, r3
 800b2de:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800b2e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b2e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b2ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b2ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2f2:	b29b      	uxth	r3, r3
 800b2f4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b2f6:	687a      	ldr	r2, [r7, #4]
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	781b      	ldrb	r3, [r3, #0]
 800b2fc:	009b      	lsls	r3, r3, #2
 800b2fe:	4413      	add	r3, r2
 800b300:	881b      	ldrh	r3, [r3, #0]
 800b302:	b29b      	uxth	r3, r3
 800b304:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b308:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b30c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800b310:	687a      	ldr	r2, [r7, #4]
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	781b      	ldrb	r3, [r3, #0]
 800b316:	009b      	lsls	r3, r3, #2
 800b318:	441a      	add	r2, r3
 800b31a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800b31e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b322:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b326:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b32a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b32e:	b29b      	uxth	r3, r3
 800b330:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b332:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800b336:	4618      	mov	r0, r3
 800b338:	3774      	adds	r7, #116	; 0x74
 800b33a:	46bd      	mov	sp, r7
 800b33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b340:	4770      	bx	lr
 800b342:	bf00      	nop

0800b344 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b344:	b480      	push	{r7}
 800b346:	b08d      	sub	sp, #52	; 0x34
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
 800b34c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	7b1b      	ldrb	r3, [r3, #12]
 800b352:	2b00      	cmp	r3, #0
 800b354:	f040 808e 	bne.w	800b474 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	785b      	ldrb	r3, [r3, #1]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d044      	beq.n	800b3ea <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	781b      	ldrb	r3, [r3, #0]
 800b366:	009b      	lsls	r3, r3, #2
 800b368:	4413      	add	r3, r2
 800b36a:	881b      	ldrh	r3, [r3, #0]
 800b36c:	81bb      	strh	r3, [r7, #12]
 800b36e:	89bb      	ldrh	r3, [r7, #12]
 800b370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b374:	2b00      	cmp	r3, #0
 800b376:	d01b      	beq.n	800b3b0 <USB_DeactivateEndpoint+0x6c>
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	009b      	lsls	r3, r3, #2
 800b380:	4413      	add	r3, r2
 800b382:	881b      	ldrh	r3, [r3, #0]
 800b384:	b29b      	uxth	r3, r3
 800b386:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b38a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b38e:	817b      	strh	r3, [r7, #10]
 800b390:	687a      	ldr	r2, [r7, #4]
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	009b      	lsls	r3, r3, #2
 800b398:	441a      	add	r2, r3
 800b39a:	897b      	ldrh	r3, [r7, #10]
 800b39c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b3a8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b3b0:	687a      	ldr	r2, [r7, #4]
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	781b      	ldrb	r3, [r3, #0]
 800b3b6:	009b      	lsls	r3, r3, #2
 800b3b8:	4413      	add	r3, r2
 800b3ba:	881b      	ldrh	r3, [r3, #0]
 800b3bc:	b29b      	uxth	r3, r3
 800b3be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b3c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b3c6:	813b      	strh	r3, [r7, #8]
 800b3c8:	687a      	ldr	r2, [r7, #4]
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	781b      	ldrb	r3, [r3, #0]
 800b3ce:	009b      	lsls	r3, r3, #2
 800b3d0:	441a      	add	r2, r3
 800b3d2:	893b      	ldrh	r3, [r7, #8]
 800b3d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b3e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	8013      	strh	r3, [r2, #0]
 800b3e8:	e192      	b.n	800b710 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	781b      	ldrb	r3, [r3, #0]
 800b3f0:	009b      	lsls	r3, r3, #2
 800b3f2:	4413      	add	r3, r2
 800b3f4:	881b      	ldrh	r3, [r3, #0]
 800b3f6:	827b      	strh	r3, [r7, #18]
 800b3f8:	8a7b      	ldrh	r3, [r7, #18]
 800b3fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d01b      	beq.n	800b43a <USB_DeactivateEndpoint+0xf6>
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	009b      	lsls	r3, r3, #2
 800b40a:	4413      	add	r3, r2
 800b40c:	881b      	ldrh	r3, [r3, #0]
 800b40e:	b29b      	uxth	r3, r3
 800b410:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b414:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b418:	823b      	strh	r3, [r7, #16]
 800b41a:	687a      	ldr	r2, [r7, #4]
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	781b      	ldrb	r3, [r3, #0]
 800b420:	009b      	lsls	r3, r3, #2
 800b422:	441a      	add	r2, r3
 800b424:	8a3b      	ldrh	r3, [r7, #16]
 800b426:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b42a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b42e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b432:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b436:	b29b      	uxth	r3, r3
 800b438:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b43a:	687a      	ldr	r2, [r7, #4]
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	009b      	lsls	r3, r3, #2
 800b442:	4413      	add	r3, r2
 800b444:	881b      	ldrh	r3, [r3, #0]
 800b446:	b29b      	uxth	r3, r3
 800b448:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b44c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b450:	81fb      	strh	r3, [r7, #14]
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	781b      	ldrb	r3, [r3, #0]
 800b458:	009b      	lsls	r3, r3, #2
 800b45a:	441a      	add	r2, r3
 800b45c:	89fb      	ldrh	r3, [r7, #14]
 800b45e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b462:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b466:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b46a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b46e:	b29b      	uxth	r3, r3
 800b470:	8013      	strh	r3, [r2, #0]
 800b472:	e14d      	b.n	800b710 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	785b      	ldrb	r3, [r3, #1]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	f040 80a5 	bne.w	800b5c8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	009b      	lsls	r3, r3, #2
 800b486:	4413      	add	r3, r2
 800b488:	881b      	ldrh	r3, [r3, #0]
 800b48a:	843b      	strh	r3, [r7, #32]
 800b48c:	8c3b      	ldrh	r3, [r7, #32]
 800b48e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b492:	2b00      	cmp	r3, #0
 800b494:	d01b      	beq.n	800b4ce <USB_DeactivateEndpoint+0x18a>
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	781b      	ldrb	r3, [r3, #0]
 800b49c:	009b      	lsls	r3, r3, #2
 800b49e:	4413      	add	r3, r2
 800b4a0:	881b      	ldrh	r3, [r3, #0]
 800b4a2:	b29b      	uxth	r3, r3
 800b4a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b4a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4ac:	83fb      	strh	r3, [r7, #30]
 800b4ae:	687a      	ldr	r2, [r7, #4]
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	009b      	lsls	r3, r3, #2
 800b4b6:	441a      	add	r2, r3
 800b4b8:	8bfb      	ldrh	r3, [r7, #30]
 800b4ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b4be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b4c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b4c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4ca:	b29b      	uxth	r3, r3
 800b4cc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b4ce:	687a      	ldr	r2, [r7, #4]
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	781b      	ldrb	r3, [r3, #0]
 800b4d4:	009b      	lsls	r3, r3, #2
 800b4d6:	4413      	add	r3, r2
 800b4d8:	881b      	ldrh	r3, [r3, #0]
 800b4da:	83bb      	strh	r3, [r7, #28]
 800b4dc:	8bbb      	ldrh	r3, [r7, #28]
 800b4de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d01b      	beq.n	800b51e <USB_DeactivateEndpoint+0x1da>
 800b4e6:	687a      	ldr	r2, [r7, #4]
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	781b      	ldrb	r3, [r3, #0]
 800b4ec:	009b      	lsls	r3, r3, #2
 800b4ee:	4413      	add	r3, r2
 800b4f0:	881b      	ldrh	r3, [r3, #0]
 800b4f2:	b29b      	uxth	r3, r3
 800b4f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b4f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4fc:	837b      	strh	r3, [r7, #26]
 800b4fe:	687a      	ldr	r2, [r7, #4]
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	781b      	ldrb	r3, [r3, #0]
 800b504:	009b      	lsls	r3, r3, #2
 800b506:	441a      	add	r2, r3
 800b508:	8b7b      	ldrh	r3, [r7, #26]
 800b50a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b50e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b512:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b516:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b51e:	687a      	ldr	r2, [r7, #4]
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	781b      	ldrb	r3, [r3, #0]
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	4413      	add	r3, r2
 800b528:	881b      	ldrh	r3, [r3, #0]
 800b52a:	b29b      	uxth	r3, r3
 800b52c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b530:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b534:	833b      	strh	r3, [r7, #24]
 800b536:	687a      	ldr	r2, [r7, #4]
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	781b      	ldrb	r3, [r3, #0]
 800b53c:	009b      	lsls	r3, r3, #2
 800b53e:	441a      	add	r2, r3
 800b540:	8b3b      	ldrh	r3, [r7, #24]
 800b542:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b546:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b54a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b54e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b552:	b29b      	uxth	r3, r3
 800b554:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b556:	687a      	ldr	r2, [r7, #4]
 800b558:	683b      	ldr	r3, [r7, #0]
 800b55a:	781b      	ldrb	r3, [r3, #0]
 800b55c:	009b      	lsls	r3, r3, #2
 800b55e:	4413      	add	r3, r2
 800b560:	881b      	ldrh	r3, [r3, #0]
 800b562:	b29b      	uxth	r3, r3
 800b564:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b568:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b56c:	82fb      	strh	r3, [r7, #22]
 800b56e:	687a      	ldr	r2, [r7, #4]
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	781b      	ldrb	r3, [r3, #0]
 800b574:	009b      	lsls	r3, r3, #2
 800b576:	441a      	add	r2, r3
 800b578:	8afb      	ldrh	r3, [r7, #22]
 800b57a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b57e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b582:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b586:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b58e:	687a      	ldr	r2, [r7, #4]
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	4413      	add	r3, r2
 800b598:	881b      	ldrh	r3, [r3, #0]
 800b59a:	b29b      	uxth	r3, r3
 800b59c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b5a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b5a4:	82bb      	strh	r3, [r7, #20]
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	009b      	lsls	r3, r3, #2
 800b5ae:	441a      	add	r2, r3
 800b5b0:	8abb      	ldrh	r3, [r7, #20]
 800b5b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b5b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b5ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b5be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5c2:	b29b      	uxth	r3, r3
 800b5c4:	8013      	strh	r3, [r2, #0]
 800b5c6:	e0a3      	b.n	800b710 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b5c8:	687a      	ldr	r2, [r7, #4]
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	781b      	ldrb	r3, [r3, #0]
 800b5ce:	009b      	lsls	r3, r3, #2
 800b5d0:	4413      	add	r3, r2
 800b5d2:	881b      	ldrh	r3, [r3, #0]
 800b5d4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800b5d6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b5d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d01b      	beq.n	800b618 <USB_DeactivateEndpoint+0x2d4>
 800b5e0:	687a      	ldr	r2, [r7, #4]
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	781b      	ldrb	r3, [r3, #0]
 800b5e6:	009b      	lsls	r3, r3, #2
 800b5e8:	4413      	add	r3, r2
 800b5ea:	881b      	ldrh	r3, [r3, #0]
 800b5ec:	b29b      	uxth	r3, r3
 800b5ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b5f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5f6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800b5f8:	687a      	ldr	r2, [r7, #4]
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	781b      	ldrb	r3, [r3, #0]
 800b5fe:	009b      	lsls	r3, r3, #2
 800b600:	441a      	add	r2, r3
 800b602:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b604:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b608:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b60c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b614:	b29b      	uxth	r3, r3
 800b616:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	4413      	add	r3, r2
 800b622:	881b      	ldrh	r3, [r3, #0]
 800b624:	857b      	strh	r3, [r7, #42]	; 0x2a
 800b626:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d01b      	beq.n	800b668 <USB_DeactivateEndpoint+0x324>
 800b630:	687a      	ldr	r2, [r7, #4]
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	781b      	ldrb	r3, [r3, #0]
 800b636:	009b      	lsls	r3, r3, #2
 800b638:	4413      	add	r3, r2
 800b63a:	881b      	ldrh	r3, [r3, #0]
 800b63c:	b29b      	uxth	r3, r3
 800b63e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b646:	853b      	strh	r3, [r7, #40]	; 0x28
 800b648:	687a      	ldr	r2, [r7, #4]
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	781b      	ldrb	r3, [r3, #0]
 800b64e:	009b      	lsls	r3, r3, #2
 800b650:	441a      	add	r2, r3
 800b652:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b654:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b658:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b65c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b660:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b664:	b29b      	uxth	r3, r3
 800b666:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b668:	687a      	ldr	r2, [r7, #4]
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	4413      	add	r3, r2
 800b672:	881b      	ldrh	r3, [r3, #0]
 800b674:	b29b      	uxth	r3, r3
 800b676:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b67a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b67e:	84fb      	strh	r3, [r7, #38]	; 0x26
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	781b      	ldrb	r3, [r3, #0]
 800b686:	009b      	lsls	r3, r3, #2
 800b688:	441a      	add	r2, r3
 800b68a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b68c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b690:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b694:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b69c:	b29b      	uxth	r3, r3
 800b69e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b6a0:	687a      	ldr	r2, [r7, #4]
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	781b      	ldrb	r3, [r3, #0]
 800b6a6:	009b      	lsls	r3, r3, #2
 800b6a8:	4413      	add	r3, r2
 800b6aa:	881b      	ldrh	r3, [r3, #0]
 800b6ac:	b29b      	uxth	r3, r3
 800b6ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b6b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b6b6:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	781b      	ldrb	r3, [r3, #0]
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	441a      	add	r2, r3
 800b6c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b6c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b6c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b6cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b6d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6d4:	b29b      	uxth	r3, r3
 800b6d6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	781b      	ldrb	r3, [r3, #0]
 800b6de:	009b      	lsls	r3, r3, #2
 800b6e0:	4413      	add	r3, r2
 800b6e2:	881b      	ldrh	r3, [r3, #0]
 800b6e4:	b29b      	uxth	r3, r3
 800b6e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b6ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6ee:	847b      	strh	r3, [r7, #34]	; 0x22
 800b6f0:	687a      	ldr	r2, [r7, #4]
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	781b      	ldrb	r3, [r3, #0]
 800b6f6:	009b      	lsls	r3, r3, #2
 800b6f8:	441a      	add	r2, r3
 800b6fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b6fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b700:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b704:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b708:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b70c:	b29b      	uxth	r3, r3
 800b70e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b710:	2300      	movs	r3, #0
}
 800b712:	4618      	mov	r0, r3
 800b714:	3734      	adds	r7, #52	; 0x34
 800b716:	46bd      	mov	sp, r7
 800b718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71c:	4770      	bx	lr

0800b71e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b71e:	b580      	push	{r7, lr}
 800b720:	b0c2      	sub	sp, #264	; 0x108
 800b722:	af00      	add	r7, sp, #0
 800b724:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b728:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b72c:	6018      	str	r0, [r3, #0]
 800b72e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b732:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b736:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b738:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b73c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	785b      	ldrb	r3, [r3, #1]
 800b744:	2b01      	cmp	r3, #1
 800b746:	f040 867b 	bne.w	800c440 <USB_EPStartXfer+0xd22>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800b74a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b74e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	699a      	ldr	r2, [r3, #24]
 800b756:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b75a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	691b      	ldr	r3, [r3, #16]
 800b762:	429a      	cmp	r2, r3
 800b764:	d908      	bls.n	800b778 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800b766:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b76a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	691b      	ldr	r3, [r3, #16]
 800b772:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b776:	e007      	b.n	800b788 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800b778:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b77c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	699b      	ldr	r3, [r3, #24]
 800b784:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b788:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b78c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	7b1b      	ldrb	r3, [r3, #12]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d13a      	bne.n	800b80e <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b798:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b79c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	6959      	ldr	r1, [r3, #20]
 800b7a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	88da      	ldrh	r2, [r3, #6]
 800b7b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b7ba:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b7be:	6800      	ldr	r0, [r0, #0]
 800b7c0:	f001 fc3e 	bl	800d040 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b7c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7c8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	613b      	str	r3, [r7, #16]
 800b7d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b7de:	b29b      	uxth	r3, r3
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	4413      	add	r3, r2
 800b7e6:	613b      	str	r3, [r7, #16]
 800b7e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	781b      	ldrb	r3, [r3, #0]
 800b7f4:	00da      	lsls	r2, r3, #3
 800b7f6:	693b      	ldr	r3, [r7, #16]
 800b7f8:	4413      	add	r3, r2
 800b7fa:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b7fe:	60fb      	str	r3, [r7, #12]
 800b800:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b804:	b29a      	uxth	r2, r3
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	801a      	strh	r2, [r3, #0]
 800b80a:	f000 bde3 	b.w	800c3d4 <USB_EPStartXfer+0xcb6>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b80e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b812:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	78db      	ldrb	r3, [r3, #3]
 800b81a:	2b02      	cmp	r3, #2
 800b81c:	f040 843a 	bne.w	800c094 <USB_EPStartXfer+0x976>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b820:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b824:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	6a1a      	ldr	r2, [r3, #32]
 800b82c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b830:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	691b      	ldr	r3, [r3, #16]
 800b838:	429a      	cmp	r2, r3
 800b83a:	f240 83b7 	bls.w	800bfac <USB_EPStartXfer+0x88e>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b83e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b842:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b846:	681a      	ldr	r2, [r3, #0]
 800b848:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b84c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	4413      	add	r3, r2
 800b858:	881b      	ldrh	r3, [r3, #0]
 800b85a:	b29b      	uxth	r3, r3
 800b85c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b860:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b864:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800b868:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b86c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b870:	681a      	ldr	r2, [r3, #0]
 800b872:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b876:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	781b      	ldrb	r3, [r3, #0]
 800b87e:	009b      	lsls	r3, r3, #2
 800b880:	441a      	add	r2, r3
 800b882:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b886:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b88a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b88e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800b892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b896:	b29b      	uxth	r3, r3
 800b898:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b89a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b89e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	6a1a      	ldr	r2, [r3, #32]
 800b8a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8aa:	1ad2      	subs	r2, r2, r3
 800b8ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b8b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b8c0:	681a      	ldr	r2, [r3, #0]
 800b8c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	781b      	ldrb	r3, [r3, #0]
 800b8ce:	009b      	lsls	r3, r3, #2
 800b8d0:	4413      	add	r3, r2
 800b8d2:	881b      	ldrh	r3, [r3, #0]
 800b8d4:	b29b      	uxth	r3, r3
 800b8d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	f000 81b3 	beq.w	800bc46 <USB_EPStartXfer+0x528>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b8e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	633b      	str	r3, [r7, #48]	; 0x30
 800b8ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	785b      	ldrb	r3, [r3, #1]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d16d      	bne.n	800b9d8 <USB_EPStartXfer+0x2ba>
 800b8fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b900:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	62bb      	str	r3, [r7, #40]	; 0x28
 800b908:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b90c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b916:	b29b      	uxth	r3, r3
 800b918:	461a      	mov	r2, r3
 800b91a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b91c:	4413      	add	r3, r2
 800b91e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b920:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b924:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	00da      	lsls	r2, r3, #3
 800b92e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b930:	4413      	add	r3, r2
 800b932:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b936:	627b      	str	r3, [r7, #36]	; 0x24
 800b938:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b93c:	2b3e      	cmp	r3, #62	; 0x3e
 800b93e:	d91c      	bls.n	800b97a <USB_EPStartXfer+0x25c>
 800b940:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b944:	095b      	lsrs	r3, r3, #5
 800b946:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b94a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b94e:	f003 031f 	and.w	r3, r3, #31
 800b952:	2b00      	cmp	r3, #0
 800b954:	d104      	bne.n	800b960 <USB_EPStartXfer+0x242>
 800b956:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b95a:	3b01      	subs	r3, #1
 800b95c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b960:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b964:	b29b      	uxth	r3, r3
 800b966:	029b      	lsls	r3, r3, #10
 800b968:	b29b      	uxth	r3, r3
 800b96a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b96e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b972:	b29a      	uxth	r2, r3
 800b974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b976:	801a      	strh	r2, [r3, #0]
 800b978:	e053      	b.n	800ba22 <USB_EPStartXfer+0x304>
 800b97a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d112      	bne.n	800b9a8 <USB_EPStartXfer+0x28a>
 800b982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b984:	881b      	ldrh	r3, [r3, #0]
 800b986:	b29b      	uxth	r3, r3
 800b988:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b98c:	b29a      	uxth	r2, r3
 800b98e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b990:	801a      	strh	r2, [r3, #0]
 800b992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b994:	881b      	ldrh	r3, [r3, #0]
 800b996:	b29b      	uxth	r3, r3
 800b998:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b99c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b9a0:	b29a      	uxth	r2, r3
 800b9a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9a4:	801a      	strh	r2, [r3, #0]
 800b9a6:	e03c      	b.n	800ba22 <USB_EPStartXfer+0x304>
 800b9a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9ac:	085b      	lsrs	r3, r3, #1
 800b9ae:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b9b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9b6:	f003 0301 	and.w	r3, r3, #1
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d004      	beq.n	800b9c8 <USB_EPStartXfer+0x2aa>
 800b9be:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b9c2:	3301      	adds	r3, #1
 800b9c4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b9c8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b9cc:	b29b      	uxth	r3, r3
 800b9ce:	029b      	lsls	r3, r3, #10
 800b9d0:	b29a      	uxth	r2, r3
 800b9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9d4:	801a      	strh	r2, [r3, #0]
 800b9d6:	e024      	b.n	800ba22 <USB_EPStartXfer+0x304>
 800b9d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	785b      	ldrb	r3, [r3, #1]
 800b9e4:	2b01      	cmp	r3, #1
 800b9e6:	d11c      	bne.n	800ba22 <USB_EPStartXfer+0x304>
 800b9e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b9f6:	b29b      	uxth	r3, r3
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9fc:	4413      	add	r3, r2
 800b9fe:	633b      	str	r3, [r7, #48]	; 0x30
 800ba00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	781b      	ldrb	r3, [r3, #0]
 800ba0c:	00da      	lsls	r2, r3, #3
 800ba0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba10:	4413      	add	r3, r2
 800ba12:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ba16:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba1c:	b29a      	uxth	r2, r3
 800ba1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba20:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ba22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	895b      	ldrh	r3, [r3, #10]
 800ba2e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ba32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	6959      	ldr	r1, [r3, #20]
 800ba3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba42:	b29b      	uxth	r3, r3
 800ba44:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ba48:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ba4c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ba50:	6800      	ldr	r0, [r0, #0]
 800ba52:	f001 faf5 	bl	800d040 <USB_WritePMA>
            ep->xfer_buff += len;
 800ba56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	695a      	ldr	r2, [r3, #20]
 800ba62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba66:	441a      	add	r2, r3
 800ba68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ba74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	6a1a      	ldr	r2, [r3, #32]
 800ba80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	691b      	ldr	r3, [r3, #16]
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	d90f      	bls.n	800bab0 <USB_EPStartXfer+0x392>
            {
              ep->xfer_len_db -= len;
 800ba90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	6a1a      	ldr	r2, [r3, #32]
 800ba9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baa0:	1ad2      	subs	r2, r2, r3
 800baa2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800baa6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	621a      	str	r2, [r3, #32]
 800baae:	e00e      	b.n	800bace <USB_EPStartXfer+0x3b0>
            }
            else
            {
              len = ep->xfer_len_db;
 800bab0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bab4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	6a1b      	ldr	r3, [r3, #32]
 800babc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800bac0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bac4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	2200      	movs	r2, #0
 800bacc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bace:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bad2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	785b      	ldrb	r3, [r3, #1]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d16d      	bne.n	800bbba <USB_EPStartXfer+0x49c>
 800bade:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bae2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	61bb      	str	r3, [r7, #24]
 800baea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800baee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800baf8:	b29b      	uxth	r3, r3
 800bafa:	461a      	mov	r2, r3
 800bafc:	69bb      	ldr	r3, [r7, #24]
 800bafe:	4413      	add	r3, r2
 800bb00:	61bb      	str	r3, [r7, #24]
 800bb02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	00da      	lsls	r2, r3, #3
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	4413      	add	r3, r2
 800bb14:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bb18:	617b      	str	r3, [r7, #20]
 800bb1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb1e:	2b3e      	cmp	r3, #62	; 0x3e
 800bb20:	d91c      	bls.n	800bb5c <USB_EPStartXfer+0x43e>
 800bb22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb26:	095b      	lsrs	r3, r3, #5
 800bb28:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bb2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb30:	f003 031f 	and.w	r3, r3, #31
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d104      	bne.n	800bb42 <USB_EPStartXfer+0x424>
 800bb38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb3c:	3b01      	subs	r3, #1
 800bb3e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bb42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	029b      	lsls	r3, r3, #10
 800bb4a:	b29b      	uxth	r3, r3
 800bb4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb54:	b29a      	uxth	r2, r3
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	801a      	strh	r2, [r3, #0]
 800bb5a:	e059      	b.n	800bc10 <USB_EPStartXfer+0x4f2>
 800bb5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d112      	bne.n	800bb8a <USB_EPStartXfer+0x46c>
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	881b      	ldrh	r3, [r3, #0]
 800bb68:	b29b      	uxth	r3, r3
 800bb6a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bb6e:	b29a      	uxth	r2, r3
 800bb70:	697b      	ldr	r3, [r7, #20]
 800bb72:	801a      	strh	r2, [r3, #0]
 800bb74:	697b      	ldr	r3, [r7, #20]
 800bb76:	881b      	ldrh	r3, [r3, #0]
 800bb78:	b29b      	uxth	r3, r3
 800bb7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb82:	b29a      	uxth	r2, r3
 800bb84:	697b      	ldr	r3, [r7, #20]
 800bb86:	801a      	strh	r2, [r3, #0]
 800bb88:	e042      	b.n	800bc10 <USB_EPStartXfer+0x4f2>
 800bb8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb8e:	085b      	lsrs	r3, r3, #1
 800bb90:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bb94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb98:	f003 0301 	and.w	r3, r3, #1
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d004      	beq.n	800bbaa <USB_EPStartXfer+0x48c>
 800bba0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bba4:	3301      	adds	r3, #1
 800bba6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bbaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bbae:	b29b      	uxth	r3, r3
 800bbb0:	029b      	lsls	r3, r3, #10
 800bbb2:	b29a      	uxth	r2, r3
 800bbb4:	697b      	ldr	r3, [r7, #20]
 800bbb6:	801a      	strh	r2, [r3, #0]
 800bbb8:	e02a      	b.n	800bc10 <USB_EPStartXfer+0x4f2>
 800bbba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	785b      	ldrb	r3, [r3, #1]
 800bbc6:	2b01      	cmp	r3, #1
 800bbc8:	d122      	bne.n	800bc10 <USB_EPStartXfer+0x4f2>
 800bbca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	623b      	str	r3, [r7, #32]
 800bbd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbda:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	461a      	mov	r2, r3
 800bbe8:	6a3b      	ldr	r3, [r7, #32]
 800bbea:	4413      	add	r3, r2
 800bbec:	623b      	str	r3, [r7, #32]
 800bbee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	781b      	ldrb	r3, [r3, #0]
 800bbfa:	00da      	lsls	r2, r3, #3
 800bbfc:	6a3b      	ldr	r3, [r7, #32]
 800bbfe:	4413      	add	r3, r2
 800bc00:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bc04:	61fb      	str	r3, [r7, #28]
 800bc06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc0a:	b29a      	uxth	r2, r3
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bc10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	891b      	ldrh	r3, [r3, #8]
 800bc1c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	6959      	ldr	r1, [r3, #20]
 800bc2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bc36:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bc3a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bc3e:	6800      	ldr	r0, [r0, #0]
 800bc40:	f001 f9fe 	bl	800d040 <USB_WritePMA>
 800bc44:	e3c6      	b.n	800c3d4 <USB_EPStartXfer+0xcb6>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bc46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	785b      	ldrb	r3, [r3, #1]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d16d      	bne.n	800bd32 <USB_EPStartXfer+0x614>
 800bc56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	64bb      	str	r3, [r7, #72]	; 0x48
 800bc62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc66:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bc70:	b29b      	uxth	r3, r3
 800bc72:	461a      	mov	r2, r3
 800bc74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bc76:	4413      	add	r3, r2
 800bc78:	64bb      	str	r3, [r7, #72]	; 0x48
 800bc7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	781b      	ldrb	r3, [r3, #0]
 800bc86:	00da      	lsls	r2, r3, #3
 800bc88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bc8a:	4413      	add	r3, r2
 800bc8c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bc90:	647b      	str	r3, [r7, #68]	; 0x44
 800bc92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc96:	2b3e      	cmp	r3, #62	; 0x3e
 800bc98:	d91c      	bls.n	800bcd4 <USB_EPStartXfer+0x5b6>
 800bc9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc9e:	095b      	lsrs	r3, r3, #5
 800bca0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bca8:	f003 031f 	and.w	r3, r3, #31
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d104      	bne.n	800bcba <USB_EPStartXfer+0x59c>
 800bcb0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bcb4:	3b01      	subs	r3, #1
 800bcb6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bcba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bcbe:	b29b      	uxth	r3, r3
 800bcc0:	029b      	lsls	r3, r3, #10
 800bcc2:	b29b      	uxth	r3, r3
 800bcc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bccc:	b29a      	uxth	r2, r3
 800bcce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bcd0:	801a      	strh	r2, [r3, #0]
 800bcd2:	e059      	b.n	800bd88 <USB_EPStartXfer+0x66a>
 800bcd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d112      	bne.n	800bd02 <USB_EPStartXfer+0x5e4>
 800bcdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bcde:	881b      	ldrh	r3, [r3, #0]
 800bce0:	b29b      	uxth	r3, r3
 800bce2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bce6:	b29a      	uxth	r2, r3
 800bce8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bcea:	801a      	strh	r2, [r3, #0]
 800bcec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bcee:	881b      	ldrh	r3, [r3, #0]
 800bcf0:	b29b      	uxth	r3, r3
 800bcf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcfa:	b29a      	uxth	r2, r3
 800bcfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bcfe:	801a      	strh	r2, [r3, #0]
 800bd00:	e042      	b.n	800bd88 <USB_EPStartXfer+0x66a>
 800bd02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd06:	085b      	lsrs	r3, r3, #1
 800bd08:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bd0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd10:	f003 0301 	and.w	r3, r3, #1
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d004      	beq.n	800bd22 <USB_EPStartXfer+0x604>
 800bd18:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bd1c:	3301      	adds	r3, #1
 800bd1e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bd22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	029b      	lsls	r3, r3, #10
 800bd2a:	b29a      	uxth	r2, r3
 800bd2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bd2e:	801a      	strh	r2, [r3, #0]
 800bd30:	e02a      	b.n	800bd88 <USB_EPStartXfer+0x66a>
 800bd32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	785b      	ldrb	r3, [r3, #1]
 800bd3e:	2b01      	cmp	r3, #1
 800bd40:	d122      	bne.n	800bd88 <USB_EPStartXfer+0x66a>
 800bd42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	653b      	str	r3, [r7, #80]	; 0x50
 800bd4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd5c:	b29b      	uxth	r3, r3
 800bd5e:	461a      	mov	r2, r3
 800bd60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd62:	4413      	add	r3, r2
 800bd64:	653b      	str	r3, [r7, #80]	; 0x50
 800bd66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	781b      	ldrb	r3, [r3, #0]
 800bd72:	00da      	lsls	r2, r3, #3
 800bd74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd76:	4413      	add	r3, r2
 800bd78:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bd7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bd7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd82:	b29a      	uxth	r2, r3
 800bd84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd86:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bd88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	891b      	ldrh	r3, [r3, #8]
 800bd94:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bd98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	6959      	ldr	r1, [r3, #20]
 800bda4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bda8:	b29b      	uxth	r3, r3
 800bdaa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bdae:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bdb2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bdb6:	6800      	ldr	r0, [r0, #0]
 800bdb8:	f001 f942 	bl	800d040 <USB_WritePMA>
            ep->xfer_buff += len;
 800bdbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	695a      	ldr	r2, [r3, #20]
 800bdc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdcc:	441a      	add	r2, r3
 800bdce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdd2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bdda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdde:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	6a1a      	ldr	r2, [r3, #32]
 800bde6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	691b      	ldr	r3, [r3, #16]
 800bdf2:	429a      	cmp	r2, r3
 800bdf4:	d90f      	bls.n	800be16 <USB_EPStartXfer+0x6f8>
            {
              ep->xfer_len_db -= len;
 800bdf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	6a1a      	ldr	r2, [r3, #32]
 800be02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be06:	1ad2      	subs	r2, r2, r3
 800be08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	621a      	str	r2, [r3, #32]
 800be14:	e00e      	b.n	800be34 <USB_EPStartXfer+0x716>
            }
            else
            {
              len = ep->xfer_len_db;
 800be16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	6a1b      	ldr	r3, [r3, #32]
 800be22:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800be26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	2200      	movs	r2, #0
 800be32:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800be34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	643b      	str	r3, [r7, #64]	; 0x40
 800be40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	785b      	ldrb	r3, [r3, #1]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d16d      	bne.n	800bf2c <USB_EPStartXfer+0x80e>
 800be50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be54:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	63bb      	str	r3, [r7, #56]	; 0x38
 800be5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be6a:	b29b      	uxth	r3, r3
 800be6c:	461a      	mov	r2, r3
 800be6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be70:	4413      	add	r3, r2
 800be72:	63bb      	str	r3, [r7, #56]	; 0x38
 800be74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	781b      	ldrb	r3, [r3, #0]
 800be80:	00da      	lsls	r2, r3, #3
 800be82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be84:	4413      	add	r3, r2
 800be86:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800be8a:	637b      	str	r3, [r7, #52]	; 0x34
 800be8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be90:	2b3e      	cmp	r3, #62	; 0x3e
 800be92:	d91c      	bls.n	800bece <USB_EPStartXfer+0x7b0>
 800be94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be98:	095b      	lsrs	r3, r3, #5
 800be9a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800be9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bea2:	f003 031f 	and.w	r3, r3, #31
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d104      	bne.n	800beb4 <USB_EPStartXfer+0x796>
 800beaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800beae:	3b01      	subs	r3, #1
 800beb0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800beb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800beb8:	b29b      	uxth	r3, r3
 800beba:	029b      	lsls	r3, r3, #10
 800bebc:	b29b      	uxth	r3, r3
 800bebe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bec2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bec6:	b29a      	uxth	r2, r3
 800bec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800beca:	801a      	strh	r2, [r3, #0]
 800becc:	e053      	b.n	800bf76 <USB_EPStartXfer+0x858>
 800bece:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d112      	bne.n	800befc <USB_EPStartXfer+0x7de>
 800bed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bed8:	881b      	ldrh	r3, [r3, #0]
 800beda:	b29b      	uxth	r3, r3
 800bedc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bee0:	b29a      	uxth	r2, r3
 800bee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bee4:	801a      	strh	r2, [r3, #0]
 800bee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bee8:	881b      	ldrh	r3, [r3, #0]
 800beea:	b29b      	uxth	r3, r3
 800beec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bef0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bef4:	b29a      	uxth	r2, r3
 800bef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bef8:	801a      	strh	r2, [r3, #0]
 800befa:	e03c      	b.n	800bf76 <USB_EPStartXfer+0x858>
 800befc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf00:	085b      	lsrs	r3, r3, #1
 800bf02:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bf06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf0a:	f003 0301 	and.w	r3, r3, #1
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d004      	beq.n	800bf1c <USB_EPStartXfer+0x7fe>
 800bf12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bf16:	3301      	adds	r3, #1
 800bf18:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bf1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bf20:	b29b      	uxth	r3, r3
 800bf22:	029b      	lsls	r3, r3, #10
 800bf24:	b29a      	uxth	r2, r3
 800bf26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf28:	801a      	strh	r2, [r3, #0]
 800bf2a:	e024      	b.n	800bf76 <USB_EPStartXfer+0x858>
 800bf2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	785b      	ldrb	r3, [r3, #1]
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	d11c      	bne.n	800bf76 <USB_EPStartXfer+0x858>
 800bf3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf40:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf50:	4413      	add	r3, r2
 800bf52:	643b      	str	r3, [r7, #64]	; 0x40
 800bf54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf58:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	781b      	ldrb	r3, [r3, #0]
 800bf60:	00da      	lsls	r2, r3, #3
 800bf62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf64:	4413      	add	r3, r2
 800bf66:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bf6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf70:	b29a      	uxth	r2, r3
 800bf72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf74:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bf76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	895b      	ldrh	r3, [r3, #10]
 800bf82:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bf86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	6959      	ldr	r1, [r3, #20]
 800bf92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf96:	b29b      	uxth	r3, r3
 800bf98:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bf9c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bfa0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bfa4:	6800      	ldr	r0, [r0, #0]
 800bfa6:	f001 f84b 	bl	800d040 <USB_WritePMA>
 800bfaa:	e213      	b.n	800c3d4 <USB_EPStartXfer+0xcb6>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800bfac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfb0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	6a1b      	ldr	r3, [r3, #32]
 800bfb8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800bfbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfc0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bfc4:	681a      	ldr	r2, [r3, #0]
 800bfc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	781b      	ldrb	r3, [r3, #0]
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	4413      	add	r3, r2
 800bfd6:	881b      	ldrh	r3, [r3, #0]
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800bfde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bfe2:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800bfe6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bfee:	681a      	ldr	r2, [r3, #0]
 800bff0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bff4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	009b      	lsls	r3, r3, #2
 800bffe:	441a      	add	r2, r3
 800c000:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800c004:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c008:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c00c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c014:	b29b      	uxth	r3, r3
 800c016:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c018:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c01c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c024:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c028:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c032:	b29b      	uxth	r3, r3
 800c034:	461a      	mov	r2, r3
 800c036:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c038:	4413      	add	r3, r2
 800c03a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c03c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c040:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	781b      	ldrb	r3, [r3, #0]
 800c048:	00da      	lsls	r2, r3, #3
 800c04a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c04c:	4413      	add	r3, r2
 800c04e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c052:	65bb      	str	r3, [r7, #88]	; 0x58
 800c054:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c058:	b29a      	uxth	r2, r3
 800c05a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c05c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c05e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c062:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	891b      	ldrh	r3, [r3, #8]
 800c06a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c06e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c072:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	6959      	ldr	r1, [r3, #20]
 800c07a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c07e:	b29b      	uxth	r3, r3
 800c080:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c084:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c088:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c08c:	6800      	ldr	r0, [r0, #0]
 800c08e:	f000 ffd7 	bl	800d040 <USB_WritePMA>
 800c092:	e19f      	b.n	800c3d4 <USB_EPStartXfer+0xcb6>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800c094:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c098:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	6a1a      	ldr	r2, [r3, #32]
 800c0a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0a4:	1ad2      	subs	r2, r2, r3
 800c0a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c0b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	781b      	ldrb	r3, [r3, #0]
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	4413      	add	r3, r2
 800c0cc:	881b      	ldrh	r3, [r3, #0]
 800c0ce:	b29b      	uxth	r3, r3
 800c0d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	f000 80bc 	beq.w	800c252 <USB_EPStartXfer+0xb34>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c0da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	673b      	str	r3, [r7, #112]	; 0x70
 800c0e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	785b      	ldrb	r3, [r3, #1]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d16d      	bne.n	800c1d2 <USB_EPStartXfer+0xab4>
 800c0f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	66bb      	str	r3, [r7, #104]	; 0x68
 800c102:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c106:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c110:	b29b      	uxth	r3, r3
 800c112:	461a      	mov	r2, r3
 800c114:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c116:	4413      	add	r3, r2
 800c118:	66bb      	str	r3, [r7, #104]	; 0x68
 800c11a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c11e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	781b      	ldrb	r3, [r3, #0]
 800c126:	00da      	lsls	r2, r3, #3
 800c128:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c12a:	4413      	add	r3, r2
 800c12c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c130:	667b      	str	r3, [r7, #100]	; 0x64
 800c132:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c136:	2b3e      	cmp	r3, #62	; 0x3e
 800c138:	d91c      	bls.n	800c174 <USB_EPStartXfer+0xa56>
 800c13a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c13e:	095b      	lsrs	r3, r3, #5
 800c140:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c144:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c148:	f003 031f 	and.w	r3, r3, #31
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d104      	bne.n	800c15a <USB_EPStartXfer+0xa3c>
 800c150:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c154:	3b01      	subs	r3, #1
 800c156:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c15a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c15e:	b29b      	uxth	r3, r3
 800c160:	029b      	lsls	r3, r3, #10
 800c162:	b29b      	uxth	r3, r3
 800c164:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c168:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c16c:	b29a      	uxth	r2, r3
 800c16e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c170:	801a      	strh	r2, [r3, #0]
 800c172:	e053      	b.n	800c21c <USB_EPStartXfer+0xafe>
 800c174:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d112      	bne.n	800c1a2 <USB_EPStartXfer+0xa84>
 800c17c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c17e:	881b      	ldrh	r3, [r3, #0]
 800c180:	b29b      	uxth	r3, r3
 800c182:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c186:	b29a      	uxth	r2, r3
 800c188:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c18a:	801a      	strh	r2, [r3, #0]
 800c18c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c18e:	881b      	ldrh	r3, [r3, #0]
 800c190:	b29b      	uxth	r3, r3
 800c192:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c196:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c19a:	b29a      	uxth	r2, r3
 800c19c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c19e:	801a      	strh	r2, [r3, #0]
 800c1a0:	e03c      	b.n	800c21c <USB_EPStartXfer+0xafe>
 800c1a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1a6:	085b      	lsrs	r3, r3, #1
 800c1a8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c1ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1b0:	f003 0301 	and.w	r3, r3, #1
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d004      	beq.n	800c1c2 <USB_EPStartXfer+0xaa4>
 800c1b8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c1bc:	3301      	adds	r3, #1
 800c1be:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c1c2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c1c6:	b29b      	uxth	r3, r3
 800c1c8:	029b      	lsls	r3, r3, #10
 800c1ca:	b29a      	uxth	r2, r3
 800c1cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c1ce:	801a      	strh	r2, [r3, #0]
 800c1d0:	e024      	b.n	800c21c <USB_EPStartXfer+0xafe>
 800c1d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	785b      	ldrb	r3, [r3, #1]
 800c1de:	2b01      	cmp	r3, #1
 800c1e0:	d11c      	bne.n	800c21c <USB_EPStartXfer+0xafe>
 800c1e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1e6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c1f0:	b29b      	uxth	r3, r3
 800c1f2:	461a      	mov	r2, r3
 800c1f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c1f6:	4413      	add	r3, r2
 800c1f8:	673b      	str	r3, [r7, #112]	; 0x70
 800c1fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	00da      	lsls	r2, r3, #3
 800c208:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c20a:	4413      	add	r3, r2
 800c20c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c210:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c212:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c216:	b29a      	uxth	r2, r3
 800c218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c21a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800c21c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c220:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	895b      	ldrh	r3, [r3, #10]
 800c228:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c22c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c230:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	6959      	ldr	r1, [r3, #20]
 800c238:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c23c:	b29b      	uxth	r3, r3
 800c23e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c242:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c246:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c24a:	6800      	ldr	r0, [r0, #0]
 800c24c:	f000 fef8 	bl	800d040 <USB_WritePMA>
 800c250:	e0c0      	b.n	800c3d4 <USB_EPStartXfer+0xcb6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c252:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c256:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	785b      	ldrb	r3, [r3, #1]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d16d      	bne.n	800c33e <USB_EPStartXfer+0xc20>
 800c262:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c266:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c26e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c272:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c27c:	b29b      	uxth	r3, r3
 800c27e:	461a      	mov	r2, r3
 800c280:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c282:	4413      	add	r3, r2
 800c284:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c286:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c28a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	781b      	ldrb	r3, [r3, #0]
 800c292:	00da      	lsls	r2, r3, #3
 800c294:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c296:	4413      	add	r3, r2
 800c298:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c29c:	67bb      	str	r3, [r7, #120]	; 0x78
 800c29e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2a2:	2b3e      	cmp	r3, #62	; 0x3e
 800c2a4:	d91c      	bls.n	800c2e0 <USB_EPStartXfer+0xbc2>
 800c2a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2aa:	095b      	lsrs	r3, r3, #5
 800c2ac:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c2b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2b4:	f003 031f 	and.w	r3, r3, #31
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d104      	bne.n	800c2c6 <USB_EPStartXfer+0xba8>
 800c2bc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c2c0:	3b01      	subs	r3, #1
 800c2c2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c2c6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c2ca:	b29b      	uxth	r3, r3
 800c2cc:	029b      	lsls	r3, r3, #10
 800c2ce:	b29b      	uxth	r3, r3
 800c2d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c2d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c2d8:	b29a      	uxth	r2, r3
 800c2da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2dc:	801a      	strh	r2, [r3, #0]
 800c2de:	e05f      	b.n	800c3a0 <USB_EPStartXfer+0xc82>
 800c2e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d112      	bne.n	800c30e <USB_EPStartXfer+0xbf0>
 800c2e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2ea:	881b      	ldrh	r3, [r3, #0]
 800c2ec:	b29b      	uxth	r3, r3
 800c2ee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c2f2:	b29a      	uxth	r2, r3
 800c2f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2f6:	801a      	strh	r2, [r3, #0]
 800c2f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2fa:	881b      	ldrh	r3, [r3, #0]
 800c2fc:	b29b      	uxth	r3, r3
 800c2fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c302:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c306:	b29a      	uxth	r2, r3
 800c308:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c30a:	801a      	strh	r2, [r3, #0]
 800c30c:	e048      	b.n	800c3a0 <USB_EPStartXfer+0xc82>
 800c30e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c312:	085b      	lsrs	r3, r3, #1
 800c314:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c318:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c31c:	f003 0301 	and.w	r3, r3, #1
 800c320:	2b00      	cmp	r3, #0
 800c322:	d004      	beq.n	800c32e <USB_EPStartXfer+0xc10>
 800c324:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c328:	3301      	adds	r3, #1
 800c32a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c32e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c332:	b29b      	uxth	r3, r3
 800c334:	029b      	lsls	r3, r3, #10
 800c336:	b29a      	uxth	r2, r3
 800c338:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c33a:	801a      	strh	r2, [r3, #0]
 800c33c:	e030      	b.n	800c3a0 <USB_EPStartXfer+0xc82>
 800c33e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c342:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	785b      	ldrb	r3, [r3, #1]
 800c34a:	2b01      	cmp	r3, #1
 800c34c:	d128      	bne.n	800c3a0 <USB_EPStartXfer+0xc82>
 800c34e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c352:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c35c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c360:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c36a:	b29b      	uxth	r3, r3
 800c36c:	461a      	mov	r2, r3
 800c36e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c372:	4413      	add	r3, r2
 800c374:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c378:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c37c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	00da      	lsls	r2, r3, #3
 800c386:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c38a:	4413      	add	r3, r2
 800c38c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c390:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c394:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c398:	b29a      	uxth	r2, r3
 800c39a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c39e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c3a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c3a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	891b      	ldrh	r3, [r3, #8]
 800c3ac:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c3b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c3b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	6959      	ldr	r1, [r3, #20]
 800c3bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3c0:	b29b      	uxth	r3, r3
 800c3c2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c3c6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c3ca:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c3ce:	6800      	ldr	r0, [r0, #0]
 800c3d0:	f000 fe36 	bl	800d040 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c3d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c3d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c3dc:	681a      	ldr	r2, [r3, #0]
 800c3de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c3e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	781b      	ldrb	r3, [r3, #0]
 800c3ea:	009b      	lsls	r3, r3, #2
 800c3ec:	4413      	add	r3, r2
 800c3ee:	881b      	ldrh	r3, [r3, #0]
 800c3f0:	b29b      	uxth	r3, r3
 800c3f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c3f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c3fa:	817b      	strh	r3, [r7, #10]
 800c3fc:	897b      	ldrh	r3, [r7, #10]
 800c3fe:	f083 0310 	eor.w	r3, r3, #16
 800c402:	817b      	strh	r3, [r7, #10]
 800c404:	897b      	ldrh	r3, [r7, #10]
 800c406:	f083 0320 	eor.w	r3, r3, #32
 800c40a:	817b      	strh	r3, [r7, #10]
 800c40c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c410:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c414:	681a      	ldr	r2, [r3, #0]
 800c416:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c41a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	781b      	ldrb	r3, [r3, #0]
 800c422:	009b      	lsls	r3, r3, #2
 800c424:	441a      	add	r2, r3
 800c426:	897b      	ldrh	r3, [r7, #10]
 800c428:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c42c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c430:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c438:	b29b      	uxth	r3, r3
 800c43a:	8013      	strh	r3, [r2, #0]
 800c43c:	f000 bc9f 	b.w	800cd7e <USB_EPStartXfer+0x1660>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c440:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c444:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	7b1b      	ldrb	r3, [r3, #12]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	f040 80ae 	bne.w	800c5ae <USB_EPStartXfer+0xe90>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c452:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c456:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	699a      	ldr	r2, [r3, #24]
 800c45e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c462:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	691b      	ldr	r3, [r3, #16]
 800c46a:	429a      	cmp	r2, r3
 800c46c:	d917      	bls.n	800c49e <USB_EPStartXfer+0xd80>
      {
        len = ep->maxpacket;
 800c46e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c472:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	691b      	ldr	r3, [r3, #16]
 800c47a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800c47e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c482:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	699a      	ldr	r2, [r3, #24]
 800c48a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c48e:	1ad2      	subs	r2, r2, r3
 800c490:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c494:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	619a      	str	r2, [r3, #24]
 800c49c:	e00e      	b.n	800c4bc <USB_EPStartXfer+0xd9e>
      }
      else
      {
        len = ep->xfer_len;
 800c49e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	699b      	ldr	r3, [r3, #24]
 800c4aa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800c4ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800c4bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c4ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4ce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c4d8:	b29b      	uxth	r3, r3
 800c4da:	461a      	mov	r2, r3
 800c4dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c4e0:	4413      	add	r3, r2
 800c4e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c4e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	781b      	ldrb	r3, [r3, #0]
 800c4f2:	00da      	lsls	r2, r3, #3
 800c4f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c4f8:	4413      	add	r3, r2
 800c4fa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c4fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c502:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c506:	2b3e      	cmp	r3, #62	; 0x3e
 800c508:	d91d      	bls.n	800c546 <USB_EPStartXfer+0xe28>
 800c50a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c50e:	095b      	lsrs	r3, r3, #5
 800c510:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c514:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c518:	f003 031f 	and.w	r3, r3, #31
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d104      	bne.n	800c52a <USB_EPStartXfer+0xe0c>
 800c520:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c524:	3b01      	subs	r3, #1
 800c526:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c52a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c52e:	b29b      	uxth	r3, r3
 800c530:	029b      	lsls	r3, r3, #10
 800c532:	b29b      	uxth	r3, r3
 800c534:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c538:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c53c:	b29a      	uxth	r2, r3
 800c53e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c542:	801a      	strh	r2, [r3, #0]
 800c544:	e3e1      	b.n	800cd0a <USB_EPStartXfer+0x15ec>
 800c546:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d116      	bne.n	800c57c <USB_EPStartXfer+0xe5e>
 800c54e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c552:	881b      	ldrh	r3, [r3, #0]
 800c554:	b29b      	uxth	r3, r3
 800c556:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c55a:	b29a      	uxth	r2, r3
 800c55c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c560:	801a      	strh	r2, [r3, #0]
 800c562:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c566:	881b      	ldrh	r3, [r3, #0]
 800c568:	b29b      	uxth	r3, r3
 800c56a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c56e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c572:	b29a      	uxth	r2, r3
 800c574:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c578:	801a      	strh	r2, [r3, #0]
 800c57a:	e3c6      	b.n	800cd0a <USB_EPStartXfer+0x15ec>
 800c57c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c580:	085b      	lsrs	r3, r3, #1
 800c582:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c586:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c58a:	f003 0301 	and.w	r3, r3, #1
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d004      	beq.n	800c59c <USB_EPStartXfer+0xe7e>
 800c592:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c596:	3301      	adds	r3, #1
 800c598:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c59c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c5a0:	b29b      	uxth	r3, r3
 800c5a2:	029b      	lsls	r3, r3, #10
 800c5a4:	b29a      	uxth	r2, r3
 800c5a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c5aa:	801a      	strh	r2, [r3, #0]
 800c5ac:	e3ad      	b.n	800cd0a <USB_EPStartXfer+0x15ec>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c5ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	78db      	ldrb	r3, [r3, #3]
 800c5ba:	2b02      	cmp	r3, #2
 800c5bc:	f040 8200 	bne.w	800c9c0 <USB_EPStartXfer+0x12a2>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c5c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	785b      	ldrb	r3, [r3, #1]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	f040 8091 	bne.w	800c6f4 <USB_EPStartXfer+0xfd6>
 800c5d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c5e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c5ee:	b29b      	uxth	r3, r3
 800c5f0:	461a      	mov	r2, r3
 800c5f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c5f6:	4413      	add	r3, r2
 800c5f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c5fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c600:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	781b      	ldrb	r3, [r3, #0]
 800c608:	00da      	lsls	r2, r3, #3
 800c60a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c60e:	4413      	add	r3, r2
 800c610:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c614:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c618:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c61c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	691b      	ldr	r3, [r3, #16]
 800c624:	2b3e      	cmp	r3, #62	; 0x3e
 800c626:	d925      	bls.n	800c674 <USB_EPStartXfer+0xf56>
 800c628:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c62c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	691b      	ldr	r3, [r3, #16]
 800c634:	095b      	lsrs	r3, r3, #5
 800c636:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c63a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c63e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	691b      	ldr	r3, [r3, #16]
 800c646:	f003 031f 	and.w	r3, r3, #31
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d104      	bne.n	800c658 <USB_EPStartXfer+0xf3a>
 800c64e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c652:	3b01      	subs	r3, #1
 800c654:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c65c:	b29b      	uxth	r3, r3
 800c65e:	029b      	lsls	r3, r3, #10
 800c660:	b29b      	uxth	r3, r3
 800c662:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c666:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c66a:	b29a      	uxth	r2, r3
 800c66c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c670:	801a      	strh	r2, [r3, #0]
 800c672:	e074      	b.n	800c75e <USB_EPStartXfer+0x1040>
 800c674:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c678:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	691b      	ldr	r3, [r3, #16]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d116      	bne.n	800c6b2 <USB_EPStartXfer+0xf94>
 800c684:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c688:	881b      	ldrh	r3, [r3, #0]
 800c68a:	b29b      	uxth	r3, r3
 800c68c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c690:	b29a      	uxth	r2, r3
 800c692:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c696:	801a      	strh	r2, [r3, #0]
 800c698:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c69c:	881b      	ldrh	r3, [r3, #0]
 800c69e:	b29b      	uxth	r3, r3
 800c6a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6a8:	b29a      	uxth	r2, r3
 800c6aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c6ae:	801a      	strh	r2, [r3, #0]
 800c6b0:	e055      	b.n	800c75e <USB_EPStartXfer+0x1040>
 800c6b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	691b      	ldr	r3, [r3, #16]
 800c6be:	085b      	lsrs	r3, r3, #1
 800c6c0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c6c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	691b      	ldr	r3, [r3, #16]
 800c6d0:	f003 0301 	and.w	r3, r3, #1
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d004      	beq.n	800c6e2 <USB_EPStartXfer+0xfc4>
 800c6d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c6dc:	3301      	adds	r3, #1
 800c6de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c6e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	029b      	lsls	r3, r3, #10
 800c6ea:	b29a      	uxth	r2, r3
 800c6ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c6f0:	801a      	strh	r2, [r3, #0]
 800c6f2:	e034      	b.n	800c75e <USB_EPStartXfer+0x1040>
 800c6f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	785b      	ldrb	r3, [r3, #1]
 800c700:	2b01      	cmp	r3, #1
 800c702:	d12c      	bne.n	800c75e <USB_EPStartXfer+0x1040>
 800c704:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c708:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c712:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c716:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c720:	b29b      	uxth	r3, r3
 800c722:	461a      	mov	r2, r3
 800c724:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c728:	4413      	add	r3, r2
 800c72a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c72e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c732:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	781b      	ldrb	r3, [r3, #0]
 800c73a:	00da      	lsls	r2, r3, #3
 800c73c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c740:	4413      	add	r3, r2
 800c742:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c746:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c74a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c74e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	691b      	ldr	r3, [r3, #16]
 800c756:	b29a      	uxth	r2, r3
 800c758:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c75c:	801a      	strh	r2, [r3, #0]
 800c75e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c762:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c76c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c770:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	785b      	ldrb	r3, [r3, #1]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	f040 8091 	bne.w	800c8a0 <USB_EPStartXfer+0x1182>
 800c77e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c782:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c78c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c790:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c79a:	b29b      	uxth	r3, r3
 800c79c:	461a      	mov	r2, r3
 800c79e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c7a2:	4413      	add	r3, r2
 800c7a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c7a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	781b      	ldrb	r3, [r3, #0]
 800c7b4:	00da      	lsls	r2, r3, #3
 800c7b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c7ba:	4413      	add	r3, r2
 800c7bc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c7c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c7c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	691b      	ldr	r3, [r3, #16]
 800c7d0:	2b3e      	cmp	r3, #62	; 0x3e
 800c7d2:	d925      	bls.n	800c820 <USB_EPStartXfer+0x1102>
 800c7d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	691b      	ldr	r3, [r3, #16]
 800c7e0:	095b      	lsrs	r3, r3, #5
 800c7e2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c7e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	691b      	ldr	r3, [r3, #16]
 800c7f2:	f003 031f 	and.w	r3, r3, #31
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d104      	bne.n	800c804 <USB_EPStartXfer+0x10e6>
 800c7fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c7fe:	3b01      	subs	r3, #1
 800c800:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c808:	b29b      	uxth	r3, r3
 800c80a:	029b      	lsls	r3, r3, #10
 800c80c:	b29b      	uxth	r3, r3
 800c80e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c812:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c816:	b29a      	uxth	r2, r3
 800c818:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c81c:	801a      	strh	r2, [r3, #0]
 800c81e:	e06d      	b.n	800c8fc <USB_EPStartXfer+0x11de>
 800c820:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c824:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	691b      	ldr	r3, [r3, #16]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d116      	bne.n	800c85e <USB_EPStartXfer+0x1140>
 800c830:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c834:	881b      	ldrh	r3, [r3, #0]
 800c836:	b29b      	uxth	r3, r3
 800c838:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c83c:	b29a      	uxth	r2, r3
 800c83e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c842:	801a      	strh	r2, [r3, #0]
 800c844:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c848:	881b      	ldrh	r3, [r3, #0]
 800c84a:	b29b      	uxth	r3, r3
 800c84c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c850:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c854:	b29a      	uxth	r2, r3
 800c856:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c85a:	801a      	strh	r2, [r3, #0]
 800c85c:	e04e      	b.n	800c8fc <USB_EPStartXfer+0x11de>
 800c85e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c862:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	691b      	ldr	r3, [r3, #16]
 800c86a:	085b      	lsrs	r3, r3, #1
 800c86c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c870:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c874:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	691b      	ldr	r3, [r3, #16]
 800c87c:	f003 0301 	and.w	r3, r3, #1
 800c880:	2b00      	cmp	r3, #0
 800c882:	d004      	beq.n	800c88e <USB_EPStartXfer+0x1170>
 800c884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c888:	3301      	adds	r3, #1
 800c88a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c88e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c892:	b29b      	uxth	r3, r3
 800c894:	029b      	lsls	r3, r3, #10
 800c896:	b29a      	uxth	r2, r3
 800c898:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c89c:	801a      	strh	r2, [r3, #0]
 800c89e:	e02d      	b.n	800c8fc <USB_EPStartXfer+0x11de>
 800c8a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	785b      	ldrb	r3, [r3, #1]
 800c8ac:	2b01      	cmp	r3, #1
 800c8ae:	d125      	bne.n	800c8fc <USB_EPStartXfer+0x11de>
 800c8b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8b4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c8be:	b29b      	uxth	r3, r3
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c8c6:	4413      	add	r3, r2
 800c8c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c8cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	781b      	ldrb	r3, [r3, #0]
 800c8d8:	00da      	lsls	r2, r3, #3
 800c8da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c8de:	4413      	add	r3, r2
 800c8e0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c8e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c8e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	691b      	ldr	r3, [r3, #16]
 800c8f4:	b29a      	uxth	r2, r3
 800c8f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c8fa:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c8fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c900:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	69db      	ldr	r3, [r3, #28]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	f000 81fe 	beq.w	800cd0a <USB_EPStartXfer+0x15ec>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c90e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c912:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c916:	681a      	ldr	r2, [r3, #0]
 800c918:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c91c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	781b      	ldrb	r3, [r3, #0]
 800c924:	009b      	lsls	r3, r3, #2
 800c926:	4413      	add	r3, r2
 800c928:	881b      	ldrh	r3, [r3, #0]
 800c92a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c92e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c932:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c936:	2b00      	cmp	r3, #0
 800c938:	d005      	beq.n	800c946 <USB_EPStartXfer+0x1228>
 800c93a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c93e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c942:	2b00      	cmp	r3, #0
 800c944:	d10d      	bne.n	800c962 <USB_EPStartXfer+0x1244>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c946:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c94a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c94e:	2b00      	cmp	r3, #0
 800c950:	f040 81db 	bne.w	800cd0a <USB_EPStartXfer+0x15ec>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c954:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	f040 81d4 	bne.w	800cd0a <USB_EPStartXfer+0x15ec>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800c962:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c966:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c96a:	681a      	ldr	r2, [r3, #0]
 800c96c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c970:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	781b      	ldrb	r3, [r3, #0]
 800c978:	009b      	lsls	r3, r3, #2
 800c97a:	4413      	add	r3, r2
 800c97c:	881b      	ldrh	r3, [r3, #0]
 800c97e:	b29b      	uxth	r3, r3
 800c980:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c984:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c988:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800c98c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c990:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c994:	681a      	ldr	r2, [r3, #0]
 800c996:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c99a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	781b      	ldrb	r3, [r3, #0]
 800c9a2:	009b      	lsls	r3, r3, #2
 800c9a4:	441a      	add	r2, r3
 800c9a6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800c9aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c9ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c9b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c9b6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c9ba:	b29b      	uxth	r3, r3
 800c9bc:	8013      	strh	r3, [r2, #0]
 800c9be:	e1a4      	b.n	800cd0a <USB_EPStartXfer+0x15ec>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c9c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	78db      	ldrb	r3, [r3, #3]
 800c9cc:	2b01      	cmp	r3, #1
 800c9ce:	f040 819a 	bne.w	800cd06 <USB_EPStartXfer+0x15e8>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800c9d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	699a      	ldr	r2, [r3, #24]
 800c9de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	691b      	ldr	r3, [r3, #16]
 800c9ea:	429a      	cmp	r2, r3
 800c9ec:	d917      	bls.n	800ca1e <USB_EPStartXfer+0x1300>
        {
          len = ep->maxpacket;
 800c9ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	691b      	ldr	r3, [r3, #16]
 800c9fa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800c9fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	699a      	ldr	r2, [r3, #24]
 800ca0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca0e:	1ad2      	subs	r2, r2, r3
 800ca10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	619a      	str	r2, [r3, #24]
 800ca1c:	e00e      	b.n	800ca3c <USB_EPStartXfer+0x131e>
        }
        else
        {
          len = ep->xfer_len;
 800ca1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	699b      	ldr	r3, [r3, #24]
 800ca2a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800ca2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	2200      	movs	r2, #0
 800ca3a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800ca3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	785b      	ldrb	r3, [r3, #1]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d178      	bne.n	800cb3e <USB_EPStartXfer+0x1420>
 800ca4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ca5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca5e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ca68:	b29b      	uxth	r3, r3
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800ca70:	4413      	add	r3, r2
 800ca72:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ca76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	781b      	ldrb	r3, [r3, #0]
 800ca82:	00da      	lsls	r2, r3, #3
 800ca84:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800ca88:	4413      	add	r3, r2
 800ca8a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ca8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ca92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca96:	2b3e      	cmp	r3, #62	; 0x3e
 800ca98:	d91d      	bls.n	800cad6 <USB_EPStartXfer+0x13b8>
 800ca9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca9e:	095b      	lsrs	r3, r3, #5
 800caa0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800caa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800caa8:	f003 031f 	and.w	r3, r3, #31
 800caac:	2b00      	cmp	r3, #0
 800caae:	d104      	bne.n	800caba <USB_EPStartXfer+0x139c>
 800cab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cab4:	3b01      	subs	r3, #1
 800cab6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800caba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cabe:	b29b      	uxth	r3, r3
 800cac0:	029b      	lsls	r3, r3, #10
 800cac2:	b29b      	uxth	r3, r3
 800cac4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cac8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cacc:	b29a      	uxth	r2, r3
 800cace:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cad2:	801a      	strh	r2, [r3, #0]
 800cad4:	e064      	b.n	800cba0 <USB_EPStartXfer+0x1482>
 800cad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d116      	bne.n	800cb0c <USB_EPStartXfer+0x13ee>
 800cade:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cae2:	881b      	ldrh	r3, [r3, #0]
 800cae4:	b29b      	uxth	r3, r3
 800cae6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800caea:	b29a      	uxth	r2, r3
 800caec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800caf0:	801a      	strh	r2, [r3, #0]
 800caf2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800caf6:	881b      	ldrh	r3, [r3, #0]
 800caf8:	b29b      	uxth	r3, r3
 800cafa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cafe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb02:	b29a      	uxth	r2, r3
 800cb04:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cb08:	801a      	strh	r2, [r3, #0]
 800cb0a:	e049      	b.n	800cba0 <USB_EPStartXfer+0x1482>
 800cb0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb10:	085b      	lsrs	r3, r3, #1
 800cb12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800cb16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb1a:	f003 0301 	and.w	r3, r3, #1
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d004      	beq.n	800cb2c <USB_EPStartXfer+0x140e>
 800cb22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cb26:	3301      	adds	r3, #1
 800cb28:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800cb2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cb30:	b29b      	uxth	r3, r3
 800cb32:	029b      	lsls	r3, r3, #10
 800cb34:	b29a      	uxth	r2, r3
 800cb36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cb3a:	801a      	strh	r2, [r3, #0]
 800cb3c:	e030      	b.n	800cba0 <USB_EPStartXfer+0x1482>
 800cb3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	785b      	ldrb	r3, [r3, #1]
 800cb4a:	2b01      	cmp	r3, #1
 800cb4c:	d128      	bne.n	800cba0 <USB_EPStartXfer+0x1482>
 800cb4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800cb5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cb6a:	b29b      	uxth	r3, r3
 800cb6c:	461a      	mov	r2, r3
 800cb6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb72:	4413      	add	r3, r2
 800cb74:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800cb78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	781b      	ldrb	r3, [r3, #0]
 800cb84:	00da      	lsls	r2, r3, #3
 800cb86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb8a:	4413      	add	r3, r2
 800cb8c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800cb90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800cb94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb98:	b29a      	uxth	r2, r3
 800cb9a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800cb9e:	801a      	strh	r2, [r3, #0]
 800cba0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cba4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800cbae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	785b      	ldrb	r3, [r3, #1]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d178      	bne.n	800ccb0 <USB_EPStartXfer+0x1592>
 800cbbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbc2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800cbcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbd0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cbda:	b29b      	uxth	r3, r3
 800cbdc:	461a      	mov	r2, r3
 800cbde:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800cbe2:	4413      	add	r3, r2
 800cbe4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800cbe8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	781b      	ldrb	r3, [r3, #0]
 800cbf4:	00da      	lsls	r2, r3, #3
 800cbf6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800cbfa:	4413      	add	r3, r2
 800cbfc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800cc00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cc04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc08:	2b3e      	cmp	r3, #62	; 0x3e
 800cc0a:	d91d      	bls.n	800cc48 <USB_EPStartXfer+0x152a>
 800cc0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc10:	095b      	lsrs	r3, r3, #5
 800cc12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cc16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc1a:	f003 031f 	and.w	r3, r3, #31
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d104      	bne.n	800cc2c <USB_EPStartXfer+0x150e>
 800cc22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cc26:	3b01      	subs	r3, #1
 800cc28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cc2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cc30:	b29b      	uxth	r3, r3
 800cc32:	029b      	lsls	r3, r3, #10
 800cc34:	b29b      	uxth	r3, r3
 800cc36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc3e:	b29a      	uxth	r2, r3
 800cc40:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cc44:	801a      	strh	r2, [r3, #0]
 800cc46:	e060      	b.n	800cd0a <USB_EPStartXfer+0x15ec>
 800cc48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d116      	bne.n	800cc7e <USB_EPStartXfer+0x1560>
 800cc50:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cc54:	881b      	ldrh	r3, [r3, #0]
 800cc56:	b29b      	uxth	r3, r3
 800cc58:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800cc5c:	b29a      	uxth	r2, r3
 800cc5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cc62:	801a      	strh	r2, [r3, #0]
 800cc64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cc68:	881b      	ldrh	r3, [r3, #0]
 800cc6a:	b29b      	uxth	r3, r3
 800cc6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc74:	b29a      	uxth	r2, r3
 800cc76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cc7a:	801a      	strh	r2, [r3, #0]
 800cc7c:	e045      	b.n	800cd0a <USB_EPStartXfer+0x15ec>
 800cc7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc82:	085b      	lsrs	r3, r3, #1
 800cc84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cc88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc8c:	f003 0301 	and.w	r3, r3, #1
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d004      	beq.n	800cc9e <USB_EPStartXfer+0x1580>
 800cc94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cc98:	3301      	adds	r3, #1
 800cc9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cc9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cca2:	b29b      	uxth	r3, r3
 800cca4:	029b      	lsls	r3, r3, #10
 800cca6:	b29a      	uxth	r2, r3
 800cca8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ccac:	801a      	strh	r2, [r3, #0]
 800ccae:	e02c      	b.n	800cd0a <USB_EPStartXfer+0x15ec>
 800ccb0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccb4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	785b      	ldrb	r3, [r3, #1]
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d124      	bne.n	800cd0a <USB_EPStartXfer+0x15ec>
 800ccc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccc4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ccce:	b29b      	uxth	r3, r3
 800ccd0:	461a      	mov	r2, r3
 800ccd2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ccd6:	4413      	add	r3, r2
 800ccd8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ccdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cce0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	781b      	ldrb	r3, [r3, #0]
 800cce8:	00da      	lsls	r2, r3, #3
 800ccea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ccee:	4413      	add	r3, r2
 800ccf0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ccf4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ccf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ccfc:	b29a      	uxth	r2, r3
 800ccfe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800cd02:	801a      	strh	r2, [r3, #0]
 800cd04:	e001      	b.n	800cd0a <USB_EPStartXfer+0x15ec>
      }
      else
      {
        return HAL_ERROR;
 800cd06:	2301      	movs	r3, #1
 800cd08:	e03a      	b.n	800cd80 <USB_EPStartXfer+0x1662>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cd0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd0e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cd12:	681a      	ldr	r2, [r3, #0]
 800cd14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	781b      	ldrb	r3, [r3, #0]
 800cd20:	009b      	lsls	r3, r3, #2
 800cd22:	4413      	add	r3, r2
 800cd24:	881b      	ldrh	r3, [r3, #0]
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cd2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd30:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800cd34:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800cd38:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cd3c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800cd40:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800cd44:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800cd48:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800cd4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cd54:	681a      	ldr	r2, [r3, #0]
 800cd56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	781b      	ldrb	r3, [r3, #0]
 800cd62:	009b      	lsls	r3, r3, #2
 800cd64:	441a      	add	r2, r3
 800cd66:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800cd6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cd6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cd72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cd76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd7a:	b29b      	uxth	r3, r3
 800cd7c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800cd7e:	2300      	movs	r3, #0
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd80      	pop	{r7, pc}

0800cd8a <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cd8a:	b480      	push	{r7}
 800cd8c:	b085      	sub	sp, #20
 800cd8e:	af00      	add	r7, sp, #0
 800cd90:	6078      	str	r0, [r7, #4]
 800cd92:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	785b      	ldrb	r3, [r3, #1]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d020      	beq.n	800cdde <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800cd9c:	687a      	ldr	r2, [r7, #4]
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	781b      	ldrb	r3, [r3, #0]
 800cda2:	009b      	lsls	r3, r3, #2
 800cda4:	4413      	add	r3, r2
 800cda6:	881b      	ldrh	r3, [r3, #0]
 800cda8:	b29b      	uxth	r3, r3
 800cdaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cdae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cdb2:	81bb      	strh	r3, [r7, #12]
 800cdb4:	89bb      	ldrh	r3, [r7, #12]
 800cdb6:	f083 0310 	eor.w	r3, r3, #16
 800cdba:	81bb      	strh	r3, [r7, #12]
 800cdbc:	687a      	ldr	r2, [r7, #4]
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	009b      	lsls	r3, r3, #2
 800cdc4:	441a      	add	r2, r3
 800cdc6:	89bb      	ldrh	r3, [r7, #12]
 800cdc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cdcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cdd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cdd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cdd8:	b29b      	uxth	r3, r3
 800cdda:	8013      	strh	r3, [r2, #0]
 800cddc:	e01f      	b.n	800ce1e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800cdde:	687a      	ldr	r2, [r7, #4]
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	781b      	ldrb	r3, [r3, #0]
 800cde4:	009b      	lsls	r3, r3, #2
 800cde6:	4413      	add	r3, r2
 800cde8:	881b      	ldrh	r3, [r3, #0]
 800cdea:	b29b      	uxth	r3, r3
 800cdec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cdf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cdf4:	81fb      	strh	r3, [r7, #14]
 800cdf6:	89fb      	ldrh	r3, [r7, #14]
 800cdf8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cdfc:	81fb      	strh	r3, [r7, #14]
 800cdfe:	687a      	ldr	r2, [r7, #4]
 800ce00:	683b      	ldr	r3, [r7, #0]
 800ce02:	781b      	ldrb	r3, [r3, #0]
 800ce04:	009b      	lsls	r3, r3, #2
 800ce06:	441a      	add	r2, r3
 800ce08:	89fb      	ldrh	r3, [r7, #14]
 800ce0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ce0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ce12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ce16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce1a:	b29b      	uxth	r3, r3
 800ce1c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ce1e:	2300      	movs	r3, #0
}
 800ce20:	4618      	mov	r0, r3
 800ce22:	3714      	adds	r7, #20
 800ce24:	46bd      	mov	sp, r7
 800ce26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2a:	4770      	bx	lr

0800ce2c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ce2c:	b480      	push	{r7}
 800ce2e:	b087      	sub	sp, #28
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
 800ce34:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	7b1b      	ldrb	r3, [r3, #12]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	f040 809d 	bne.w	800cf7a <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	785b      	ldrb	r3, [r3, #1]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d04c      	beq.n	800cee2 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ce48:	687a      	ldr	r2, [r7, #4]
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	781b      	ldrb	r3, [r3, #0]
 800ce4e:	009b      	lsls	r3, r3, #2
 800ce50:	4413      	add	r3, r2
 800ce52:	881b      	ldrh	r3, [r3, #0]
 800ce54:	823b      	strh	r3, [r7, #16]
 800ce56:	8a3b      	ldrh	r3, [r7, #16]
 800ce58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d01b      	beq.n	800ce98 <USB_EPClearStall+0x6c>
 800ce60:	687a      	ldr	r2, [r7, #4]
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	781b      	ldrb	r3, [r3, #0]
 800ce66:	009b      	lsls	r3, r3, #2
 800ce68:	4413      	add	r3, r2
 800ce6a:	881b      	ldrh	r3, [r3, #0]
 800ce6c:	b29b      	uxth	r3, r3
 800ce6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ce72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce76:	81fb      	strh	r3, [r7, #14]
 800ce78:	687a      	ldr	r2, [r7, #4]
 800ce7a:	683b      	ldr	r3, [r7, #0]
 800ce7c:	781b      	ldrb	r3, [r3, #0]
 800ce7e:	009b      	lsls	r3, r3, #2
 800ce80:	441a      	add	r2, r3
 800ce82:	89fb      	ldrh	r3, [r7, #14]
 800ce84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ce88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ce8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ce90:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ce94:	b29b      	uxth	r3, r3
 800ce96:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ce98:	683b      	ldr	r3, [r7, #0]
 800ce9a:	78db      	ldrb	r3, [r3, #3]
 800ce9c:	2b01      	cmp	r3, #1
 800ce9e:	d06c      	beq.n	800cf7a <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800cea0:	687a      	ldr	r2, [r7, #4]
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	781b      	ldrb	r3, [r3, #0]
 800cea6:	009b      	lsls	r3, r3, #2
 800cea8:	4413      	add	r3, r2
 800ceaa:	881b      	ldrh	r3, [r3, #0]
 800ceac:	b29b      	uxth	r3, r3
 800ceae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ceb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ceb6:	81bb      	strh	r3, [r7, #12]
 800ceb8:	89bb      	ldrh	r3, [r7, #12]
 800ceba:	f083 0320 	eor.w	r3, r3, #32
 800cebe:	81bb      	strh	r3, [r7, #12]
 800cec0:	687a      	ldr	r2, [r7, #4]
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	781b      	ldrb	r3, [r3, #0]
 800cec6:	009b      	lsls	r3, r3, #2
 800cec8:	441a      	add	r2, r3
 800ceca:	89bb      	ldrh	r3, [r7, #12]
 800cecc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ced0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ced4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ced8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cedc:	b29b      	uxth	r3, r3
 800cede:	8013      	strh	r3, [r2, #0]
 800cee0:	e04b      	b.n	800cf7a <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cee2:	687a      	ldr	r2, [r7, #4]
 800cee4:	683b      	ldr	r3, [r7, #0]
 800cee6:	781b      	ldrb	r3, [r3, #0]
 800cee8:	009b      	lsls	r3, r3, #2
 800ceea:	4413      	add	r3, r2
 800ceec:	881b      	ldrh	r3, [r3, #0]
 800ceee:	82fb      	strh	r3, [r7, #22]
 800cef0:	8afb      	ldrh	r3, [r7, #22]
 800cef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d01b      	beq.n	800cf32 <USB_EPClearStall+0x106>
 800cefa:	687a      	ldr	r2, [r7, #4]
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	781b      	ldrb	r3, [r3, #0]
 800cf00:	009b      	lsls	r3, r3, #2
 800cf02:	4413      	add	r3, r2
 800cf04:	881b      	ldrh	r3, [r3, #0]
 800cf06:	b29b      	uxth	r3, r3
 800cf08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cf0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf10:	82bb      	strh	r3, [r7, #20]
 800cf12:	687a      	ldr	r2, [r7, #4]
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	781b      	ldrb	r3, [r3, #0]
 800cf18:	009b      	lsls	r3, r3, #2
 800cf1a:	441a      	add	r2, r3
 800cf1c:	8abb      	ldrh	r3, [r7, #20]
 800cf1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cf22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cf26:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800cf2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf2e:	b29b      	uxth	r3, r3
 800cf30:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	781b      	ldrb	r3, [r3, #0]
 800cf38:	009b      	lsls	r3, r3, #2
 800cf3a:	4413      	add	r3, r2
 800cf3c:	881b      	ldrh	r3, [r3, #0]
 800cf3e:	b29b      	uxth	r3, r3
 800cf40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf48:	827b      	strh	r3, [r7, #18]
 800cf4a:	8a7b      	ldrh	r3, [r7, #18]
 800cf4c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cf50:	827b      	strh	r3, [r7, #18]
 800cf52:	8a7b      	ldrh	r3, [r7, #18]
 800cf54:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800cf58:	827b      	strh	r3, [r7, #18]
 800cf5a:	687a      	ldr	r2, [r7, #4]
 800cf5c:	683b      	ldr	r3, [r7, #0]
 800cf5e:	781b      	ldrb	r3, [r3, #0]
 800cf60:	009b      	lsls	r3, r3, #2
 800cf62:	441a      	add	r2, r3
 800cf64:	8a7b      	ldrh	r3, [r7, #18]
 800cf66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cf6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cf6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf76:	b29b      	uxth	r3, r3
 800cf78:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800cf7a:	2300      	movs	r3, #0
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	371c      	adds	r7, #28
 800cf80:	46bd      	mov	sp, r7
 800cf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf86:	4770      	bx	lr

0800cf88 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b083      	sub	sp, #12
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
 800cf90:	460b      	mov	r3, r1
 800cf92:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800cf94:	78fb      	ldrb	r3, [r7, #3]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d103      	bne.n	800cfa2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	2280      	movs	r2, #128	; 0x80
 800cf9e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800cfa2:	2300      	movs	r3, #0
}
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	370c      	adds	r7, #12
 800cfa8:	46bd      	mov	sp, r7
 800cfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfae:	4770      	bx	lr

0800cfb0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800cfb0:	b480      	push	{r7}
 800cfb2:	b083      	sub	sp, #12
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cfbe:	b29b      	uxth	r3, r3
 800cfc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cfc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cfc8:	b29a      	uxth	r2, r3
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800cfd0:	2300      	movs	r3, #0
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	370c      	adds	r7, #12
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr

0800cfde <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800cfde:	b480      	push	{r7}
 800cfe0:	b083      	sub	sp, #12
 800cfe2:	af00      	add	r7, sp, #0
 800cfe4:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cfec:	b29b      	uxth	r3, r3
 800cfee:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cff2:	b29a      	uxth	r2, r3
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800cffa:	2300      	movs	r3, #0
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	370c      	adds	r7, #12
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr

0800d008 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800d008:	b480      	push	{r7}
 800d00a:	b085      	sub	sp, #20
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800d016:	b29b      	uxth	r3, r3
 800d018:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800d01a:	68fb      	ldr	r3, [r7, #12]
}
 800d01c:	4618      	mov	r0, r3
 800d01e:	3714      	adds	r7, #20
 800d020:	46bd      	mov	sp, r7
 800d022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d026:	4770      	bx	lr

0800d028 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800d028:	b480      	push	{r7}
 800d02a:	b083      	sub	sp, #12
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800d032:	2300      	movs	r3, #0
}
 800d034:	4618      	mov	r0, r3
 800d036:	370c      	adds	r7, #12
 800d038:	46bd      	mov	sp, r7
 800d03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03e:	4770      	bx	lr

0800d040 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d040:	b480      	push	{r7}
 800d042:	b08b      	sub	sp, #44	; 0x2c
 800d044:	af00      	add	r7, sp, #0
 800d046:	60f8      	str	r0, [r7, #12]
 800d048:	60b9      	str	r1, [r7, #8]
 800d04a:	4611      	mov	r1, r2
 800d04c:	461a      	mov	r2, r3
 800d04e:	460b      	mov	r3, r1
 800d050:	80fb      	strh	r3, [r7, #6]
 800d052:	4613      	mov	r3, r2
 800d054:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800d056:	88bb      	ldrh	r3, [r7, #4]
 800d058:	3301      	adds	r3, #1
 800d05a:	085b      	lsrs	r3, r3, #1
 800d05c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d066:	88fa      	ldrh	r2, [r7, #6]
 800d068:	697b      	ldr	r3, [r7, #20]
 800d06a:	4413      	add	r3, r2
 800d06c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d070:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d072:	69bb      	ldr	r3, [r7, #24]
 800d074:	627b      	str	r3, [r7, #36]	; 0x24
 800d076:	e01b      	b.n	800d0b0 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800d078:	69fb      	ldr	r3, [r7, #28]
 800d07a:	781b      	ldrb	r3, [r3, #0]
 800d07c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800d07e:	69fb      	ldr	r3, [r7, #28]
 800d080:	3301      	adds	r3, #1
 800d082:	781b      	ldrb	r3, [r3, #0]
 800d084:	021b      	lsls	r3, r3, #8
 800d086:	b21a      	sxth	r2, r3
 800d088:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d08c:	4313      	orrs	r3, r2
 800d08e:	b21b      	sxth	r3, r3
 800d090:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800d092:	6a3b      	ldr	r3, [r7, #32]
 800d094:	8a7a      	ldrh	r2, [r7, #18]
 800d096:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800d098:	6a3b      	ldr	r3, [r7, #32]
 800d09a:	3302      	adds	r3, #2
 800d09c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800d09e:	69fb      	ldr	r3, [r7, #28]
 800d0a0:	3301      	adds	r3, #1
 800d0a2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800d0a4:	69fb      	ldr	r3, [r7, #28]
 800d0a6:	3301      	adds	r3, #1
 800d0a8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800d0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ac:	3b01      	subs	r3, #1
 800d0ae:	627b      	str	r3, [r7, #36]	; 0x24
 800d0b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d1e0      	bne.n	800d078 <USB_WritePMA+0x38>
  }
}
 800d0b6:	bf00      	nop
 800d0b8:	bf00      	nop
 800d0ba:	372c      	adds	r7, #44	; 0x2c
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c2:	4770      	bx	lr

0800d0c4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d0c4:	b480      	push	{r7}
 800d0c6:	b08b      	sub	sp, #44	; 0x2c
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	60f8      	str	r0, [r7, #12]
 800d0cc:	60b9      	str	r1, [r7, #8]
 800d0ce:	4611      	mov	r1, r2
 800d0d0:	461a      	mov	r2, r3
 800d0d2:	460b      	mov	r3, r1
 800d0d4:	80fb      	strh	r3, [r7, #6]
 800d0d6:	4613      	mov	r3, r2
 800d0d8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800d0da:	88bb      	ldrh	r3, [r7, #4]
 800d0dc:	085b      	lsrs	r3, r3, #1
 800d0de:	b29b      	uxth	r3, r3
 800d0e0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d0e6:	68bb      	ldr	r3, [r7, #8]
 800d0e8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d0ea:	88fa      	ldrh	r2, [r7, #6]
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	4413      	add	r3, r2
 800d0f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d0f4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d0f6:	69bb      	ldr	r3, [r7, #24]
 800d0f8:	627b      	str	r3, [r7, #36]	; 0x24
 800d0fa:	e018      	b.n	800d12e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800d0fc:	6a3b      	ldr	r3, [r7, #32]
 800d0fe:	881b      	ldrh	r3, [r3, #0]
 800d100:	b29b      	uxth	r3, r3
 800d102:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800d104:	6a3b      	ldr	r3, [r7, #32]
 800d106:	3302      	adds	r3, #2
 800d108:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d10a:	693b      	ldr	r3, [r7, #16]
 800d10c:	b2da      	uxtb	r2, r3
 800d10e:	69fb      	ldr	r3, [r7, #28]
 800d110:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d112:	69fb      	ldr	r3, [r7, #28]
 800d114:	3301      	adds	r3, #1
 800d116:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	0a1b      	lsrs	r3, r3, #8
 800d11c:	b2da      	uxtb	r2, r3
 800d11e:	69fb      	ldr	r3, [r7, #28]
 800d120:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d122:	69fb      	ldr	r3, [r7, #28]
 800d124:	3301      	adds	r3, #1
 800d126:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800d128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d12a:	3b01      	subs	r3, #1
 800d12c:	627b      	str	r3, [r7, #36]	; 0x24
 800d12e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d130:	2b00      	cmp	r3, #0
 800d132:	d1e3      	bne.n	800d0fc <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800d134:	88bb      	ldrh	r3, [r7, #4]
 800d136:	f003 0301 	and.w	r3, r3, #1
 800d13a:	b29b      	uxth	r3, r3
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d007      	beq.n	800d150 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800d140:	6a3b      	ldr	r3, [r7, #32]
 800d142:	881b      	ldrh	r3, [r3, #0]
 800d144:	b29b      	uxth	r3, r3
 800d146:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	b2da      	uxtb	r2, r3
 800d14c:	69fb      	ldr	r3, [r7, #28]
 800d14e:	701a      	strb	r2, [r3, #0]
  }
}
 800d150:	bf00      	nop
 800d152:	372c      	adds	r7, #44	; 0x2c
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr

0800d15c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b084      	sub	sp, #16
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
 800d164:	460b      	mov	r3, r1
 800d166:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d168:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d16c:	f002 f99c 	bl	800f4a8 <USBD_static_malloc>
 800d170:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d105      	bne.n	800d184 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2200      	movs	r2, #0
 800d17c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800d180:	2302      	movs	r3, #2
 800d182:	e066      	b.n	800d252 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	68fa      	ldr	r2, [r7, #12]
 800d188:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	7c1b      	ldrb	r3, [r3, #16]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d119      	bne.n	800d1c8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d194:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d198:	2202      	movs	r2, #2
 800d19a:	2181      	movs	r1, #129	; 0x81
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f001 ff85 	bl	800f0ac <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	2201      	movs	r2, #1
 800d1a6:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d1a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d1ac:	2202      	movs	r2, #2
 800d1ae:	2101      	movs	r1, #1
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f001 ff7b 	bl	800f0ac <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2201      	movs	r2, #1
 800d1ba:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2210      	movs	r2, #16
 800d1c2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800d1c6:	e016      	b.n	800d1f6 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d1c8:	2340      	movs	r3, #64	; 0x40
 800d1ca:	2202      	movs	r2, #2
 800d1cc:	2181      	movs	r1, #129	; 0x81
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	f001 ff6c 	bl	800f0ac <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	2201      	movs	r2, #1
 800d1d8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d1da:	2340      	movs	r3, #64	; 0x40
 800d1dc:	2202      	movs	r2, #2
 800d1de:	2101      	movs	r1, #1
 800d1e0:	6878      	ldr	r0, [r7, #4]
 800d1e2:	f001 ff63 	bl	800f0ac <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	2201      	movs	r2, #1
 800d1ea:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2210      	movs	r2, #16
 800d1f2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d1f6:	2308      	movs	r3, #8
 800d1f8:	2203      	movs	r2, #3
 800d1fa:	2182      	movs	r1, #130	; 0x82
 800d1fc:	6878      	ldr	r0, [r7, #4]
 800d1fe:	f001 ff55 	bl	800f0ac <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	2201      	movs	r2, #1
 800d206:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	2200      	movs	r2, #0
 800d218:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	2200      	movs	r2, #0
 800d220:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	7c1b      	ldrb	r3, [r3, #16]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d109      	bne.n	800d240 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d232:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d236:	2101      	movs	r1, #1
 800d238:	6878      	ldr	r0, [r7, #4]
 800d23a:	f002 f8b3 	bl	800f3a4 <USBD_LL_PrepareReceive>
 800d23e:	e007      	b.n	800d250 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d246:	2340      	movs	r3, #64	; 0x40
 800d248:	2101      	movs	r1, #1
 800d24a:	6878      	ldr	r0, [r7, #4]
 800d24c:	f002 f8aa 	bl	800f3a4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d250:	2300      	movs	r3, #0
}
 800d252:	4618      	mov	r0, r3
 800d254:	3710      	adds	r7, #16
 800d256:	46bd      	mov	sp, r7
 800d258:	bd80      	pop	{r7, pc}

0800d25a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d25a:	b580      	push	{r7, lr}
 800d25c:	b082      	sub	sp, #8
 800d25e:	af00      	add	r7, sp, #0
 800d260:	6078      	str	r0, [r7, #4]
 800d262:	460b      	mov	r3, r1
 800d264:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d266:	2181      	movs	r1, #129	; 0x81
 800d268:	6878      	ldr	r0, [r7, #4]
 800d26a:	f001 ff5d 	bl	800f128 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	2200      	movs	r2, #0
 800d272:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d274:	2101      	movs	r1, #1
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f001 ff56 	bl	800f128 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2200      	movs	r2, #0
 800d280:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d284:	2182      	movs	r1, #130	; 0x82
 800d286:	6878      	ldr	r0, [r7, #4]
 800d288:	f001 ff4e 	bl	800f128 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	2200      	movs	r2, #0
 800d290:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	2200      	movs	r2, #0
 800d298:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d00e      	beq.n	800d2c4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d2ac:	685b      	ldr	r3, [r3, #4]
 800d2ae:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f002 f904 	bl	800f4c4 <USBD_static_free>
    pdev->pClassData = NULL;
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d2c4:	2300      	movs	r3, #0
}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	3708      	adds	r7, #8
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd80      	pop	{r7, pc}
	...

0800d2d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b086      	sub	sp, #24
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
 800d2d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2e0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d2ee:	693b      	ldr	r3, [r7, #16]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d101      	bne.n	800d2f8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800d2f4:	2303      	movs	r3, #3
 800d2f6:	e0af      	b.n	800d458 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	781b      	ldrb	r3, [r3, #0]
 800d2fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d300:	2b00      	cmp	r3, #0
 800d302:	d03f      	beq.n	800d384 <USBD_CDC_Setup+0xb4>
 800d304:	2b20      	cmp	r3, #32
 800d306:	f040 809f 	bne.w	800d448 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	88db      	ldrh	r3, [r3, #6]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d02e      	beq.n	800d370 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d312:	683b      	ldr	r3, [r7, #0]
 800d314:	781b      	ldrb	r3, [r3, #0]
 800d316:	b25b      	sxtb	r3, r3
 800d318:	2b00      	cmp	r3, #0
 800d31a:	da16      	bge.n	800d34a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d322:	689b      	ldr	r3, [r3, #8]
 800d324:	683a      	ldr	r2, [r7, #0]
 800d326:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800d328:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d32a:	683a      	ldr	r2, [r7, #0]
 800d32c:	88d2      	ldrh	r2, [r2, #6]
 800d32e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	88db      	ldrh	r3, [r3, #6]
 800d334:	2b07      	cmp	r3, #7
 800d336:	bf28      	it	cs
 800d338:	2307      	movcs	r3, #7
 800d33a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	89fa      	ldrh	r2, [r7, #14]
 800d340:	4619      	mov	r1, r3
 800d342:	6878      	ldr	r0, [r7, #4]
 800d344:	f001 fa9f 	bl	800e886 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800d348:	e085      	b.n	800d456 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	785a      	ldrb	r2, [r3, #1]
 800d34e:	693b      	ldr	r3, [r7, #16]
 800d350:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	88db      	ldrh	r3, [r3, #6]
 800d358:	b2da      	uxtb	r2, r3
 800d35a:	693b      	ldr	r3, [r7, #16]
 800d35c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d360:	6939      	ldr	r1, [r7, #16]
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	88db      	ldrh	r3, [r3, #6]
 800d366:	461a      	mov	r2, r3
 800d368:	6878      	ldr	r0, [r7, #4]
 800d36a:	f001 fab8 	bl	800e8de <USBD_CtlPrepareRx>
      break;
 800d36e:	e072      	b.n	800d456 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d376:	689b      	ldr	r3, [r3, #8]
 800d378:	683a      	ldr	r2, [r7, #0]
 800d37a:	7850      	ldrb	r0, [r2, #1]
 800d37c:	2200      	movs	r2, #0
 800d37e:	6839      	ldr	r1, [r7, #0]
 800d380:	4798      	blx	r3
      break;
 800d382:	e068      	b.n	800d456 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	785b      	ldrb	r3, [r3, #1]
 800d388:	2b0b      	cmp	r3, #11
 800d38a:	d852      	bhi.n	800d432 <USBD_CDC_Setup+0x162>
 800d38c:	a201      	add	r2, pc, #4	; (adr r2, 800d394 <USBD_CDC_Setup+0xc4>)
 800d38e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d392:	bf00      	nop
 800d394:	0800d3c5 	.word	0x0800d3c5
 800d398:	0800d441 	.word	0x0800d441
 800d39c:	0800d433 	.word	0x0800d433
 800d3a0:	0800d433 	.word	0x0800d433
 800d3a4:	0800d433 	.word	0x0800d433
 800d3a8:	0800d433 	.word	0x0800d433
 800d3ac:	0800d433 	.word	0x0800d433
 800d3b0:	0800d433 	.word	0x0800d433
 800d3b4:	0800d433 	.word	0x0800d433
 800d3b8:	0800d433 	.word	0x0800d433
 800d3bc:	0800d3ef 	.word	0x0800d3ef
 800d3c0:	0800d419 	.word	0x0800d419
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d3ca:	b2db      	uxtb	r3, r3
 800d3cc:	2b03      	cmp	r3, #3
 800d3ce:	d107      	bne.n	800d3e0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d3d0:	f107 030a 	add.w	r3, r7, #10
 800d3d4:	2202      	movs	r2, #2
 800d3d6:	4619      	mov	r1, r3
 800d3d8:	6878      	ldr	r0, [r7, #4]
 800d3da:	f001 fa54 	bl	800e886 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d3de:	e032      	b.n	800d446 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d3e0:	6839      	ldr	r1, [r7, #0]
 800d3e2:	6878      	ldr	r0, [r7, #4]
 800d3e4:	f001 f9de 	bl	800e7a4 <USBD_CtlError>
            ret = USBD_FAIL;
 800d3e8:	2303      	movs	r3, #3
 800d3ea:	75fb      	strb	r3, [r7, #23]
          break;
 800d3ec:	e02b      	b.n	800d446 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d3f4:	b2db      	uxtb	r3, r3
 800d3f6:	2b03      	cmp	r3, #3
 800d3f8:	d107      	bne.n	800d40a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d3fa:	f107 030d 	add.w	r3, r7, #13
 800d3fe:	2201      	movs	r2, #1
 800d400:	4619      	mov	r1, r3
 800d402:	6878      	ldr	r0, [r7, #4]
 800d404:	f001 fa3f 	bl	800e886 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d408:	e01d      	b.n	800d446 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d40a:	6839      	ldr	r1, [r7, #0]
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f001 f9c9 	bl	800e7a4 <USBD_CtlError>
            ret = USBD_FAIL;
 800d412:	2303      	movs	r3, #3
 800d414:	75fb      	strb	r3, [r7, #23]
          break;
 800d416:	e016      	b.n	800d446 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d41e:	b2db      	uxtb	r3, r3
 800d420:	2b03      	cmp	r3, #3
 800d422:	d00f      	beq.n	800d444 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800d424:	6839      	ldr	r1, [r7, #0]
 800d426:	6878      	ldr	r0, [r7, #4]
 800d428:	f001 f9bc 	bl	800e7a4 <USBD_CtlError>
            ret = USBD_FAIL;
 800d42c:	2303      	movs	r3, #3
 800d42e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d430:	e008      	b.n	800d444 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d432:	6839      	ldr	r1, [r7, #0]
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f001 f9b5 	bl	800e7a4 <USBD_CtlError>
          ret = USBD_FAIL;
 800d43a:	2303      	movs	r3, #3
 800d43c:	75fb      	strb	r3, [r7, #23]
          break;
 800d43e:	e002      	b.n	800d446 <USBD_CDC_Setup+0x176>
          break;
 800d440:	bf00      	nop
 800d442:	e008      	b.n	800d456 <USBD_CDC_Setup+0x186>
          break;
 800d444:	bf00      	nop
      }
      break;
 800d446:	e006      	b.n	800d456 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800d448:	6839      	ldr	r1, [r7, #0]
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f001 f9aa 	bl	800e7a4 <USBD_CtlError>
      ret = USBD_FAIL;
 800d450:	2303      	movs	r3, #3
 800d452:	75fb      	strb	r3, [r7, #23]
      break;
 800d454:	bf00      	nop
  }

  return (uint8_t)ret;
 800d456:	7dfb      	ldrb	r3, [r7, #23]
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3718      	adds	r7, #24
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}

0800d460 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d460:	b580      	push	{r7, lr}
 800d462:	b084      	sub	sp, #16
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
 800d468:	460b      	mov	r3, r1
 800d46a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d472:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d101      	bne.n	800d482 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d47e:	2303      	movs	r3, #3
 800d480:	e04f      	b.n	800d522 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d488:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d48a:	78fa      	ldrb	r2, [r7, #3]
 800d48c:	6879      	ldr	r1, [r7, #4]
 800d48e:	4613      	mov	r3, r2
 800d490:	009b      	lsls	r3, r3, #2
 800d492:	4413      	add	r3, r2
 800d494:	009b      	lsls	r3, r3, #2
 800d496:	440b      	add	r3, r1
 800d498:	3318      	adds	r3, #24
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d029      	beq.n	800d4f4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d4a0:	78fa      	ldrb	r2, [r7, #3]
 800d4a2:	6879      	ldr	r1, [r7, #4]
 800d4a4:	4613      	mov	r3, r2
 800d4a6:	009b      	lsls	r3, r3, #2
 800d4a8:	4413      	add	r3, r2
 800d4aa:	009b      	lsls	r3, r3, #2
 800d4ac:	440b      	add	r3, r1
 800d4ae:	3318      	adds	r3, #24
 800d4b0:	681a      	ldr	r2, [r3, #0]
 800d4b2:	78f9      	ldrb	r1, [r7, #3]
 800d4b4:	68f8      	ldr	r0, [r7, #12]
 800d4b6:	460b      	mov	r3, r1
 800d4b8:	009b      	lsls	r3, r3, #2
 800d4ba:	440b      	add	r3, r1
 800d4bc:	00db      	lsls	r3, r3, #3
 800d4be:	4403      	add	r3, r0
 800d4c0:	333c      	adds	r3, #60	; 0x3c
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	fbb2 f1f3 	udiv	r1, r2, r3
 800d4c8:	fb01 f303 	mul.w	r3, r1, r3
 800d4cc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d110      	bne.n	800d4f4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d4d2:	78fa      	ldrb	r2, [r7, #3]
 800d4d4:	6879      	ldr	r1, [r7, #4]
 800d4d6:	4613      	mov	r3, r2
 800d4d8:	009b      	lsls	r3, r3, #2
 800d4da:	4413      	add	r3, r2
 800d4dc:	009b      	lsls	r3, r3, #2
 800d4de:	440b      	add	r3, r1
 800d4e0:	3318      	adds	r3, #24
 800d4e2:	2200      	movs	r2, #0
 800d4e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d4e6:	78f9      	ldrb	r1, [r7, #3]
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	6878      	ldr	r0, [r7, #4]
 800d4ee:	f001 ff21 	bl	800f334 <USBD_LL_Transmit>
 800d4f2:	e015      	b.n	800d520 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d502:	691b      	ldr	r3, [r3, #16]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d00b      	beq.n	800d520 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d50e:	691b      	ldr	r3, [r3, #16]
 800d510:	68ba      	ldr	r2, [r7, #8]
 800d512:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800d516:	68ba      	ldr	r2, [r7, #8]
 800d518:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800d51c:	78fa      	ldrb	r2, [r7, #3]
 800d51e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d520:	2300      	movs	r3, #0
}
 800d522:	4618      	mov	r0, r3
 800d524:	3710      	adds	r7, #16
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}

0800d52a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d52a:	b580      	push	{r7, lr}
 800d52c:	b084      	sub	sp, #16
 800d52e:	af00      	add	r7, sp, #0
 800d530:	6078      	str	r0, [r7, #4]
 800d532:	460b      	mov	r3, r1
 800d534:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d53c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d544:	2b00      	cmp	r3, #0
 800d546:	d101      	bne.n	800d54c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d548:	2303      	movs	r3, #3
 800d54a:	e015      	b.n	800d578 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d54c:	78fb      	ldrb	r3, [r7, #3]
 800d54e:	4619      	mov	r1, r3
 800d550:	6878      	ldr	r0, [r7, #4]
 800d552:	f001 ff5f 	bl	800f414 <USBD_LL_GetRxDataSize>
 800d556:	4602      	mov	r2, r0
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d564:	68db      	ldr	r3, [r3, #12]
 800d566:	68fa      	ldr	r2, [r7, #12]
 800d568:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d56c:	68fa      	ldr	r2, [r7, #12]
 800d56e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d572:	4611      	mov	r1, r2
 800d574:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d576:	2300      	movs	r3, #0
}
 800d578:	4618      	mov	r0, r3
 800d57a:	3710      	adds	r7, #16
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}

0800d580 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b084      	sub	sp, #16
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d58e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d101      	bne.n	800d59a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800d596:	2303      	movs	r3, #3
 800d598:	e01b      	b.n	800d5d2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d015      	beq.n	800d5d0 <USBD_CDC_EP0_RxReady+0x50>
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d5aa:	2bff      	cmp	r3, #255	; 0xff
 800d5ac:	d010      	beq.n	800d5d0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d5b4:	689b      	ldr	r3, [r3, #8]
 800d5b6:	68fa      	ldr	r2, [r7, #12]
 800d5b8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800d5bc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d5be:	68fa      	ldr	r2, [r7, #12]
 800d5c0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d5c4:	b292      	uxth	r2, r2
 800d5c6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	22ff      	movs	r2, #255	; 0xff
 800d5cc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800d5d0:	2300      	movs	r3, #0
}
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	3710      	adds	r7, #16
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	bd80      	pop	{r7, pc}
	...

0800d5dc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b083      	sub	sp, #12
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2243      	movs	r2, #67	; 0x43
 800d5e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d5ea:	4b03      	ldr	r3, [pc, #12]	; (800d5f8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	370c      	adds	r7, #12
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f6:	4770      	bx	lr
 800d5f8:	20000094 	.word	0x20000094

0800d5fc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d5fc:	b480      	push	{r7}
 800d5fe:	b083      	sub	sp, #12
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2243      	movs	r2, #67	; 0x43
 800d608:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d60a:	4b03      	ldr	r3, [pc, #12]	; (800d618 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d60c:	4618      	mov	r0, r3
 800d60e:	370c      	adds	r7, #12
 800d610:	46bd      	mov	sp, r7
 800d612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d616:	4770      	bx	lr
 800d618:	20000050 	.word	0x20000050

0800d61c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d61c:	b480      	push	{r7}
 800d61e:	b083      	sub	sp, #12
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2243      	movs	r2, #67	; 0x43
 800d628:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800d62a:	4b03      	ldr	r3, [pc, #12]	; (800d638 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	370c      	adds	r7, #12
 800d630:	46bd      	mov	sp, r7
 800d632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d636:	4770      	bx	lr
 800d638:	200000d8 	.word	0x200000d8

0800d63c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d63c:	b480      	push	{r7}
 800d63e:	b083      	sub	sp, #12
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	220a      	movs	r2, #10
 800d648:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d64a:	4b03      	ldr	r3, [pc, #12]	; (800d658 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	370c      	adds	r7, #12
 800d650:	46bd      	mov	sp, r7
 800d652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d656:	4770      	bx	lr
 800d658:	2000000c 	.word	0x2000000c

0800d65c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d65c:	b480      	push	{r7}
 800d65e:	b083      	sub	sp, #12
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
 800d664:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d666:	683b      	ldr	r3, [r7, #0]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d101      	bne.n	800d670 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d66c:	2303      	movs	r3, #3
 800d66e:	e004      	b.n	800d67a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	683a      	ldr	r2, [r7, #0]
 800d674:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800d678:	2300      	movs	r3, #0
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	370c      	adds	r7, #12
 800d67e:	46bd      	mov	sp, r7
 800d680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d684:	4770      	bx	lr

0800d686 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d686:	b480      	push	{r7}
 800d688:	b087      	sub	sp, #28
 800d68a:	af00      	add	r7, sp, #0
 800d68c:	60f8      	str	r0, [r7, #12]
 800d68e:	60b9      	str	r1, [r7, #8]
 800d690:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d698:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800d69a:	697b      	ldr	r3, [r7, #20]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d101      	bne.n	800d6a4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d6a0:	2303      	movs	r3, #3
 800d6a2:	e008      	b.n	800d6b6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800d6a4:	697b      	ldr	r3, [r7, #20]
 800d6a6:	68ba      	ldr	r2, [r7, #8]
 800d6a8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d6ac:	697b      	ldr	r3, [r7, #20]
 800d6ae:	687a      	ldr	r2, [r7, #4]
 800d6b0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800d6b4:	2300      	movs	r3, #0
}
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	371c      	adds	r7, #28
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c0:	4770      	bx	lr

0800d6c2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d6c2:	b480      	push	{r7}
 800d6c4:	b085      	sub	sp, #20
 800d6c6:	af00      	add	r7, sp, #0
 800d6c8:	6078      	str	r0, [r7, #4]
 800d6ca:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d6d2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d101      	bne.n	800d6de <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800d6da:	2303      	movs	r3, #3
 800d6dc:	e004      	b.n	800d6e8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	683a      	ldr	r2, [r7, #0]
 800d6e2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800d6e6:	2300      	movs	r3, #0
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	3714      	adds	r7, #20
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f2:	4770      	bx	lr

0800d6f4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d6f4:	b580      	push	{r7, lr}
 800d6f6:	b084      	sub	sp, #16
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d702:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d101      	bne.n	800d712 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d70e:	2303      	movs	r3, #3
 800d710:	e016      	b.n	800d740 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	7c1b      	ldrb	r3, [r3, #16]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d109      	bne.n	800d72e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d720:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d724:	2101      	movs	r1, #1
 800d726:	6878      	ldr	r0, [r7, #4]
 800d728:	f001 fe3c 	bl	800f3a4 <USBD_LL_PrepareReceive>
 800d72c:	e007      	b.n	800d73e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d734:	2340      	movs	r3, #64	; 0x40
 800d736:	2101      	movs	r1, #1
 800d738:	6878      	ldr	r0, [r7, #4]
 800d73a:	f001 fe33 	bl	800f3a4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d73e:	2300      	movs	r3, #0
}
 800d740:	4618      	mov	r0, r3
 800d742:	3710      	adds	r7, #16
 800d744:	46bd      	mov	sp, r7
 800d746:	bd80      	pop	{r7, pc}

0800d748 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d748:	b580      	push	{r7, lr}
 800d74a:	b086      	sub	sp, #24
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	60f8      	str	r0, [r7, #12]
 800d750:	60b9      	str	r1, [r7, #8]
 800d752:	4613      	mov	r3, r2
 800d754:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d101      	bne.n	800d760 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d75c:	2303      	movs	r3, #3
 800d75e:	e01f      	b.n	800d7a0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	2200      	movs	r2, #0
 800d764:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	2200      	movs	r2, #0
 800d76c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	2200      	movs	r2, #0
 800d774:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d778:	68bb      	ldr	r3, [r7, #8]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d003      	beq.n	800d786 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	68ba      	ldr	r2, [r7, #8]
 800d782:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	2201      	movs	r2, #1
 800d78a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	79fa      	ldrb	r2, [r7, #7]
 800d792:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d794:	68f8      	ldr	r0, [r7, #12]
 800d796:	f001 fbf5 	bl	800ef84 <USBD_LL_Init>
 800d79a:	4603      	mov	r3, r0
 800d79c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d79e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3718      	adds	r7, #24
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}

0800d7a8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b084      	sub	sp, #16
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
 800d7b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d101      	bne.n	800d7c0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d7bc:	2303      	movs	r3, #3
 800d7be:	e016      	b.n	800d7ee <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	683a      	ldr	r2, [r7, #0]
 800d7c4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d00b      	beq.n	800d7ec <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7dc:	f107 020e 	add.w	r2, r7, #14
 800d7e0:	4610      	mov	r0, r2
 800d7e2:	4798      	blx	r3
 800d7e4:	4602      	mov	r2, r0
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d7ec:	2300      	movs	r3, #0
}
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	3710      	adds	r7, #16
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	bd80      	pop	{r7, pc}

0800d7f6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d7f6:	b580      	push	{r7, lr}
 800d7f8:	b082      	sub	sp, #8
 800d7fa:	af00      	add	r7, sp, #0
 800d7fc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d7fe:	6878      	ldr	r0, [r7, #4]
 800d800:	f001 fc22 	bl	800f048 <USBD_LL_Start>
 800d804:	4603      	mov	r3, r0
}
 800d806:	4618      	mov	r0, r3
 800d808:	3708      	adds	r7, #8
 800d80a:	46bd      	mov	sp, r7
 800d80c:	bd80      	pop	{r7, pc}

0800d80e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d80e:	b480      	push	{r7}
 800d810:	b083      	sub	sp, #12
 800d812:	af00      	add	r7, sp, #0
 800d814:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d816:	2300      	movs	r3, #0
}
 800d818:	4618      	mov	r0, r3
 800d81a:	370c      	adds	r7, #12
 800d81c:	46bd      	mov	sp, r7
 800d81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d822:	4770      	bx	lr

0800d824 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d824:	b580      	push	{r7, lr}
 800d826:	b084      	sub	sp, #16
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]
 800d82c:	460b      	mov	r3, r1
 800d82e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d830:	2303      	movs	r3, #3
 800d832:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d009      	beq.n	800d852 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	78fa      	ldrb	r2, [r7, #3]
 800d848:	4611      	mov	r1, r2
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	4798      	blx	r3
 800d84e:	4603      	mov	r3, r0
 800d850:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d852:	7bfb      	ldrb	r3, [r7, #15]
}
 800d854:	4618      	mov	r0, r3
 800d856:	3710      	adds	r7, #16
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}

0800d85c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b082      	sub	sp, #8
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
 800d864:	460b      	mov	r3, r1
 800d866:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d007      	beq.n	800d882 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d878:	685b      	ldr	r3, [r3, #4]
 800d87a:	78fa      	ldrb	r2, [r7, #3]
 800d87c:	4611      	mov	r1, r2
 800d87e:	6878      	ldr	r0, [r7, #4]
 800d880:	4798      	blx	r3
  }

  return USBD_OK;
 800d882:	2300      	movs	r3, #0
}
 800d884:	4618      	mov	r0, r3
 800d886:	3708      	adds	r7, #8
 800d888:	46bd      	mov	sp, r7
 800d88a:	bd80      	pop	{r7, pc}

0800d88c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d88c:	b580      	push	{r7, lr}
 800d88e:	b084      	sub	sp, #16
 800d890:	af00      	add	r7, sp, #0
 800d892:	6078      	str	r0, [r7, #4]
 800d894:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d89c:	6839      	ldr	r1, [r7, #0]
 800d89e:	4618      	mov	r0, r3
 800d8a0:	f000 ff46 	bl	800e730 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2201      	movs	r2, #1
 800d8a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d8c0:	f003 031f 	and.w	r3, r3, #31
 800d8c4:	2b02      	cmp	r3, #2
 800d8c6:	d01a      	beq.n	800d8fe <USBD_LL_SetupStage+0x72>
 800d8c8:	2b02      	cmp	r3, #2
 800d8ca:	d822      	bhi.n	800d912 <USBD_LL_SetupStage+0x86>
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d002      	beq.n	800d8d6 <USBD_LL_SetupStage+0x4a>
 800d8d0:	2b01      	cmp	r3, #1
 800d8d2:	d00a      	beq.n	800d8ea <USBD_LL_SetupStage+0x5e>
 800d8d4:	e01d      	b.n	800d912 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d8dc:	4619      	mov	r1, r3
 800d8de:	6878      	ldr	r0, [r7, #4]
 800d8e0:	f000 f9ee 	bl	800dcc0 <USBD_StdDevReq>
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	73fb      	strb	r3, [r7, #15]
      break;
 800d8e8:	e020      	b.n	800d92c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d8f0:	4619      	mov	r1, r3
 800d8f2:	6878      	ldr	r0, [r7, #4]
 800d8f4:	f000 fa52 	bl	800dd9c <USBD_StdItfReq>
 800d8f8:	4603      	mov	r3, r0
 800d8fa:	73fb      	strb	r3, [r7, #15]
      break;
 800d8fc:	e016      	b.n	800d92c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d904:	4619      	mov	r1, r3
 800d906:	6878      	ldr	r0, [r7, #4]
 800d908:	f000 fa91 	bl	800de2e <USBD_StdEPReq>
 800d90c:	4603      	mov	r3, r0
 800d90e:	73fb      	strb	r3, [r7, #15]
      break;
 800d910:	e00c      	b.n	800d92c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d918:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d91c:	b2db      	uxtb	r3, r3
 800d91e:	4619      	mov	r1, r3
 800d920:	6878      	ldr	r0, [r7, #4]
 800d922:	f001 fc37 	bl	800f194 <USBD_LL_StallEP>
 800d926:	4603      	mov	r3, r0
 800d928:	73fb      	strb	r3, [r7, #15]
      break;
 800d92a:	bf00      	nop
  }

  return ret;
 800d92c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d92e:	4618      	mov	r0, r3
 800d930:	3710      	adds	r7, #16
 800d932:	46bd      	mov	sp, r7
 800d934:	bd80      	pop	{r7, pc}

0800d936 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d936:	b580      	push	{r7, lr}
 800d938:	b086      	sub	sp, #24
 800d93a:	af00      	add	r7, sp, #0
 800d93c:	60f8      	str	r0, [r7, #12]
 800d93e:	460b      	mov	r3, r1
 800d940:	607a      	str	r2, [r7, #4]
 800d942:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d944:	7afb      	ldrb	r3, [r7, #11]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d138      	bne.n	800d9bc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d950:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d958:	2b03      	cmp	r3, #3
 800d95a:	d14a      	bne.n	800d9f2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	689a      	ldr	r2, [r3, #8]
 800d960:	693b      	ldr	r3, [r7, #16]
 800d962:	68db      	ldr	r3, [r3, #12]
 800d964:	429a      	cmp	r2, r3
 800d966:	d913      	bls.n	800d990 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d968:	693b      	ldr	r3, [r7, #16]
 800d96a:	689a      	ldr	r2, [r3, #8]
 800d96c:	693b      	ldr	r3, [r7, #16]
 800d96e:	68db      	ldr	r3, [r3, #12]
 800d970:	1ad2      	subs	r2, r2, r3
 800d972:	693b      	ldr	r3, [r7, #16]
 800d974:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d976:	693b      	ldr	r3, [r7, #16]
 800d978:	68da      	ldr	r2, [r3, #12]
 800d97a:	693b      	ldr	r3, [r7, #16]
 800d97c:	689b      	ldr	r3, [r3, #8]
 800d97e:	4293      	cmp	r3, r2
 800d980:	bf28      	it	cs
 800d982:	4613      	movcs	r3, r2
 800d984:	461a      	mov	r2, r3
 800d986:	6879      	ldr	r1, [r7, #4]
 800d988:	68f8      	ldr	r0, [r7, #12]
 800d98a:	f000 ffc5 	bl	800e918 <USBD_CtlContinueRx>
 800d98e:	e030      	b.n	800d9f2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d996:	b2db      	uxtb	r3, r3
 800d998:	2b03      	cmp	r3, #3
 800d99a:	d10b      	bne.n	800d9b4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9a2:	691b      	ldr	r3, [r3, #16]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d005      	beq.n	800d9b4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9ae:	691b      	ldr	r3, [r3, #16]
 800d9b0:	68f8      	ldr	r0, [r7, #12]
 800d9b2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d9b4:	68f8      	ldr	r0, [r7, #12]
 800d9b6:	f000 ffc0 	bl	800e93a <USBD_CtlSendStatus>
 800d9ba:	e01a      	b.n	800d9f2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d9c2:	b2db      	uxtb	r3, r3
 800d9c4:	2b03      	cmp	r3, #3
 800d9c6:	d114      	bne.n	800d9f2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9ce:	699b      	ldr	r3, [r3, #24]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d00e      	beq.n	800d9f2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9da:	699b      	ldr	r3, [r3, #24]
 800d9dc:	7afa      	ldrb	r2, [r7, #11]
 800d9de:	4611      	mov	r1, r2
 800d9e0:	68f8      	ldr	r0, [r7, #12]
 800d9e2:	4798      	blx	r3
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d9e8:	7dfb      	ldrb	r3, [r7, #23]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d001      	beq.n	800d9f2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800d9ee:	7dfb      	ldrb	r3, [r7, #23]
 800d9f0:	e000      	b.n	800d9f4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800d9f2:	2300      	movs	r3, #0
}
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	3718      	adds	r7, #24
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	bd80      	pop	{r7, pc}

0800d9fc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d9fc:	b580      	push	{r7, lr}
 800d9fe:	b086      	sub	sp, #24
 800da00:	af00      	add	r7, sp, #0
 800da02:	60f8      	str	r0, [r7, #12]
 800da04:	460b      	mov	r3, r1
 800da06:	607a      	str	r2, [r7, #4]
 800da08:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800da0a:	7afb      	ldrb	r3, [r7, #11]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d16b      	bne.n	800dae8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	3314      	adds	r3, #20
 800da14:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800da1c:	2b02      	cmp	r3, #2
 800da1e:	d156      	bne.n	800dace <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800da20:	693b      	ldr	r3, [r7, #16]
 800da22:	689a      	ldr	r2, [r3, #8]
 800da24:	693b      	ldr	r3, [r7, #16]
 800da26:	68db      	ldr	r3, [r3, #12]
 800da28:	429a      	cmp	r2, r3
 800da2a:	d914      	bls.n	800da56 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800da2c:	693b      	ldr	r3, [r7, #16]
 800da2e:	689a      	ldr	r2, [r3, #8]
 800da30:	693b      	ldr	r3, [r7, #16]
 800da32:	68db      	ldr	r3, [r3, #12]
 800da34:	1ad2      	subs	r2, r2, r3
 800da36:	693b      	ldr	r3, [r7, #16]
 800da38:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800da3a:	693b      	ldr	r3, [r7, #16]
 800da3c:	689b      	ldr	r3, [r3, #8]
 800da3e:	461a      	mov	r2, r3
 800da40:	6879      	ldr	r1, [r7, #4]
 800da42:	68f8      	ldr	r0, [r7, #12]
 800da44:	f000 ff3a 	bl	800e8bc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800da48:	2300      	movs	r3, #0
 800da4a:	2200      	movs	r2, #0
 800da4c:	2100      	movs	r1, #0
 800da4e:	68f8      	ldr	r0, [r7, #12]
 800da50:	f001 fca8 	bl	800f3a4 <USBD_LL_PrepareReceive>
 800da54:	e03b      	b.n	800dace <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800da56:	693b      	ldr	r3, [r7, #16]
 800da58:	68da      	ldr	r2, [r3, #12]
 800da5a:	693b      	ldr	r3, [r7, #16]
 800da5c:	689b      	ldr	r3, [r3, #8]
 800da5e:	429a      	cmp	r2, r3
 800da60:	d11c      	bne.n	800da9c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800da62:	693b      	ldr	r3, [r7, #16]
 800da64:	685a      	ldr	r2, [r3, #4]
 800da66:	693b      	ldr	r3, [r7, #16]
 800da68:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800da6a:	429a      	cmp	r2, r3
 800da6c:	d316      	bcc.n	800da9c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800da6e:	693b      	ldr	r3, [r7, #16]
 800da70:	685a      	ldr	r2, [r3, #4]
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800da78:	429a      	cmp	r2, r3
 800da7a:	d20f      	bcs.n	800da9c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800da7c:	2200      	movs	r2, #0
 800da7e:	2100      	movs	r1, #0
 800da80:	68f8      	ldr	r0, [r7, #12]
 800da82:	f000 ff1b 	bl	800e8bc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	2200      	movs	r2, #0
 800da8a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800da8e:	2300      	movs	r3, #0
 800da90:	2200      	movs	r2, #0
 800da92:	2100      	movs	r1, #0
 800da94:	68f8      	ldr	r0, [r7, #12]
 800da96:	f001 fc85 	bl	800f3a4 <USBD_LL_PrepareReceive>
 800da9a:	e018      	b.n	800dace <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800daa2:	b2db      	uxtb	r3, r3
 800daa4:	2b03      	cmp	r3, #3
 800daa6:	d10b      	bne.n	800dac0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800daae:	68db      	ldr	r3, [r3, #12]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d005      	beq.n	800dac0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800daba:	68db      	ldr	r3, [r3, #12]
 800dabc:	68f8      	ldr	r0, [r7, #12]
 800dabe:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800dac0:	2180      	movs	r1, #128	; 0x80
 800dac2:	68f8      	ldr	r0, [r7, #12]
 800dac4:	f001 fb66 	bl	800f194 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800dac8:	68f8      	ldr	r0, [r7, #12]
 800daca:	f000 ff49 	bl	800e960 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800dad4:	2b01      	cmp	r3, #1
 800dad6:	d122      	bne.n	800db1e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800dad8:	68f8      	ldr	r0, [r7, #12]
 800dada:	f7ff fe98 	bl	800d80e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	2200      	movs	r2, #0
 800dae2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800dae6:	e01a      	b.n	800db1e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800daee:	b2db      	uxtb	r3, r3
 800daf0:	2b03      	cmp	r3, #3
 800daf2:	d114      	bne.n	800db1e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dafa:	695b      	ldr	r3, [r3, #20]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d00e      	beq.n	800db1e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db06:	695b      	ldr	r3, [r3, #20]
 800db08:	7afa      	ldrb	r2, [r7, #11]
 800db0a:	4611      	mov	r1, r2
 800db0c:	68f8      	ldr	r0, [r7, #12]
 800db0e:	4798      	blx	r3
 800db10:	4603      	mov	r3, r0
 800db12:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800db14:	7dfb      	ldrb	r3, [r7, #23]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d001      	beq.n	800db1e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800db1a:	7dfb      	ldrb	r3, [r7, #23]
 800db1c:	e000      	b.n	800db20 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800db1e:	2300      	movs	r3, #0
}
 800db20:	4618      	mov	r0, r3
 800db22:	3718      	adds	r7, #24
 800db24:	46bd      	mov	sp, r7
 800db26:	bd80      	pop	{r7, pc}

0800db28 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b082      	sub	sp, #8
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2201      	movs	r2, #1
 800db34:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2200      	movs	r2, #0
 800db3c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	2200      	movs	r2, #0
 800db44:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	2200      	movs	r2, #0
 800db4a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db54:	2b00      	cmp	r3, #0
 800db56:	d101      	bne.n	800db5c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800db58:	2303      	movs	r3, #3
 800db5a:	e02f      	b.n	800dbbc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800db62:	2b00      	cmp	r3, #0
 800db64:	d00f      	beq.n	800db86 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db6c:	685b      	ldr	r3, [r3, #4]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d009      	beq.n	800db86 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db78:	685b      	ldr	r3, [r3, #4]
 800db7a:	687a      	ldr	r2, [r7, #4]
 800db7c:	6852      	ldr	r2, [r2, #4]
 800db7e:	b2d2      	uxtb	r2, r2
 800db80:	4611      	mov	r1, r2
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800db86:	2340      	movs	r3, #64	; 0x40
 800db88:	2200      	movs	r2, #0
 800db8a:	2100      	movs	r1, #0
 800db8c:	6878      	ldr	r0, [r7, #4]
 800db8e:	f001 fa8d 	bl	800f0ac <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	2201      	movs	r2, #1
 800db96:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	2240      	movs	r2, #64	; 0x40
 800db9e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dba2:	2340      	movs	r3, #64	; 0x40
 800dba4:	2200      	movs	r2, #0
 800dba6:	2180      	movs	r1, #128	; 0x80
 800dba8:	6878      	ldr	r0, [r7, #4]
 800dbaa:	f001 fa7f 	bl	800f0ac <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2201      	movs	r2, #1
 800dbb2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2240      	movs	r2, #64	; 0x40
 800dbb8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800dbba:	2300      	movs	r3, #0
}
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	3708      	adds	r7, #8
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	bd80      	pop	{r7, pc}

0800dbc4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dbc4:	b480      	push	{r7}
 800dbc6:	b083      	sub	sp, #12
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	6078      	str	r0, [r7, #4]
 800dbcc:	460b      	mov	r3, r1
 800dbce:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	78fa      	ldrb	r2, [r7, #3]
 800dbd4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dbd6:	2300      	movs	r3, #0
}
 800dbd8:	4618      	mov	r0, r3
 800dbda:	370c      	adds	r7, #12
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe2:	4770      	bx	lr

0800dbe4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dbe4:	b480      	push	{r7}
 800dbe6:	b083      	sub	sp, #12
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dbf2:	b2da      	uxtb	r2, r3
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	2204      	movs	r2, #4
 800dbfe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800dc02:	2300      	movs	r3, #0
}
 800dc04:	4618      	mov	r0, r3
 800dc06:	370c      	adds	r7, #12
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0e:	4770      	bx	lr

0800dc10 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dc10:	b480      	push	{r7}
 800dc12:	b083      	sub	sp, #12
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc1e:	b2db      	uxtb	r3, r3
 800dc20:	2b04      	cmp	r3, #4
 800dc22:	d106      	bne.n	800dc32 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800dc2a:	b2da      	uxtb	r2, r3
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800dc32:	2300      	movs	r3, #0
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	370c      	adds	r7, #12
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3e:	4770      	bx	lr

0800dc40 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b082      	sub	sp, #8
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d101      	bne.n	800dc56 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800dc52:	2303      	movs	r3, #3
 800dc54:	e012      	b.n	800dc7c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc5c:	b2db      	uxtb	r3, r3
 800dc5e:	2b03      	cmp	r3, #3
 800dc60:	d10b      	bne.n	800dc7a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc68:	69db      	ldr	r3, [r3, #28]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d005      	beq.n	800dc7a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc74:	69db      	ldr	r3, [r3, #28]
 800dc76:	6878      	ldr	r0, [r7, #4]
 800dc78:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dc7a:	2300      	movs	r3, #0
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3708      	adds	r7, #8
 800dc80:	46bd      	mov	sp, r7
 800dc82:	bd80      	pop	{r7, pc}

0800dc84 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800dc84:	b480      	push	{r7}
 800dc86:	b087      	sub	sp, #28
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	781b      	ldrb	r3, [r3, #0]
 800dc94:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800dc96:	697b      	ldr	r3, [r7, #20]
 800dc98:	3301      	adds	r3, #1
 800dc9a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800dc9c:	697b      	ldr	r3, [r7, #20]
 800dc9e:	781b      	ldrb	r3, [r3, #0]
 800dca0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800dca2:	8a3b      	ldrh	r3, [r7, #16]
 800dca4:	021b      	lsls	r3, r3, #8
 800dca6:	b21a      	sxth	r2, r3
 800dca8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dcac:	4313      	orrs	r3, r2
 800dcae:	b21b      	sxth	r3, r3
 800dcb0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800dcb2:	89fb      	ldrh	r3, [r7, #14]
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	371c      	adds	r7, #28
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbe:	4770      	bx	lr

0800dcc0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b084      	sub	sp, #16
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
 800dcc8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dcca:	2300      	movs	r3, #0
 800dccc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dcce:	683b      	ldr	r3, [r7, #0]
 800dcd0:	781b      	ldrb	r3, [r3, #0]
 800dcd2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dcd6:	2b40      	cmp	r3, #64	; 0x40
 800dcd8:	d005      	beq.n	800dce6 <USBD_StdDevReq+0x26>
 800dcda:	2b40      	cmp	r3, #64	; 0x40
 800dcdc:	d853      	bhi.n	800dd86 <USBD_StdDevReq+0xc6>
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d00b      	beq.n	800dcfa <USBD_StdDevReq+0x3a>
 800dce2:	2b20      	cmp	r3, #32
 800dce4:	d14f      	bne.n	800dd86 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dcec:	689b      	ldr	r3, [r3, #8]
 800dcee:	6839      	ldr	r1, [r7, #0]
 800dcf0:	6878      	ldr	r0, [r7, #4]
 800dcf2:	4798      	blx	r3
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	73fb      	strb	r3, [r7, #15]
      break;
 800dcf8:	e04a      	b.n	800dd90 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	785b      	ldrb	r3, [r3, #1]
 800dcfe:	2b09      	cmp	r3, #9
 800dd00:	d83b      	bhi.n	800dd7a <USBD_StdDevReq+0xba>
 800dd02:	a201      	add	r2, pc, #4	; (adr r2, 800dd08 <USBD_StdDevReq+0x48>)
 800dd04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd08:	0800dd5d 	.word	0x0800dd5d
 800dd0c:	0800dd71 	.word	0x0800dd71
 800dd10:	0800dd7b 	.word	0x0800dd7b
 800dd14:	0800dd67 	.word	0x0800dd67
 800dd18:	0800dd7b 	.word	0x0800dd7b
 800dd1c:	0800dd3b 	.word	0x0800dd3b
 800dd20:	0800dd31 	.word	0x0800dd31
 800dd24:	0800dd7b 	.word	0x0800dd7b
 800dd28:	0800dd53 	.word	0x0800dd53
 800dd2c:	0800dd45 	.word	0x0800dd45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dd30:	6839      	ldr	r1, [r7, #0]
 800dd32:	6878      	ldr	r0, [r7, #4]
 800dd34:	f000 f9de 	bl	800e0f4 <USBD_GetDescriptor>
          break;
 800dd38:	e024      	b.n	800dd84 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800dd3a:	6839      	ldr	r1, [r7, #0]
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f000 fb6d 	bl	800e41c <USBD_SetAddress>
          break;
 800dd42:	e01f      	b.n	800dd84 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800dd44:	6839      	ldr	r1, [r7, #0]
 800dd46:	6878      	ldr	r0, [r7, #4]
 800dd48:	f000 fbac 	bl	800e4a4 <USBD_SetConfig>
 800dd4c:	4603      	mov	r3, r0
 800dd4e:	73fb      	strb	r3, [r7, #15]
          break;
 800dd50:	e018      	b.n	800dd84 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800dd52:	6839      	ldr	r1, [r7, #0]
 800dd54:	6878      	ldr	r0, [r7, #4]
 800dd56:	f000 fc4b 	bl	800e5f0 <USBD_GetConfig>
          break;
 800dd5a:	e013      	b.n	800dd84 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800dd5c:	6839      	ldr	r1, [r7, #0]
 800dd5e:	6878      	ldr	r0, [r7, #4]
 800dd60:	f000 fc7c 	bl	800e65c <USBD_GetStatus>
          break;
 800dd64:	e00e      	b.n	800dd84 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800dd66:	6839      	ldr	r1, [r7, #0]
 800dd68:	6878      	ldr	r0, [r7, #4]
 800dd6a:	f000 fcab 	bl	800e6c4 <USBD_SetFeature>
          break;
 800dd6e:	e009      	b.n	800dd84 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800dd70:	6839      	ldr	r1, [r7, #0]
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f000 fcba 	bl	800e6ec <USBD_ClrFeature>
          break;
 800dd78:	e004      	b.n	800dd84 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800dd7a:	6839      	ldr	r1, [r7, #0]
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f000 fd11 	bl	800e7a4 <USBD_CtlError>
          break;
 800dd82:	bf00      	nop
      }
      break;
 800dd84:	e004      	b.n	800dd90 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800dd86:	6839      	ldr	r1, [r7, #0]
 800dd88:	6878      	ldr	r0, [r7, #4]
 800dd8a:	f000 fd0b 	bl	800e7a4 <USBD_CtlError>
      break;
 800dd8e:	bf00      	nop
  }

  return ret;
 800dd90:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	3710      	adds	r7, #16
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}
 800dd9a:	bf00      	nop

0800dd9c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	b084      	sub	sp, #16
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
 800dda4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dda6:	2300      	movs	r3, #0
 800dda8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	781b      	ldrb	r3, [r3, #0]
 800ddae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ddb2:	2b40      	cmp	r3, #64	; 0x40
 800ddb4:	d005      	beq.n	800ddc2 <USBD_StdItfReq+0x26>
 800ddb6:	2b40      	cmp	r3, #64	; 0x40
 800ddb8:	d82f      	bhi.n	800de1a <USBD_StdItfReq+0x7e>
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d001      	beq.n	800ddc2 <USBD_StdItfReq+0x26>
 800ddbe:	2b20      	cmp	r3, #32
 800ddc0:	d12b      	bne.n	800de1a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ddc8:	b2db      	uxtb	r3, r3
 800ddca:	3b01      	subs	r3, #1
 800ddcc:	2b02      	cmp	r3, #2
 800ddce:	d81d      	bhi.n	800de0c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	889b      	ldrh	r3, [r3, #4]
 800ddd4:	b2db      	uxtb	r3, r3
 800ddd6:	2b01      	cmp	r3, #1
 800ddd8:	d813      	bhi.n	800de02 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dde0:	689b      	ldr	r3, [r3, #8]
 800dde2:	6839      	ldr	r1, [r7, #0]
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	4798      	blx	r3
 800dde8:	4603      	mov	r3, r0
 800ddea:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	88db      	ldrh	r3, [r3, #6]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d110      	bne.n	800de16 <USBD_StdItfReq+0x7a>
 800ddf4:	7bfb      	ldrb	r3, [r7, #15]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d10d      	bne.n	800de16 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f000 fd9d 	bl	800e93a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800de00:	e009      	b.n	800de16 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800de02:	6839      	ldr	r1, [r7, #0]
 800de04:	6878      	ldr	r0, [r7, #4]
 800de06:	f000 fccd 	bl	800e7a4 <USBD_CtlError>
          break;
 800de0a:	e004      	b.n	800de16 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800de0c:	6839      	ldr	r1, [r7, #0]
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 fcc8 	bl	800e7a4 <USBD_CtlError>
          break;
 800de14:	e000      	b.n	800de18 <USBD_StdItfReq+0x7c>
          break;
 800de16:	bf00      	nop
      }
      break;
 800de18:	e004      	b.n	800de24 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800de1a:	6839      	ldr	r1, [r7, #0]
 800de1c:	6878      	ldr	r0, [r7, #4]
 800de1e:	f000 fcc1 	bl	800e7a4 <USBD_CtlError>
      break;
 800de22:	bf00      	nop
  }

  return ret;
 800de24:	7bfb      	ldrb	r3, [r7, #15]
}
 800de26:	4618      	mov	r0, r3
 800de28:	3710      	adds	r7, #16
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}

0800de2e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de2e:	b580      	push	{r7, lr}
 800de30:	b084      	sub	sp, #16
 800de32:	af00      	add	r7, sp, #0
 800de34:	6078      	str	r0, [r7, #4]
 800de36:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800de38:	2300      	movs	r3, #0
 800de3a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	889b      	ldrh	r3, [r3, #4]
 800de40:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	781b      	ldrb	r3, [r3, #0]
 800de46:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800de4a:	2b40      	cmp	r3, #64	; 0x40
 800de4c:	d007      	beq.n	800de5e <USBD_StdEPReq+0x30>
 800de4e:	2b40      	cmp	r3, #64	; 0x40
 800de50:	f200 8145 	bhi.w	800e0de <USBD_StdEPReq+0x2b0>
 800de54:	2b00      	cmp	r3, #0
 800de56:	d00c      	beq.n	800de72 <USBD_StdEPReq+0x44>
 800de58:	2b20      	cmp	r3, #32
 800de5a:	f040 8140 	bne.w	800e0de <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de64:	689b      	ldr	r3, [r3, #8]
 800de66:	6839      	ldr	r1, [r7, #0]
 800de68:	6878      	ldr	r0, [r7, #4]
 800de6a:	4798      	blx	r3
 800de6c:	4603      	mov	r3, r0
 800de6e:	73fb      	strb	r3, [r7, #15]
      break;
 800de70:	e13a      	b.n	800e0e8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800de72:	683b      	ldr	r3, [r7, #0]
 800de74:	785b      	ldrb	r3, [r3, #1]
 800de76:	2b03      	cmp	r3, #3
 800de78:	d007      	beq.n	800de8a <USBD_StdEPReq+0x5c>
 800de7a:	2b03      	cmp	r3, #3
 800de7c:	f300 8129 	bgt.w	800e0d2 <USBD_StdEPReq+0x2a4>
 800de80:	2b00      	cmp	r3, #0
 800de82:	d07f      	beq.n	800df84 <USBD_StdEPReq+0x156>
 800de84:	2b01      	cmp	r3, #1
 800de86:	d03c      	beq.n	800df02 <USBD_StdEPReq+0xd4>
 800de88:	e123      	b.n	800e0d2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de90:	b2db      	uxtb	r3, r3
 800de92:	2b02      	cmp	r3, #2
 800de94:	d002      	beq.n	800de9c <USBD_StdEPReq+0x6e>
 800de96:	2b03      	cmp	r3, #3
 800de98:	d016      	beq.n	800dec8 <USBD_StdEPReq+0x9a>
 800de9a:	e02c      	b.n	800def6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800de9c:	7bbb      	ldrb	r3, [r7, #14]
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d00d      	beq.n	800debe <USBD_StdEPReq+0x90>
 800dea2:	7bbb      	ldrb	r3, [r7, #14]
 800dea4:	2b80      	cmp	r3, #128	; 0x80
 800dea6:	d00a      	beq.n	800debe <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dea8:	7bbb      	ldrb	r3, [r7, #14]
 800deaa:	4619      	mov	r1, r3
 800deac:	6878      	ldr	r0, [r7, #4]
 800deae:	f001 f971 	bl	800f194 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800deb2:	2180      	movs	r1, #128	; 0x80
 800deb4:	6878      	ldr	r0, [r7, #4]
 800deb6:	f001 f96d 	bl	800f194 <USBD_LL_StallEP>
 800deba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800debc:	e020      	b.n	800df00 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800debe:	6839      	ldr	r1, [r7, #0]
 800dec0:	6878      	ldr	r0, [r7, #4]
 800dec2:	f000 fc6f 	bl	800e7a4 <USBD_CtlError>
              break;
 800dec6:	e01b      	b.n	800df00 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dec8:	683b      	ldr	r3, [r7, #0]
 800deca:	885b      	ldrh	r3, [r3, #2]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d10e      	bne.n	800deee <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ded0:	7bbb      	ldrb	r3, [r7, #14]
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d00b      	beq.n	800deee <USBD_StdEPReq+0xc0>
 800ded6:	7bbb      	ldrb	r3, [r7, #14]
 800ded8:	2b80      	cmp	r3, #128	; 0x80
 800deda:	d008      	beq.n	800deee <USBD_StdEPReq+0xc0>
 800dedc:	683b      	ldr	r3, [r7, #0]
 800dede:	88db      	ldrh	r3, [r3, #6]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d104      	bne.n	800deee <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800dee4:	7bbb      	ldrb	r3, [r7, #14]
 800dee6:	4619      	mov	r1, r3
 800dee8:	6878      	ldr	r0, [r7, #4]
 800deea:	f001 f953 	bl	800f194 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800deee:	6878      	ldr	r0, [r7, #4]
 800def0:	f000 fd23 	bl	800e93a <USBD_CtlSendStatus>

              break;
 800def4:	e004      	b.n	800df00 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800def6:	6839      	ldr	r1, [r7, #0]
 800def8:	6878      	ldr	r0, [r7, #4]
 800defa:	f000 fc53 	bl	800e7a4 <USBD_CtlError>
              break;
 800defe:	bf00      	nop
          }
          break;
 800df00:	e0ec      	b.n	800e0dc <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800df08:	b2db      	uxtb	r3, r3
 800df0a:	2b02      	cmp	r3, #2
 800df0c:	d002      	beq.n	800df14 <USBD_StdEPReq+0xe6>
 800df0e:	2b03      	cmp	r3, #3
 800df10:	d016      	beq.n	800df40 <USBD_StdEPReq+0x112>
 800df12:	e030      	b.n	800df76 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800df14:	7bbb      	ldrb	r3, [r7, #14]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d00d      	beq.n	800df36 <USBD_StdEPReq+0x108>
 800df1a:	7bbb      	ldrb	r3, [r7, #14]
 800df1c:	2b80      	cmp	r3, #128	; 0x80
 800df1e:	d00a      	beq.n	800df36 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800df20:	7bbb      	ldrb	r3, [r7, #14]
 800df22:	4619      	mov	r1, r3
 800df24:	6878      	ldr	r0, [r7, #4]
 800df26:	f001 f935 	bl	800f194 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800df2a:	2180      	movs	r1, #128	; 0x80
 800df2c:	6878      	ldr	r0, [r7, #4]
 800df2e:	f001 f931 	bl	800f194 <USBD_LL_StallEP>
 800df32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800df34:	e025      	b.n	800df82 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800df36:	6839      	ldr	r1, [r7, #0]
 800df38:	6878      	ldr	r0, [r7, #4]
 800df3a:	f000 fc33 	bl	800e7a4 <USBD_CtlError>
              break;
 800df3e:	e020      	b.n	800df82 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800df40:	683b      	ldr	r3, [r7, #0]
 800df42:	885b      	ldrh	r3, [r3, #2]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d11b      	bne.n	800df80 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800df48:	7bbb      	ldrb	r3, [r7, #14]
 800df4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d004      	beq.n	800df5c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800df52:	7bbb      	ldrb	r3, [r7, #14]
 800df54:	4619      	mov	r1, r3
 800df56:	6878      	ldr	r0, [r7, #4]
 800df58:	f001 f952 	bl	800f200 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800df5c:	6878      	ldr	r0, [r7, #4]
 800df5e:	f000 fcec 	bl	800e93a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800df68:	689b      	ldr	r3, [r3, #8]
 800df6a:	6839      	ldr	r1, [r7, #0]
 800df6c:	6878      	ldr	r0, [r7, #4]
 800df6e:	4798      	blx	r3
 800df70:	4603      	mov	r3, r0
 800df72:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800df74:	e004      	b.n	800df80 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800df76:	6839      	ldr	r1, [r7, #0]
 800df78:	6878      	ldr	r0, [r7, #4]
 800df7a:	f000 fc13 	bl	800e7a4 <USBD_CtlError>
              break;
 800df7e:	e000      	b.n	800df82 <USBD_StdEPReq+0x154>
              break;
 800df80:	bf00      	nop
          }
          break;
 800df82:	e0ab      	b.n	800e0dc <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800df8a:	b2db      	uxtb	r3, r3
 800df8c:	2b02      	cmp	r3, #2
 800df8e:	d002      	beq.n	800df96 <USBD_StdEPReq+0x168>
 800df90:	2b03      	cmp	r3, #3
 800df92:	d032      	beq.n	800dffa <USBD_StdEPReq+0x1cc>
 800df94:	e097      	b.n	800e0c6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800df96:	7bbb      	ldrb	r3, [r7, #14]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d007      	beq.n	800dfac <USBD_StdEPReq+0x17e>
 800df9c:	7bbb      	ldrb	r3, [r7, #14]
 800df9e:	2b80      	cmp	r3, #128	; 0x80
 800dfa0:	d004      	beq.n	800dfac <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800dfa2:	6839      	ldr	r1, [r7, #0]
 800dfa4:	6878      	ldr	r0, [r7, #4]
 800dfa6:	f000 fbfd 	bl	800e7a4 <USBD_CtlError>
                break;
 800dfaa:	e091      	b.n	800e0d0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dfac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	da0b      	bge.n	800dfcc <USBD_StdEPReq+0x19e>
 800dfb4:	7bbb      	ldrb	r3, [r7, #14]
 800dfb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dfba:	4613      	mov	r3, r2
 800dfbc:	009b      	lsls	r3, r3, #2
 800dfbe:	4413      	add	r3, r2
 800dfc0:	009b      	lsls	r3, r3, #2
 800dfc2:	3310      	adds	r3, #16
 800dfc4:	687a      	ldr	r2, [r7, #4]
 800dfc6:	4413      	add	r3, r2
 800dfc8:	3304      	adds	r3, #4
 800dfca:	e00b      	b.n	800dfe4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dfcc:	7bbb      	ldrb	r3, [r7, #14]
 800dfce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dfd2:	4613      	mov	r3, r2
 800dfd4:	009b      	lsls	r3, r3, #2
 800dfd6:	4413      	add	r3, r2
 800dfd8:	009b      	lsls	r3, r3, #2
 800dfda:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dfde:	687a      	ldr	r2, [r7, #4]
 800dfe0:	4413      	add	r3, r2
 800dfe2:	3304      	adds	r3, #4
 800dfe4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dfe6:	68bb      	ldr	r3, [r7, #8]
 800dfe8:	2200      	movs	r2, #0
 800dfea:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	2202      	movs	r2, #2
 800dff0:	4619      	mov	r1, r3
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f000 fc47 	bl	800e886 <USBD_CtlSendData>
              break;
 800dff8:	e06a      	b.n	800e0d0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dffa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	da11      	bge.n	800e026 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e002:	7bbb      	ldrb	r3, [r7, #14]
 800e004:	f003 020f 	and.w	r2, r3, #15
 800e008:	6879      	ldr	r1, [r7, #4]
 800e00a:	4613      	mov	r3, r2
 800e00c:	009b      	lsls	r3, r3, #2
 800e00e:	4413      	add	r3, r2
 800e010:	009b      	lsls	r3, r3, #2
 800e012:	440b      	add	r3, r1
 800e014:	3324      	adds	r3, #36	; 0x24
 800e016:	881b      	ldrh	r3, [r3, #0]
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d117      	bne.n	800e04c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e01c:	6839      	ldr	r1, [r7, #0]
 800e01e:	6878      	ldr	r0, [r7, #4]
 800e020:	f000 fbc0 	bl	800e7a4 <USBD_CtlError>
                  break;
 800e024:	e054      	b.n	800e0d0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e026:	7bbb      	ldrb	r3, [r7, #14]
 800e028:	f003 020f 	and.w	r2, r3, #15
 800e02c:	6879      	ldr	r1, [r7, #4]
 800e02e:	4613      	mov	r3, r2
 800e030:	009b      	lsls	r3, r3, #2
 800e032:	4413      	add	r3, r2
 800e034:	009b      	lsls	r3, r3, #2
 800e036:	440b      	add	r3, r1
 800e038:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800e03c:	881b      	ldrh	r3, [r3, #0]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d104      	bne.n	800e04c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e042:	6839      	ldr	r1, [r7, #0]
 800e044:	6878      	ldr	r0, [r7, #4]
 800e046:	f000 fbad 	bl	800e7a4 <USBD_CtlError>
                  break;
 800e04a:	e041      	b.n	800e0d0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e04c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e050:	2b00      	cmp	r3, #0
 800e052:	da0b      	bge.n	800e06c <USBD_StdEPReq+0x23e>
 800e054:	7bbb      	ldrb	r3, [r7, #14]
 800e056:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e05a:	4613      	mov	r3, r2
 800e05c:	009b      	lsls	r3, r3, #2
 800e05e:	4413      	add	r3, r2
 800e060:	009b      	lsls	r3, r3, #2
 800e062:	3310      	adds	r3, #16
 800e064:	687a      	ldr	r2, [r7, #4]
 800e066:	4413      	add	r3, r2
 800e068:	3304      	adds	r3, #4
 800e06a:	e00b      	b.n	800e084 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e06c:	7bbb      	ldrb	r3, [r7, #14]
 800e06e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e072:	4613      	mov	r3, r2
 800e074:	009b      	lsls	r3, r3, #2
 800e076:	4413      	add	r3, r2
 800e078:	009b      	lsls	r3, r3, #2
 800e07a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e07e:	687a      	ldr	r2, [r7, #4]
 800e080:	4413      	add	r3, r2
 800e082:	3304      	adds	r3, #4
 800e084:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e086:	7bbb      	ldrb	r3, [r7, #14]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d002      	beq.n	800e092 <USBD_StdEPReq+0x264>
 800e08c:	7bbb      	ldrb	r3, [r7, #14]
 800e08e:	2b80      	cmp	r3, #128	; 0x80
 800e090:	d103      	bne.n	800e09a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800e092:	68bb      	ldr	r3, [r7, #8]
 800e094:	2200      	movs	r2, #0
 800e096:	601a      	str	r2, [r3, #0]
 800e098:	e00e      	b.n	800e0b8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e09a:	7bbb      	ldrb	r3, [r7, #14]
 800e09c:	4619      	mov	r1, r3
 800e09e:	6878      	ldr	r0, [r7, #4]
 800e0a0:	f001 f8e4 	bl	800f26c <USBD_LL_IsStallEP>
 800e0a4:	4603      	mov	r3, r0
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d003      	beq.n	800e0b2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800e0aa:	68bb      	ldr	r3, [r7, #8]
 800e0ac:	2201      	movs	r2, #1
 800e0ae:	601a      	str	r2, [r3, #0]
 800e0b0:	e002      	b.n	800e0b8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800e0b2:	68bb      	ldr	r3, [r7, #8]
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e0b8:	68bb      	ldr	r3, [r7, #8]
 800e0ba:	2202      	movs	r2, #2
 800e0bc:	4619      	mov	r1, r3
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	f000 fbe1 	bl	800e886 <USBD_CtlSendData>
              break;
 800e0c4:	e004      	b.n	800e0d0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800e0c6:	6839      	ldr	r1, [r7, #0]
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f000 fb6b 	bl	800e7a4 <USBD_CtlError>
              break;
 800e0ce:	bf00      	nop
          }
          break;
 800e0d0:	e004      	b.n	800e0dc <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800e0d2:	6839      	ldr	r1, [r7, #0]
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f000 fb65 	bl	800e7a4 <USBD_CtlError>
          break;
 800e0da:	bf00      	nop
      }
      break;
 800e0dc:	e004      	b.n	800e0e8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800e0de:	6839      	ldr	r1, [r7, #0]
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f000 fb5f 	bl	800e7a4 <USBD_CtlError>
      break;
 800e0e6:	bf00      	nop
  }

  return ret;
 800e0e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	3710      	adds	r7, #16
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}
	...

0800e0f4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b084      	sub	sp, #16
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
 800e0fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e0fe:	2300      	movs	r3, #0
 800e100:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e102:	2300      	movs	r3, #0
 800e104:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e106:	2300      	movs	r3, #0
 800e108:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	885b      	ldrh	r3, [r3, #2]
 800e10e:	0a1b      	lsrs	r3, r3, #8
 800e110:	b29b      	uxth	r3, r3
 800e112:	3b01      	subs	r3, #1
 800e114:	2b0e      	cmp	r3, #14
 800e116:	f200 8152 	bhi.w	800e3be <USBD_GetDescriptor+0x2ca>
 800e11a:	a201      	add	r2, pc, #4	; (adr r2, 800e120 <USBD_GetDescriptor+0x2c>)
 800e11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e120:	0800e191 	.word	0x0800e191
 800e124:	0800e1a9 	.word	0x0800e1a9
 800e128:	0800e1e9 	.word	0x0800e1e9
 800e12c:	0800e3bf 	.word	0x0800e3bf
 800e130:	0800e3bf 	.word	0x0800e3bf
 800e134:	0800e35f 	.word	0x0800e35f
 800e138:	0800e38b 	.word	0x0800e38b
 800e13c:	0800e3bf 	.word	0x0800e3bf
 800e140:	0800e3bf 	.word	0x0800e3bf
 800e144:	0800e3bf 	.word	0x0800e3bf
 800e148:	0800e3bf 	.word	0x0800e3bf
 800e14c:	0800e3bf 	.word	0x0800e3bf
 800e150:	0800e3bf 	.word	0x0800e3bf
 800e154:	0800e3bf 	.word	0x0800e3bf
 800e158:	0800e15d 	.word	0x0800e15d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e162:	69db      	ldr	r3, [r3, #28]
 800e164:	2b00      	cmp	r3, #0
 800e166:	d00b      	beq.n	800e180 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e16e:	69db      	ldr	r3, [r3, #28]
 800e170:	687a      	ldr	r2, [r7, #4]
 800e172:	7c12      	ldrb	r2, [r2, #16]
 800e174:	f107 0108 	add.w	r1, r7, #8
 800e178:	4610      	mov	r0, r2
 800e17a:	4798      	blx	r3
 800e17c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e17e:	e126      	b.n	800e3ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e180:	6839      	ldr	r1, [r7, #0]
 800e182:	6878      	ldr	r0, [r7, #4]
 800e184:	f000 fb0e 	bl	800e7a4 <USBD_CtlError>
        err++;
 800e188:	7afb      	ldrb	r3, [r7, #11]
 800e18a:	3301      	adds	r3, #1
 800e18c:	72fb      	strb	r3, [r7, #11]
      break;
 800e18e:	e11e      	b.n	800e3ce <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	687a      	ldr	r2, [r7, #4]
 800e19a:	7c12      	ldrb	r2, [r2, #16]
 800e19c:	f107 0108 	add.w	r1, r7, #8
 800e1a0:	4610      	mov	r0, r2
 800e1a2:	4798      	blx	r3
 800e1a4:	60f8      	str	r0, [r7, #12]
      break;
 800e1a6:	e112      	b.n	800e3ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	7c1b      	ldrb	r3, [r3, #16]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d10d      	bne.n	800e1cc <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e1b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1b8:	f107 0208 	add.w	r2, r7, #8
 800e1bc:	4610      	mov	r0, r2
 800e1be:	4798      	blx	r3
 800e1c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	3301      	adds	r3, #1
 800e1c6:	2202      	movs	r2, #2
 800e1c8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e1ca:	e100      	b.n	800e3ce <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1d4:	f107 0208 	add.w	r2, r7, #8
 800e1d8:	4610      	mov	r0, r2
 800e1da:	4798      	blx	r3
 800e1dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	3301      	adds	r3, #1
 800e1e2:	2202      	movs	r2, #2
 800e1e4:	701a      	strb	r2, [r3, #0]
      break;
 800e1e6:	e0f2      	b.n	800e3ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e1e8:	683b      	ldr	r3, [r7, #0]
 800e1ea:	885b      	ldrh	r3, [r3, #2]
 800e1ec:	b2db      	uxtb	r3, r3
 800e1ee:	2b05      	cmp	r3, #5
 800e1f0:	f200 80ac 	bhi.w	800e34c <USBD_GetDescriptor+0x258>
 800e1f4:	a201      	add	r2, pc, #4	; (adr r2, 800e1fc <USBD_GetDescriptor+0x108>)
 800e1f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1fa:	bf00      	nop
 800e1fc:	0800e215 	.word	0x0800e215
 800e200:	0800e249 	.word	0x0800e249
 800e204:	0800e27d 	.word	0x0800e27d
 800e208:	0800e2b1 	.word	0x0800e2b1
 800e20c:	0800e2e5 	.word	0x0800e2e5
 800e210:	0800e319 	.word	0x0800e319
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e21a:	685b      	ldr	r3, [r3, #4]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d00b      	beq.n	800e238 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e226:	685b      	ldr	r3, [r3, #4]
 800e228:	687a      	ldr	r2, [r7, #4]
 800e22a:	7c12      	ldrb	r2, [r2, #16]
 800e22c:	f107 0108 	add.w	r1, r7, #8
 800e230:	4610      	mov	r0, r2
 800e232:	4798      	blx	r3
 800e234:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e236:	e091      	b.n	800e35c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e238:	6839      	ldr	r1, [r7, #0]
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f000 fab2 	bl	800e7a4 <USBD_CtlError>
            err++;
 800e240:	7afb      	ldrb	r3, [r7, #11]
 800e242:	3301      	adds	r3, #1
 800e244:	72fb      	strb	r3, [r7, #11]
          break;
 800e246:	e089      	b.n	800e35c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e24e:	689b      	ldr	r3, [r3, #8]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d00b      	beq.n	800e26c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e25a:	689b      	ldr	r3, [r3, #8]
 800e25c:	687a      	ldr	r2, [r7, #4]
 800e25e:	7c12      	ldrb	r2, [r2, #16]
 800e260:	f107 0108 	add.w	r1, r7, #8
 800e264:	4610      	mov	r0, r2
 800e266:	4798      	blx	r3
 800e268:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e26a:	e077      	b.n	800e35c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e26c:	6839      	ldr	r1, [r7, #0]
 800e26e:	6878      	ldr	r0, [r7, #4]
 800e270:	f000 fa98 	bl	800e7a4 <USBD_CtlError>
            err++;
 800e274:	7afb      	ldrb	r3, [r7, #11]
 800e276:	3301      	adds	r3, #1
 800e278:	72fb      	strb	r3, [r7, #11]
          break;
 800e27a:	e06f      	b.n	800e35c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e282:	68db      	ldr	r3, [r3, #12]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d00b      	beq.n	800e2a0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e28e:	68db      	ldr	r3, [r3, #12]
 800e290:	687a      	ldr	r2, [r7, #4]
 800e292:	7c12      	ldrb	r2, [r2, #16]
 800e294:	f107 0108 	add.w	r1, r7, #8
 800e298:	4610      	mov	r0, r2
 800e29a:	4798      	blx	r3
 800e29c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e29e:	e05d      	b.n	800e35c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e2a0:	6839      	ldr	r1, [r7, #0]
 800e2a2:	6878      	ldr	r0, [r7, #4]
 800e2a4:	f000 fa7e 	bl	800e7a4 <USBD_CtlError>
            err++;
 800e2a8:	7afb      	ldrb	r3, [r7, #11]
 800e2aa:	3301      	adds	r3, #1
 800e2ac:	72fb      	strb	r3, [r7, #11]
          break;
 800e2ae:	e055      	b.n	800e35c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e2b6:	691b      	ldr	r3, [r3, #16]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d00b      	beq.n	800e2d4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e2c2:	691b      	ldr	r3, [r3, #16]
 800e2c4:	687a      	ldr	r2, [r7, #4]
 800e2c6:	7c12      	ldrb	r2, [r2, #16]
 800e2c8:	f107 0108 	add.w	r1, r7, #8
 800e2cc:	4610      	mov	r0, r2
 800e2ce:	4798      	blx	r3
 800e2d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e2d2:	e043      	b.n	800e35c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e2d4:	6839      	ldr	r1, [r7, #0]
 800e2d6:	6878      	ldr	r0, [r7, #4]
 800e2d8:	f000 fa64 	bl	800e7a4 <USBD_CtlError>
            err++;
 800e2dc:	7afb      	ldrb	r3, [r7, #11]
 800e2de:	3301      	adds	r3, #1
 800e2e0:	72fb      	strb	r3, [r7, #11]
          break;
 800e2e2:	e03b      	b.n	800e35c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e2ea:	695b      	ldr	r3, [r3, #20]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d00b      	beq.n	800e308 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e2f6:	695b      	ldr	r3, [r3, #20]
 800e2f8:	687a      	ldr	r2, [r7, #4]
 800e2fa:	7c12      	ldrb	r2, [r2, #16]
 800e2fc:	f107 0108 	add.w	r1, r7, #8
 800e300:	4610      	mov	r0, r2
 800e302:	4798      	blx	r3
 800e304:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e306:	e029      	b.n	800e35c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e308:	6839      	ldr	r1, [r7, #0]
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f000 fa4a 	bl	800e7a4 <USBD_CtlError>
            err++;
 800e310:	7afb      	ldrb	r3, [r7, #11]
 800e312:	3301      	adds	r3, #1
 800e314:	72fb      	strb	r3, [r7, #11]
          break;
 800e316:	e021      	b.n	800e35c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e31e:	699b      	ldr	r3, [r3, #24]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d00b      	beq.n	800e33c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e32a:	699b      	ldr	r3, [r3, #24]
 800e32c:	687a      	ldr	r2, [r7, #4]
 800e32e:	7c12      	ldrb	r2, [r2, #16]
 800e330:	f107 0108 	add.w	r1, r7, #8
 800e334:	4610      	mov	r0, r2
 800e336:	4798      	blx	r3
 800e338:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e33a:	e00f      	b.n	800e35c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e33c:	6839      	ldr	r1, [r7, #0]
 800e33e:	6878      	ldr	r0, [r7, #4]
 800e340:	f000 fa30 	bl	800e7a4 <USBD_CtlError>
            err++;
 800e344:	7afb      	ldrb	r3, [r7, #11]
 800e346:	3301      	adds	r3, #1
 800e348:	72fb      	strb	r3, [r7, #11]
          break;
 800e34a:	e007      	b.n	800e35c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e34c:	6839      	ldr	r1, [r7, #0]
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f000 fa28 	bl	800e7a4 <USBD_CtlError>
          err++;
 800e354:	7afb      	ldrb	r3, [r7, #11]
 800e356:	3301      	adds	r3, #1
 800e358:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800e35a:	bf00      	nop
      }
      break;
 800e35c:	e037      	b.n	800e3ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	7c1b      	ldrb	r3, [r3, #16]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d109      	bne.n	800e37a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e36c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e36e:	f107 0208 	add.w	r2, r7, #8
 800e372:	4610      	mov	r0, r2
 800e374:	4798      	blx	r3
 800e376:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e378:	e029      	b.n	800e3ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e37a:	6839      	ldr	r1, [r7, #0]
 800e37c:	6878      	ldr	r0, [r7, #4]
 800e37e:	f000 fa11 	bl	800e7a4 <USBD_CtlError>
        err++;
 800e382:	7afb      	ldrb	r3, [r7, #11]
 800e384:	3301      	adds	r3, #1
 800e386:	72fb      	strb	r3, [r7, #11]
      break;
 800e388:	e021      	b.n	800e3ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	7c1b      	ldrb	r3, [r3, #16]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d10d      	bne.n	800e3ae <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e39a:	f107 0208 	add.w	r2, r7, #8
 800e39e:	4610      	mov	r0, r2
 800e3a0:	4798      	blx	r3
 800e3a2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	3301      	adds	r3, #1
 800e3a8:	2207      	movs	r2, #7
 800e3aa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e3ac:	e00f      	b.n	800e3ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e3ae:	6839      	ldr	r1, [r7, #0]
 800e3b0:	6878      	ldr	r0, [r7, #4]
 800e3b2:	f000 f9f7 	bl	800e7a4 <USBD_CtlError>
        err++;
 800e3b6:	7afb      	ldrb	r3, [r7, #11]
 800e3b8:	3301      	adds	r3, #1
 800e3ba:	72fb      	strb	r3, [r7, #11]
      break;
 800e3bc:	e007      	b.n	800e3ce <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e3be:	6839      	ldr	r1, [r7, #0]
 800e3c0:	6878      	ldr	r0, [r7, #4]
 800e3c2:	f000 f9ef 	bl	800e7a4 <USBD_CtlError>
      err++;
 800e3c6:	7afb      	ldrb	r3, [r7, #11]
 800e3c8:	3301      	adds	r3, #1
 800e3ca:	72fb      	strb	r3, [r7, #11]
      break;
 800e3cc:	bf00      	nop
  }

  if (err != 0U)
 800e3ce:	7afb      	ldrb	r3, [r7, #11]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d11e      	bne.n	800e412 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e3d4:	683b      	ldr	r3, [r7, #0]
 800e3d6:	88db      	ldrh	r3, [r3, #6]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d016      	beq.n	800e40a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e3dc:	893b      	ldrh	r3, [r7, #8]
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d00e      	beq.n	800e400 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e3e2:	683b      	ldr	r3, [r7, #0]
 800e3e4:	88da      	ldrh	r2, [r3, #6]
 800e3e6:	893b      	ldrh	r3, [r7, #8]
 800e3e8:	4293      	cmp	r3, r2
 800e3ea:	bf28      	it	cs
 800e3ec:	4613      	movcs	r3, r2
 800e3ee:	b29b      	uxth	r3, r3
 800e3f0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e3f2:	893b      	ldrh	r3, [r7, #8]
 800e3f4:	461a      	mov	r2, r3
 800e3f6:	68f9      	ldr	r1, [r7, #12]
 800e3f8:	6878      	ldr	r0, [r7, #4]
 800e3fa:	f000 fa44 	bl	800e886 <USBD_CtlSendData>
 800e3fe:	e009      	b.n	800e414 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e400:	6839      	ldr	r1, [r7, #0]
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f000 f9ce 	bl	800e7a4 <USBD_CtlError>
 800e408:	e004      	b.n	800e414 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e40a:	6878      	ldr	r0, [r7, #4]
 800e40c:	f000 fa95 	bl	800e93a <USBD_CtlSendStatus>
 800e410:	e000      	b.n	800e414 <USBD_GetDescriptor+0x320>
    return;
 800e412:	bf00      	nop
  }
}
 800e414:	3710      	adds	r7, #16
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}
 800e41a:	bf00      	nop

0800e41c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b084      	sub	sp, #16
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
 800e424:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	889b      	ldrh	r3, [r3, #4]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d131      	bne.n	800e492 <USBD_SetAddress+0x76>
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	88db      	ldrh	r3, [r3, #6]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d12d      	bne.n	800e492 <USBD_SetAddress+0x76>
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	885b      	ldrh	r3, [r3, #2]
 800e43a:	2b7f      	cmp	r3, #127	; 0x7f
 800e43c:	d829      	bhi.n	800e492 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	885b      	ldrh	r3, [r3, #2]
 800e442:	b2db      	uxtb	r3, r3
 800e444:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e448:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e450:	b2db      	uxtb	r3, r3
 800e452:	2b03      	cmp	r3, #3
 800e454:	d104      	bne.n	800e460 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e456:	6839      	ldr	r1, [r7, #0]
 800e458:	6878      	ldr	r0, [r7, #4]
 800e45a:	f000 f9a3 	bl	800e7a4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e45e:	e01d      	b.n	800e49c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	7bfa      	ldrb	r2, [r7, #15]
 800e464:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e468:	7bfb      	ldrb	r3, [r7, #15]
 800e46a:	4619      	mov	r1, r3
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f000 ff2b 	bl	800f2c8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e472:	6878      	ldr	r0, [r7, #4]
 800e474:	f000 fa61 	bl	800e93a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e478:	7bfb      	ldrb	r3, [r7, #15]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d004      	beq.n	800e488 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2202      	movs	r2, #2
 800e482:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e486:	e009      	b.n	800e49c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	2201      	movs	r2, #1
 800e48c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e490:	e004      	b.n	800e49c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e492:	6839      	ldr	r1, [r7, #0]
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f000 f985 	bl	800e7a4 <USBD_CtlError>
  }
}
 800e49a:	bf00      	nop
 800e49c:	bf00      	nop
 800e49e:	3710      	adds	r7, #16
 800e4a0:	46bd      	mov	sp, r7
 800e4a2:	bd80      	pop	{r7, pc}

0800e4a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b084      	sub	sp, #16
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	6078      	str	r0, [r7, #4]
 800e4ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e4b2:	683b      	ldr	r3, [r7, #0]
 800e4b4:	885b      	ldrh	r3, [r3, #2]
 800e4b6:	b2da      	uxtb	r2, r3
 800e4b8:	4b4c      	ldr	r3, [pc, #304]	; (800e5ec <USBD_SetConfig+0x148>)
 800e4ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e4bc:	4b4b      	ldr	r3, [pc, #300]	; (800e5ec <USBD_SetConfig+0x148>)
 800e4be:	781b      	ldrb	r3, [r3, #0]
 800e4c0:	2b01      	cmp	r3, #1
 800e4c2:	d905      	bls.n	800e4d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e4c4:	6839      	ldr	r1, [r7, #0]
 800e4c6:	6878      	ldr	r0, [r7, #4]
 800e4c8:	f000 f96c 	bl	800e7a4 <USBD_CtlError>
    return USBD_FAIL;
 800e4cc:	2303      	movs	r3, #3
 800e4ce:	e088      	b.n	800e5e2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e4d6:	b2db      	uxtb	r3, r3
 800e4d8:	2b02      	cmp	r3, #2
 800e4da:	d002      	beq.n	800e4e2 <USBD_SetConfig+0x3e>
 800e4dc:	2b03      	cmp	r3, #3
 800e4de:	d025      	beq.n	800e52c <USBD_SetConfig+0x88>
 800e4e0:	e071      	b.n	800e5c6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e4e2:	4b42      	ldr	r3, [pc, #264]	; (800e5ec <USBD_SetConfig+0x148>)
 800e4e4:	781b      	ldrb	r3, [r3, #0]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d01c      	beq.n	800e524 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e4ea:	4b40      	ldr	r3, [pc, #256]	; (800e5ec <USBD_SetConfig+0x148>)
 800e4ec:	781b      	ldrb	r3, [r3, #0]
 800e4ee:	461a      	mov	r2, r3
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e4f4:	4b3d      	ldr	r3, [pc, #244]	; (800e5ec <USBD_SetConfig+0x148>)
 800e4f6:	781b      	ldrb	r3, [r3, #0]
 800e4f8:	4619      	mov	r1, r3
 800e4fa:	6878      	ldr	r0, [r7, #4]
 800e4fc:	f7ff f992 	bl	800d824 <USBD_SetClassConfig>
 800e500:	4603      	mov	r3, r0
 800e502:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e504:	7bfb      	ldrb	r3, [r7, #15]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d004      	beq.n	800e514 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e50a:	6839      	ldr	r1, [r7, #0]
 800e50c:	6878      	ldr	r0, [r7, #4]
 800e50e:	f000 f949 	bl	800e7a4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e512:	e065      	b.n	800e5e0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e514:	6878      	ldr	r0, [r7, #4]
 800e516:	f000 fa10 	bl	800e93a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	2203      	movs	r2, #3
 800e51e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e522:	e05d      	b.n	800e5e0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e524:	6878      	ldr	r0, [r7, #4]
 800e526:	f000 fa08 	bl	800e93a <USBD_CtlSendStatus>
      break;
 800e52a:	e059      	b.n	800e5e0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e52c:	4b2f      	ldr	r3, [pc, #188]	; (800e5ec <USBD_SetConfig+0x148>)
 800e52e:	781b      	ldrb	r3, [r3, #0]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d112      	bne.n	800e55a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2202      	movs	r2, #2
 800e538:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e53c:	4b2b      	ldr	r3, [pc, #172]	; (800e5ec <USBD_SetConfig+0x148>)
 800e53e:	781b      	ldrb	r3, [r3, #0]
 800e540:	461a      	mov	r2, r3
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e546:	4b29      	ldr	r3, [pc, #164]	; (800e5ec <USBD_SetConfig+0x148>)
 800e548:	781b      	ldrb	r3, [r3, #0]
 800e54a:	4619      	mov	r1, r3
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f7ff f985 	bl	800d85c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e552:	6878      	ldr	r0, [r7, #4]
 800e554:	f000 f9f1 	bl	800e93a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e558:	e042      	b.n	800e5e0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e55a:	4b24      	ldr	r3, [pc, #144]	; (800e5ec <USBD_SetConfig+0x148>)
 800e55c:	781b      	ldrb	r3, [r3, #0]
 800e55e:	461a      	mov	r2, r3
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	685b      	ldr	r3, [r3, #4]
 800e564:	429a      	cmp	r2, r3
 800e566:	d02a      	beq.n	800e5be <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	685b      	ldr	r3, [r3, #4]
 800e56c:	b2db      	uxtb	r3, r3
 800e56e:	4619      	mov	r1, r3
 800e570:	6878      	ldr	r0, [r7, #4]
 800e572:	f7ff f973 	bl	800d85c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e576:	4b1d      	ldr	r3, [pc, #116]	; (800e5ec <USBD_SetConfig+0x148>)
 800e578:	781b      	ldrb	r3, [r3, #0]
 800e57a:	461a      	mov	r2, r3
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e580:	4b1a      	ldr	r3, [pc, #104]	; (800e5ec <USBD_SetConfig+0x148>)
 800e582:	781b      	ldrb	r3, [r3, #0]
 800e584:	4619      	mov	r1, r3
 800e586:	6878      	ldr	r0, [r7, #4]
 800e588:	f7ff f94c 	bl	800d824 <USBD_SetClassConfig>
 800e58c:	4603      	mov	r3, r0
 800e58e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e590:	7bfb      	ldrb	r3, [r7, #15]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d00f      	beq.n	800e5b6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e596:	6839      	ldr	r1, [r7, #0]
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f000 f903 	bl	800e7a4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	685b      	ldr	r3, [r3, #4]
 800e5a2:	b2db      	uxtb	r3, r3
 800e5a4:	4619      	mov	r1, r3
 800e5a6:	6878      	ldr	r0, [r7, #4]
 800e5a8:	f7ff f958 	bl	800d85c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	2202      	movs	r2, #2
 800e5b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e5b4:	e014      	b.n	800e5e0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e5b6:	6878      	ldr	r0, [r7, #4]
 800e5b8:	f000 f9bf 	bl	800e93a <USBD_CtlSendStatus>
      break;
 800e5bc:	e010      	b.n	800e5e0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e5be:	6878      	ldr	r0, [r7, #4]
 800e5c0:	f000 f9bb 	bl	800e93a <USBD_CtlSendStatus>
      break;
 800e5c4:	e00c      	b.n	800e5e0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e5c6:	6839      	ldr	r1, [r7, #0]
 800e5c8:	6878      	ldr	r0, [r7, #4]
 800e5ca:	f000 f8eb 	bl	800e7a4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e5ce:	4b07      	ldr	r3, [pc, #28]	; (800e5ec <USBD_SetConfig+0x148>)
 800e5d0:	781b      	ldrb	r3, [r3, #0]
 800e5d2:	4619      	mov	r1, r3
 800e5d4:	6878      	ldr	r0, [r7, #4]
 800e5d6:	f7ff f941 	bl	800d85c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e5da:	2303      	movs	r3, #3
 800e5dc:	73fb      	strb	r3, [r7, #15]
      break;
 800e5de:	bf00      	nop
  }

  return ret;
 800e5e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3710      	adds	r7, #16
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}
 800e5ea:	bf00      	nop
 800e5ec:	2000053c 	.word	0x2000053c

0800e5f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b082      	sub	sp, #8
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
 800e5f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	88db      	ldrh	r3, [r3, #6]
 800e5fe:	2b01      	cmp	r3, #1
 800e600:	d004      	beq.n	800e60c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e602:	6839      	ldr	r1, [r7, #0]
 800e604:	6878      	ldr	r0, [r7, #4]
 800e606:	f000 f8cd 	bl	800e7a4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e60a:	e023      	b.n	800e654 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e612:	b2db      	uxtb	r3, r3
 800e614:	2b02      	cmp	r3, #2
 800e616:	dc02      	bgt.n	800e61e <USBD_GetConfig+0x2e>
 800e618:	2b00      	cmp	r3, #0
 800e61a:	dc03      	bgt.n	800e624 <USBD_GetConfig+0x34>
 800e61c:	e015      	b.n	800e64a <USBD_GetConfig+0x5a>
 800e61e:	2b03      	cmp	r3, #3
 800e620:	d00b      	beq.n	800e63a <USBD_GetConfig+0x4a>
 800e622:	e012      	b.n	800e64a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2200      	movs	r2, #0
 800e628:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	3308      	adds	r3, #8
 800e62e:	2201      	movs	r2, #1
 800e630:	4619      	mov	r1, r3
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f000 f927 	bl	800e886 <USBD_CtlSendData>
        break;
 800e638:	e00c      	b.n	800e654 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	3304      	adds	r3, #4
 800e63e:	2201      	movs	r2, #1
 800e640:	4619      	mov	r1, r3
 800e642:	6878      	ldr	r0, [r7, #4]
 800e644:	f000 f91f 	bl	800e886 <USBD_CtlSendData>
        break;
 800e648:	e004      	b.n	800e654 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e64a:	6839      	ldr	r1, [r7, #0]
 800e64c:	6878      	ldr	r0, [r7, #4]
 800e64e:	f000 f8a9 	bl	800e7a4 <USBD_CtlError>
        break;
 800e652:	bf00      	nop
}
 800e654:	bf00      	nop
 800e656:	3708      	adds	r7, #8
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b082      	sub	sp, #8
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e66c:	b2db      	uxtb	r3, r3
 800e66e:	3b01      	subs	r3, #1
 800e670:	2b02      	cmp	r3, #2
 800e672:	d81e      	bhi.n	800e6b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e674:	683b      	ldr	r3, [r7, #0]
 800e676:	88db      	ldrh	r3, [r3, #6]
 800e678:	2b02      	cmp	r3, #2
 800e67a:	d004      	beq.n	800e686 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e67c:	6839      	ldr	r1, [r7, #0]
 800e67e:	6878      	ldr	r0, [r7, #4]
 800e680:	f000 f890 	bl	800e7a4 <USBD_CtlError>
        break;
 800e684:	e01a      	b.n	800e6bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	2201      	movs	r2, #1
 800e68a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e692:	2b00      	cmp	r3, #0
 800e694:	d005      	beq.n	800e6a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	68db      	ldr	r3, [r3, #12]
 800e69a:	f043 0202 	orr.w	r2, r3, #2
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	330c      	adds	r3, #12
 800e6a6:	2202      	movs	r2, #2
 800e6a8:	4619      	mov	r1, r3
 800e6aa:	6878      	ldr	r0, [r7, #4]
 800e6ac:	f000 f8eb 	bl	800e886 <USBD_CtlSendData>
      break;
 800e6b0:	e004      	b.n	800e6bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e6b2:	6839      	ldr	r1, [r7, #0]
 800e6b4:	6878      	ldr	r0, [r7, #4]
 800e6b6:	f000 f875 	bl	800e7a4 <USBD_CtlError>
      break;
 800e6ba:	bf00      	nop
  }
}
 800e6bc:	bf00      	nop
 800e6be:	3708      	adds	r7, #8
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	bd80      	pop	{r7, pc}

0800e6c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b082      	sub	sp, #8
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
 800e6cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	885b      	ldrh	r3, [r3, #2]
 800e6d2:	2b01      	cmp	r3, #1
 800e6d4:	d106      	bne.n	800e6e4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2201      	movs	r2, #1
 800e6da:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e6de:	6878      	ldr	r0, [r7, #4]
 800e6e0:	f000 f92b 	bl	800e93a <USBD_CtlSendStatus>
  }
}
 800e6e4:	bf00      	nop
 800e6e6:	3708      	adds	r7, #8
 800e6e8:	46bd      	mov	sp, r7
 800e6ea:	bd80      	pop	{r7, pc}

0800e6ec <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b082      	sub	sp, #8
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
 800e6f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6fc:	b2db      	uxtb	r3, r3
 800e6fe:	3b01      	subs	r3, #1
 800e700:	2b02      	cmp	r3, #2
 800e702:	d80b      	bhi.n	800e71c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e704:	683b      	ldr	r3, [r7, #0]
 800e706:	885b      	ldrh	r3, [r3, #2]
 800e708:	2b01      	cmp	r3, #1
 800e70a:	d10c      	bne.n	800e726 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	2200      	movs	r2, #0
 800e710:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	f000 f910 	bl	800e93a <USBD_CtlSendStatus>
      }
      break;
 800e71a:	e004      	b.n	800e726 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e71c:	6839      	ldr	r1, [r7, #0]
 800e71e:	6878      	ldr	r0, [r7, #4]
 800e720:	f000 f840 	bl	800e7a4 <USBD_CtlError>
      break;
 800e724:	e000      	b.n	800e728 <USBD_ClrFeature+0x3c>
      break;
 800e726:	bf00      	nop
  }
}
 800e728:	bf00      	nop
 800e72a:	3708      	adds	r7, #8
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}

0800e730 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b084      	sub	sp, #16
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
 800e738:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	781a      	ldrb	r2, [r3, #0]
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	3301      	adds	r3, #1
 800e74a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	781a      	ldrb	r2, [r3, #0]
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	3301      	adds	r3, #1
 800e758:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e75a:	68f8      	ldr	r0, [r7, #12]
 800e75c:	f7ff fa92 	bl	800dc84 <SWAPBYTE>
 800e760:	4603      	mov	r3, r0
 800e762:	461a      	mov	r2, r3
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	3301      	adds	r3, #1
 800e76c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	3301      	adds	r3, #1
 800e772:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e774:	68f8      	ldr	r0, [r7, #12]
 800e776:	f7ff fa85 	bl	800dc84 <SWAPBYTE>
 800e77a:	4603      	mov	r3, r0
 800e77c:	461a      	mov	r2, r3
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	3301      	adds	r3, #1
 800e786:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	3301      	adds	r3, #1
 800e78c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e78e:	68f8      	ldr	r0, [r7, #12]
 800e790:	f7ff fa78 	bl	800dc84 <SWAPBYTE>
 800e794:	4603      	mov	r3, r0
 800e796:	461a      	mov	r2, r3
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	80da      	strh	r2, [r3, #6]
}
 800e79c:	bf00      	nop
 800e79e:	3710      	adds	r7, #16
 800e7a0:	46bd      	mov	sp, r7
 800e7a2:	bd80      	pop	{r7, pc}

0800e7a4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b082      	sub	sp, #8
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	6078      	str	r0, [r7, #4]
 800e7ac:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e7ae:	2180      	movs	r1, #128	; 0x80
 800e7b0:	6878      	ldr	r0, [r7, #4]
 800e7b2:	f000 fcef 	bl	800f194 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e7b6:	2100      	movs	r1, #0
 800e7b8:	6878      	ldr	r0, [r7, #4]
 800e7ba:	f000 fceb 	bl	800f194 <USBD_LL_StallEP>
}
 800e7be:	bf00      	nop
 800e7c0:	3708      	adds	r7, #8
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}

0800e7c6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e7c6:	b580      	push	{r7, lr}
 800e7c8:	b086      	sub	sp, #24
 800e7ca:	af00      	add	r7, sp, #0
 800e7cc:	60f8      	str	r0, [r7, #12]
 800e7ce:	60b9      	str	r1, [r7, #8]
 800e7d0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d036      	beq.n	800e84a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e7e0:	6938      	ldr	r0, [r7, #16]
 800e7e2:	f000 f836 	bl	800e852 <USBD_GetLen>
 800e7e6:	4603      	mov	r3, r0
 800e7e8:	3301      	adds	r3, #1
 800e7ea:	b29b      	uxth	r3, r3
 800e7ec:	005b      	lsls	r3, r3, #1
 800e7ee:	b29a      	uxth	r2, r3
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e7f4:	7dfb      	ldrb	r3, [r7, #23]
 800e7f6:	68ba      	ldr	r2, [r7, #8]
 800e7f8:	4413      	add	r3, r2
 800e7fa:	687a      	ldr	r2, [r7, #4]
 800e7fc:	7812      	ldrb	r2, [r2, #0]
 800e7fe:	701a      	strb	r2, [r3, #0]
  idx++;
 800e800:	7dfb      	ldrb	r3, [r7, #23]
 800e802:	3301      	adds	r3, #1
 800e804:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e806:	7dfb      	ldrb	r3, [r7, #23]
 800e808:	68ba      	ldr	r2, [r7, #8]
 800e80a:	4413      	add	r3, r2
 800e80c:	2203      	movs	r2, #3
 800e80e:	701a      	strb	r2, [r3, #0]
  idx++;
 800e810:	7dfb      	ldrb	r3, [r7, #23]
 800e812:	3301      	adds	r3, #1
 800e814:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e816:	e013      	b.n	800e840 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e818:	7dfb      	ldrb	r3, [r7, #23]
 800e81a:	68ba      	ldr	r2, [r7, #8]
 800e81c:	4413      	add	r3, r2
 800e81e:	693a      	ldr	r2, [r7, #16]
 800e820:	7812      	ldrb	r2, [r2, #0]
 800e822:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e824:	693b      	ldr	r3, [r7, #16]
 800e826:	3301      	adds	r3, #1
 800e828:	613b      	str	r3, [r7, #16]
    idx++;
 800e82a:	7dfb      	ldrb	r3, [r7, #23]
 800e82c:	3301      	adds	r3, #1
 800e82e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e830:	7dfb      	ldrb	r3, [r7, #23]
 800e832:	68ba      	ldr	r2, [r7, #8]
 800e834:	4413      	add	r3, r2
 800e836:	2200      	movs	r2, #0
 800e838:	701a      	strb	r2, [r3, #0]
    idx++;
 800e83a:	7dfb      	ldrb	r3, [r7, #23]
 800e83c:	3301      	adds	r3, #1
 800e83e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e840:	693b      	ldr	r3, [r7, #16]
 800e842:	781b      	ldrb	r3, [r3, #0]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d1e7      	bne.n	800e818 <USBD_GetString+0x52>
 800e848:	e000      	b.n	800e84c <USBD_GetString+0x86>
    return;
 800e84a:	bf00      	nop
  }
}
 800e84c:	3718      	adds	r7, #24
 800e84e:	46bd      	mov	sp, r7
 800e850:	bd80      	pop	{r7, pc}

0800e852 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e852:	b480      	push	{r7}
 800e854:	b085      	sub	sp, #20
 800e856:	af00      	add	r7, sp, #0
 800e858:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e85a:	2300      	movs	r3, #0
 800e85c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e862:	e005      	b.n	800e870 <USBD_GetLen+0x1e>
  {
    len++;
 800e864:	7bfb      	ldrb	r3, [r7, #15]
 800e866:	3301      	adds	r3, #1
 800e868:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e86a:	68bb      	ldr	r3, [r7, #8]
 800e86c:	3301      	adds	r3, #1
 800e86e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	781b      	ldrb	r3, [r3, #0]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d1f5      	bne.n	800e864 <USBD_GetLen+0x12>
  }

  return len;
 800e878:	7bfb      	ldrb	r3, [r7, #15]
}
 800e87a:	4618      	mov	r0, r3
 800e87c:	3714      	adds	r7, #20
 800e87e:	46bd      	mov	sp, r7
 800e880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e884:	4770      	bx	lr

0800e886 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e886:	b580      	push	{r7, lr}
 800e888:	b084      	sub	sp, #16
 800e88a:	af00      	add	r7, sp, #0
 800e88c:	60f8      	str	r0, [r7, #12]
 800e88e:	60b9      	str	r1, [r7, #8]
 800e890:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	2202      	movs	r2, #2
 800e896:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	687a      	ldr	r2, [r7, #4]
 800e89e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	687a      	ldr	r2, [r7, #4]
 800e8a4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	68ba      	ldr	r2, [r7, #8]
 800e8aa:	2100      	movs	r1, #0
 800e8ac:	68f8      	ldr	r0, [r7, #12]
 800e8ae:	f000 fd41 	bl	800f334 <USBD_LL_Transmit>

  return USBD_OK;
 800e8b2:	2300      	movs	r3, #0
}
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	3710      	adds	r7, #16
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	bd80      	pop	{r7, pc}

0800e8bc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b084      	sub	sp, #16
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	60f8      	str	r0, [r7, #12]
 800e8c4:	60b9      	str	r1, [r7, #8]
 800e8c6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	68ba      	ldr	r2, [r7, #8]
 800e8cc:	2100      	movs	r1, #0
 800e8ce:	68f8      	ldr	r0, [r7, #12]
 800e8d0:	f000 fd30 	bl	800f334 <USBD_LL_Transmit>

  return USBD_OK;
 800e8d4:	2300      	movs	r3, #0
}
 800e8d6:	4618      	mov	r0, r3
 800e8d8:	3710      	adds	r7, #16
 800e8da:	46bd      	mov	sp, r7
 800e8dc:	bd80      	pop	{r7, pc}

0800e8de <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e8de:	b580      	push	{r7, lr}
 800e8e0:	b084      	sub	sp, #16
 800e8e2:	af00      	add	r7, sp, #0
 800e8e4:	60f8      	str	r0, [r7, #12]
 800e8e6:	60b9      	str	r1, [r7, #8]
 800e8e8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	2203      	movs	r2, #3
 800e8ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	687a      	ldr	r2, [r7, #4]
 800e8f6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	687a      	ldr	r2, [r7, #4]
 800e8fe:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	68ba      	ldr	r2, [r7, #8]
 800e906:	2100      	movs	r1, #0
 800e908:	68f8      	ldr	r0, [r7, #12]
 800e90a:	f000 fd4b 	bl	800f3a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e90e:	2300      	movs	r3, #0
}
 800e910:	4618      	mov	r0, r3
 800e912:	3710      	adds	r7, #16
 800e914:	46bd      	mov	sp, r7
 800e916:	bd80      	pop	{r7, pc}

0800e918 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b084      	sub	sp, #16
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	60f8      	str	r0, [r7, #12]
 800e920:	60b9      	str	r1, [r7, #8]
 800e922:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	68ba      	ldr	r2, [r7, #8]
 800e928:	2100      	movs	r1, #0
 800e92a:	68f8      	ldr	r0, [r7, #12]
 800e92c:	f000 fd3a 	bl	800f3a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e930:	2300      	movs	r3, #0
}
 800e932:	4618      	mov	r0, r3
 800e934:	3710      	adds	r7, #16
 800e936:	46bd      	mov	sp, r7
 800e938:	bd80      	pop	{r7, pc}

0800e93a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e93a:	b580      	push	{r7, lr}
 800e93c:	b082      	sub	sp, #8
 800e93e:	af00      	add	r7, sp, #0
 800e940:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	2204      	movs	r2, #4
 800e946:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e94a:	2300      	movs	r3, #0
 800e94c:	2200      	movs	r2, #0
 800e94e:	2100      	movs	r1, #0
 800e950:	6878      	ldr	r0, [r7, #4]
 800e952:	f000 fcef 	bl	800f334 <USBD_LL_Transmit>

  return USBD_OK;
 800e956:	2300      	movs	r3, #0
}
 800e958:	4618      	mov	r0, r3
 800e95a:	3708      	adds	r7, #8
 800e95c:	46bd      	mov	sp, r7
 800e95e:	bd80      	pop	{r7, pc}

0800e960 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e960:	b580      	push	{r7, lr}
 800e962:	b082      	sub	sp, #8
 800e964:	af00      	add	r7, sp, #0
 800e966:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	2205      	movs	r2, #5
 800e96c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e970:	2300      	movs	r3, #0
 800e972:	2200      	movs	r2, #0
 800e974:	2100      	movs	r1, #0
 800e976:	6878      	ldr	r0, [r7, #4]
 800e978:	f000 fd14 	bl	800f3a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e97c:	2300      	movs	r3, #0
}
 800e97e:	4618      	mov	r0, r3
 800e980:	3708      	adds	r7, #8
 800e982:	46bd      	mov	sp, r7
 800e984:	bd80      	pop	{r7, pc}
	...

0800e988 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e988:	b580      	push	{r7, lr}
 800e98a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e98c:	2200      	movs	r2, #0
 800e98e:	4912      	ldr	r1, [pc, #72]	; (800e9d8 <MX_USB_DEVICE_Init+0x50>)
 800e990:	4812      	ldr	r0, [pc, #72]	; (800e9dc <MX_USB_DEVICE_Init+0x54>)
 800e992:	f7fe fed9 	bl	800d748 <USBD_Init>
 800e996:	4603      	mov	r3, r0
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d001      	beq.n	800e9a0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e99c:	f7f4 fcb4 	bl	8003308 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e9a0:	490f      	ldr	r1, [pc, #60]	; (800e9e0 <MX_USB_DEVICE_Init+0x58>)
 800e9a2:	480e      	ldr	r0, [pc, #56]	; (800e9dc <MX_USB_DEVICE_Init+0x54>)
 800e9a4:	f7fe ff00 	bl	800d7a8 <USBD_RegisterClass>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d001      	beq.n	800e9b2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e9ae:	f7f4 fcab 	bl	8003308 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e9b2:	490c      	ldr	r1, [pc, #48]	; (800e9e4 <MX_USB_DEVICE_Init+0x5c>)
 800e9b4:	4809      	ldr	r0, [pc, #36]	; (800e9dc <MX_USB_DEVICE_Init+0x54>)
 800e9b6:	f7fe fe51 	bl	800d65c <USBD_CDC_RegisterInterface>
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d001      	beq.n	800e9c4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e9c0:	f7f4 fca2 	bl	8003308 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e9c4:	4805      	ldr	r0, [pc, #20]	; (800e9dc <MX_USB_DEVICE_Init+0x54>)
 800e9c6:	f7fe ff16 	bl	800d7f6 <USBD_Start>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d001      	beq.n	800e9d4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e9d0:	f7f4 fc9a 	bl	8003308 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e9d4:	bf00      	nop
 800e9d6:	bd80      	pop	{r7, pc}
 800e9d8:	20000130 	.word	0x20000130
 800e9dc:	20000540 	.word	0x20000540
 800e9e0:	20000018 	.word	0x20000018
 800e9e4:	2000011c 	.word	0x2000011c

0800e9e8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	4905      	ldr	r1, [pc, #20]	; (800ea04 <CDC_Init_FS+0x1c>)
 800e9f0:	4805      	ldr	r0, [pc, #20]	; (800ea08 <CDC_Init_FS+0x20>)
 800e9f2:	f7fe fe48 	bl	800d686 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e9f6:	4905      	ldr	r1, [pc, #20]	; (800ea0c <CDC_Init_FS+0x24>)
 800e9f8:	4803      	ldr	r0, [pc, #12]	; (800ea08 <CDC_Init_FS+0x20>)
 800e9fa:	f7fe fe62 	bl	800d6c2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e9fe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ea00:	4618      	mov	r0, r3
 800ea02:	bd80      	pop	{r7, pc}
 800ea04:	20000bf8 	.word	0x20000bf8
 800ea08:	20000540 	.word	0x20000540
 800ea0c:	20000810 	.word	0x20000810

0800ea10 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ea10:	b480      	push	{r7}
 800ea12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ea14:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ea16:	4618      	mov	r0, r3
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1e:	4770      	bx	lr

0800ea20 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ea20:	b480      	push	{r7}
 800ea22:	b083      	sub	sp, #12
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	4603      	mov	r3, r0
 800ea28:	6039      	str	r1, [r7, #0]
 800ea2a:	71fb      	strb	r3, [r7, #7]
 800ea2c:	4613      	mov	r3, r2
 800ea2e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ea30:	79fb      	ldrb	r3, [r7, #7]
 800ea32:	2b23      	cmp	r3, #35	; 0x23
 800ea34:	d84a      	bhi.n	800eacc <CDC_Control_FS+0xac>
 800ea36:	a201      	add	r2, pc, #4	; (adr r2, 800ea3c <CDC_Control_FS+0x1c>)
 800ea38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea3c:	0800eacd 	.word	0x0800eacd
 800ea40:	0800eacd 	.word	0x0800eacd
 800ea44:	0800eacd 	.word	0x0800eacd
 800ea48:	0800eacd 	.word	0x0800eacd
 800ea4c:	0800eacd 	.word	0x0800eacd
 800ea50:	0800eacd 	.word	0x0800eacd
 800ea54:	0800eacd 	.word	0x0800eacd
 800ea58:	0800eacd 	.word	0x0800eacd
 800ea5c:	0800eacd 	.word	0x0800eacd
 800ea60:	0800eacd 	.word	0x0800eacd
 800ea64:	0800eacd 	.word	0x0800eacd
 800ea68:	0800eacd 	.word	0x0800eacd
 800ea6c:	0800eacd 	.word	0x0800eacd
 800ea70:	0800eacd 	.word	0x0800eacd
 800ea74:	0800eacd 	.word	0x0800eacd
 800ea78:	0800eacd 	.word	0x0800eacd
 800ea7c:	0800eacd 	.word	0x0800eacd
 800ea80:	0800eacd 	.word	0x0800eacd
 800ea84:	0800eacd 	.word	0x0800eacd
 800ea88:	0800eacd 	.word	0x0800eacd
 800ea8c:	0800eacd 	.word	0x0800eacd
 800ea90:	0800eacd 	.word	0x0800eacd
 800ea94:	0800eacd 	.word	0x0800eacd
 800ea98:	0800eacd 	.word	0x0800eacd
 800ea9c:	0800eacd 	.word	0x0800eacd
 800eaa0:	0800eacd 	.word	0x0800eacd
 800eaa4:	0800eacd 	.word	0x0800eacd
 800eaa8:	0800eacd 	.word	0x0800eacd
 800eaac:	0800eacd 	.word	0x0800eacd
 800eab0:	0800eacd 	.word	0x0800eacd
 800eab4:	0800eacd 	.word	0x0800eacd
 800eab8:	0800eacd 	.word	0x0800eacd
 800eabc:	0800eacd 	.word	0x0800eacd
 800eac0:	0800eacd 	.word	0x0800eacd
 800eac4:	0800eacd 	.word	0x0800eacd
 800eac8:	0800eacd 	.word	0x0800eacd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800eacc:	bf00      	nop
  }

  return (USBD_OK);
 800eace:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ead0:	4618      	mov	r0, r3
 800ead2:	370c      	adds	r7, #12
 800ead4:	46bd      	mov	sp, r7
 800ead6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eada:	4770      	bx	lr

0800eadc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800eadc:	b580      	push	{r7, lr}
 800eade:	b082      	sub	sp, #8
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
 800eae4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800eae6:	6879      	ldr	r1, [r7, #4]
 800eae8:	4805      	ldr	r0, [pc, #20]	; (800eb00 <CDC_Receive_FS+0x24>)
 800eaea:	f7fe fdea 	bl	800d6c2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800eaee:	4804      	ldr	r0, [pc, #16]	; (800eb00 <CDC_Receive_FS+0x24>)
 800eaf0:	f7fe fe00 	bl	800d6f4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800eaf4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800eaf6:	4618      	mov	r0, r3
 800eaf8:	3708      	adds	r7, #8
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}
 800eafe:	bf00      	nop
 800eb00:	20000540 	.word	0x20000540

0800eb04 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800eb04:	b480      	push	{r7}
 800eb06:	b087      	sub	sp, #28
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	60f8      	str	r0, [r7, #12]
 800eb0c:	60b9      	str	r1, [r7, #8]
 800eb0e:	4613      	mov	r3, r2
 800eb10:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800eb12:	2300      	movs	r3, #0
 800eb14:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800eb16:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	371c      	adds	r7, #28
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb24:	4770      	bx	lr
	...

0800eb28 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb28:	b480      	push	{r7}
 800eb2a:	b083      	sub	sp, #12
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	4603      	mov	r3, r0
 800eb30:	6039      	str	r1, [r7, #0]
 800eb32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	2212      	movs	r2, #18
 800eb38:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800eb3a:	4b03      	ldr	r3, [pc, #12]	; (800eb48 <USBD_FS_DeviceDescriptor+0x20>)
}
 800eb3c:	4618      	mov	r0, r3
 800eb3e:	370c      	adds	r7, #12
 800eb40:	46bd      	mov	sp, r7
 800eb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb46:	4770      	bx	lr
 800eb48:	20000150 	.word	0x20000150

0800eb4c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb4c:	b480      	push	{r7}
 800eb4e:	b083      	sub	sp, #12
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	4603      	mov	r3, r0
 800eb54:	6039      	str	r1, [r7, #0]
 800eb56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800eb58:	683b      	ldr	r3, [r7, #0]
 800eb5a:	2204      	movs	r2, #4
 800eb5c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800eb5e:	4b03      	ldr	r3, [pc, #12]	; (800eb6c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800eb60:	4618      	mov	r0, r3
 800eb62:	370c      	adds	r7, #12
 800eb64:	46bd      	mov	sp, r7
 800eb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6a:	4770      	bx	lr
 800eb6c:	20000170 	.word	0x20000170

0800eb70 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb70:	b580      	push	{r7, lr}
 800eb72:	b082      	sub	sp, #8
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	4603      	mov	r3, r0
 800eb78:	6039      	str	r1, [r7, #0]
 800eb7a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800eb7c:	79fb      	ldrb	r3, [r7, #7]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d105      	bne.n	800eb8e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eb82:	683a      	ldr	r2, [r7, #0]
 800eb84:	4907      	ldr	r1, [pc, #28]	; (800eba4 <USBD_FS_ProductStrDescriptor+0x34>)
 800eb86:	4808      	ldr	r0, [pc, #32]	; (800eba8 <USBD_FS_ProductStrDescriptor+0x38>)
 800eb88:	f7ff fe1d 	bl	800e7c6 <USBD_GetString>
 800eb8c:	e004      	b.n	800eb98 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eb8e:	683a      	ldr	r2, [r7, #0]
 800eb90:	4904      	ldr	r1, [pc, #16]	; (800eba4 <USBD_FS_ProductStrDescriptor+0x34>)
 800eb92:	4805      	ldr	r0, [pc, #20]	; (800eba8 <USBD_FS_ProductStrDescriptor+0x38>)
 800eb94:	f7ff fe17 	bl	800e7c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800eb98:	4b02      	ldr	r3, [pc, #8]	; (800eba4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	3708      	adds	r7, #8
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	bd80      	pop	{r7, pc}
 800eba2:	bf00      	nop
 800eba4:	20000fe0 	.word	0x20000fe0
 800eba8:	0800f7cc 	.word	0x0800f7cc

0800ebac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b082      	sub	sp, #8
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	4603      	mov	r3, r0
 800ebb4:	6039      	str	r1, [r7, #0]
 800ebb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ebb8:	683a      	ldr	r2, [r7, #0]
 800ebba:	4904      	ldr	r1, [pc, #16]	; (800ebcc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ebbc:	4804      	ldr	r0, [pc, #16]	; (800ebd0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ebbe:	f7ff fe02 	bl	800e7c6 <USBD_GetString>
  return USBD_StrDesc;
 800ebc2:	4b02      	ldr	r3, [pc, #8]	; (800ebcc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ebc4:	4618      	mov	r0, r3
 800ebc6:	3708      	adds	r7, #8
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	bd80      	pop	{r7, pc}
 800ebcc:	20000fe0 	.word	0x20000fe0
 800ebd0:	0800f7e4 	.word	0x0800f7e4

0800ebd4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b082      	sub	sp, #8
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	4603      	mov	r3, r0
 800ebdc:	6039      	str	r1, [r7, #0]
 800ebde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	221a      	movs	r2, #26
 800ebe4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ebe6:	f000 f855 	bl	800ec94 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ebea:	4b02      	ldr	r3, [pc, #8]	; (800ebf4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ebec:	4618      	mov	r0, r3
 800ebee:	3708      	adds	r7, #8
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	bd80      	pop	{r7, pc}
 800ebf4:	20000174 	.word	0x20000174

0800ebf8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b082      	sub	sp, #8
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	4603      	mov	r3, r0
 800ec00:	6039      	str	r1, [r7, #0]
 800ec02:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ec04:	79fb      	ldrb	r3, [r7, #7]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d105      	bne.n	800ec16 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ec0a:	683a      	ldr	r2, [r7, #0]
 800ec0c:	4907      	ldr	r1, [pc, #28]	; (800ec2c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ec0e:	4808      	ldr	r0, [pc, #32]	; (800ec30 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ec10:	f7ff fdd9 	bl	800e7c6 <USBD_GetString>
 800ec14:	e004      	b.n	800ec20 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ec16:	683a      	ldr	r2, [r7, #0]
 800ec18:	4904      	ldr	r1, [pc, #16]	; (800ec2c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ec1a:	4805      	ldr	r0, [pc, #20]	; (800ec30 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ec1c:	f7ff fdd3 	bl	800e7c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ec20:	4b02      	ldr	r3, [pc, #8]	; (800ec2c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ec22:	4618      	mov	r0, r3
 800ec24:	3708      	adds	r7, #8
 800ec26:	46bd      	mov	sp, r7
 800ec28:	bd80      	pop	{r7, pc}
 800ec2a:	bf00      	nop
 800ec2c:	20000fe0 	.word	0x20000fe0
 800ec30:	0800f7f8 	.word	0x0800f7f8

0800ec34 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b082      	sub	sp, #8
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	4603      	mov	r3, r0
 800ec3c:	6039      	str	r1, [r7, #0]
 800ec3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ec40:	79fb      	ldrb	r3, [r7, #7]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d105      	bne.n	800ec52 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ec46:	683a      	ldr	r2, [r7, #0]
 800ec48:	4907      	ldr	r1, [pc, #28]	; (800ec68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ec4a:	4808      	ldr	r0, [pc, #32]	; (800ec6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ec4c:	f7ff fdbb 	bl	800e7c6 <USBD_GetString>
 800ec50:	e004      	b.n	800ec5c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ec52:	683a      	ldr	r2, [r7, #0]
 800ec54:	4904      	ldr	r1, [pc, #16]	; (800ec68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ec56:	4805      	ldr	r0, [pc, #20]	; (800ec6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ec58:	f7ff fdb5 	bl	800e7c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ec5c:	4b02      	ldr	r3, [pc, #8]	; (800ec68 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ec5e:	4618      	mov	r0, r3
 800ec60:	3708      	adds	r7, #8
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}
 800ec66:	bf00      	nop
 800ec68:	20000fe0 	.word	0x20000fe0
 800ec6c:	0800f804 	.word	0x0800f804

0800ec70 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec70:	b480      	push	{r7}
 800ec72:	b083      	sub	sp, #12
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	4603      	mov	r3, r0
 800ec78:	6039      	str	r1, [r7, #0]
 800ec7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800ec7c:	683b      	ldr	r3, [r7, #0]
 800ec7e:	220c      	movs	r2, #12
 800ec80:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800ec82:	4b03      	ldr	r3, [pc, #12]	; (800ec90 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800ec84:	4618      	mov	r0, r3
 800ec86:	370c      	adds	r7, #12
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8e:	4770      	bx	lr
 800ec90:	20000164 	.word	0x20000164

0800ec94 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b084      	sub	sp, #16
 800ec98:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ec9a:	4b0f      	ldr	r3, [pc, #60]	; (800ecd8 <Get_SerialNum+0x44>)
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800eca0:	4b0e      	ldr	r3, [pc, #56]	; (800ecdc <Get_SerialNum+0x48>)
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800eca6:	4b0e      	ldr	r3, [pc, #56]	; (800ece0 <Get_SerialNum+0x4c>)
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ecac:	68fa      	ldr	r2, [r7, #12]
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	4413      	add	r3, r2
 800ecb2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d009      	beq.n	800ecce <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ecba:	2208      	movs	r2, #8
 800ecbc:	4909      	ldr	r1, [pc, #36]	; (800ece4 <Get_SerialNum+0x50>)
 800ecbe:	68f8      	ldr	r0, [r7, #12]
 800ecc0:	f000 f814 	bl	800ecec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ecc4:	2204      	movs	r2, #4
 800ecc6:	4908      	ldr	r1, [pc, #32]	; (800ece8 <Get_SerialNum+0x54>)
 800ecc8:	68b8      	ldr	r0, [r7, #8]
 800ecca:	f000 f80f 	bl	800ecec <IntToUnicode>
  }
}
 800ecce:	bf00      	nop
 800ecd0:	3710      	adds	r7, #16
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}
 800ecd6:	bf00      	nop
 800ecd8:	1fff7590 	.word	0x1fff7590
 800ecdc:	1fff7594 	.word	0x1fff7594
 800ece0:	1fff7598 	.word	0x1fff7598
 800ece4:	20000176 	.word	0x20000176
 800ece8:	20000186 	.word	0x20000186

0800ecec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ecec:	b480      	push	{r7}
 800ecee:	b087      	sub	sp, #28
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	60f8      	str	r0, [r7, #12]
 800ecf4:	60b9      	str	r1, [r7, #8]
 800ecf6:	4613      	mov	r3, r2
 800ecf8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ecfe:	2300      	movs	r3, #0
 800ed00:	75fb      	strb	r3, [r7, #23]
 800ed02:	e027      	b.n	800ed54 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	0f1b      	lsrs	r3, r3, #28
 800ed08:	2b09      	cmp	r3, #9
 800ed0a:	d80b      	bhi.n	800ed24 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	0f1b      	lsrs	r3, r3, #28
 800ed10:	b2da      	uxtb	r2, r3
 800ed12:	7dfb      	ldrb	r3, [r7, #23]
 800ed14:	005b      	lsls	r3, r3, #1
 800ed16:	4619      	mov	r1, r3
 800ed18:	68bb      	ldr	r3, [r7, #8]
 800ed1a:	440b      	add	r3, r1
 800ed1c:	3230      	adds	r2, #48	; 0x30
 800ed1e:	b2d2      	uxtb	r2, r2
 800ed20:	701a      	strb	r2, [r3, #0]
 800ed22:	e00a      	b.n	800ed3a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	0f1b      	lsrs	r3, r3, #28
 800ed28:	b2da      	uxtb	r2, r3
 800ed2a:	7dfb      	ldrb	r3, [r7, #23]
 800ed2c:	005b      	lsls	r3, r3, #1
 800ed2e:	4619      	mov	r1, r3
 800ed30:	68bb      	ldr	r3, [r7, #8]
 800ed32:	440b      	add	r3, r1
 800ed34:	3237      	adds	r2, #55	; 0x37
 800ed36:	b2d2      	uxtb	r2, r2
 800ed38:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	011b      	lsls	r3, r3, #4
 800ed3e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ed40:	7dfb      	ldrb	r3, [r7, #23]
 800ed42:	005b      	lsls	r3, r3, #1
 800ed44:	3301      	adds	r3, #1
 800ed46:	68ba      	ldr	r2, [r7, #8]
 800ed48:	4413      	add	r3, r2
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ed4e:	7dfb      	ldrb	r3, [r7, #23]
 800ed50:	3301      	adds	r3, #1
 800ed52:	75fb      	strb	r3, [r7, #23]
 800ed54:	7dfa      	ldrb	r2, [r7, #23]
 800ed56:	79fb      	ldrb	r3, [r7, #7]
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	d3d3      	bcc.n	800ed04 <IntToUnicode+0x18>
  }
}
 800ed5c:	bf00      	nop
 800ed5e:	bf00      	nop
 800ed60:	371c      	adds	r7, #28
 800ed62:	46bd      	mov	sp, r7
 800ed64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed68:	4770      	bx	lr
	...

0800ed6c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ed6c:	b580      	push	{r7, lr}
 800ed6e:	b096      	sub	sp, #88	; 0x58
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ed74:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800ed78:	2200      	movs	r2, #0
 800ed7a:	601a      	str	r2, [r3, #0]
 800ed7c:	605a      	str	r2, [r3, #4]
 800ed7e:	609a      	str	r2, [r3, #8]
 800ed80:	60da      	str	r2, [r3, #12]
 800ed82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800ed84:	f107 0310 	add.w	r3, r7, #16
 800ed88:	2234      	movs	r2, #52	; 0x34
 800ed8a:	2100      	movs	r1, #0
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	f000 fc13 	bl	800f5b8 <memset>
  if(pcdHandle->Instance==USB)
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	4a24      	ldr	r2, [pc, #144]	; (800ee28 <HAL_PCD_MspInit+0xbc>)
 800ed98:	4293      	cmp	r3, r2
 800ed9a:	d141      	bne.n	800ee20 <HAL_PCD_MspInit+0xb4>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ed9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800eda0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_MSI;
 800eda2:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 800eda6:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800eda8:	f107 0310 	add.w	r3, r7, #16
 800edac:	4618      	mov	r0, r3
 800edae:	f7f9 fe91 	bl	8008ad4 <HAL_RCCEx_PeriphCLKConfig>
 800edb2:	4603      	mov	r3, r0
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d001      	beq.n	800edbc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800edb8:	f7f4 faa6 	bl	8003308 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800edbc:	4b1b      	ldr	r3, [pc, #108]	; (800ee2c <HAL_PCD_MspInit+0xc0>)
 800edbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800edc0:	4a1a      	ldr	r2, [pc, #104]	; (800ee2c <HAL_PCD_MspInit+0xc0>)
 800edc2:	f043 0301 	orr.w	r3, r3, #1
 800edc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800edc8:	4b18      	ldr	r3, [pc, #96]	; (800ee2c <HAL_PCD_MspInit+0xc0>)
 800edca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800edcc:	f003 0301 	and.w	r3, r3, #1
 800edd0:	60fb      	str	r3, [r7, #12]
 800edd2:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800edd4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800edd8:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800edda:	2302      	movs	r3, #2
 800eddc:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800edde:	2300      	movs	r3, #0
 800ede0:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ede2:	2303      	movs	r3, #3
 800ede4:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 800ede6:	230a      	movs	r3, #10
 800ede8:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800edea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800edee:	4619      	mov	r1, r3
 800edf0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800edf4:	f7f7 f864 	bl	8005ec0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800edf8:	4b0c      	ldr	r3, [pc, #48]	; (800ee2c <HAL_PCD_MspInit+0xc0>)
 800edfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800edfc:	4a0b      	ldr	r2, [pc, #44]	; (800ee2c <HAL_PCD_MspInit+0xc0>)
 800edfe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ee02:	6593      	str	r3, [r2, #88]	; 0x58
 800ee04:	4b09      	ldr	r3, [pc, #36]	; (800ee2c <HAL_PCD_MspInit+0xc0>)
 800ee06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ee08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ee0c:	60bb      	str	r3, [r7, #8]
 800ee0e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800ee10:	2200      	movs	r2, #0
 800ee12:	2100      	movs	r1, #0
 800ee14:	2043      	movs	r0, #67	; 0x43
 800ee16:	f7f6 fde6 	bl	80059e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800ee1a:	2043      	movs	r0, #67	; 0x43
 800ee1c:	f7f6 fdff 	bl	8005a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ee20:	bf00      	nop
 800ee22:	3758      	adds	r7, #88	; 0x58
 800ee24:	46bd      	mov	sp, r7
 800ee26:	bd80      	pop	{r7, pc}
 800ee28:	40006800 	.word	0x40006800
 800ee2c:	40021000 	.word	0x40021000

0800ee30 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee30:	b580      	push	{r7, lr}
 800ee32:	b082      	sub	sp, #8
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	f8d3 22f8 	ldr.w	r2, [r3, #760]	; 0x2f8
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 800ee44:	4619      	mov	r1, r3
 800ee46:	4610      	mov	r0, r2
 800ee48:	f7fe fd20 	bl	800d88c <USBD_LL_SetupStage>
}
 800ee4c:	bf00      	nop
 800ee4e:	3708      	adds	r7, #8
 800ee50:	46bd      	mov	sp, r7
 800ee52:	bd80      	pop	{r7, pc}

0800ee54 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	b082      	sub	sp, #8
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	6078      	str	r0, [r7, #4]
 800ee5c:	460b      	mov	r3, r1
 800ee5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	f8d3 02f8 	ldr.w	r0, [r3, #760]	; 0x2f8
 800ee66:	78fa      	ldrb	r2, [r7, #3]
 800ee68:	6879      	ldr	r1, [r7, #4]
 800ee6a:	4613      	mov	r3, r2
 800ee6c:	009b      	lsls	r3, r3, #2
 800ee6e:	4413      	add	r3, r2
 800ee70:	00db      	lsls	r3, r3, #3
 800ee72:	440b      	add	r3, r1
 800ee74:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800ee78:	681a      	ldr	r2, [r3, #0]
 800ee7a:	78fb      	ldrb	r3, [r7, #3]
 800ee7c:	4619      	mov	r1, r3
 800ee7e:	f7fe fd5a 	bl	800d936 <USBD_LL_DataOutStage>
}
 800ee82:	bf00      	nop
 800ee84:	3708      	adds	r7, #8
 800ee86:	46bd      	mov	sp, r7
 800ee88:	bd80      	pop	{r7, pc}

0800ee8a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee8a:	b580      	push	{r7, lr}
 800ee8c:	b082      	sub	sp, #8
 800ee8e:	af00      	add	r7, sp, #0
 800ee90:	6078      	str	r0, [r7, #4]
 800ee92:	460b      	mov	r3, r1
 800ee94:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	f8d3 02f8 	ldr.w	r0, [r3, #760]	; 0x2f8
 800ee9c:	78fa      	ldrb	r2, [r7, #3]
 800ee9e:	6879      	ldr	r1, [r7, #4]
 800eea0:	4613      	mov	r3, r2
 800eea2:	009b      	lsls	r3, r3, #2
 800eea4:	4413      	add	r3, r2
 800eea6:	00db      	lsls	r3, r3, #3
 800eea8:	440b      	add	r3, r1
 800eeaa:	3340      	adds	r3, #64	; 0x40
 800eeac:	681a      	ldr	r2, [r3, #0]
 800eeae:	78fb      	ldrb	r3, [r7, #3]
 800eeb0:	4619      	mov	r1, r3
 800eeb2:	f7fe fda3 	bl	800d9fc <USBD_LL_DataInStage>
}
 800eeb6:	bf00      	nop
 800eeb8:	3708      	adds	r7, #8
 800eeba:	46bd      	mov	sp, r7
 800eebc:	bd80      	pop	{r7, pc}

0800eebe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eebe:	b580      	push	{r7, lr}
 800eec0:	b082      	sub	sp, #8
 800eec2:	af00      	add	r7, sp, #0
 800eec4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800eecc:	4618      	mov	r0, r3
 800eece:	f7fe feb7 	bl	800dc40 <USBD_LL_SOF>
}
 800eed2:	bf00      	nop
 800eed4:	3708      	adds	r7, #8
 800eed6:	46bd      	mov	sp, r7
 800eed8:	bd80      	pop	{r7, pc}

0800eeda <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eeda:	b580      	push	{r7, lr}
 800eedc:	b084      	sub	sp, #16
 800eede:	af00      	add	r7, sp, #0
 800eee0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800eee2:	2301      	movs	r3, #1
 800eee4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	689b      	ldr	r3, [r3, #8]
 800eeea:	2b02      	cmp	r3, #2
 800eeec:	d001      	beq.n	800eef2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800eeee:	f7f4 fa0b 	bl	8003308 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800eef8:	7bfa      	ldrb	r2, [r7, #15]
 800eefa:	4611      	mov	r1, r2
 800eefc:	4618      	mov	r0, r3
 800eefe:	f7fe fe61 	bl	800dbc4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800ef08:	4618      	mov	r0, r3
 800ef0a:	f7fe fe0d 	bl	800db28 <USBD_LL_Reset>
}
 800ef0e:	bf00      	nop
 800ef10:	3710      	adds	r7, #16
 800ef12:	46bd      	mov	sp, r7
 800ef14:	bd80      	pop	{r7, pc}
	...

0800ef18 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	b082      	sub	sp, #8
 800ef1c:	af00      	add	r7, sp, #0
 800ef1e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7fe fe5c 	bl	800dbe4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	699b      	ldr	r3, [r3, #24]
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d005      	beq.n	800ef40 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ef34:	4b04      	ldr	r3, [pc, #16]	; (800ef48 <HAL_PCD_SuspendCallback+0x30>)
 800ef36:	691b      	ldr	r3, [r3, #16]
 800ef38:	4a03      	ldr	r2, [pc, #12]	; (800ef48 <HAL_PCD_SuspendCallback+0x30>)
 800ef3a:	f043 0306 	orr.w	r3, r3, #6
 800ef3e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ef40:	bf00      	nop
 800ef42:	3708      	adds	r7, #8
 800ef44:	46bd      	mov	sp, r7
 800ef46:	bd80      	pop	{r7, pc}
 800ef48:	e000ed00 	.word	0xe000ed00

0800ef4c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	699b      	ldr	r3, [r3, #24]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d007      	beq.n	800ef6c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ef5c:	4b08      	ldr	r3, [pc, #32]	; (800ef80 <HAL_PCD_ResumeCallback+0x34>)
 800ef5e:	691b      	ldr	r3, [r3, #16]
 800ef60:	4a07      	ldr	r2, [pc, #28]	; (800ef80 <HAL_PCD_ResumeCallback+0x34>)
 800ef62:	f023 0306 	bic.w	r3, r3, #6
 800ef66:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800ef68:	f000 fab6 	bl	800f4d8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800ef72:	4618      	mov	r0, r3
 800ef74:	f7fe fe4c 	bl	800dc10 <USBD_LL_Resume>
}
 800ef78:	bf00      	nop
 800ef7a:	3708      	adds	r7, #8
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}
 800ef80:	e000ed00 	.word	0xe000ed00

0800ef84 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b082      	sub	sp, #8
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800ef8c:	f7f8 ff44 	bl	8007e18 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800ef90:	4a2b      	ldr	r2, [pc, #172]	; (800f040 <USBD_LL_Init+0xbc>)
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	f8c2 32f8 	str.w	r3, [r2, #760]	; 0x2f8
  pdev->pData = &hpcd_USB_FS;
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	4a29      	ldr	r2, [pc, #164]	; (800f040 <USBD_LL_Init+0xbc>)
 800ef9c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 800efa0:	4b27      	ldr	r3, [pc, #156]	; (800f040 <USBD_LL_Init+0xbc>)
 800efa2:	4a28      	ldr	r2, [pc, #160]	; (800f044 <USBD_LL_Init+0xc0>)
 800efa4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800efa6:	4b26      	ldr	r3, [pc, #152]	; (800f040 <USBD_LL_Init+0xbc>)
 800efa8:	2208      	movs	r2, #8
 800efaa:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800efac:	4b24      	ldr	r3, [pc, #144]	; (800f040 <USBD_LL_Init+0xbc>)
 800efae:	2202      	movs	r2, #2
 800efb0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800efb2:	4b23      	ldr	r3, [pc, #140]	; (800f040 <USBD_LL_Init+0xbc>)
 800efb4:	2202      	movs	r2, #2
 800efb6:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800efb8:	4b21      	ldr	r3, [pc, #132]	; (800f040 <USBD_LL_Init+0xbc>)
 800efba:	2200      	movs	r2, #0
 800efbc:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800efbe:	4b20      	ldr	r3, [pc, #128]	; (800f040 <USBD_LL_Init+0xbc>)
 800efc0:	2200      	movs	r2, #0
 800efc2:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800efc4:	4b1e      	ldr	r3, [pc, #120]	; (800f040 <USBD_LL_Init+0xbc>)
 800efc6:	2200      	movs	r2, #0
 800efc8:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800efca:	4b1d      	ldr	r3, [pc, #116]	; (800f040 <USBD_LL_Init+0xbc>)
 800efcc:	2200      	movs	r2, #0
 800efce:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800efd0:	481b      	ldr	r0, [pc, #108]	; (800f040 <USBD_LL_Init+0xbc>)
 800efd2:	f7f7 f931 	bl	8006238 <HAL_PCD_Init>
 800efd6:	4603      	mov	r3, r0
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d001      	beq.n	800efe0 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800efdc:	f7f4 f994 	bl	8003308 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800efe6:	2318      	movs	r3, #24
 800efe8:	2200      	movs	r2, #0
 800efea:	2100      	movs	r1, #0
 800efec:	f7f8 fe41 	bl	8007c72 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800eff6:	2358      	movs	r3, #88	; 0x58
 800eff8:	2200      	movs	r2, #0
 800effa:	2180      	movs	r1, #128	; 0x80
 800effc:	f7f8 fe39 	bl	8007c72 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f006:	23c0      	movs	r3, #192	; 0xc0
 800f008:	2200      	movs	r2, #0
 800f00a:	2181      	movs	r1, #129	; 0x81
 800f00c:	f7f8 fe31 	bl	8007c72 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f016:	f44f 7388 	mov.w	r3, #272	; 0x110
 800f01a:	2200      	movs	r2, #0
 800f01c:	2101      	movs	r1, #1
 800f01e:	f7f8 fe28 	bl	8007c72 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f028:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f02c:	2200      	movs	r2, #0
 800f02e:	2182      	movs	r1, #130	; 0x82
 800f030:	f7f8 fe1f 	bl	8007c72 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800f034:	2300      	movs	r3, #0
}
 800f036:	4618      	mov	r0, r3
 800f038:	3708      	adds	r7, #8
 800f03a:	46bd      	mov	sp, r7
 800f03c:	bd80      	pop	{r7, pc}
 800f03e:	bf00      	nop
 800f040:	200011e0 	.word	0x200011e0
 800f044:	40006800 	.word	0x40006800

0800f048 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	b084      	sub	sp, #16
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f050:	2300      	movs	r3, #0
 800f052:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f054:	2300      	movs	r3, #0
 800f056:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f05e:	4618      	mov	r0, r3
 800f060:	f7f7 fa01 	bl	8006466 <HAL_PCD_Start>
 800f064:	4603      	mov	r3, r0
 800f066:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800f068:	7bbb      	ldrb	r3, [r7, #14]
 800f06a:	2b03      	cmp	r3, #3
 800f06c:	d816      	bhi.n	800f09c <USBD_LL_Start+0x54>
 800f06e:	a201      	add	r2, pc, #4	; (adr r2, 800f074 <USBD_LL_Start+0x2c>)
 800f070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f074:	0800f085 	.word	0x0800f085
 800f078:	0800f08b 	.word	0x0800f08b
 800f07c:	0800f091 	.word	0x0800f091
 800f080:	0800f097 	.word	0x0800f097
    case HAL_OK :
      usb_status = USBD_OK;
 800f084:	2300      	movs	r3, #0
 800f086:	73fb      	strb	r3, [r7, #15]
    break;
 800f088:	e00b      	b.n	800f0a2 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f08a:	2303      	movs	r3, #3
 800f08c:	73fb      	strb	r3, [r7, #15]
    break;
 800f08e:	e008      	b.n	800f0a2 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f090:	2301      	movs	r3, #1
 800f092:	73fb      	strb	r3, [r7, #15]
    break;
 800f094:	e005      	b.n	800f0a2 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f096:	2303      	movs	r3, #3
 800f098:	73fb      	strb	r3, [r7, #15]
    break;
 800f09a:	e002      	b.n	800f0a2 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800f09c:	2303      	movs	r3, #3
 800f09e:	73fb      	strb	r3, [r7, #15]
    break;
 800f0a0:	bf00      	nop
  }
  return usb_status;
 800f0a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	3710      	adds	r7, #16
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}

0800f0ac <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b084      	sub	sp, #16
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
 800f0b4:	4608      	mov	r0, r1
 800f0b6:	4611      	mov	r1, r2
 800f0b8:	461a      	mov	r2, r3
 800f0ba:	4603      	mov	r3, r0
 800f0bc:	70fb      	strb	r3, [r7, #3]
 800f0be:	460b      	mov	r3, r1
 800f0c0:	70bb      	strb	r3, [r7, #2]
 800f0c2:	4613      	mov	r3, r2
 800f0c4:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f0d4:	78bb      	ldrb	r3, [r7, #2]
 800f0d6:	883a      	ldrh	r2, [r7, #0]
 800f0d8:	78f9      	ldrb	r1, [r7, #3]
 800f0da:	f7f7 fb32 	bl	8006742 <HAL_PCD_EP_Open>
 800f0de:	4603      	mov	r3, r0
 800f0e0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800f0e2:	7bbb      	ldrb	r3, [r7, #14]
 800f0e4:	2b03      	cmp	r3, #3
 800f0e6:	d817      	bhi.n	800f118 <USBD_LL_OpenEP+0x6c>
 800f0e8:	a201      	add	r2, pc, #4	; (adr r2, 800f0f0 <USBD_LL_OpenEP+0x44>)
 800f0ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0ee:	bf00      	nop
 800f0f0:	0800f101 	.word	0x0800f101
 800f0f4:	0800f107 	.word	0x0800f107
 800f0f8:	0800f10d 	.word	0x0800f10d
 800f0fc:	0800f113 	.word	0x0800f113
    case HAL_OK :
      usb_status = USBD_OK;
 800f100:	2300      	movs	r3, #0
 800f102:	73fb      	strb	r3, [r7, #15]
    break;
 800f104:	e00b      	b.n	800f11e <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f106:	2303      	movs	r3, #3
 800f108:	73fb      	strb	r3, [r7, #15]
    break;
 800f10a:	e008      	b.n	800f11e <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f10c:	2301      	movs	r3, #1
 800f10e:	73fb      	strb	r3, [r7, #15]
    break;
 800f110:	e005      	b.n	800f11e <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f112:	2303      	movs	r3, #3
 800f114:	73fb      	strb	r3, [r7, #15]
    break;
 800f116:	e002      	b.n	800f11e <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800f118:	2303      	movs	r3, #3
 800f11a:	73fb      	strb	r3, [r7, #15]
    break;
 800f11c:	bf00      	nop
  }
  return usb_status;
 800f11e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f120:	4618      	mov	r0, r3
 800f122:	3710      	adds	r7, #16
 800f124:	46bd      	mov	sp, r7
 800f126:	bd80      	pop	{r7, pc}

0800f128 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b084      	sub	sp, #16
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
 800f130:	460b      	mov	r3, r1
 800f132:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f134:	2300      	movs	r3, #0
 800f136:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f138:	2300      	movs	r3, #0
 800f13a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f142:	78fa      	ldrb	r2, [r7, #3]
 800f144:	4611      	mov	r1, r2
 800f146:	4618      	mov	r0, r3
 800f148:	f7f7 fb63 	bl	8006812 <HAL_PCD_EP_Close>
 800f14c:	4603      	mov	r3, r0
 800f14e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800f150:	7bbb      	ldrb	r3, [r7, #14]
 800f152:	2b03      	cmp	r3, #3
 800f154:	d816      	bhi.n	800f184 <USBD_LL_CloseEP+0x5c>
 800f156:	a201      	add	r2, pc, #4	; (adr r2, 800f15c <USBD_LL_CloseEP+0x34>)
 800f158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f15c:	0800f16d 	.word	0x0800f16d
 800f160:	0800f173 	.word	0x0800f173
 800f164:	0800f179 	.word	0x0800f179
 800f168:	0800f17f 	.word	0x0800f17f
    case HAL_OK :
      usb_status = USBD_OK;
 800f16c:	2300      	movs	r3, #0
 800f16e:	73fb      	strb	r3, [r7, #15]
    break;
 800f170:	e00b      	b.n	800f18a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f172:	2303      	movs	r3, #3
 800f174:	73fb      	strb	r3, [r7, #15]
    break;
 800f176:	e008      	b.n	800f18a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f178:	2301      	movs	r3, #1
 800f17a:	73fb      	strb	r3, [r7, #15]
    break;
 800f17c:	e005      	b.n	800f18a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f17e:	2303      	movs	r3, #3
 800f180:	73fb      	strb	r3, [r7, #15]
    break;
 800f182:	e002      	b.n	800f18a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800f184:	2303      	movs	r3, #3
 800f186:	73fb      	strb	r3, [r7, #15]
    break;
 800f188:	bf00      	nop
  }
  return usb_status;
 800f18a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	3710      	adds	r7, #16
 800f190:	46bd      	mov	sp, r7
 800f192:	bd80      	pop	{r7, pc}

0800f194 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b084      	sub	sp, #16
 800f198:	af00      	add	r7, sp, #0
 800f19a:	6078      	str	r0, [r7, #4]
 800f19c:	460b      	mov	r3, r1
 800f19e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1a0:	2300      	movs	r3, #0
 800f1a2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f1ae:	78fa      	ldrb	r2, [r7, #3]
 800f1b0:	4611      	mov	r1, r2
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	f7f7 fc11 	bl	80069da <HAL_PCD_EP_SetStall>
 800f1b8:	4603      	mov	r3, r0
 800f1ba:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800f1bc:	7bbb      	ldrb	r3, [r7, #14]
 800f1be:	2b03      	cmp	r3, #3
 800f1c0:	d816      	bhi.n	800f1f0 <USBD_LL_StallEP+0x5c>
 800f1c2:	a201      	add	r2, pc, #4	; (adr r2, 800f1c8 <USBD_LL_StallEP+0x34>)
 800f1c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1c8:	0800f1d9 	.word	0x0800f1d9
 800f1cc:	0800f1df 	.word	0x0800f1df
 800f1d0:	0800f1e5 	.word	0x0800f1e5
 800f1d4:	0800f1eb 	.word	0x0800f1eb
    case HAL_OK :
      usb_status = USBD_OK;
 800f1d8:	2300      	movs	r3, #0
 800f1da:	73fb      	strb	r3, [r7, #15]
    break;
 800f1dc:	e00b      	b.n	800f1f6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f1de:	2303      	movs	r3, #3
 800f1e0:	73fb      	strb	r3, [r7, #15]
    break;
 800f1e2:	e008      	b.n	800f1f6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f1e4:	2301      	movs	r3, #1
 800f1e6:	73fb      	strb	r3, [r7, #15]
    break;
 800f1e8:	e005      	b.n	800f1f6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f1ea:	2303      	movs	r3, #3
 800f1ec:	73fb      	strb	r3, [r7, #15]
    break;
 800f1ee:	e002      	b.n	800f1f6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800f1f0:	2303      	movs	r3, #3
 800f1f2:	73fb      	strb	r3, [r7, #15]
    break;
 800f1f4:	bf00      	nop
  }
  return usb_status;
 800f1f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	3710      	adds	r7, #16
 800f1fc:	46bd      	mov	sp, r7
 800f1fe:	bd80      	pop	{r7, pc}

0800f200 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f200:	b580      	push	{r7, lr}
 800f202:	b084      	sub	sp, #16
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
 800f208:	460b      	mov	r3, r1
 800f20a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f20c:	2300      	movs	r3, #0
 800f20e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f210:	2300      	movs	r3, #0
 800f212:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f21a:	78fa      	ldrb	r2, [r7, #3]
 800f21c:	4611      	mov	r1, r2
 800f21e:	4618      	mov	r0, r3
 800f220:	f7f7 fc3d 	bl	8006a9e <HAL_PCD_EP_ClrStall>
 800f224:	4603      	mov	r3, r0
 800f226:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800f228:	7bbb      	ldrb	r3, [r7, #14]
 800f22a:	2b03      	cmp	r3, #3
 800f22c:	d816      	bhi.n	800f25c <USBD_LL_ClearStallEP+0x5c>
 800f22e:	a201      	add	r2, pc, #4	; (adr r2, 800f234 <USBD_LL_ClearStallEP+0x34>)
 800f230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f234:	0800f245 	.word	0x0800f245
 800f238:	0800f24b 	.word	0x0800f24b
 800f23c:	0800f251 	.word	0x0800f251
 800f240:	0800f257 	.word	0x0800f257
    case HAL_OK :
      usb_status = USBD_OK;
 800f244:	2300      	movs	r3, #0
 800f246:	73fb      	strb	r3, [r7, #15]
    break;
 800f248:	e00b      	b.n	800f262 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f24a:	2303      	movs	r3, #3
 800f24c:	73fb      	strb	r3, [r7, #15]
    break;
 800f24e:	e008      	b.n	800f262 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f250:	2301      	movs	r3, #1
 800f252:	73fb      	strb	r3, [r7, #15]
    break;
 800f254:	e005      	b.n	800f262 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f256:	2303      	movs	r3, #3
 800f258:	73fb      	strb	r3, [r7, #15]
    break;
 800f25a:	e002      	b.n	800f262 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800f25c:	2303      	movs	r3, #3
 800f25e:	73fb      	strb	r3, [r7, #15]
    break;
 800f260:	bf00      	nop
  }
  return usb_status;
 800f262:	7bfb      	ldrb	r3, [r7, #15]
}
 800f264:	4618      	mov	r0, r3
 800f266:	3710      	adds	r7, #16
 800f268:	46bd      	mov	sp, r7
 800f26a:	bd80      	pop	{r7, pc}

0800f26c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f26c:	b480      	push	{r7}
 800f26e:	b085      	sub	sp, #20
 800f270:	af00      	add	r7, sp, #0
 800f272:	6078      	str	r0, [r7, #4]
 800f274:	460b      	mov	r3, r1
 800f276:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f27e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f280:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f284:	2b00      	cmp	r3, #0
 800f286:	da0c      	bge.n	800f2a2 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f288:	78fb      	ldrb	r3, [r7, #3]
 800f28a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f28e:	68f9      	ldr	r1, [r7, #12]
 800f290:	1c5a      	adds	r2, r3, #1
 800f292:	4613      	mov	r3, r2
 800f294:	009b      	lsls	r3, r3, #2
 800f296:	4413      	add	r3, r2
 800f298:	00db      	lsls	r3, r3, #3
 800f29a:	440b      	add	r3, r1
 800f29c:	3306      	adds	r3, #6
 800f29e:	781b      	ldrb	r3, [r3, #0]
 800f2a0:	e00b      	b.n	800f2ba <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f2a2:	78fb      	ldrb	r3, [r7, #3]
 800f2a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f2a8:	68f9      	ldr	r1, [r7, #12]
 800f2aa:	4613      	mov	r3, r2
 800f2ac:	009b      	lsls	r3, r3, #2
 800f2ae:	4413      	add	r3, r2
 800f2b0:	00db      	lsls	r3, r3, #3
 800f2b2:	440b      	add	r3, r1
 800f2b4:	f503 73b7 	add.w	r3, r3, #366	; 0x16e
 800f2b8:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	3714      	adds	r7, #20
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c4:	4770      	bx	lr
	...

0800f2c8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f2c8:	b580      	push	{r7, lr}
 800f2ca:	b084      	sub	sp, #16
 800f2cc:	af00      	add	r7, sp, #0
 800f2ce:	6078      	str	r0, [r7, #4]
 800f2d0:	460b      	mov	r3, r1
 800f2d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f2d8:	2300      	movs	r3, #0
 800f2da:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f2e2:	78fa      	ldrb	r2, [r7, #3]
 800f2e4:	4611      	mov	r1, r2
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	f7f7 fa06 	bl	80066f8 <HAL_PCD_SetAddress>
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800f2f0:	7bbb      	ldrb	r3, [r7, #14]
 800f2f2:	2b03      	cmp	r3, #3
 800f2f4:	d816      	bhi.n	800f324 <USBD_LL_SetUSBAddress+0x5c>
 800f2f6:	a201      	add	r2, pc, #4	; (adr r2, 800f2fc <USBD_LL_SetUSBAddress+0x34>)
 800f2f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2fc:	0800f30d 	.word	0x0800f30d
 800f300:	0800f313 	.word	0x0800f313
 800f304:	0800f319 	.word	0x0800f319
 800f308:	0800f31f 	.word	0x0800f31f
    case HAL_OK :
      usb_status = USBD_OK;
 800f30c:	2300      	movs	r3, #0
 800f30e:	73fb      	strb	r3, [r7, #15]
    break;
 800f310:	e00b      	b.n	800f32a <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f312:	2303      	movs	r3, #3
 800f314:	73fb      	strb	r3, [r7, #15]
    break;
 800f316:	e008      	b.n	800f32a <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f318:	2301      	movs	r3, #1
 800f31a:	73fb      	strb	r3, [r7, #15]
    break;
 800f31c:	e005      	b.n	800f32a <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f31e:	2303      	movs	r3, #3
 800f320:	73fb      	strb	r3, [r7, #15]
    break;
 800f322:	e002      	b.n	800f32a <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800f324:	2303      	movs	r3, #3
 800f326:	73fb      	strb	r3, [r7, #15]
    break;
 800f328:	bf00      	nop
  }
  return usb_status;
 800f32a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f32c:	4618      	mov	r0, r3
 800f32e:	3710      	adds	r7, #16
 800f330:	46bd      	mov	sp, r7
 800f332:	bd80      	pop	{r7, pc}

0800f334 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b086      	sub	sp, #24
 800f338:	af00      	add	r7, sp, #0
 800f33a:	60f8      	str	r0, [r7, #12]
 800f33c:	607a      	str	r2, [r7, #4]
 800f33e:	603b      	str	r3, [r7, #0]
 800f340:	460b      	mov	r3, r1
 800f342:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f344:	2300      	movs	r3, #0
 800f346:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f348:	2300      	movs	r3, #0
 800f34a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f352:	7af9      	ldrb	r1, [r7, #11]
 800f354:	683b      	ldr	r3, [r7, #0]
 800f356:	687a      	ldr	r2, [r7, #4]
 800f358:	f7f7 fafb 	bl	8006952 <HAL_PCD_EP_Transmit>
 800f35c:	4603      	mov	r3, r0
 800f35e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800f360:	7dbb      	ldrb	r3, [r7, #22]
 800f362:	2b03      	cmp	r3, #3
 800f364:	d816      	bhi.n	800f394 <USBD_LL_Transmit+0x60>
 800f366:	a201      	add	r2, pc, #4	; (adr r2, 800f36c <USBD_LL_Transmit+0x38>)
 800f368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f36c:	0800f37d 	.word	0x0800f37d
 800f370:	0800f383 	.word	0x0800f383
 800f374:	0800f389 	.word	0x0800f389
 800f378:	0800f38f 	.word	0x0800f38f
    case HAL_OK :
      usb_status = USBD_OK;
 800f37c:	2300      	movs	r3, #0
 800f37e:	75fb      	strb	r3, [r7, #23]
    break;
 800f380:	e00b      	b.n	800f39a <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f382:	2303      	movs	r3, #3
 800f384:	75fb      	strb	r3, [r7, #23]
    break;
 800f386:	e008      	b.n	800f39a <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f388:	2301      	movs	r3, #1
 800f38a:	75fb      	strb	r3, [r7, #23]
    break;
 800f38c:	e005      	b.n	800f39a <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f38e:	2303      	movs	r3, #3
 800f390:	75fb      	strb	r3, [r7, #23]
    break;
 800f392:	e002      	b.n	800f39a <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800f394:	2303      	movs	r3, #3
 800f396:	75fb      	strb	r3, [r7, #23]
    break;
 800f398:	bf00      	nop
  }
  return usb_status;
 800f39a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f39c:	4618      	mov	r0, r3
 800f39e:	3718      	adds	r7, #24
 800f3a0:	46bd      	mov	sp, r7
 800f3a2:	bd80      	pop	{r7, pc}

0800f3a4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f3a4:	b580      	push	{r7, lr}
 800f3a6:	b086      	sub	sp, #24
 800f3a8:	af00      	add	r7, sp, #0
 800f3aa:	60f8      	str	r0, [r7, #12]
 800f3ac:	607a      	str	r2, [r7, #4]
 800f3ae:	603b      	str	r3, [r7, #0]
 800f3b0:	460b      	mov	r3, r1
 800f3b2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f3c2:	7af9      	ldrb	r1, [r7, #11]
 800f3c4:	683b      	ldr	r3, [r7, #0]
 800f3c6:	687a      	ldr	r2, [r7, #4]
 800f3c8:	f7f7 fa6d 	bl	80068a6 <HAL_PCD_EP_Receive>
 800f3cc:	4603      	mov	r3, r0
 800f3ce:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800f3d0:	7dbb      	ldrb	r3, [r7, #22]
 800f3d2:	2b03      	cmp	r3, #3
 800f3d4:	d816      	bhi.n	800f404 <USBD_LL_PrepareReceive+0x60>
 800f3d6:	a201      	add	r2, pc, #4	; (adr r2, 800f3dc <USBD_LL_PrepareReceive+0x38>)
 800f3d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3dc:	0800f3ed 	.word	0x0800f3ed
 800f3e0:	0800f3f3 	.word	0x0800f3f3
 800f3e4:	0800f3f9 	.word	0x0800f3f9
 800f3e8:	0800f3ff 	.word	0x0800f3ff
    case HAL_OK :
      usb_status = USBD_OK;
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	75fb      	strb	r3, [r7, #23]
    break;
 800f3f0:	e00b      	b.n	800f40a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f3f2:	2303      	movs	r3, #3
 800f3f4:	75fb      	strb	r3, [r7, #23]
    break;
 800f3f6:	e008      	b.n	800f40a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f3f8:	2301      	movs	r3, #1
 800f3fa:	75fb      	strb	r3, [r7, #23]
    break;
 800f3fc:	e005      	b.n	800f40a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f3fe:	2303      	movs	r3, #3
 800f400:	75fb      	strb	r3, [r7, #23]
    break;
 800f402:	e002      	b.n	800f40a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800f404:	2303      	movs	r3, #3
 800f406:	75fb      	strb	r3, [r7, #23]
    break;
 800f408:	bf00      	nop
  }
  return usb_status;
 800f40a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f40c:	4618      	mov	r0, r3
 800f40e:	3718      	adds	r7, #24
 800f410:	46bd      	mov	sp, r7
 800f412:	bd80      	pop	{r7, pc}

0800f414 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f414:	b580      	push	{r7, lr}
 800f416:	b082      	sub	sp, #8
 800f418:	af00      	add	r7, sp, #0
 800f41a:	6078      	str	r0, [r7, #4]
 800f41c:	460b      	mov	r3, r1
 800f41e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f426:	78fa      	ldrb	r2, [r7, #3]
 800f428:	4611      	mov	r1, r2
 800f42a:	4618      	mov	r0, r3
 800f42c:	f7f7 fa79 	bl	8006922 <HAL_PCD_EP_GetRxCount>
 800f430:	4603      	mov	r3, r0
}
 800f432:	4618      	mov	r0, r3
 800f434:	3708      	adds	r7, #8
 800f436:	46bd      	mov	sp, r7
 800f438:	bd80      	pop	{r7, pc}
	...

0800f43c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800f43c:	b580      	push	{r7, lr}
 800f43e:	b082      	sub	sp, #8
 800f440:	af00      	add	r7, sp, #0
 800f442:	6078      	str	r0, [r7, #4]
 800f444:	460b      	mov	r3, r1
 800f446:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800f448:	78fb      	ldrb	r3, [r7, #3]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d002      	beq.n	800f454 <HAL_PCDEx_LPM_Callback+0x18>
 800f44e:	2b01      	cmp	r3, #1
 800f450:	d013      	beq.n	800f47a <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800f452:	e023      	b.n	800f49c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	699b      	ldr	r3, [r3, #24]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d007      	beq.n	800f46c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800f45c:	f000 f83c 	bl	800f4d8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f460:	4b10      	ldr	r3, [pc, #64]	; (800f4a4 <HAL_PCDEx_LPM_Callback+0x68>)
 800f462:	691b      	ldr	r3, [r3, #16]
 800f464:	4a0f      	ldr	r2, [pc, #60]	; (800f4a4 <HAL_PCDEx_LPM_Callback+0x68>)
 800f466:	f023 0306 	bic.w	r3, r3, #6
 800f46a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800f472:	4618      	mov	r0, r3
 800f474:	f7fe fbcc 	bl	800dc10 <USBD_LL_Resume>
    break;
 800f478:	e010      	b.n	800f49c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800f480:	4618      	mov	r0, r3
 800f482:	f7fe fbaf 	bl	800dbe4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	699b      	ldr	r3, [r3, #24]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d005      	beq.n	800f49a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f48e:	4b05      	ldr	r3, [pc, #20]	; (800f4a4 <HAL_PCDEx_LPM_Callback+0x68>)
 800f490:	691b      	ldr	r3, [r3, #16]
 800f492:	4a04      	ldr	r2, [pc, #16]	; (800f4a4 <HAL_PCDEx_LPM_Callback+0x68>)
 800f494:	f043 0306 	orr.w	r3, r3, #6
 800f498:	6113      	str	r3, [r2, #16]
    break;
 800f49a:	bf00      	nop
}
 800f49c:	bf00      	nop
 800f49e:	3708      	adds	r7, #8
 800f4a0:	46bd      	mov	sp, r7
 800f4a2:	bd80      	pop	{r7, pc}
 800f4a4:	e000ed00 	.word	0xe000ed00

0800f4a8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f4a8:	b480      	push	{r7}
 800f4aa:	b083      	sub	sp, #12
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f4b0:	4b03      	ldr	r3, [pc, #12]	; (800f4c0 <USBD_static_malloc+0x18>)
}
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	370c      	adds	r7, #12
 800f4b6:	46bd      	mov	sp, r7
 800f4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4bc:	4770      	bx	lr
 800f4be:	bf00      	nop
 800f4c0:	200014dc 	.word	0x200014dc

0800f4c4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f4c4:	b480      	push	{r7}
 800f4c6:	b083      	sub	sp, #12
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]

}
 800f4cc:	bf00      	nop
 800f4ce:	370c      	adds	r7, #12
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d6:	4770      	bx	lr

0800f4d8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800f4d8:	b480      	push	{r7}
 800f4da:	af00      	add	r7, sp, #0
 // SystemClock_Config();
}
 800f4dc:	bf00      	nop
 800f4de:	46bd      	mov	sp, r7
 800f4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e4:	4770      	bx	lr

0800f4e6 <_Znwj>:
 800f4e6:	2801      	cmp	r0, #1
 800f4e8:	bf38      	it	cc
 800f4ea:	2001      	movcc	r0, #1
 800f4ec:	b510      	push	{r4, lr}
 800f4ee:	4604      	mov	r4, r0
 800f4f0:	4620      	mov	r0, r4
 800f4f2:	f000 f859 	bl	800f5a8 <malloc>
 800f4f6:	b930      	cbnz	r0, 800f506 <_Znwj+0x20>
 800f4f8:	f000 f81c 	bl	800f534 <_ZSt15get_new_handlerv>
 800f4fc:	b908      	cbnz	r0, 800f502 <_Znwj+0x1c>
 800f4fe:	f000 f821 	bl	800f544 <abort>
 800f502:	4780      	blx	r0
 800f504:	e7f4      	b.n	800f4f0 <_Znwj+0xa>
 800f506:	bd10      	pop	{r4, pc}

0800f508 <__cxa_pure_virtual>:
 800f508:	b508      	push	{r3, lr}
 800f50a:	f000 f80d 	bl	800f528 <_ZSt9terminatev>

0800f50e <_ZN10__cxxabiv111__terminateEPFvvE>:
 800f50e:	b508      	push	{r3, lr}
 800f510:	4780      	blx	r0
 800f512:	f000 f817 	bl	800f544 <abort>
	...

0800f518 <_ZSt13get_terminatev>:
 800f518:	4b02      	ldr	r3, [pc, #8]	; (800f524 <_ZSt13get_terminatev+0xc>)
 800f51a:	6818      	ldr	r0, [r3, #0]
 800f51c:	f3bf 8f5b 	dmb	ish
 800f520:	4770      	bx	lr
 800f522:	bf00      	nop
 800f524:	20000190 	.word	0x20000190

0800f528 <_ZSt9terminatev>:
 800f528:	b508      	push	{r3, lr}
 800f52a:	f7ff fff5 	bl	800f518 <_ZSt13get_terminatev>
 800f52e:	f7ff ffee 	bl	800f50e <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800f534 <_ZSt15get_new_handlerv>:
 800f534:	4b02      	ldr	r3, [pc, #8]	; (800f540 <_ZSt15get_new_handlerv+0xc>)
 800f536:	6818      	ldr	r0, [r3, #0]
 800f538:	f3bf 8f5b 	dmb	ish
 800f53c:	4770      	bx	lr
 800f53e:	bf00      	nop
 800f540:	200016fc 	.word	0x200016fc

0800f544 <abort>:
 800f544:	b508      	push	{r3, lr}
 800f546:	2006      	movs	r0, #6
 800f548:	f000 f90a 	bl	800f760 <raise>
 800f54c:	2001      	movs	r0, #1
 800f54e:	f7f4 f81b 	bl	8003588 <_exit>
	...

0800f554 <__errno>:
 800f554:	4b01      	ldr	r3, [pc, #4]	; (800f55c <__errno+0x8>)
 800f556:	6818      	ldr	r0, [r3, #0]
 800f558:	4770      	bx	lr
 800f55a:	bf00      	nop
 800f55c:	20000194 	.word	0x20000194

0800f560 <__libc_init_array>:
 800f560:	b570      	push	{r4, r5, r6, lr}
 800f562:	4d0d      	ldr	r5, [pc, #52]	; (800f598 <__libc_init_array+0x38>)
 800f564:	4c0d      	ldr	r4, [pc, #52]	; (800f59c <__libc_init_array+0x3c>)
 800f566:	1b64      	subs	r4, r4, r5
 800f568:	10a4      	asrs	r4, r4, #2
 800f56a:	2600      	movs	r6, #0
 800f56c:	42a6      	cmp	r6, r4
 800f56e:	d109      	bne.n	800f584 <__libc_init_array+0x24>
 800f570:	4d0b      	ldr	r5, [pc, #44]	; (800f5a0 <__libc_init_array+0x40>)
 800f572:	4c0c      	ldr	r4, [pc, #48]	; (800f5a4 <__libc_init_array+0x44>)
 800f574:	f000 f91e 	bl	800f7b4 <_init>
 800f578:	1b64      	subs	r4, r4, r5
 800f57a:	10a4      	asrs	r4, r4, #2
 800f57c:	2600      	movs	r6, #0
 800f57e:	42a6      	cmp	r6, r4
 800f580:	d105      	bne.n	800f58e <__libc_init_array+0x2e>
 800f582:	bd70      	pop	{r4, r5, r6, pc}
 800f584:	f855 3b04 	ldr.w	r3, [r5], #4
 800f588:	4798      	blx	r3
 800f58a:	3601      	adds	r6, #1
 800f58c:	e7ee      	b.n	800f56c <__libc_init_array+0xc>
 800f58e:	f855 3b04 	ldr.w	r3, [r5], #4
 800f592:	4798      	blx	r3
 800f594:	3601      	adds	r6, #1
 800f596:	e7f2      	b.n	800f57e <__libc_init_array+0x1e>
 800f598:	0800f898 	.word	0x0800f898
 800f59c:	0800f898 	.word	0x0800f898
 800f5a0:	0800f898 	.word	0x0800f898
 800f5a4:	0800f8a0 	.word	0x0800f8a0

0800f5a8 <malloc>:
 800f5a8:	4b02      	ldr	r3, [pc, #8]	; (800f5b4 <malloc+0xc>)
 800f5aa:	4601      	mov	r1, r0
 800f5ac:	6818      	ldr	r0, [r3, #0]
 800f5ae:	f000 b82b 	b.w	800f608 <_malloc_r>
 800f5b2:	bf00      	nop
 800f5b4:	20000194 	.word	0x20000194

0800f5b8 <memset>:
 800f5b8:	4402      	add	r2, r0
 800f5ba:	4603      	mov	r3, r0
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d100      	bne.n	800f5c2 <memset+0xa>
 800f5c0:	4770      	bx	lr
 800f5c2:	f803 1b01 	strb.w	r1, [r3], #1
 800f5c6:	e7f9      	b.n	800f5bc <memset+0x4>

0800f5c8 <sbrk_aligned>:
 800f5c8:	b570      	push	{r4, r5, r6, lr}
 800f5ca:	4e0e      	ldr	r6, [pc, #56]	; (800f604 <sbrk_aligned+0x3c>)
 800f5cc:	460c      	mov	r4, r1
 800f5ce:	6831      	ldr	r1, [r6, #0]
 800f5d0:	4605      	mov	r5, r0
 800f5d2:	b911      	cbnz	r1, 800f5da <sbrk_aligned+0x12>
 800f5d4:	f000 f88c 	bl	800f6f0 <_sbrk_r>
 800f5d8:	6030      	str	r0, [r6, #0]
 800f5da:	4621      	mov	r1, r4
 800f5dc:	4628      	mov	r0, r5
 800f5de:	f000 f887 	bl	800f6f0 <_sbrk_r>
 800f5e2:	1c43      	adds	r3, r0, #1
 800f5e4:	d00a      	beq.n	800f5fc <sbrk_aligned+0x34>
 800f5e6:	1cc4      	adds	r4, r0, #3
 800f5e8:	f024 0403 	bic.w	r4, r4, #3
 800f5ec:	42a0      	cmp	r0, r4
 800f5ee:	d007      	beq.n	800f600 <sbrk_aligned+0x38>
 800f5f0:	1a21      	subs	r1, r4, r0
 800f5f2:	4628      	mov	r0, r5
 800f5f4:	f000 f87c 	bl	800f6f0 <_sbrk_r>
 800f5f8:	3001      	adds	r0, #1
 800f5fa:	d101      	bne.n	800f600 <sbrk_aligned+0x38>
 800f5fc:	f04f 34ff 	mov.w	r4, #4294967295
 800f600:	4620      	mov	r0, r4
 800f602:	bd70      	pop	{r4, r5, r6, pc}
 800f604:	20001704 	.word	0x20001704

0800f608 <_malloc_r>:
 800f608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f60c:	1ccd      	adds	r5, r1, #3
 800f60e:	f025 0503 	bic.w	r5, r5, #3
 800f612:	3508      	adds	r5, #8
 800f614:	2d0c      	cmp	r5, #12
 800f616:	bf38      	it	cc
 800f618:	250c      	movcc	r5, #12
 800f61a:	2d00      	cmp	r5, #0
 800f61c:	4607      	mov	r7, r0
 800f61e:	db01      	blt.n	800f624 <_malloc_r+0x1c>
 800f620:	42a9      	cmp	r1, r5
 800f622:	d905      	bls.n	800f630 <_malloc_r+0x28>
 800f624:	230c      	movs	r3, #12
 800f626:	603b      	str	r3, [r7, #0]
 800f628:	2600      	movs	r6, #0
 800f62a:	4630      	mov	r0, r6
 800f62c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f630:	4e2e      	ldr	r6, [pc, #184]	; (800f6ec <_malloc_r+0xe4>)
 800f632:	f000 f8b1 	bl	800f798 <__malloc_lock>
 800f636:	6833      	ldr	r3, [r6, #0]
 800f638:	461c      	mov	r4, r3
 800f63a:	bb34      	cbnz	r4, 800f68a <_malloc_r+0x82>
 800f63c:	4629      	mov	r1, r5
 800f63e:	4638      	mov	r0, r7
 800f640:	f7ff ffc2 	bl	800f5c8 <sbrk_aligned>
 800f644:	1c43      	adds	r3, r0, #1
 800f646:	4604      	mov	r4, r0
 800f648:	d14d      	bne.n	800f6e6 <_malloc_r+0xde>
 800f64a:	6834      	ldr	r4, [r6, #0]
 800f64c:	4626      	mov	r6, r4
 800f64e:	2e00      	cmp	r6, #0
 800f650:	d140      	bne.n	800f6d4 <_malloc_r+0xcc>
 800f652:	6823      	ldr	r3, [r4, #0]
 800f654:	4631      	mov	r1, r6
 800f656:	4638      	mov	r0, r7
 800f658:	eb04 0803 	add.w	r8, r4, r3
 800f65c:	f000 f848 	bl	800f6f0 <_sbrk_r>
 800f660:	4580      	cmp	r8, r0
 800f662:	d13a      	bne.n	800f6da <_malloc_r+0xd2>
 800f664:	6821      	ldr	r1, [r4, #0]
 800f666:	3503      	adds	r5, #3
 800f668:	1a6d      	subs	r5, r5, r1
 800f66a:	f025 0503 	bic.w	r5, r5, #3
 800f66e:	3508      	adds	r5, #8
 800f670:	2d0c      	cmp	r5, #12
 800f672:	bf38      	it	cc
 800f674:	250c      	movcc	r5, #12
 800f676:	4629      	mov	r1, r5
 800f678:	4638      	mov	r0, r7
 800f67a:	f7ff ffa5 	bl	800f5c8 <sbrk_aligned>
 800f67e:	3001      	adds	r0, #1
 800f680:	d02b      	beq.n	800f6da <_malloc_r+0xd2>
 800f682:	6823      	ldr	r3, [r4, #0]
 800f684:	442b      	add	r3, r5
 800f686:	6023      	str	r3, [r4, #0]
 800f688:	e00e      	b.n	800f6a8 <_malloc_r+0xa0>
 800f68a:	6822      	ldr	r2, [r4, #0]
 800f68c:	1b52      	subs	r2, r2, r5
 800f68e:	d41e      	bmi.n	800f6ce <_malloc_r+0xc6>
 800f690:	2a0b      	cmp	r2, #11
 800f692:	d916      	bls.n	800f6c2 <_malloc_r+0xba>
 800f694:	1961      	adds	r1, r4, r5
 800f696:	42a3      	cmp	r3, r4
 800f698:	6025      	str	r5, [r4, #0]
 800f69a:	bf18      	it	ne
 800f69c:	6059      	strne	r1, [r3, #4]
 800f69e:	6863      	ldr	r3, [r4, #4]
 800f6a0:	bf08      	it	eq
 800f6a2:	6031      	streq	r1, [r6, #0]
 800f6a4:	5162      	str	r2, [r4, r5]
 800f6a6:	604b      	str	r3, [r1, #4]
 800f6a8:	4638      	mov	r0, r7
 800f6aa:	f104 060b 	add.w	r6, r4, #11
 800f6ae:	f000 f879 	bl	800f7a4 <__malloc_unlock>
 800f6b2:	f026 0607 	bic.w	r6, r6, #7
 800f6b6:	1d23      	adds	r3, r4, #4
 800f6b8:	1af2      	subs	r2, r6, r3
 800f6ba:	d0b6      	beq.n	800f62a <_malloc_r+0x22>
 800f6bc:	1b9b      	subs	r3, r3, r6
 800f6be:	50a3      	str	r3, [r4, r2]
 800f6c0:	e7b3      	b.n	800f62a <_malloc_r+0x22>
 800f6c2:	6862      	ldr	r2, [r4, #4]
 800f6c4:	42a3      	cmp	r3, r4
 800f6c6:	bf0c      	ite	eq
 800f6c8:	6032      	streq	r2, [r6, #0]
 800f6ca:	605a      	strne	r2, [r3, #4]
 800f6cc:	e7ec      	b.n	800f6a8 <_malloc_r+0xa0>
 800f6ce:	4623      	mov	r3, r4
 800f6d0:	6864      	ldr	r4, [r4, #4]
 800f6d2:	e7b2      	b.n	800f63a <_malloc_r+0x32>
 800f6d4:	4634      	mov	r4, r6
 800f6d6:	6876      	ldr	r6, [r6, #4]
 800f6d8:	e7b9      	b.n	800f64e <_malloc_r+0x46>
 800f6da:	230c      	movs	r3, #12
 800f6dc:	603b      	str	r3, [r7, #0]
 800f6de:	4638      	mov	r0, r7
 800f6e0:	f000 f860 	bl	800f7a4 <__malloc_unlock>
 800f6e4:	e7a1      	b.n	800f62a <_malloc_r+0x22>
 800f6e6:	6025      	str	r5, [r4, #0]
 800f6e8:	e7de      	b.n	800f6a8 <_malloc_r+0xa0>
 800f6ea:	bf00      	nop
 800f6ec:	20001700 	.word	0x20001700

0800f6f0 <_sbrk_r>:
 800f6f0:	b538      	push	{r3, r4, r5, lr}
 800f6f2:	4d06      	ldr	r5, [pc, #24]	; (800f70c <_sbrk_r+0x1c>)
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	4604      	mov	r4, r0
 800f6f8:	4608      	mov	r0, r1
 800f6fa:	602b      	str	r3, [r5, #0]
 800f6fc:	f7f3 ff4e 	bl	800359c <_sbrk>
 800f700:	1c43      	adds	r3, r0, #1
 800f702:	d102      	bne.n	800f70a <_sbrk_r+0x1a>
 800f704:	682b      	ldr	r3, [r5, #0]
 800f706:	b103      	cbz	r3, 800f70a <_sbrk_r+0x1a>
 800f708:	6023      	str	r3, [r4, #0]
 800f70a:	bd38      	pop	{r3, r4, r5, pc}
 800f70c:	20001708 	.word	0x20001708

0800f710 <_raise_r>:
 800f710:	291f      	cmp	r1, #31
 800f712:	b538      	push	{r3, r4, r5, lr}
 800f714:	4604      	mov	r4, r0
 800f716:	460d      	mov	r5, r1
 800f718:	d904      	bls.n	800f724 <_raise_r+0x14>
 800f71a:	2316      	movs	r3, #22
 800f71c:	6003      	str	r3, [r0, #0]
 800f71e:	f04f 30ff 	mov.w	r0, #4294967295
 800f722:	bd38      	pop	{r3, r4, r5, pc}
 800f724:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f726:	b112      	cbz	r2, 800f72e <_raise_r+0x1e>
 800f728:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f72c:	b94b      	cbnz	r3, 800f742 <_raise_r+0x32>
 800f72e:	4620      	mov	r0, r4
 800f730:	f000 f830 	bl	800f794 <_getpid_r>
 800f734:	462a      	mov	r2, r5
 800f736:	4601      	mov	r1, r0
 800f738:	4620      	mov	r0, r4
 800f73a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f73e:	f000 b817 	b.w	800f770 <_kill_r>
 800f742:	2b01      	cmp	r3, #1
 800f744:	d00a      	beq.n	800f75c <_raise_r+0x4c>
 800f746:	1c59      	adds	r1, r3, #1
 800f748:	d103      	bne.n	800f752 <_raise_r+0x42>
 800f74a:	2316      	movs	r3, #22
 800f74c:	6003      	str	r3, [r0, #0]
 800f74e:	2001      	movs	r0, #1
 800f750:	e7e7      	b.n	800f722 <_raise_r+0x12>
 800f752:	2400      	movs	r4, #0
 800f754:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f758:	4628      	mov	r0, r5
 800f75a:	4798      	blx	r3
 800f75c:	2000      	movs	r0, #0
 800f75e:	e7e0      	b.n	800f722 <_raise_r+0x12>

0800f760 <raise>:
 800f760:	4b02      	ldr	r3, [pc, #8]	; (800f76c <raise+0xc>)
 800f762:	4601      	mov	r1, r0
 800f764:	6818      	ldr	r0, [r3, #0]
 800f766:	f7ff bfd3 	b.w	800f710 <_raise_r>
 800f76a:	bf00      	nop
 800f76c:	20000194 	.word	0x20000194

0800f770 <_kill_r>:
 800f770:	b538      	push	{r3, r4, r5, lr}
 800f772:	4d07      	ldr	r5, [pc, #28]	; (800f790 <_kill_r+0x20>)
 800f774:	2300      	movs	r3, #0
 800f776:	4604      	mov	r4, r0
 800f778:	4608      	mov	r0, r1
 800f77a:	4611      	mov	r1, r2
 800f77c:	602b      	str	r3, [r5, #0]
 800f77e:	f7f3 fef3 	bl	8003568 <_kill>
 800f782:	1c43      	adds	r3, r0, #1
 800f784:	d102      	bne.n	800f78c <_kill_r+0x1c>
 800f786:	682b      	ldr	r3, [r5, #0]
 800f788:	b103      	cbz	r3, 800f78c <_kill_r+0x1c>
 800f78a:	6023      	str	r3, [r4, #0]
 800f78c:	bd38      	pop	{r3, r4, r5, pc}
 800f78e:	bf00      	nop
 800f790:	20001708 	.word	0x20001708

0800f794 <_getpid_r>:
 800f794:	f7f3 bee0 	b.w	8003558 <_getpid>

0800f798 <__malloc_lock>:
 800f798:	4801      	ldr	r0, [pc, #4]	; (800f7a0 <__malloc_lock+0x8>)
 800f79a:	f000 b809 	b.w	800f7b0 <__retarget_lock_acquire_recursive>
 800f79e:	bf00      	nop
 800f7a0:	2000170c 	.word	0x2000170c

0800f7a4 <__malloc_unlock>:
 800f7a4:	4801      	ldr	r0, [pc, #4]	; (800f7ac <__malloc_unlock+0x8>)
 800f7a6:	f000 b804 	b.w	800f7b2 <__retarget_lock_release_recursive>
 800f7aa:	bf00      	nop
 800f7ac:	2000170c 	.word	0x2000170c

0800f7b0 <__retarget_lock_acquire_recursive>:
 800f7b0:	4770      	bx	lr

0800f7b2 <__retarget_lock_release_recursive>:
 800f7b2:	4770      	bx	lr

0800f7b4 <_init>:
 800f7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7b6:	bf00      	nop
 800f7b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7ba:	bc08      	pop	{r3}
 800f7bc:	469e      	mov	lr, r3
 800f7be:	4770      	bx	lr

0800f7c0 <_fini>:
 800f7c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7c2:	bf00      	nop
 800f7c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7c6:	bc08      	pop	{r3}
 800f7c8:	469e      	mov	lr, r3
 800f7ca:	4770      	bx	lr
