{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743441152264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743441152265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 13:12:32 2025 " "Processing started: Mon Mar 31 13:12:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743441152265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441152265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441152265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743441153017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743441153017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/ldi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/ld_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 st_tb " "Found entity 1: st_tb" {  } { { "st_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/st_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "jal_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/jal_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "jr_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/jr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file andi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 andi_tb " "Found entity 1: andi_tb" {  } { { "andi_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/andi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode_logic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic_tb " "Found entity 1: select_encode_logic_tb" {  } { { "select_encode_logic_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/select_encode_logic_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic.v 2 2 " "Found 2 design units, including 2 entities, in source file select_encode_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic " "Found entity 1: select_encode_logic" {  } { { "select_encode_logic.v" "" { Text "C:/Users/21mw67/Downloads/phase1/select_encode_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161880 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_4_16 " "Found entity 2: decoder_4_16" {  } { { "select_encode_logic.v" "" { Text "C:/Users/21mw67/Downloads/phase1/select_encode_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_512x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_512x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_512x32 " "Found entity 1: ram_512x32" {  } { { "ram_512x32.v" "" { Text "C:/Users/21mw67/Downloads/phase1/ram_512x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_ports.v 2 2 " "Found 2 design units, including 2 entities, in source file io_ports.v" { { "Info" "ISGN_ENTITY_NAME" "1 outport " "Found entity 1: outport" {  } { { "io_ports.v" "" { Text "C:/Users/21mw67/Downloads/phase1/io_ports.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161892 ""} { "Info" "ISGN_ENTITY_NAME" "2 inport " "Found entity 2: inport" {  } { { "io_ports.v" "" { Text "C:/Users/21mw67/Downloads/phase1/io_ports.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 2 2 " "Found 2 design units, including 2 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff " "Found entity 1: conff" {  } { { "conff.v" "" { Text "C:/Users/21mw67/Downloads/phase1/conff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161899 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4 " "Found entity 2: decoder2to4" {  } { { "conff.v" "" { Text "C:/Users/21mw67/Downloads/phase1/conff.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/21mw67/Downloads/phase1/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 2 2 " "Found 2 design units, including 2 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "add.v" "" { Text "C:/Users/21mw67/Downloads/phase1/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161912 ""} { "Info" "ISGN_ENTITY_NAME" "2 add " "Found entity 2: add" {  } { { "add.v" "" { Text "C:/Users/21mw67/Downloads/phase1/add.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/21mw67/Downloads/phase1/sub.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/21mw67/Downloads/phase1/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.v" "" { Text "C:/Users/21mw67/Downloads/phase1/bus_mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/21mw67/Downloads/phase1/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_mux_2_to_1 " "Found entity 1: mdr_mux_2_to_1" {  } { { "mdr_mux_2_to_1.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mdr_mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_ops.v 4 4 " "Found 4 design units, including 4 entities, in source file logical_ops.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_and " "Found entity 1: logical_and" {  } { { "logical_ops.v" "" { Text "C:/Users/21mw67/Downloads/phase1/logical_ops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161972 ""} { "Info" "ISGN_ENTITY_NAME" "2 logical_or " "Found entity 2: logical_or" {  } { { "logical_ops.v" "" { Text "C:/Users/21mw67/Downloads/phase1/logical_ops.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161972 ""} { "Info" "ISGN_ENTITY_NAME" "3 logical_neg " "Found entity 3: logical_neg" {  } { { "logical_ops.v" "" { Text "C:/Users/21mw67/Downloads/phase1/logical_ops.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161972 ""} { "Info" "ISGN_ENTITY_NAME" "4 logical_not " "Found entity 4: logical_not" {  } { { "logical_ops.v" "" { Text "C:/Users/21mw67/Downloads/phase1/logical_ops.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_ops.v 2 2 " "Found 2 design units, including 2 entities, in source file rotate_ops.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rotate_ops.v" "" { Text "C:/Users/21mw67/Downloads/phase1/rotate_ops.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161980 ""} { "Info" "ISGN_ENTITY_NAME" "2 ror " "Found entity 2: ror" {  } { { "rotate_ops.v" "" { Text "C:/Users/21mw67/Downloads/phase1/rotate_ops.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_ops.v 3 3 " "Found 3 design units, including 3 entities, in source file shift_ops.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shift_ops.v" "" { Text "C:/Users/21mw67/Downloads/phase1/shift_ops.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161988 ""} { "Info" "ISGN_ENTITY_NAME" "2 shra " "Found entity 2: shra" {  } { { "shift_ops.v" "" { Text "C:/Users/21mw67/Downloads/phase1/shift_ops.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161988 ""} { "Info" "ISGN_ENTITY_NAME" "3 shl " "Found entity 3: shl" {  } { { "shift_ops.v" "" { Text "C:/Users/21mw67/Downloads/phase1/shift_ops.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441161988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441161988 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registers.v(51) " "Verilog HDL information at registers.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743441161993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 4 4 " "Found 4 design units, including 4 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bit " "Found entity 1: reg_32_bit" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162000 ""} { "Info" "ISGN_ENTITY_NAME" "2 c_sign_extended_reg " "Found entity 2: c_sign_extended_reg" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162000 ""} { "Info" "ISGN_ENTITY_NAME" "3 pc_reg " "Found entity 3: pc_reg" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162000 ""} { "Info" "ISGN_ENTITY_NAME" "4 r0_reg " "Found entity 4: r0_reg" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "neg_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/or_tb.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/shr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/sub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/addi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_tb " "Found entity 1: branch_tb" {  } { { "branch_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/branch_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/out_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/in_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162114 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "andi.v " "Can't analyze file -- file andi.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1743441162120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ori_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ori_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ori_tb " "Found entity 1: ori_tb" {  } { { "ori_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/ori_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mfhi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mflo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441162139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out ldi_tb.v(71) " "Verilog HDL Implicit Net warning at ldi_tb.v(71): created implicit net for \"con_out\"" {  } { { "ldi_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/ldi_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out ld_tb.v(71) " "Verilog HDL Implicit Net warning at ld_tb.v(71): created implicit net for \"con_out\"" {  } { { "ld_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/ld_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out st_tb.v(71) " "Verilog HDL Implicit Net warning at st_tb.v(71): created implicit net for \"con_out\"" {  } { { "st_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/st_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out jal_tb.v(71) " "Verilog HDL Implicit Net warning at jal_tb.v(71): created implicit net for \"con_out\"" {  } { { "jal_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/jal_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out jr_tb.v(71) " "Verilog HDL Implicit Net warning at jr_tb.v(71): created implicit net for \"con_out\"" {  } { { "jr_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/jr_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out andi_tb.v(71) " "Verilog HDL Implicit Net warning at andi_tb.v(71): created implicit net for \"con_out\"" {  } { { "andi_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/andi_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout alu.v(28) " "Verilog HDL Implicit Net warning at alu.v(28): created implicit net for \"cout\"" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out addi_tb.v(71) " "Verilog HDL Implicit Net warning at addi_tb.v(71): created implicit net for \"con_out\"" {  } { { "addi_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/addi_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out branch_tb.v(71) " "Verilog HDL Implicit Net warning at branch_tb.v(71): created implicit net for \"con_out\"" {  } { { "branch_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/branch_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out out_tb.v(75) " "Verilog HDL Implicit Net warning at out_tb.v(75): created implicit net for \"con_out\"" {  } { { "out_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/out_tb.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162143 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out in_tb.v(75) " "Verilog HDL Implicit Net warning at in_tb.v(75): created implicit net for \"con_out\"" {  } { { "in_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/in_tb.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162143 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out ori_tb.v(71) " "Verilog HDL Implicit Net warning at ori_tb.v(71): created implicit net for \"con_out\"" {  } { { "ori_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/ori_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162143 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out mfhi_tb.v(71) " "Verilog HDL Implicit Net warning at mfhi_tb.v(71): created implicit net for \"con_out\"" {  } { { "mfhi_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mfhi_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162143 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out mflo_tb.v(71) " "Verilog HDL Implicit Net warning at mflo_tb.v(71): created implicit net for \"con_out\"" {  } { { "mflo_tb.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mflo_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743441162234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0_out datapath.v(80) " "Verilog HDL or VHDL warning at datapath.v(80): object \"r0_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1_out datapath.v(81) " "Verilog HDL or VHDL warning at datapath.v(81): object \"r1_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r8_out datapath.v(88) " "Verilog HDL or VHDL warning at datapath.v(88): object \"r8_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r9_out datapath.v(89) " "Verilog HDL or VHDL warning at datapath.v(89): object \"r9_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r10_out datapath.v(90) " "Verilog HDL or VHDL warning at datapath.v(90): object \"r10_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r11_out datapath.v(91) " "Verilog HDL or VHDL warning at datapath.v(91): object \"r11_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r12_out datapath.v(92) " "Verilog HDL or VHDL warning at datapath.v(92): object \"r12_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r13_out datapath.v(93) " "Verilog HDL or VHDL warning at datapath.v(93): object \"r13_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r14_out datapath.v(94) " "Verilog HDL or VHDL warning at datapath.v(94): object \"r14_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r15_out datapath.v(95) " "Verilog HDL or VHDL warning at datapath.v(95): object \"r15_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_out datapath.v(97) " "Verilog HDL or VHDL warning at datapath.v(97): object \"y_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743441162235 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r0_reg r0_reg:r0 " "Elaborating entity \"r0_reg\" for hierarchy \"r0_reg:r0\"" {  } { { "datapath.v" "r0" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_bit r0_reg:r0\|reg_32_bit:r0_internal_reg " "Elaborating entity \"reg_32_bit\" for hierarchy \"r0_reg:r0\|reg_32_bit:r0_internal_reg\"" {  } { { "registers.v" "r0_internal_reg" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_sign_extended_reg c_sign_extended_reg:c_sign_extended " "Elaborating entity \"c_sign_extended_reg\" for hierarchy \"c_sign_extended_reg:c_sign_extended\"" {  } { { "datapath.v" "c_sign_extended" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "datapath.v" "pc" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_512x32 ram_512x32:ram_memory " "Elaborating entity \"ram_512x32\" for hierarchy \"ram_512x32:ram_memory\"" {  } { { "datapath.v" "ram_memory" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inport inport:inport " "Elaborating entity \"inport\" for hierarchy \"inport:inport\"" {  } { { "datapath.v" "inport" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outport outport:outport " "Elaborating entity \"outport\" for hierarchy \"outport:outport\"" {  } { { "datapath.v" "outport" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_mux_2_to_1 mdr_mux_2_to_1:mdr_mux " "Elaborating entity \"mdr_mux_2_to_1\" for hierarchy \"mdr_mux_2_to_1:mdr_mux\"" {  } { { "datapath.v" "mdr_mux" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff conff:conff " "Elaborating entity \"conff\" for hierarchy \"conff:conff\"" {  } { { "datapath.v" "conff" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162368 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "orGate conff.v(24) " "Verilog HDL Always Construct warning at conff.v(24): variable \"orGate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff.v" "" { Text "C:/Users/21mw67/Downloads/phase1/conff.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743441162369 "|datapath|conff:conff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 conff:conff\|decoder2to4:decoder1 " "Elaborating entity \"decoder2to4\" for hierarchy \"conff:conff\|decoder2to4:decoder1\"" {  } { { "conff.v" "decoder1" { Text "C:/Users/21mw67/Downloads/phase1/conff.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode_logic select_encode_logic:select_encode " "Elaborating entity \"select_encode_logic\" for hierarchy \"select_encode_logic:select_encode\"" {  } { { "datapath.v" "select_encode" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_16 select_encode_logic:select_encode\|decoder_4_16:dec_4_16 " "Elaborating entity \"decoder_4_16\" for hierarchy \"select_encode_logic:select_encode\|decoder_4_16:dec_4_16\"" {  } { { "select_encode_logic.v" "dec_4_16" { Text "C:/Users/21mw67/Downloads/phase1/select_encode_logic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:select_encoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:select_encoder\"" {  } { { "datapath.v" "select_encoder" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162378 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_to_5.v(7) " "Verilog HDL Case Statement warning at encoder_32_to_5.v(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/21mw67/Downloads/phase1/encoder_32_to_5.v" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1743441162380 "|datapath|encoder_32_to_5:select_encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_to_5.v(7) " "Verilog HDL Case Statement information at encoder_32_to_5.v(7): all case item expressions in this case statement are onehot" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/21mw67/Downloads/phase1/encoder_32_to_5.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743441162380 "|datapath|encoder_32_to_5:select_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162382 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(67) " "Verilog HDL Case Statement warning at alu.v(67): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1743441162385 "|datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743441162385 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] alu.v(67) " "Inferred latch for \"c\[0\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162385 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] alu.v(67) " "Inferred latch for \"c\[1\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162385 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] alu.v(67) " "Inferred latch for \"c\[2\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162385 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] alu.v(67) " "Inferred latch for \"c\[3\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162385 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] alu.v(67) " "Inferred latch for \"c\[4\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] alu.v(67) " "Inferred latch for \"c\[5\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] alu.v(67) " "Inferred latch for \"c\[6\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] alu.v(67) " "Inferred latch for \"c\[7\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] alu.v(67) " "Inferred latch for \"c\[8\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] alu.v(67) " "Inferred latch for \"c\[9\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] alu.v(67) " "Inferred latch for \"c\[10\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] alu.v(67) " "Inferred latch for \"c\[11\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] alu.v(67) " "Inferred latch for \"c\[12\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] alu.v(67) " "Inferred latch for \"c\[13\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] alu.v(67) " "Inferred latch for \"c\[14\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] alu.v(67) " "Inferred latch for \"c\[15\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] alu.v(67) " "Inferred latch for \"c\[16\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] alu.v(67) " "Inferred latch for \"c\[17\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] alu.v(67) " "Inferred latch for \"c\[18\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] alu.v(67) " "Inferred latch for \"c\[19\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] alu.v(67) " "Inferred latch for \"c\[20\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] alu.v(67) " "Inferred latch for \"c\[21\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] alu.v(67) " "Inferred latch for \"c\[22\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] alu.v(67) " "Inferred latch for \"c\[23\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] alu.v(67) " "Inferred latch for \"c\[24\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] alu.v(67) " "Inferred latch for \"c\[25\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] alu.v(67) " "Inferred latch for \"c\[26\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] alu.v(67) " "Inferred latch for \"c\[27\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] alu.v(67) " "Inferred latch for \"c\[28\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] alu.v(67) " "Inferred latch for \"c\[29\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162386 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] alu.v(67) " "Inferred latch for \"c\[30\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] alu.v(67) " "Inferred latch for \"c\[31\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[32\] alu.v(67) " "Inferred latch for \"c\[32\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[33\] alu.v(67) " "Inferred latch for \"c\[33\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[34\] alu.v(67) " "Inferred latch for \"c\[34\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[35\] alu.v(67) " "Inferred latch for \"c\[35\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[36\] alu.v(67) " "Inferred latch for \"c\[36\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[37\] alu.v(67) " "Inferred latch for \"c\[37\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[38\] alu.v(67) " "Inferred latch for \"c\[38\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[39\] alu.v(67) " "Inferred latch for \"c\[39\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[40\] alu.v(67) " "Inferred latch for \"c\[40\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[41\] alu.v(67) " "Inferred latch for \"c\[41\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[42\] alu.v(67) " "Inferred latch for \"c\[42\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[43\] alu.v(67) " "Inferred latch for \"c\[43\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[44\] alu.v(67) " "Inferred latch for \"c\[44\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[45\] alu.v(67) " "Inferred latch for \"c\[45\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[46\] alu.v(67) " "Inferred latch for \"c\[46\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[47\] alu.v(67) " "Inferred latch for \"c\[47\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[48\] alu.v(67) " "Inferred latch for \"c\[48\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[49\] alu.v(67) " "Inferred latch for \"c\[49\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[50\] alu.v(67) " "Inferred latch for \"c\[50\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[51\] alu.v(67) " "Inferred latch for \"c\[51\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[52\] alu.v(67) " "Inferred latch for \"c\[52\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[53\] alu.v(67) " "Inferred latch for \"c\[53\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[54\] alu.v(67) " "Inferred latch for \"c\[54\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[55\] alu.v(67) " "Inferred latch for \"c\[55\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[56\] alu.v(67) " "Inferred latch for \"c\[56\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[57\] alu.v(67) " "Inferred latch for \"c\[57\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[58\] alu.v(67) " "Inferred latch for \"c\[58\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[59\] alu.v(67) " "Inferred latch for \"c\[59\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[60\] alu.v(67) " "Inferred latch for \"c\[60\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162387 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[61\] alu.v(67) " "Inferred latch for \"c\[61\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162388 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[62\] alu.v(67) " "Inferred latch for \"c\[62\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162388 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[63\] alu.v(67) " "Inferred latch for \"c\[63\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441162388 "|datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_and alu:alu\|logical_and:and_op " "Elaborating entity \"logical_and\" for hierarchy \"alu:alu\|logical_and:and_op\"" {  } { { "alu.v" "and_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or alu:alu\|logical_or:or_op " "Elaborating entity \"logical_or\" for hierarchy \"alu:alu\|logical_or:or_op\"" {  } { { "alu.v" "or_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add alu:alu\|add:add_op " "Elaborating entity \"add\" for hierarchy \"alu:alu\|add:add_op\"" {  } { { "alu.v" "add_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:alu\|add:add_op\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"alu:alu\|add:add_op\|full_adder:fa0\"" {  } { { "add.v" "fa0" { Text "C:/Users/21mw67/Downloads/phase1/add.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub alu:alu\|sub:sub_op " "Elaborating entity \"sub\" for hierarchy \"alu:alu\|sub:sub_op\"" {  } { { "alu.v" "sub_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul alu:alu\|mul:mul_op " "Elaborating entity \"mul\" for hierarchy \"alu:alu\|mul:mul_op\"" {  } { { "alu.v" "mul_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162466 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(31) " "Verilog HDL Case Statement warning at mul.v(31): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mul.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743441162471 "|datapath|alu:alu|mul:mul_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(32) " "Verilog HDL Case Statement warning at mul.v(32): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mul.v" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743441162471 "|datapath|alu:alu|mul:mul_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(34) " "Verilog HDL Case Statement warning at mul.v(34): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/21mw67/Downloads/phase1/mul.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743441162471 "|datapath|alu:alu|mul:mul_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div alu:alu\|div:div_op " "Elaborating entity \"div\" for hierarchy \"alu:alu\|div:div_op\"" {  } { { "alu.v" "div_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr alu:alu\|shr:shr_op " "Elaborating entity \"shr\" for hierarchy \"alu:alu\|shr:shr_op\"" {  } { { "alu.v" "shr_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra alu:alu\|shra:shra_op " "Elaborating entity \"shra\" for hierarchy \"alu:alu\|shra:shra_op\"" {  } { { "alu.v" "shra_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl alu:alu\|shl:shl_op " "Elaborating entity \"shl\" for hierarchy \"alu:alu\|shl:shl_op\"" {  } { { "alu.v" "shl_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror alu:alu\|ror:ror_op " "Elaborating entity \"ror\" for hierarchy \"alu:alu\|ror:ror_op\"" {  } { { "alu.v" "ror_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol alu:alu\|rol:rol_op " "Elaborating entity \"rol\" for hierarchy \"alu:alu\|rol:rol_op\"" {  } { { "alu.v" "rol_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_neg alu:alu\|logical_neg:neg_op " "Elaborating entity \"logical_neg\" for hierarchy \"alu:alu\|logical_neg:neg_op\"" {  } { { "alu.v" "neg_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_not alu:alu\|logical_not:not_op " "Elaborating entity \"logical_not\" for hierarchy \"alu:alu\|logical_not:not_op\"" {  } { { "alu.v" "not_op" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_32_to_1 bus_mux_32_to_1:bus_mux " "Elaborating entity \"bus_mux_32_to_1\" for hierarchy \"bus_mux_32_to_1:bus_mux\"" {  } { { "datapath.v" "bus_mux" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441162503 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_512x32:ram_memory\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_512x32:ram_memory\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPUDesign.ram0_ram_512x32_a5aecb6d.hdl.mif " "Parameter INIT_FILE set to db/CPUDesign.ram0_ram_512x32_a5aecb6d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743441166244 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743441166244 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743441166244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_512x32:ram_memory\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ram_512x32:ram_memory\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441166340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_512x32:ram_memory\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ram_512x32:ram_memory\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPUDesign.ram0_ram_512x32_a5aecb6d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPUDesign.ram0_ram_512x32_a5aecb6d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743441166341 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743441166341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6s1 " "Found entity 1: altsyncram_i6s1" {  } { { "db/altsyncram_i6s1.tdf" "" { Text "C:/Users/21mw67/Downloads/phase1/db/altsyncram_i6s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743441166397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441166397 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743441167199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[0\] " "Latch alu:alu\|c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[30\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[30\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167264 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[1\] " "Latch alu:alu\|c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[30\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[30\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[2\] " "Latch alu:alu\|c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[3\] " "Latch alu:alu\|c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[4\] " "Latch alu:alu\|c\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[5\] " "Latch alu:alu\|c\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[6\] " "Latch alu:alu\|c\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[7\] " "Latch alu:alu\|c\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[8\] " "Latch alu:alu\|c\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[9\] " "Latch alu:alu\|c\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[10\] " "Latch alu:alu\|c\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167265 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[11\] " "Latch alu:alu\|c\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[12\] " "Latch alu:alu\|c\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[13\] " "Latch alu:alu\|c\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[14\] " "Latch alu:alu\|c\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[15\] " "Latch alu:alu\|c\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[16\] " "Latch alu:alu\|c\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[17\] " "Latch alu:alu\|c\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[18\] " "Latch alu:alu\|c\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[19\] " "Latch alu:alu\|c\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[20\] " "Latch alu:alu\|c\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[21\] " "Latch alu:alu\|c\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167266 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[22\] " "Latch alu:alu\|c\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[23\] " "Latch alu:alu\|c\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[24\] " "Latch alu:alu\|c\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[25\] " "Latch alu:alu\|c\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[26\] " "Latch alu:alu\|c\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[27\] " "Latch alu:alu\|c\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[28\] " "Latch alu:alu\|c\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[29\] " "Latch alu:alu\|c\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[30\] " "Latch alu:alu\|c\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[31\] " "Latch alu:alu\|c\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[41\] " "Latch alu:alu\|c\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[42\] " "Latch alu:alu\|c\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167267 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[44\] " "Latch alu:alu\|c\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[45\] " "Latch alu:alu\|c\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[46\] " "Latch alu:alu\|c\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[48\] " "Latch alu:alu\|c\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[49\] " "Latch alu:alu\|c\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[37\] " "Latch alu:alu\|c\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[32\] " "Latch alu:alu\|c\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[33\] " "Latch alu:alu\|c\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[47\] " "Latch alu:alu\|c\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[43\] " "Latch alu:alu\|c\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[36\] " "Latch alu:alu\|c\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[34\] " "Latch alu:alu\|c\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167268 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[39\] " "Latch alu:alu\|c\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[35\] " "Latch alu:alu\|c\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[38\] " "Latch alu:alu\|c\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[40\] " "Latch alu:alu\|c\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[51\] " "Latch alu:alu\|c\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[55\] " "Latch alu:alu\|c\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[59\] " "Latch alu:alu\|c\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[52\] " "Latch alu:alu\|c\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[53\] " "Latch alu:alu\|c\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[54\] " "Latch alu:alu\|c\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[56\] " "Latch alu:alu\|c\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[57\] " "Latch alu:alu\|c\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[58\] " "Latch alu:alu\|c\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[62\] " "Latch alu:alu\|c\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167269 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[50\] " "Latch alu:alu\|c\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167270 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[63\] " "Latch alu:alu\|c\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167270 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[60\] " "Latch alu:alu\|c\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167270 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[61\] " "Latch alu:alu\|c\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[29\]" {  } { { "registers.v" "" { Text "C:/Users/21mw67/Downloads/phase1/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743441167270 ""}  } { { "alu.v" "" { Text "C:/Users/21mw67/Downloads/phase1/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743441167270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743441175988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/21mw67/Downloads/phase1/output_files/CPUDesign.map.smsg " "Generated suppressed messages file C:/Users/21mw67/Downloads/phase1/output_files/CPUDesign.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441205150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743441205604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743441205604 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "con_enable " "No output dependent on input pin \"con_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/21mw67/Downloads/phase1/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743441205981 "|datapath|con_enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743441205981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7238 " "Implemented 7238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743441206003 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743441206003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7078 " "Implemented 7078 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743441206003 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743441206003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743441206003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743441206038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 13:13:26 2025 " "Processing ended: Mon Mar 31 13:13:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743441206038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743441206038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743441206038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743441206038 ""}
