{"vcs1":{"timestamp_begin":1739365636.429871278, "rt":0.28, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1739365636.783195430, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739365637.101046568, "rt":0.16, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739365636.209392652}
{"VCS_COMP_START_TIME": 1739365636.209392652}
{"VCS_COMP_END_TIME": 1739365637.322377186}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150356}}
