{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672244577135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672244577144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 11:22:56 2022 " "Processing started: Wed Dec 28 11:22:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672244577144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244577144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off waves -c waves " "Command: quartus_map --read_settings_files=on --write_settings_files=off waves -c waves" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244577144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672244578851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672244578851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/waves_nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waves_nios/synthesis/waves_nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waves_nios-rtl " "Found design unit 1: waves_nios-rtl" {  } { { "waves_nios/synthesis/waves_nios.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592118 ""} { "Info" "ISGN_ENTITY_NAME" "1 waves_nios " "Found entity 1: waves_nios" {  } { { "waves_nios/synthesis/waves_nios.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/waves_nios_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waves_nios/synthesis/waves_nios_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waves_nios_rst_controller-rtl " "Found design unit 1: waves_nios_rst_controller-rtl" {  } { { "waves_nios/synthesis/waves_nios_rst_controller.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592126 ""} { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_rst_controller " "Found entity 1: waves_nios_rst_controller" {  } { { "waves_nios/synthesis/waves_nios_rst_controller.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/waves_nios_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waves_nios/synthesis/waves_nios_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waves_nios_rst_controller_001-rtl " "Found design unit 1: waves_nios_rst_controller_001-rtl" {  } { { "waves_nios/synthesis/waves_nios_rst_controller_001.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592137 ""} { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_rst_controller_001 " "Found entity 1: waves_nios_rst_controller_001" {  } { { "waves_nios/synthesis/waves_nios_rst_controller_001.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "waves_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "waves_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_irq_mapper " "Found entity 1: waves_nios_irq_mapper" {  } { { "waves_nios/synthesis/submodules/waves_nios_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0 " "Found entity 1: waves_nios_mm_interconnect_0" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: waves_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "waves_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "waves_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "waves_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "waves_nios/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: waves_nios_mm_interconnect_0_rsp_mux_001" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592261 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_rsp_mux " "Found entity 1: waves_nios_mm_interconnect_0_rsp_mux" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: waves_nios_mm_interconnect_0_rsp_demux_001" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_rsp_demux " "Found entity 1: waves_nios_mm_interconnect_0_rsp_demux" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: waves_nios_mm_interconnect_0_cmd_mux_002" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_cmd_mux " "Found entity 1: waves_nios_mm_interconnect_0_cmd_mux" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: waves_nios_mm_interconnect_0_cmd_demux_001" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_cmd_demux " "Found entity 1: waves_nios_mm_interconnect_0_cmd_demux" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel waves_nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at waves_nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672244592375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel waves_nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at waves_nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672244592376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: waves_nios_mm_interconnect_0_router_004_default_decode" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592377 ""} { "Info" "ISGN_ENTITY_NAME" "2 waves_nios_mm_interconnect_0_router_004 " "Found entity 2: waves_nios_mm_interconnect_0_router_004" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel waves_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at waves_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672244592382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel waves_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at waves_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672244592382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: waves_nios_mm_interconnect_0_router_002_default_decode" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592383 ""} { "Info" "ISGN_ENTITY_NAME" "2 waves_nios_mm_interconnect_0_router_002 " "Found entity 2: waves_nios_mm_interconnect_0_router_002" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel waves_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at waves_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672244592394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel waves_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at waves_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672244592394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: waves_nios_mm_interconnect_0_router_001_default_decode" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592395 ""} { "Info" "ISGN_ENTITY_NAME" "2 waves_nios_mm_interconnect_0_router_001 " "Found entity 2: waves_nios_mm_interconnect_0_router_001" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel waves_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at waves_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672244592407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel waves_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at waves_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672244592407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_mm_interconnect_0_router_default_decode " "Found entity 1: waves_nios_mm_interconnect_0_router_default_decode" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592408 ""} { "Info" "ISGN_ENTITY_NAME" "2 waves_nios_mm_interconnect_0_router " "Found entity 2: waves_nios_mm_interconnect_0_router" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "waves_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "waves_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "waves_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "waves_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "waves_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "waves_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_switches " "Found entity 1: waves_nios_switches" {  } { { "waves_nios/synthesis/submodules/waves_nios_switches.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_sdram_controller_0_input_efifo_module " "Found entity 1: waves_nios_sdram_controller_0_input_efifo_module" {  } { { "waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592511 ""} { "Info" "ISGN_ENTITY_NAME" "2 waves_nios_sdram_controller_0 " "Found entity 2: waves_nios_sdram_controller_0" {  } { { "waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_pll_0 " "Found entity 1: waves_nios_pll_0" {  } { { "waves_nios/synthesis/submodules/waves_nios_pll_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_nios2_qsys_0_register_bank_a_module " "Found entity 1: waves_nios_nios2_qsys_0_register_bank_a_module" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "2 waves_nios_nios2_qsys_0_register_bank_b_module " "Found entity 2: waves_nios_nios2_qsys_0_register_bank_b_module" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "3 waves_nios_nios2_qsys_0_nios2_oci_debug " "Found entity 3: waves_nios_nios2_qsys_0_nios2_oci_debug" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "4 waves_nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: waves_nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "5 waves_nios_nios2_qsys_0_nios2_ocimem " "Found entity 5: waves_nios_nios2_qsys_0_nios2_ocimem" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "6 waves_nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: waves_nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "7 waves_nios_nios2_qsys_0_nios2_oci_break " "Found entity 7: waves_nios_nios2_qsys_0_nios2_oci_break" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "8 waves_nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: waves_nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "9 waves_nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: waves_nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "10 waves_nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: waves_nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "11 waves_nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: waves_nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "12 waves_nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: waves_nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "13 waves_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: waves_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "14 waves_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: waves_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "15 waves_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: waves_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "16 waves_nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: waves_nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "17 waves_nios_nios2_qsys_0_nios2_oci_pib " "Found entity 17: waves_nios_nios2_qsys_0_nios2_oci_pib" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "18 waves_nios_nios2_qsys_0_nios2_oci_im " "Found entity 18: waves_nios_nios2_qsys_0_nios2_oci_im" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "19 waves_nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: waves_nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "20 waves_nios_nios2_qsys_0_nios2_oci " "Found entity 20: waves_nios_nios2_qsys_0_nios2_oci" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""} { "Info" "ISGN_ENTITY_NAME" "21 waves_nios_nios2_qsys_0 " "Found entity 21: waves_nios_nios2_qsys_0" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: waves_nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: waves_nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: waves_nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_nios2_qsys_0_oci_test_bench " "Found entity 1: waves_nios_nios2_qsys_0_oci_test_bench" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_nios2_qsys_0_test_bench " "Found entity 1: waves_nios_nios2_qsys_0_test_bench" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_test_bench.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: waves_nios_jtag_uart_0_sim_scfifo_w" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592611 ""} { "Info" "ISGN_ENTITY_NAME" "2 waves_nios_jtag_uart_0_scfifo_w " "Found entity 2: waves_nios_jtag_uart_0_scfifo_w" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592611 ""} { "Info" "ISGN_ENTITY_NAME" "3 waves_nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: waves_nios_jtag_uart_0_sim_scfifo_r" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592611 ""} { "Info" "ISGN_ENTITY_NAME" "4 waves_nios_jtag_uart_0_scfifo_r " "Found entity 4: waves_nios_jtag_uart_0_scfifo_r" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592611 ""} { "Info" "ISGN_ENTITY_NAME" "5 waves_nios_jtag_uart_0 " "Found entity 5: waves_nios_jtag_uart_0" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "waves_nios/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_adc_0 " "Found entity 1: waves_nios_adc_0" {  } { { "waves_nios/synthesis/submodules/waves_nios_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_LEDS " "Found entity 1: waves_nios_LEDS" {  } { { "waves_nios/synthesis/submodules/waves_nios_LEDS.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves_nios/synthesis/submodules/waves_nios_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file waves_nios/synthesis/submodules/waves_nios_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 waves_nios_DAC " "Found entity 1: waves_nios_DAC" {  } { { "waves_nios/synthesis/submodules/waves_nios_DAC.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_DAC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waves-rtl " "Found design unit 1: waves-rtl" {  } { { "waves.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592651 ""} { "Info" "ISGN_ENTITY_NAME" "1 waves " "Found entity 1: waves" {  } { { "waves.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244592651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244592651 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "waves_nios_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at waves_nios_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1672244592714 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "waves_nios_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at waves_nios_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1672244592714 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "waves_nios_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at waves_nios_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1672244592714 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "waves_nios_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at waves_nios_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1672244592716 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "waves_nios_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at waves_nios_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1672244592719 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "waves_nios_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at waves_nios_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1672244592719 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "waves_nios_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at waves_nios_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1672244592720 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "waves_nios_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at waves_nios_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1672244592722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "waves " "Elaborating entity \"waves\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672244592990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios waves_nios:NIOS " "Elaborating entity \"waves_nios\" for hierarchy \"waves_nios:NIOS\"" {  } { { "waves.vhd" "NIOS" { Text "D:/intelFPGA_lite/18.1/waves/waves.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244593298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_DAC waves_nios:NIOS\|waves_nios_DAC:dac " "Elaborating entity \"waves_nios_DAC\" for hierarchy \"waves_nios:NIOS\|waves_nios_DAC:dac\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "dac" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244593335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_LEDS waves_nios:NIOS\|waves_nios_LEDS:leds " "Elaborating entity \"waves_nios_LEDS\" for hierarchy \"waves_nios:NIOS\|waves_nios_LEDS:leds\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "leds" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244593349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_adc_0 waves_nios:NIOS\|waves_nios_adc_0:adc_0 " "Elaborating entity \"waves_nios_adc_0\" for hierarchy \"waves_nios:NIOS\|waves_nios_adc_0:adc_0\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "adc_0" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244593384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc waves_nios:NIOS\|waves_nios_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"waves_nios:NIOS\|waves_nios_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_adc_0.v" "ADC_CTRL" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_adc_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244593429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_jtag_uart_0 waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"waves_nios_jtag_uart_0\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "jtag_uart_0" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244593472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_jtag_uart_0_scfifo_w waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"waves_nios_jtag_uart_0_scfifo_w\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "the_waves_nios_jtag_uart_0_scfifo_w" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244593496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "wfifo" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244594471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244594507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244594508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244594508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244594508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244594508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244594508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244594508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244594508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244594508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244594508 ""}  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672244594508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/intelFPGA_lite/18.1/waves/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244594928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244594928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244594931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/intelFPGA_lite/18.1/waves/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244595029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244595029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/intelFPGA_lite/18.1/waves/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244595033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA_lite/18.1/waves/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244595085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244595085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/intelFPGA_lite/18.1/waves/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244595088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/intelFPGA_lite/18.1/waves/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244595241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244595241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA_lite/18.1/waves/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244595246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/intelFPGA_lite/18.1/waves/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244595624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244595624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/intelFPGA_lite/18.1/waves/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244595628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/intelFPGA_lite/18.1/waves/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244595764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244595764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_w:the_waves_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/18.1/waves/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244595767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_jtag_uart_0_scfifo_r waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_r:the_waves_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"waves_nios_jtag_uart_0_scfifo_r\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|waves_nios_jtag_uart_0_scfifo_r:the_waves_nios_jtag_uart_0_scfifo_r\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "the_waves_nios_jtag_uart_0_scfifo_r" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244595788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "waves_nios_jtag_uart_0_alt_jtag_atlantic" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244596305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244596331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244596331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244596331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244596331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244596331 ""}  } { { "waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672244596331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244596582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"waves_nios:NIOS\|waves_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:waves_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244596745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0 waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"waves_nios_nios2_qsys_0\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "nios2_qsys_0" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244596800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_test_bench waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_test_bench:the_waves_nios_nios2_qsys_0_test_bench " "Elaborating entity \"waves_nios_nios2_qsys_0_test_bench\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_test_bench:the_waves_nios_nios2_qsys_0_test_bench\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_test_bench" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244596925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_register_bank_a_module waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a " "Elaborating entity \"waves_nios_nios2_qsys_0_register_bank_a_module\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "waves_nios_nios2_qsys_0_register_bank_a" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244596941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file waves_nios_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"waves_nios_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597134 ""}  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672244597134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghn1 " "Found entity 1: altsyncram_ghn1" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/waves/db/altsyncram_ghn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244597201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244597201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghn1 waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ghn1:auto_generated " "Elaborating entity \"altsyncram_ghn1\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_a_module:waves_nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ghn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_register_bank_b_module waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b " "Elaborating entity \"waves_nios_nios2_qsys_0_register_bank_b_module\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "waves_nios_nios2_qsys_0_register_bank_b" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file waves_nios_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"waves_nios_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597478 ""}  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672244597478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhn1 " "Found entity 1: altsyncram_hhn1" {  } { { "db/altsyncram_hhn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/waves/db/altsyncram_hhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244597543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244597543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhn1 waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hhn1:auto_generated " "Elaborating entity \"altsyncram_hhn1\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_register_bank_b_module:waves_nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hhn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_debug waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_debug:the_waves_nios_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_debug:the_waves_nios_nios2_qsys_0_nios2_oci_debug\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_debug" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_debug:the_waves_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_debug:the_waves_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_debug:the_waves_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_debug:the_waves_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_debug:the_waves_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_debug:the_waves_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597885 ""}  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672244597885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_ocimem waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_ocimem\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_ocimem" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_ociram_sp_ram_module waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"waves_nios_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "waves_nios_nios2_qsys_0_ociram_sp_ram" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244597979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file waves_nios_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"waves_nios_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244597980 ""}  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672244597980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3of1 " "Found entity 1: altsyncram_3of1" {  } { { "db/altsyncram_3of1.tdf" "" { Text "D:/intelFPGA_lite/18.1/waves/db/altsyncram_3of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244598048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244598048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3of1 waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3of1:auto_generated " "Elaborating entity \"altsyncram_3of1\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_ocimem:the_waves_nios_nios2_qsys_0_nios2_ocimem\|waves_nios_nios2_qsys_0_ociram_sp_ram_module:waves_nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_avalon_reg waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_avalon_reg:the_waves_nios_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_avalon_reg:the_waves_nios_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_avalon_reg" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_break waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_break:the_waves_nios_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_break\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_break:the_waves_nios_nios2_qsys_0_nios2_oci_break\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_break" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_xbrk waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_xbrk:the_waves_nios_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_xbrk:the_waves_nios_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_dbrk waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_dbrk:the_waves_nios_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_dbrk:the_waves_nios_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_itrace waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_itrace:the_waves_nios_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_itrace:the_waves_nios_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_itrace" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_dtrace waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_dtrace:the_waves_nios_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_dtrace:the_waves_nios_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_td_mode waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_dtrace:the_waves_nios_nios2_qsys_0_nios2_oci_dtrace\|waves_nios_nios2_qsys_0_nios2_oci_td_mode:waves_nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_dtrace:the_waves_nios_nios2_qsys_0_nios2_oci_dtrace\|waves_nios_nios2_qsys_0_nios2_oci_td_mode:waves_nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "waves_nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_fifo waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_fifo" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo\|waves_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_waves_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo\|waves_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_waves_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo\|waves_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_waves_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo\|waves_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_waves_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo\|waves_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_waves_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo\|waves_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_waves_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_oci_test_bench waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo\|waves_nios_nios2_qsys_0_oci_test_bench:the_waves_nios_nios2_qsys_0_oci_test_bench " "Elaborating entity \"waves_nios_nios2_qsys_0_oci_test_bench\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_fifo:the_waves_nios_nios2_qsys_0_nios2_oci_fifo\|waves_nios_nios2_qsys_0_oci_test_bench:the_waves_nios_nios2_qsys_0_oci_test_bench\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_oci_test_bench" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598513 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "waves_nios_nios2_qsys_0_oci_test_bench " "Entity \"waves_nios_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_oci_test_bench" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1672244598514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_pib waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_pib:the_waves_nios_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_pib:the_waves_nios_nios2_qsys_0_nios2_oci_pib\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_pib" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_nios2_oci_im waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_im:the_waves_nios_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"waves_nios_nios2_qsys_0_nios2_oci_im\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_nios2_oci_im:the_waves_nios_nios2_qsys_0_nios2_oci_im\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_nios2_oci_im" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_jtag_debug_module_wrapper waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" "the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_jtag_debug_module_tck waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|waves_nios_nios2_qsys_0_jtag_debug_module_tck:the_waves_nios_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"waves_nios_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|waves_nios_nios2_qsys_0_jtag_debug_module_tck:the_waves_nios_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_waves_nios_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_nios2_qsys_0_jtag_debug_module_sysclk waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|waves_nios_nios2_qsys_0_jtag_debug_module_sysclk:the_waves_nios_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"waves_nios_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|waves_nios_nios2_qsys_0_jtag_debug_module_sysclk:the_waves_nios_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_waves_nios_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "waves_nios_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598735 ""}  } { { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672244598735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598741 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"waves_nios:NIOS\|waves_nios_nios2_qsys_0:nios2_qsys_0\|waves_nios_nios2_qsys_0_nios2_oci:the_waves_nios_nios2_qsys_0_nios2_oci\|waves_nios_nios2_qsys_0_jtag_debug_module_wrapper:the_waves_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:waves_nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_pll_0 waves_nios:NIOS\|waves_nios_pll_0:pll_0 " "Elaborating entity \"waves_nios_pll_0\" for hierarchy \"waves_nios:NIOS\|waves_nios_pll_0:pll_0\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "pll_0" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll waves_nios:NIOS\|waves_nios_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"waves_nios:NIOS\|waves_nios_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_pll_0.v" "altera_pll_i" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598868 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1672244598904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waves_nios:NIOS\|waves_nios_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"waves_nios:NIOS\|waves_nios_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_pll_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waves_nios:NIOS\|waves_nios_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"waves_nios:NIOS\|waves_nios_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 102.142857 MHz " "Parameter \"output_clock_frequency1\" = \"102.142857 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672244598958 ""}  } { { "waves_nios/synthesis/submodules/waves_nios_pll_0.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672244598958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_sdram_controller_0 waves_nios:NIOS\|waves_nios_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"waves_nios_sdram_controller_0\" for hierarchy \"waves_nios:NIOS\|waves_nios_sdram_controller_0:sdram_controller_0\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "sdram_controller_0" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244598966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_sdram_controller_0_input_efifo_module waves_nios:NIOS\|waves_nios_sdram_controller_0:sdram_controller_0\|waves_nios_sdram_controller_0_input_efifo_module:the_waves_nios_sdram_controller_0_input_efifo_module " "Elaborating entity \"waves_nios_sdram_controller_0_input_efifo_module\" for hierarchy \"waves_nios:NIOS\|waves_nios_sdram_controller_0:sdram_controller_0\|waves_nios_sdram_controller_0_input_efifo_module:the_waves_nios_sdram_controller_0_input_efifo_module\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" "the_waves_nios_sdram_controller_0_input_efifo_module" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_switches waves_nios:NIOS\|waves_nios_switches:switches " "Elaborating entity \"waves_nios_switches\" for hierarchy \"waves_nios:NIOS\|waves_nios_switches:switches\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "switches" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0 waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"waves_nios_mm_interconnect_0\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "mm_interconnect_0" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_0_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_0_adc_slave_translator\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "adc_0_adc_slave_translator" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "switches_s1_translator" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "adc_0_adc_slave_agent" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 1377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "waves_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "adc_0_adc_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rdata_fifo\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "adc_0_adc_slave_agent_rdata_fifo" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_router waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router:router " "Elaborating entity \"waves_nios_mm_interconnect_0_router\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router:router\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244599960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_router_default_decode waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router:router\|waves_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"waves_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router:router\|waves_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_router_001 waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"waves_nios_mm_interconnect_0_router_001\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_router_001_default_decode waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_001:router_001\|waves_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"waves_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_001:router_001\|waves_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_router_002 waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"waves_nios_mm_interconnect_0_router_002\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_router_002_default_decode waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_002:router_002\|waves_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"waves_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_002:router_002\|waves_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_router_004 waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"waves_nios_mm_interconnect_0_router_004\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_004:router_004\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_router_004_default_decode waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_004:router_004\|waves_nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"waves_nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_router_004:router_004\|waves_nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_cmd_demux waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"waves_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_cmd_demux_001 waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"waves_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_cmd_mux waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"waves_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_cmd_mux_002 waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"waves_nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_rsp_demux waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"waves_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_rsp_demux_001 waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"waves_nios_mm_interconnect_0_rsp_demux_001\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_rsp_mux waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"waves_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_rsp_mux_001 waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"waves_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "crosser" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "waves_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "waves_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_avalon_st_adapter waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"waves_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"waves_nios:NIOS\|waves_nios_mm_interconnect_0:mm_interconnect_0\|waves_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|waves_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/waves_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_irq_mapper waves_nios:NIOS\|waves_nios_irq_mapper:irq_mapper " "Elaborating entity \"waves_nios_irq_mapper\" for hierarchy \"waves_nios:NIOS\|waves_nios_irq_mapper:irq_mapper\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "irq_mapper" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_rst_controller waves_nios:NIOS\|waves_nios_rst_controller:rst_controller " "Elaborating entity \"waves_nios_rst_controller\" for hierarchy \"waves_nios:NIOS\|waves_nios_rst_controller:rst_controller\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "rst_controller" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller waves_nios:NIOS\|waves_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"waves_nios:NIOS\|waves_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "waves_nios/synthesis/waves_nios_rst_controller.vhd" "rst_controller" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer waves_nios:NIOS\|waves_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"waves_nios:NIOS\|waves_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "waves_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer waves_nios:NIOS\|waves_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"waves_nios:NIOS\|waves_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "waves_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244600975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waves_nios_rst_controller_001 waves_nios:NIOS\|waves_nios_rst_controller_001:rst_controller_001 " "Elaborating entity \"waves_nios_rst_controller_001\" for hierarchy \"waves_nios:NIOS\|waves_nios_rst_controller_001:rst_controller_001\"" {  } { { "waves_nios/synthesis/waves_nios.vhd" "rst_controller_001" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244601000 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req waves_nios_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at waves_nios_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "waves_nios/synthesis/waves_nios_rst_controller_001.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672244601001 "|waves|waves_nios:NIOS|waves_nios_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller waves_nios:NIOS\|waves_nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"waves_nios:NIOS\|waves_nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "waves_nios/synthesis/waves_nios_rst_controller_001.vhd" "rst_controller_001" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/waves_nios_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244601023 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1672244603762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.28.11:23:28 Progress: Loading sld10b7ff10/alt_sld_fab_wrapper_hw.tcl " "2022.12.28.11:23:28 Progress: Loading sld10b7ff10/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244608631 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244612509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244612719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244617069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244617194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244617322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244617477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244617524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244617525 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1672244618415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10b7ff10/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10b7ff10/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld10b7ff10/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/18.1/waves/db/ip/sld10b7ff10/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244618702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244618702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/18.1/waves/db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244618823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244618823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244618838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244618838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244618915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244618915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244619019 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244619019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244619019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/18.1/waves/db/ip/sld10b7ff10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672244619098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244619098 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672244625084 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "waves_nios:NIOS\|waves_nios_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk waves_nios:NIOS\|waves_nios_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated waves_nios:NIOS\|waves_nios_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 " "Register \"waves_nios:NIOS\|waves_nios_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk\" is converted into an equivalent circuit using register \"waves_nios:NIOS\|waves_nios_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated\" and latch \"waves_nios:NIOS\|waves_nios_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1\"" {  } { { "waves_nios/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/waves/waves_nios/synthesis/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672244625274 "|waves|waves_nios:NIOS|waves_nios_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1672244625274 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "waves.vhd" "" { Text "D:/intelFPGA_lite/18.1/waves/waves.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672244626570 "|waves|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672244626570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244627259 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "98 " "98 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672244630324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244631068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/waves/output_files/waves.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/waves/output_files/waves.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244631786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672244634534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672244634534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2789 " "Implemented 2789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672244635895 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672244635895 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1672244635895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2576 " "Implemented 2576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672244635895 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1672244635895 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1672244635895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672244635895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672244635965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 11:23:55 2022 " "Processing ended: Wed Dec 28 11:23:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672244635965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672244635965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672244635965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672244635965 ""}
