$timescale 1ms $end
$scope module logic $end
$var wire 1 $ key $end
$var wire 1 % out $end
$var wire 1 ^ overflow $end
$var wire 1 ( underflow $end
$upscope $end
$enddefinitions $end
$dumpvars
0$
0%
0^
0(
$end

#2
1%
#102
0%
#802
1%
#902
0%
#1002
1%
#1102
0%
#1202
1%
#1302
0%
#1602
1%
#1702
0%
#1802
1%
#2102
0%
#2402
1%
#2502
0%
#2603
1%
#2703
0%
#2803
1%
#3103
0%
#3203
1%
#3503
0%
#3603
1%
#3903
0%
#4203
1%
#4503
0%
#4603
1%
#4703
0%
#4803
1%
#5103
0%
#5403
1%
#5504
0%
#5604
1%
#5904
0%
#6204
1%
#6304
0%
#6404
1%
#6704
0%
#7004
1%
#7104
0%
#7204
1%
#7304
0%
#7604
1%
#7704
0%
#7804
1%
#8104
0%
#8404
1%
#8504
0%
#8604
1%
#8704
0%
#8804
1%
#9104
0%
#9204
1%
#9504
0%
#9604
1%
#9904
0%
#10204
1%
#10504
0%
#10604
1%
#10704
0%
#10804
1%
#11104
0%
#11404
1%
#11504
0%
#11604
1%
#11904
0%
#12204
1%
#12304
0%
#12404
1%
#12704
0%
#13404
1%
#13504
0%
#13604
1%
#13704
0%
#13804
1%
#13904
0%
#14204
1%
#14304
0%
#14404
1%
#14704
0%
#15004
1%
#15104
0%
#15204
1%
#15304
0%
#15404
1%
#15704
0%
#15804
1%
#16104
0%
#16204
1%
#16504
0%
#16804
1%
#17104
0%
#17204
1%
#17304
0%
#17404
1%
#17704
0%
#18004
1%
#18104
0%
#18204
1%
#18504
0%
#18804
1%
#18904
0%
#19004
1%
#19304
0%
#20004
1%
#20104
0%
#20204
1%
#20304
0%
#20404
1%
#20504
0%
#20804
1%
#20904
0%
#21004
1%
#21304
0%
#21604
1%
#21704
0%
#21804
1%
#21904
0%
#22004
1%
#22304
0%
#22404
1%
#22704
0%
#22804
1%
#23104
0%
#23404
1%
#23704
0%
#23804
1%
#23904
0%
#24004
1%
#24304
0%
#24604
1%
#24704
0%
#24804
1%
#25104
0%
#25404
1%
#25504
0%
#25604
1%
#25904
0%
