#include "../../cmucal.h"
#include "cmucal-sfr.h"

unsigned int dbg_offset = 0x4000;

struct sfr_block cmucal_sfr_block_list[] = {
    SFR_BLOCK(CMU_TOP, 0x22B20000, 0x8000),
    SFR_BLOCK(CMU_ALIVE, 0x12800000, 0x8000),
    SFR_BLOCK(CMU_PMU, 0x0000, 0x8000),
    SFR_BLOCK(CMU_AOCCSIS, 0x1A000000, 0x8000),
    SFR_BLOCK(CMU_AUD, 0x12000000, 0x8000),
    SFR_BLOCK(CMU_BRP, 0x1B800000, 0x8000),
    SFR_BLOCK(CMU_CHUB, 0x13800000, 0x8000),
    SFR_BLOCK(CMU_CHUBVTS, 0x13E00000, 0x8000),
    SFR_BLOCK(CMU_CMGP, 0x14000000, 0x8000),
    SFR_BLOCK(CMU_CPUCL0_GLB, 0x1DC20000, 0x8000),
    SFR_BLOCK(CMU_CPUCL0, 0x1DC40000, 0x8000),
    SFR_BLOCK(CMU_CPUCL1H, 0x1DCF0000, 0x8000),
    SFR_BLOCK(CMU_CPUCL1L, 0x1DC50000, 0x8000),
    SFR_BLOCK(CMU_CPUCL2, 0x1DC60000, 0x8000),
    SFR_BLOCK(CMU_CSIS, 0x1A100000, 0x8000),
    SFR_BLOCK(CMU_CSTAT, 0x1A800000, 0x8000),
    SFR_BLOCK(CMU_DBGCORE, 0x15930000, 0x8000),
    SFR_BLOCK(CMU_DLFE, 0x27000000, 0x8000),
    SFR_BLOCK(CMU_DLNE, 0x28000000, 0x8000),
    SFR_BLOCK(CMU_DNC, 0x21000000, 0x8000),
    SFR_BLOCK(CMU_DPUB, 0x19000000, 0x8000),
    SFR_BLOCK(CMU_DPUF0, 0x19800000, 0x8000),
    SFR_BLOCK(CMU_DPUF1, 0x19A00000, 0x8000),
    SFR_BLOCK(CMU_DSP, 0x21400000, 0x8000),
    SFR_BLOCK(CMU_DSU, 0x1DC30000, 0x8000),
    SFR_BLOCK(CMU_G3DCORE, 0x22030000, 0x8000),
    SFR_BLOCK(CMU_G3D, 0x22020000, 0x8000),
    SFR_BLOCK(CMU_GNPU0, 0x21600000, 0x8000),
    SFR_BLOCK(CMU_GNPU1, 0x21600000, 0x8000),
    SFR_BLOCK(CMU_HSI0, 0x17800000, 0x8000),
    SFR_BLOCK(CMU_HSI1, 0x18000000, 0x8000),
    SFR_BLOCK(CMU_ICPU, 0x1E800000, 0x8000),
    SFR_BLOCK(CMU_LME, 0x28800000, 0x8000),
    SFR_BLOCK(CMU_M2M, 0x27800000, 0x8000),
    SFR_BLOCK(CMU_MCFP, 0x1F800000, 0x8000),
    SFR_BLOCK(CMU_MCSC, 0x1C800000, 0x8000),
    SFR_BLOCK(CMU_MFC, 0x1E000000, 0x8000),
    SFR_BLOCK(CMU_MFD, 0x1F000000, 0x8000),
    SFR_BLOCK(CMU_MIF0, 0x26000000, 0x8000),
    SFR_BLOCK(CMU_MIF1, 0x26000000, 0x8000),
    SFR_BLOCK(CMU_MIF2, 0x26000000, 0x8000),
    SFR_BLOCK(CMU_MIF3, 0x26000000, 0x8000),
    SFR_BLOCK(CMU_NOCL0, 0x22830000, 0x8000),
    SFR_BLOCK(CMU_NOCL1A, 0x23800000, 0x8000),
    SFR_BLOCK(CMU_NOCL1B, 0x24800000, 0x8000),
    SFR_BLOCK(CMU_NOCL2A, 0x25800000, 0x8000),
    SFR_BLOCK(CMU_NPUMEM, 0x21900000, 0x8000),
    SFR_BLOCK(CMU_PERIC0, 0x10800000, 0x8000),
    SFR_BLOCK(CMU_PERIC1, 0x11000000, 0x8000),
    SFR_BLOCK(CMU_PERIC2, 0x11800000, 0x8000),
    SFR_BLOCK(CMU_PERIS, 0x10020000, 0x8000),
    SFR_BLOCK(CMU_RGBP, 0x1B000000, 0x8000),
    SFR_BLOCK(CMU_S2D, 0x15830000, 0x8000),
    SFR_BLOCK(CMU_SDMA, 0x21200000, 0x8000),
    SFR_BLOCK(CMU_SNPU0, 0x21800000, 0x8000),
    SFR_BLOCK(CMU_SNPU1, 0x21800000, 0x8000),
    SFR_BLOCK(CMU_SSP, 0x16800000, 0x8000),
    SFR_BLOCK(CMU_STRONG, 0x16860000, 0x8000),
    SFR_BLOCK(CMU_UFD, 0x14800000, 0x8000),
    SFR_BLOCK(CMU_UFS, 0x17000000, 0x8000),
    SFR_BLOCK(CMU_UNPU, 0x15000000, 0x8000),
    SFR_BLOCK(CMU_VTS, 0x13000000, 0x8000),
    SFR_BLOCK(CMU_YUVP, 0x1C000000, 0x8000),
};
unsigned int cmucal_sfr_block_size = ARRAY_SIZE(cmucal_sfr_block_list);

struct sfr cmucal_sfr_list[] = {
    SFR(CMU_TOP_CMU_HCHGEN_CLKMUX_CMUREF_CMU_TOP_GENERALIO_USER, 0x850, CMU_TOP),
    SFR(CMU_TOP_ACD_CHANNEL_0_CMU_TOP_GENERALIO_USER, 0x3f00, CMU_TOP),
    SFR(CMU_TOP_ACD_CHANNEL_1_CMU_TOP_GENERALIO_USER, 0x3f04, CMU_TOP),
    SFR(CMU_TOP_ACD_CHANNEL_2_CMU_TOP_GENERALIO_USER, 0x3f08, CMU_TOP),
    SFR(CMU_TOP_ACD_CHANNEL_3_CMU_TOP_GENERALIO_USER, 0x3f0c, CMU_TOP),
    SFR(CMU_TOP_ACD_SCI_CMU_TOP_GENERALIO_USER, 0x3f20, CMU_TOP),
    SFR(CMU_TOP_ACD_MASK_CMU_TOP_GENERALIO_USER, 0x3f24, CMU_TOP),
    SFR(CMU_TOP_IF_MASK_CMU_TOP_GENERALIO_USER, 0x3f30, CMU_TOP),
    SFR(CMU_TOP_DEBUG_STATE0_CMU_TOP_GENERALIO_USER, 0x3f28, CMU_TOP),
    SFR(CMU_TOP_DEBUG_STATE1_CMU_TOP_GENERALIO_USER, 0x3f2c, CMU_TOP),
    SFR(CMU_TOP_SPARE0_SPARE, 0xa00, CMU_TOP),
    SFR(CMU_TOP_SPARE1_SPARE, 0xa04, CMU_TOP),
    SFR(CMU_TOP_INFORM00_INFORM, 0xe00, CMU_TOP),
    SFR(CMU_TOP_INFORM01_INFORM, 0xe04, CMU_TOP),
    SFR(CMU_TOP_INFORM02_INFORM, 0xe08, CMU_TOP),
    SFR(CMU_TOP_INFORM03_INFORM, 0xe0c, CMU_TOP),
    SFR(CMU_TOP_INFORM04_INFORM, 0xe10, CMU_TOP),
    SFR(CMU_TOP_INFORM05_INFORM, 0xe14, CMU_TOP),
    SFR(CMU_TOP_INFORM06_INFORM, 0xe18, CMU_TOP),
    SFR(CMU_TOP_INFORM07_INFORM, 0xe1c, CMU_TOP),
    SFR(CMU_TOP_INFORM08_INFORM, 0xe20, CMU_TOP),
    SFR(CMU_TOP_INFORM09_INFORM, 0xe24, CMU_TOP),
    SFR(CMU_TOP_INFORM10_INFORM, 0xe28, CMU_TOP),
    SFR(CMU_TOP_INFORM11_INFORM, 0xe2c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_FORCED_ENABLE_0_EWR_CMU_I, 0xa08, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_FORCED_ENABLE_1_EWR_CMU_I, 0xa0c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_ABOX_CTRL_EWR_CMU_I, 0xa10, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_ALIVE_CTRL_EWR_CMU_I, 0xa14, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CLUSTER0_CTRL_EWR_CMU_I, 0xa18, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CP_CTRL_EWR_CMU_I, 0xa1c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_DPU_CTRL_EWR_CMU_I, 0xa20, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CSIS_CTRL_EWR_CMU_I, 0xa24, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_NOCL1A_CTRL_EWR_CMU_I, 0xa30, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_NOCL1B_CTRL_EWR_CMU_I, 0xa34, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_NOCL1C_CTRL_EWR_CMU_I, 0xa38, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_NOCL0_CTRL_EWR_CMU_I, 0xa2c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_ABOX_DEST_EWR_CMU_I, 0xb00, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_APM_DEST_EWR_CMU_I, 0xb2c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_NOCL1A_DEST_EWR_CMU_I, 0xb20, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_NOCL1B_DEST_EWR_CMU_I, 0xb24, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_NOCL1C_DEST_EWR_CMU_I, 0xb28, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CLUSTER0_DEST_EWR_CMU_I, 0xb08, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_NOCL0_DEST_EWR_CMU_I, 0xb1c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CP_DEST_EWR_CMU_I, 0xb0c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CSIS_DEST_EWR_CMU_I, 0xb14, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_DPUB_DEST_EWR_CMU_I, 0xb10, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_CTRL_REG_CMU_TOP_SFR2HANDSHAKE_I, 0x3e00, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY0_CMU_TOP_SFR2HANDSHAKE_I, 0x3e10, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY1_CMU_TOP_SFR2HANDSHAKE_I, 0x3e14, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY2_CMU_TOP_SFR2HANDSHAKE_I, 0x3e18, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY3_CMU_TOP_SFR2HANDSHAKE_I, 0x3e1c, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY4_CMU_TOP_SFR2HANDSHAKE_I, 0x3e20, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY5_CMU_TOP_SFR2HANDSHAKE_I, 0x3e24, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY6_CMU_TOP_SFR2HANDSHAKE_I, 0x3e28, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY7_CMU_TOP_SFR2HANDSHAKE_I, 0x3e2c, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_BUSY_CMU_TOP_SFR2HANDSHAKE_I, 0x3e30, CMU_TOP),
    SFR(CMU_TOP_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_TOP),
    SFR(CMU_TOP_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_TOP),
    SFR(CMU_TOP_QUEUE_CTRL_SFRQUEUE, 0x3c00, CMU_TOP),
    SFR(CMU_TOP_QUEUE0_ENTRY_SFRQUEUE, 0x3c10, CMU_TOP),
    SFR(CMU_TOP_QUEUE1_ENTRY_SFRQUEUE, 0x3c14, CMU_TOP),
    SFR(CMU_TOP_QUEUE2_ENTRY_SFRQUEUE, 0x3c18, CMU_TOP),
    SFR(CMU_TOP_QUEUE3_ENTRY_SFRQUEUE, 0x3c1c, CMU_TOP),
    SFR(CMU_TOP_QUEUE4_ENTRY_SFRQUEUE, 0x3c20, CMU_TOP),
    SFR(CMU_TOP_QUEUE5_ENTRY_SFRQUEUE, 0x3c24, CMU_TOP),
    SFR(CMU_TOP_QUEUE6_ENTRY_SFRQUEUE, 0x3c28, CMU_TOP),
    SFR(CMU_TOP_QUEUE7_ENTRY_SFRQUEUE, 0x3c2c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_CMU_CUSTOM_TOP_MUX_CMUREF, 0x1000, CMU_TOP),
    SFR(CMU_TOP_HCHGEN_CLKMUX_CMU_CUSTOM_TOP_MUX_CMUREF, 0x840, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF, 0x4000, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_CMU_CUSTOM_TOP_MUX_CMUREF_QCH, 0x3000, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF_QCH, 0x7000, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED0, 0x10c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED0, 0x118, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED0, 0x11c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED0, 0x110, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED0, 0x120, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED0, 0x114, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED0, 0x100, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED0, 0x0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED0, 0x104, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED0, 0x108, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED0, 0x80, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED0, 0x4100, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED1, 0x14c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED1, 0x158, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED1, 0x15c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED1, 0x150, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED1, 0x160, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED1, 0x154, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED1, 0x140, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED1, 0x4, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED1, 0x144, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED1, 0x148, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED1, 0x84, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED1, 0x4140, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED2, 0x18c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED2, 0x198, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED2, 0x19c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED2, 0x190, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED2, 0x1a0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED2, 0x194, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED2, 0x180, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED2, 0x8, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED2, 0x184, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED2, 0x188, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED2, 0x88, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED2, 0x4180, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED3, 0x1cc, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED3, 0x1d8, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED3, 0x1dc, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED3, 0x1d0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED3, 0x1e0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED3, 0x1d4, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED3, 0x1c0, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED3, 0xc, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED3, 0x1c4, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED3, 0x1c8, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED3, 0x8c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED3, 0x41c0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED4, 0x20c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED4, 0x218, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED4, 0x21c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED4, 0x210, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED4, 0x220, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED4, 0x214, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED4, 0x200, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED4, 0x10, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED4, 0x204, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED4, 0x208, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED4, 0x90, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED4, 0x4200, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED5, 0x24c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED5, 0x258, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED5, 0x25c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED5, 0x250, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED5, 0x260, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED5, 0x254, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED5, 0x240, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED5, 0x14, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED5, 0x244, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED5, 0x248, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED5, 0x94, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED5, 0x4240, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED_MIF, 0x28c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED_MIF, 0x298, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED_MIF, 0x29c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED_MIF, 0x290, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED_MIF, 0x2a0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED_MIF, 0x294, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED_MIF, 0x280, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED_MIF, 0x18, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED_MIF, 0x284, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED_MIF, 0x288, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED_MIF, 0x98, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED_MIF, 0x4280, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_MMC, 0x2cc, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_MMC, 0x2d8, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_MMC, 0x2dc, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_MMC, 0x2d0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_MMC, 0x2e0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_MMC, 0x2d4, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_MMC, 0x2c0, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_MMC, 0x1c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_MMC, 0x2c4, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_MMC, 0x2c8, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_MMC, 0x9c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_MMC, 0x42c0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0, 0x1004, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK0, 0x4004, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1, 0x1008, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK1, 0x4008, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2, 0x100c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK2, 0x400c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3, 0x1010, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK3, 0x4010, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4, 0x1014, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK4, 0x4014, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5, 0x1018, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK5, 0x4018, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK6, 0x101c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK6, 0x401c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0, 0x2000, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK0, 0x4020, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1, 0x2004, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK1, 0x4024, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2, 0x2008, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK2, 0x4028, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3, 0x200c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK3, 0x402c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4, 0x2010, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK4, 0x4030, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5, 0x2014, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK5, 0x4034, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6, 0x2018, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK6, 0x4038, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0, 0x1800, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK0, 0x5800, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1, 0x1804, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK1, 0x5804, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2, 0x1808, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK2, 0x5808, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3, 0x180c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK3, 0x580c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4, 0x1810, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK4, 0x5810, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK5, 0x1814, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK5, 0x5814, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK6, 0x1818, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK6, 0x5818, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_CIS_CLK0, 0x3004, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CIS_CLK0, 0x7004, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_CIS_CLK1, 0x3008, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CIS_CLK1, 0x7008, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_CIS_CLK2, 0x300c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CIS_CLK2, 0x700c, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_CIS_CLK3, 0x3010, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CIS_CLK3, 0x7010, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_CIS_CLK4, 0x3014, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CIS_CLK4, 0x7014, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_CIS_CLK5, 0x3018, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CIS_CLK5, 0x7018, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_CIS_CLK6, 0x301c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CIS_CLK6, 0x701c, CMU_TOP),
    SFR(CMU_TOP_CLKOUT_CON_CMU_TOP_CLKOUT0, 0x810, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CMU_TOP_CLKOUT0, 0x4810, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC, 0x1020, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_ALIVE_NOC, 0x403c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_DCPHY, 0x1024, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_AOCCSIS_DCPHY, 0x4040, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_OIS_MCU, 0x1028, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_AOCCSIS_OIS_MCU, 0x4044, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF0, 0x102c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_AUDIF0, 0x4048, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF1, 0x1030, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_AUDIF1, 0x404c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU, 0x1034, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_CPU, 0x4050, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC, 0x1038, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_NOC, 0x4054, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST, 0x103c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST, 0x4058, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_BOOST, 0x1040, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_BOOST, 0x405c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC, 0x1044, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_NOC, 0x4060, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_HTU, 0x1048, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_HTU, 0x4064, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP, 0x104c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP, 0x4068, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH, 0x1050, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH, 0x406c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1H_SWITCH, 0x1054, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL1H_SWITCH, 0x4070, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1L_SWITCH, 0x1058, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL1L_SWITCH, 0x4074, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL2_SWITCH, 0x105c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH, 0x4078, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_NOC, 0x1060, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DNC_NOC, 0x407c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A0, 0x1064, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUB_NOC_A0, 0x4080, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A1, 0x1068, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUB_NOC_A1, 0x4084, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A0, 0x106c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUF_NOC_A0, 0x4088, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A1, 0x1070, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUF_NOC_A1, 0x408c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A0, 0x1074, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DSP_NOC_A0, 0x4090, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A1, 0x1078, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DSP_NOC_A1, 0x4094, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH, 0x107c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DSU_SWITCH, 0x4098, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP, 0x1080, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_NOCP, 0x409c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH, 0x1084, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_SWITCH, 0x40a0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A0, 0x1088, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_NOC_A0, 0x40a4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A0, 0x108c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_XMAA_A0, 0x40a8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A0, 0x1090, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_NOC_A0, 0x40ac, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A0, 0x1094, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_A0, 0x40b0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A1, 0x1098, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_NOC_A1, 0x40b4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A1, 0x109c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_XMAA_A1, 0x40b8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A1, 0x10a0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_NOC_A1, 0x40bc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A1, 0x10a4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_A1, 0x40c0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NPUMEM_NOC, 0x10a8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NPUMEM_NOC, 0x40c4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A0, 0x10ac, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_NOC_A0, 0x40c8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A1, 0x10b0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_NOC_A1, 0x40cc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A0, 0x10b4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_NOC_A0, 0x40d0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A1, 0x10b8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_NOC_A1, 0x40d4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPGTC, 0x10bc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_DPGTC, 0x40d8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPOSC, 0x10c0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_DPOSC, 0x40dc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_NOC, 0x10c4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_NOC, 0x40e0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_USB32DRD, 0x10c8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_USB32DRD, 0x40e4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC, 0x10cc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI1_NOC, 0x40e8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC_PCIE, 0x10d0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI1_NOC_PCIE, 0x40ec, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A0, 0x10d4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC0_A0, 0x40f0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A1, 0x10d8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC0_A1, 0x40f4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC1, 0x10dc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC1, 0x40f8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_LME_NOC, 0x10e0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_LME_NOC, 0x40fc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG, 0x10e4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_JPEG, 0x4104, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JSQZ, 0x10e8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_JSQZ, 0x4108, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC, 0x10ec, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_NOC, 0x410c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_MFC, 0x10f0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MFC_MFC, 0x4110, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_WFD, 0x10f4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MFC_WFD, 0x4114, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_MFD, 0x10f8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MFD_MFD, 0x4118, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_FG, 0x10fc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MFD_FG, 0x411c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP, 0x1100, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_NOCP, 0x4120, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH, 0x1104, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_SWITCH, 0x4124, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC, 0x1108, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL0_NOC, 0x4128, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC, 0x110c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL1A_NOC, 0x412c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1B_NOC0, 0x1110, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL1B_NOC0, 0x4130, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_NOC, 0x1114, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_NOC, 0x4134, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM0, 0x1118, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM0, 0x4138, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM1, 0x111c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM1, 0x413c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM2, 0x1120, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM2, 0x4144, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM3, 0x1124, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM3, 0x4148, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP0, 0x1128, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC0_IP0, 0x414c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP1, 0x112c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC0_IP1, 0x4150, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_NOC, 0x1130, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC0_NOC, 0x4154, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP0, 0x1134, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC1_IP0, 0x4158, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP1, 0x1138, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC1_IP1, 0x415c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_NOC, 0x113c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC1_NOC, 0x4160, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP0, 0x1140, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC2_IP0, 0x4164, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP1, 0x1144, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC2_IP1, 0x4168, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_NOC, 0x1148, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC2_NOC, 0x416c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC, 0x114c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_GIC, 0x4170, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC, 0x1150, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_NOC, 0x4174, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_TMU, 0x1154, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_TMU, 0x4178, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC, 0x1158, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_SDMA_NOC, 0x417c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_SSP_NOC, 0x115c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_SSP_NOC, 0x4184, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_MMC_CARD, 0x1160, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_UFS_MMC_CARD, 0x4188, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_NOC, 0x1164, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_UFS_NOC, 0x418c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_UFS_EMBD, 0x1168, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_UFS_UFS_EMBD, 0x4190, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_VTS_DMIC, 0x116c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_VTS_DMIC, 0x4194, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CP_HISPEEDY_CLK, 0x1170, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CP_HISPEEDY_CLK, 0x4198, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CP_SHARED0_CLK, 0x1174, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CP_SHARED0_CLK, 0x419c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CP_SHARED1_CLK, 0x1178, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CP_SHARED1_CLK, 0x41a0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CP_SHARED2_CLK, 0x117c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CP_SHARED2_CLK, 0x41a4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC, 0x201c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_ALIVE_NOC, 0x41a8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_DCPHY, 0x2020, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_AOCCSIS_DCPHY, 0x41ac, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_OIS_MCU, 0x2024, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_AOCCSIS_OIS_MCU, 0x41b0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF0, 0x2028, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_AUDIF0, 0x41b4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF1, 0x202c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_AUDIF1, 0x41b8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU, 0x2030, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_CPU, 0x41bc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC, 0x2034, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_NOC, 0x41c4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST, 0x2038, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CMU_BOOST, 0x41c8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_BOOST, 0x203c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_BOOST, 0x41cc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC, 0x2040, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_DBG_NOC, 0x41d0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_HTU, 0x2044, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_HTU, 0x41d4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP, 0x2048, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_NOCP, 0x41d8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 0x204c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_SWITCH, 0x41dc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1H_SWITCH, 0x2050, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL1H_SWITCH, 0x41e0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1L_SWITCH, 0x2054, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL1L_SWITCH, 0x41e4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH, 0x2058, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL2_SWITCH, 0x41e8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC, 0x205c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_DNC_NOC, 0x41ec, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A0, 0x2060, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUB_NOC_A0, 0x41f0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A1, 0x2064, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUB_NOC_A1, 0x41f4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A0, 0x2068, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUF_NOC_A0, 0x41f8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A1, 0x206c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUF_NOC_A1, 0x41fc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A0, 0x2070, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_DSP_NOC_A0, 0x4204, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A1, 0x2074, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_DSP_NOC_A1, 0x4208, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH, 0x2078, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_DSU_SWITCH, 0x420c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP, 0x207c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_G3D_NOCP, 0x4210, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH, 0x2080, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_G3D_SWITCH, 0x4214, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A0, 0x2084, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_NOC_A0, 0x4218, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A1, 0x2088, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_NOC_A1, 0x421c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A0, 0x208c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_XMAA_A0, 0x4220, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A1, 0x2090, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_XMAA_A1, 0x4224, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A0, 0x2094, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_NOC_A0, 0x4228, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A1, 0x2098, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_NOC_A1, 0x422c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A0, 0x209c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_XMAA_A0, 0x4230, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A1, 0x20a0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_XMAA_A1, 0x4234, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC, 0x20a4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NPUMEM_NOC, 0x4238, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A0, 0x20a8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_NOC_A0, 0x423c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A0, 0x20ac, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_NOC_A0, 0x4244, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A1, 0x20b0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_NOC_A1, 0x4248, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A1, 0x20b4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_NOC_A1, 0x424c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC, 0x20b8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_DPGTC, 0x4250, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC, 0x20bc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_DPOSC, 0x4254, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC, 0x20c0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_NOC, 0x4258, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD, 0x20c4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_USB32DRD, 0x425c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC, 0x20c8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI1_NOC, 0x4260, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_PCIE, 0x20cc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI1_NOC_PCIE, 0x4264, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A0, 0x20d0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOC0_A0, 0x4268, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A1, 0x20d4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOC0_A1, 0x426c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC1, 0x20d8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOC1, 0x4270, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_LME_NOC, 0x20dc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_LME_NOC, 0x4274, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG, 0x20e0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_JPEG, 0x4278, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JSQZ, 0x20e4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_JSQZ, 0x427c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC, 0x20e8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_NOC, 0x4284, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC, 0x20ec, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_MFC, 0x4288, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD, 0x20f0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_WFD, 0x428c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_MFD, 0x20f4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_MFD_MFD, 0x4290, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_FG, 0x20f8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_MFD_FG, 0x4294, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP, 0x20fc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_NOCP, 0x4298, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH, 0x2100, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_SWITCH, 0x429c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC, 0x2104, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL0_NOC, 0x42a0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC, 0x2108, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1A_NOC, 0x42a4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC0, 0x210c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1B_NOC0, 0x42a8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC, 0x2110, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_NOC, 0x42ac, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM0, 0x2114, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_CAM0, 0x42b0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM1, 0x2118, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_CAM1, 0x42b4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM2, 0x211c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_CAM2, 0x42b8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM3, 0x2120, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_CAM3, 0x42bc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP0, 0x2124, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC0_IP0, 0x42c4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP1, 0x2128, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC0_IP1, 0x42c8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC, 0x212c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC0_NOC, 0x42cc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP0, 0x2130, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC1_IP0, 0x42d0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP1, 0x2134, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC1_IP1, 0x42d4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC, 0x2138, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC1_NOC, 0x42d8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP0, 0x213c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC2_IP0, 0x42dc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP1, 0x2140, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC2_IP1, 0x42e0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_NOC, 0x2144, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC2_NOC, 0x42e4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_GIC, 0x2148, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_GIC, 0x42e8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_NOC, 0x214c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_NOC, 0x42ec, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_TMU, 0x2150, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_TMU, 0x42f0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC, 0x2154, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_SDMA_NOC, 0x42f4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC, 0x2158, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_SSP_NOC, 0x42f8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_MMC_CARD, 0x215c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_UFS_MMC_CARD, 0x42fc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_NOC, 0x2160, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_UFS_NOC, 0x4300, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_UFS_EMBD, 0x2164, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_UFS_UFS_EMBD, 0x4304, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_VTS_DMIC, 0x2168, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_VTS_DMIC, 0x4308, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CP_HISPEEDY_CLK, 0x216c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CP_HISPEEDY_CLK, 0x430c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED0_CLK, 0x2170, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CP_SHARED0_CLK, 0x4310, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED1_CLK, 0x2174, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CP_SHARED1_CLK, 0x4314, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED2_CLK, 0x2178, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CP_SHARED2_CLK, 0x4318, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC, 0x181c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_ALIVE_NOC, 0x581c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_DCPHY, 0x1820, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_AOCCSIS_DCPHY, 0x5820, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_OIS_MCU, 0x1824, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_AOCCSIS_OIS_MCU, 0x5824, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF0, 0x1828, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_AUDIF0, 0x5828, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF1, 0x182c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_AUDIF1, 0x582c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU, 0x1830, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_CPU, 0x5830, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC, 0x1834, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_NOC, 0x5834, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST, 0x1838, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST, 0x5838, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_BOOST, 0x183c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_MIF_BOOST, 0x583c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC, 0x1840, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_DBG_NOC, 0x5840, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_HTU, 0x1844, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_HTU, 0x5844, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP, 0x1848, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_NOCP, 0x5848, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0x184c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_SWITCH, 0x584c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1H_SWITCH, 0x1850, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL1H_SWITCH, 0x5850, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1L_SWITCH, 0x1854, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL1L_SWITCH, 0x5854, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH, 0x1858, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL2_SWITCH, 0x5858, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_NOC, 0x185c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DNC_NOC, 0x585c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A0, 0x1860, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUB_NOC_A0, 0x5860, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A1, 0x1864, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUB_NOC_A1, 0x5864, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A0, 0x1868, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUF_NOC_A0, 0x5868, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A1, 0x186c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUF_NOC_A1, 0x586c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DSP_NOC_A0, 0x1870, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DSP_NOC_A0, 0x5870, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH, 0x1874, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DSU_SWITCH, 0x5874, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCP, 0x1878, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_NOCP, 0x5878, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0x187c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_SWITCH, 0x587c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_NOC_A0, 0x1880, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU1_NOC_A0, 0x5880, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_XMAA_A0, 0x1884, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU1_XMAA_A0, 0x5884, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_NOC_A0, 0x1888, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU_NOC_A0, 0x5888, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_XMAA_A0, 0x188c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU_XMAA_A0, 0x588c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NPUMEM_NOC, 0x1890, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NPUMEM_NOC, 0x5890, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU0_NOC_A0, 0x1894, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU0_NOC_A0, 0x5894, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU1_NOC_A0, 0x1898, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU1_NOC_A0, 0x5898, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPGTC, 0x189c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_DPGTC, 0x589c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPOSC, 0x18a0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_DPOSC, 0x58a0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_NOC, 0x18a4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_NOC, 0x58a4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_USB32DRD, 0x18a8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_USB32DRD, 0x58a8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC, 0x18ac, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI1_NOC, 0x58ac, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC_PCIE, 0x18b0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI1_NOC_PCIE, 0x58b0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC0_A0, 0x18b4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOC0_A0, 0x58b4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC1, 0x18b8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOC1, 0x58b8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_LME_NOC, 0x18bc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_LME_NOC, 0x58bc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG, 0x18c0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_JPEG, 0x58c0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JSQZ, 0x18c4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_JSQZ, 0x58c4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC, 0x18c8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_NOC, 0x58c8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_MFC, 0x18cc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_MFC_MFC, 0x58cc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_WFD, 0x18d0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_MFC_WFD, 0x58d0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_MFD_MFD, 0x18d4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_MFD_MFD, 0x58d4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_MFD_FG, 0x18d8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_MFD_FG, 0x58d8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP, 0x18dc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_MIF_NOCP, 0x58dc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC, 0x18e0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL0_NOC, 0x58e0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC, 0x18e4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL1A_NOC, 0x58e4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1B_NOC0, 0x18e8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL1B_NOC0, 0x58e8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_NOC, 0x18ec, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_NOC, 0x58ec, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM0, 0x18f0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_CAM0, 0x58f0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM1, 0x18f4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_CAM1, 0x58f4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM2, 0x18f8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_CAM2, 0x58f8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM3, 0x18fc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_CAM3, 0x58fc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP0, 0x1900, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC0_IP0, 0x5900, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP1, 0x1904, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC0_IP1, 0x5904, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_NOC, 0x1908, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC0_NOC, 0x5908, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP0, 0x190c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC1_IP0, 0x590c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP1, 0x1910, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC1_IP1, 0x5910, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_NOC, 0x1914, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC1_NOC, 0x5914, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP0, 0x1918, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC2_IP0, 0x5918, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP1, 0x191c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC2_IP1, 0x591c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_NOC, 0x1920, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC2_NOC, 0x5920, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_GIC, 0x1924, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_GIC, 0x5924, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_NOC, 0x1928, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_NOC, 0x5928, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_TMU, 0x192c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_TMU, 0x592c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_SDMA_NOC, 0x1930, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_SDMA_NOC, 0x5930, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_SSP_NOC, 0x1934, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_SSP_NOC, 0x5934, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_MMC_CARD, 0x1938, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_UFS_MMC_CARD, 0x5938, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_NOC, 0x193c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_UFS_NOC, 0x593c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_UFS_EMBD, 0x1940, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_UFS_UFS_EMBD, 0x5940, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_VTS_DMIC, 0x1944, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_VTS_DMIC, 0x5944, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CP_HISPEEDY_CLK, 0x1948, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CP_HISPEEDY_CLK, 0x5948, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CP_SHARED0_CLK, 0x194c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CP_SHARED0_CLK, 0x594c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CP_SHARED1_CLK, 0x1950, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CP_SHARED1_CLK, 0x5950, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CP_SHARED2_CLK, 0x1954, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CP_SHARED2_CLK, 0x5954, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC, 0x1180, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUB_NOC, 0x431c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC, 0x1184, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUF_NOC, 0x4320, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC, 0x1188, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DSP_NOC, 0x4324, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC, 0x118c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_NOC, 0x4328, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA, 0x1190, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_XMAA, 0x432c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC, 0x1194, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_NOC, 0x4330, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA, 0x1198, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_XMAA, 0x4334, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC, 0x119c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_NOC, 0x4338, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC, 0x11a0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_NOC, 0x433c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0, 0x11a4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC0, 0x4340, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_APG, 0x217c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_DSP_NOC_APG, 0x4344, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_APG, 0x2180, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_NOC_APG, 0x4348, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_APG, 0x2184, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_XMAA_APG, 0x434c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_APG, 0x2188, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_NOC_APG, 0x4350, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_APG, 0x218c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_XMAA_APG, 0x4354, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_APG, 0x2190, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1A_NOC_APG, 0x4358, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC0_APG, 0x2194, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1B_NOC0_APG, 0x435c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC_APG, 0x2198, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_NPUMEM_NOC_APG, 0x4360, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_APG, 0x219c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_SDMA_NOC_APG, 0x4364, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_APG, 0x21a0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_NOC_APG, 0x4368, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_APG, 0x21a4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_NOC_APG, 0x436c, CMU_TOP),
    SFR(CMU_ALIVE_SPARE0_SPARE, 0xa00, CMU_ALIVE),
    SFR(CMU_ALIVE_SPARE1_SPARE, 0xa04, CMU_ALIVE),
    SFR(CMU_ALIVE_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_ALIVE),
    SFR(CMU_ALIVE_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_ALIVE),
    SFR(CMU_ALIVE_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_ALIVE),
    SFR(CMU_ALIVE_CLKOUT_CON_CLK_ALIVE_CLKOUT0, 0x810, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_CLK_ALIVE_CLKOUT0, 0x4810, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CHUBVTS_NOC, 0x1800, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_CHUBVTS_NOC, 0x5800, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CMGP_NOC, 0x1804, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_CMGP_NOC, 0x5804, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CSIS_NOC, 0x1808, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_CSIS_NOC, 0x5808, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLKALIVE_DBGCORE_NOC, 0x180c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_DBGCORE_NOC, 0x580c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UFD_NOC, 0x1810, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_UFD_NOC, 0x5810, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UNPU_NOC, 0x1814, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_UNPU_NOC, 0x5814, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART, 0x1818, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_DBGCORE_UART, 0x5818, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC, 0x181c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_NOC, 0x581c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC_DIV2, 0x1820, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_NOC_DIV2, 0x5820, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI, 0x1824, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_SPMI, 0x5824, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_NOC, 0x2000, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CHUBVTS_NOC, 0x4000, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_RCO, 0x2004, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CHUBVTS_RCO, 0x4004, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CMGP_NOC, 0x2008, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CMGP_NOC, 0x4008, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CSIS_NOC, 0x200c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CSIS_NOC, 0x400c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_DBGCORE_NOC, 0x2010, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_DBGCORE_NOC, 0x4010, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UFD_NOC, 0x2014, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_UFD_NOC, 0x4014, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UNPU_NOC, 0x2018, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_UNPU_NOC, 0x4018, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CHUBVTS_NOC, 0x1000, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_CHUBVTS_NOC, 0x401c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CSIS_NOC, 0x1004, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_CSIS_NOC, 0x4020, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UFD_NOC, 0x1008, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_UFD_NOC, 0x4024, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UNPU_NOC, 0x100c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_UNPU_NOC, 0x4028, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON0_MUX_CLKCMU_ALIVE_NOC_USER, 0x600, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON1_MUX_CLKCMU_ALIVE_NOC_USER, 0x604, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_ALIVE_NOC_USER, 0x4600, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC, 0x1010, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CMGP_NOC, 0x402c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC, 0x1014, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_DBGCORE_NOC, 0x4030, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART, 0x1018, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_DBGCORE_UART, 0x4034, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC, 0x101c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_NOC, 0x4038, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI, 0x1020, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_SPMI, 0x403c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER, 0x1024, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_TIMER, 0x4040, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_ASM, 0x1028, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_TIMER_ASM, 0x4044, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_USER, 0x610, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_USER, 0x614, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_RCO_ALIVE_USER, 0x4604, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON3_RCO400, 0x10c, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON4_RCO400, 0x110, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON0_RCO400, 0x100, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_LOCKTIME_RCO400, 0x4, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON1_RCO400, 0x104, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON2_RCO400, 0x108, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RCO400, 0x4100, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK, 0x201c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK, 0x4048, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK, 0x2020, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK, 0x404c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK, 0x2024, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK, 0x4050, CMU_ALIVE),
    SFR(CMU_ALIVE_MEMPG_CON_AHB_BUSMATRIX_ALIVE_1, 0x3000, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_ALIVE_1, 0x7000, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x2028, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x4054, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x3004, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_GPIO_ALIVE_QCH, 0x7004, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, 0x202c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, 0x4058, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH, 0x3008, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2AP_QCH, 0x7008, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, 0x2030, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, 0x405c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH, 0x300c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2APM_QCH, 0x700c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK, 0x2034, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK, 0x4060, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_1_QCH, 0x3010, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2APM_1_QCH, 0x7010, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK, 0x2038, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK, 0x4064, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_1_QCH, 0x3014, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2AP_1_QCH, 0x7014, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, 0x203c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, 0x4068, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH, 0x3018, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2PMU_QCH, 0x7018, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK, 0x2040, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK, 0x406c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_1_QCH, 0x301c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2PMU_1_QCH, 0x701c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x2044, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x4070, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3020, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_PMU_ALIVE_QCH, 0x7020, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK, 0x2048, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK, 0x4074, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB, 0x3024, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APM_DTA_QCH_APB, 0x7024, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK, 0x204c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK, 0x4078, CMU_ALIVE),
    SFR(CMU_ALIVE_MEMPG_CON_ASM_ISRAMC_4, 0x3028, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MEMPG_CON_ASM_ISRAMC_4, 0x7028, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK, 0x2050, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK, 0x407c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_ASM_ISRAMC_QCH, 0x302c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_ASM_ISRAMC_QCH, 0x702c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM, 0x2054, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM, 0x4080, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_ASYNCAHB_MI_ASM_QCH, 0x3030, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_ASM_QCH, 0x7030, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK, 0x2058, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK, 0x4084, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM, 0x3034, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM, 0x7034, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK, 0x205c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK, 0x4088, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_BAAW_ASM_QCH, 0x3038, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BAAW_ASM_QCH, 0x7038, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK, 0x2060, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK, 0x408c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_CLKMON_QCH, 0x303c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_CLKMON_QCH, 0x703c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK, 0x2064, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK, 0x4090, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH, 0x3040, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_CMU_ALIVE_QCH, 0x7040, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK, 0x2068, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK, 0x4094, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH, 0x3044, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DBGCORE_UART_QCH, 0x7044, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK, 0x206c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK, 0x4098, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH, 0x3048, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_D_TZPC_ALIVE_QCH, 0x7048, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK, 0x2070, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK, 0x409c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH, 0x304c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_ECU_ALIVE_QCH, 0x704c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK, 0x2074, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK, 0x40a0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_DBG, 0x3050, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GREBEINTEGRATION0_QCH_S_DBG, 0x7050, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_GREBE, 0x3054, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GREBEINTEGRATION0_QCH_S_GREBE, 0x7054, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK, 0x2078, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK, 0x40a4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_DBG, 0x3058, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GREBEINTEGRATION1_QCH_S_DBG, 0x7058, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_GREBE, 0x305c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GREBEINTEGRATION1_QCH_S_GREBE, 0x705c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK, 0x207c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK, 0x40a8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH, 0x3060, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_HW_SCANDUMP_CLKSTOP_CTRL_QCH, 0x7060, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK, 0x2080, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK, 0x40ac, CMU_ALIVE),
    SFR(CMU_ALIVE_MEMPG_CON_INTMEM_0, 0x3064, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MEMPG_CON_INTMEM_0, 0x7064, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK, 0x2084, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK, 0x40b0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_INTMEM_QCH, 0x3068, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_INTMEM_QCH, 0x7068, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, 0x2088, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, 0x40b4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH, 0x306c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH, 0x706c, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_PCH, 0x3070, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_DBGCORE_ALIVE_PCH, 0x7070, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK, 0x208c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK, 0x40b8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNC_ALIVE_QCH, 0x3074, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNC_ALIVE_QCH, 0x7074, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_MI_IP_ASYNC_ALIVE_PCH, 0x3078, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNC_ALIVE_PCH, 0x7078, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK, 0x2090, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK, 0x40bc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_SI_ID_ASYNC_ALIVE_QCH, 0x307c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_ID_ASYNC_ALIVE_QCH, 0x707c, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_SI_ID_ASYNC_ALIVE_PCH, 0x3080, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_ID_ASYNC_ALIVE_PCH, 0x7080, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK, 0x2094, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK, 0x40c0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH, 0x3084, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ALIVE_QCH, 0x7084, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_SI_IP_ALIVE_PCH, 0x3088, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ALIVE_PCH, 0x7088, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK, 0x2098, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK, 0x40c4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH, 0x308c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH, 0x708c, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_PCH, 0x3090, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_PCH, 0x7090, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK, 0x209c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK, 0x40c8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM0_APM1_QCH, 0x3094, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM0_APM1_QCH, 0x7094, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x20a0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x40cc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH, 0x3098, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_AP_QCH, 0x7098, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK, 0x20a4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK, 0x40d0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_ASM_QCH, 0x309c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_ASM_QCH, 0x709c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK, 0x20a8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK, 0x40d4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH, 0x30a0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_AUD_QCH, 0x70a0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK, 0x20ac, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK, 0x40d8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH, 0x30a4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_CHUB_QCH, 0x70a4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK, 0x20b0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK, 0x40dc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH, 0x30a8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_CP_QCH, 0x70a8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK, 0x20b4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK, 0x40e0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH, 0x30ac, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_CP_1_QCH, 0x70ac, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK, 0x20b8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK, 0x40e4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH, 0x30b0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_GNSS_QCH, 0x70b0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, 0x20bc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, 0x40e8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH, 0x30b4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_VTS_QCH, 0x70b4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK, 0x20c0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK, 0x40ec, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_ASM_QCH, 0x30b8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_ASM_QCH, 0x70b8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK, 0x20c4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK, 0x40f0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH, 0x30bc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_CHUB_QCH, 0x70bc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK, 0x20c8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK, 0x40f4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH, 0x30c0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_CP_QCH, 0x70c0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK, 0x20cc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK, 0x40f8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH, 0x30c4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_CP_S_QCH, 0x70c4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x20d0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x40fc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH, 0x30c8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_DBGCORE_QCH, 0x70c8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK, 0x20d4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK, 0x4104, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH, 0x30cc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_GNSS_QCH, 0x70cc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK, 0x20d8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK, 0x4108, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_ASM_APM1_QCH, 0x30d0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_ASM_APM1_QCH, 0x70d0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK, 0x20dc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK, 0x410c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_ASM_CP_QCH, 0x30d4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_ASM_CP_QCH, 0x70d4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK, 0x20e0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK, 0x4110, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH, 0x30d8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_CP_CHUB_QCH, 0x70d8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK, 0x20e4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK, 0x4114, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH, 0x30dc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_CP_GNSS_QCH, 0x70dc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK, 0x20e8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK, 0x4118, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH, 0x30e0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_GNSS_CHUB_QCH, 0x70e0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK, 0x20ec, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK, 0x411c, CMU_ALIVE),
    SFR(CMU_ALIVE_MEMPG_CON_MAILBOX_SHARED_SRAM_2, 0x30e4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MEMPG_CON_MAILBOX_SHARED_SRAM_2, 0x70e4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH, 0x30e8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_SHARED_SRAM_QCH, 0x70e8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK, 0x20f0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK, 0x4120, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH, 0x30ec, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MCT_ALIVE_QCH, 0x70ec, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK, 0x20f4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK, 0x4124, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_PMU_QCH_PMU, 0x30f0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_PMU_QCH_PMU, 0x70f0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK, 0x20f8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK, 0x4128, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH, 0x30f4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH, 0x70f4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK, 0x20fc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK, 0x412c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_QCH, 0x30f8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_D_ALIVE_QCH, 0x70f8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK, 0x2100, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK, 0x4130, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH, 0x30fc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH, 0x70fc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK, 0x2104, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK, 0x4134, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_ALIVE_QCH, 0x3100, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_P_ALIVE_QCH, 0x7100, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK, 0x2108, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK, 0x4138, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_APM_QCH, 0x3104, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_P_APM_QCH, 0x7104, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK, 0x210c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK, 0x413c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH, 0x3108, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_APM0_QCH, 0x7108, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK, 0x2110, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK, 0x4140, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM1_QCH, 0x310c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_APM1_QCH, 0x710c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK, 0x2114, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK, 0x4144, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_ASM_QCH, 0x3110, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_ASM_QCH, 0x7110, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK, 0x2118, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK, 0x4148, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK, 0x211c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK, 0x414c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK, 0x2120, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK, 0x4150, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK, 0x2124, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK, 0x4154, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK, 0x2128, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK, 0x4158, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK, 0x212c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK, 0x415c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH, 0x3114, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_S2PC_ALIVE_QCH, 0x7114, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK, 0x2130, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK, 0x4160, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH, 0x3118, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH, 0x7118, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_PCH, 0x311c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_CHUBVTS_ALIVE_PCH, 0x711c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK, 0x2134, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK, 0x4164, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_QCH, 0x3120, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_GNSS_ALIVE_QCH, 0x7120, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_PCH, 0x3124, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_GNSS_ALIVE_PCH, 0x7124, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK, 0x2138, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK, 0x4168, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_QCH, 0x3128, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_MODEM_ALIVE_QCH, 0x7128, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_PCH, 0x312c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_MODEM_ALIVE_PCH, 0x712c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK, 0x213c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK, 0x416c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_UNPU_ALIVE_QCH, 0x3130, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_UNPU_ALIVE_QCH, 0x7130, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_LP_UNPU_ALIVE_PCH, 0x3134, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_UNPU_ALIVE_PCH, 0x7134, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK, 0x2140, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK, 0x4170, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH, 0x3138, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH, 0x7138, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_PCH, 0x313c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CHUBVTS_PCH, 0x713c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK, 0x2144, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK, 0x4174, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_QCH, 0x3140, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CMGP_QCH, 0x7140, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_PCH, 0x3144, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CMGP_PCH, 0x7144, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK, 0x2148, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK, 0x4178, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_UNPU_QCH, 0x3148, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_UNPU_QCH, 0x7148, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_ALIVE_UNPU_PCH, 0x314c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_UNPU_PCH, 0x714c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK, 0x214c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK, 0x417c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SPC_ALIVE_QCH, 0x3150, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SPC_ALIVE_QCH, 0x7150, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK, 0x2150, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK, 0x4180, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK, 0x2154, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK, 0x4184, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK, 0x2158, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK, 0x4188, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH, 0x3154, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SYSREG_ALIVE_QCH, 0x7154, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK, 0x215c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK, 0x418c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_TIMER_ASM_QCH, 0x3158, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_TIMER_ASM_QCH, 0x7158, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK, 0x2160, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK, 0x4190, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH, 0x315c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_VGEN_LITE_ALIVE_QCH, 0x715c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK, 0x2164, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK, 0x4194, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_WDT_APM0_QCH, 0x3160, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_WDT_APM0_QCH, 0x7160, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK, 0x2168, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK, 0x4198, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_WDT_APM1_QCH, 0x3164, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_WDT_APM1_QCH, 0x7164, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK, 0x216c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK, 0x419c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_WDT_ASM_QCH, 0x3168, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_WDT_ASM_QCH, 0x7168, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK, 0x2170, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK, 0x41a0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK, 0x2174, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK, 0x41a4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN, 0x2178, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN, 0x41a8, CMU_ALIVE),
    SFR(CMU_ALIVE_MEMPG_CON_YAMIN_MCU_ASM_3, 0x316c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MEMPG_CON_YAMIN_MCU_ASM_3, 0x716c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK, 0x217c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK, 0x41ac, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK, 0x2180, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK, 0x41b0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN, 0x3170, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_YAMIN_MCU_ASM_QCH_CLKIN, 0x7170, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK, 0x3174, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_YAMIN_MCU_ASM_QCH_DBGCLK, 0x7174, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK, 0x2184, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK, 0x41b4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_ASYNC_ALIVE_QCH, 0x3178, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_ASYNC_ALIVE_QCH, 0x7178, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_MI_ID_ASYNC_ALIVE_PCH, 0x317c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_ASYNC_ALIVE_PCH, 0x717c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK, 0x2188, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK, 0x41b8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH, 0x3180, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH, 0x7180, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_PCH, 0x3184, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_PCH, 0x7184, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK, 0x218c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK, 0x41bc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_SI_D_ALIVE_QCH, 0x3188, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_D_ALIVE_QCH, 0x7188, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_SI_D_ALIVE_PCH, 0x318c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_D_ALIVE_PCH, 0x718c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK, 0x2190, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK, 0x41c0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNC_ALIVE_QCH, 0x3190, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNC_ALIVE_QCH, 0x7190, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_SI_IP_ASYNC_ALIVE_PCH, 0x3194, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNC_ALIVE_PCH, 0x7194, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK, 0x2194, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK, 0x41c4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK, 0x2198, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK, 0x41c8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, 0x219c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, 0x41cc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH, 0x3198, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_ALIVE_QCH, 0x7198, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_P_ALIVE_PCH, 0x319c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_ALIVE_PCH, 0x719c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x21a0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x41d0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH, 0x31a0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH, 0x71a0, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_PCH, 0x31a4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_PCH, 0x71a4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM, 0x21a4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM, 0x41d4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM0_QCH, 0x31a8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_APM0_QCH, 0x71a8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM, 0x21a8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM, 0x41d8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM1_QCH, 0x31ac, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_APM1_QCH, 0x71ac, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, 0x21ac, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, 0x41dc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, 0x21b0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, 0x41e0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK, 0x21b4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK, 0x41e4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RTC_0_QCH, 0x31b0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RTC_0_QCH, 0x71b0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK, 0x21b8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK, 0x41e8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RTC_1_QCH, 0x31b4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RTC_1_QCH, 0x71b4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK, 0x21bc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK, 0x41ec, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RTC_S_QCH, 0x31b8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RTC_S_QCH, 0x71b8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK, 0x21c0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK, 0x41f0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK, 0x21c4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK, 0x41f4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK, 0x21c8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK, 0x41f8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P, 0x31bc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_P, 0x71bc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S, 0x31c0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_S, 0x71c0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK, 0x21cc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK, 0x41fc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P, 0x31c4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_P, 0x71c4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_S, 0x31c8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_S, 0x71c8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK, 0x21d0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK, 0x4200, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK, 0x21d4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK, 0x4204, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x21d8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4208, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK, 0x21dc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK, 0x420c, CMU_ALIVE),
    SFR(CMU_ALIVE_DMYQCH_CON_OTP_ALIVE_SERIALIZER_QCH, 0x31cc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_OTP_ALIVE_SERIALIZER_QCH, 0x71cc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK, 0x21e0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK, 0x4210, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK, 0x21e4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK, 0x4214, CMU_ALIVE),
    SFR(CMU_PMU_SPARE0_SPARE, 0xa00, CMU_PMU),
    SFR(CMU_PMU_SPARE1_SPARE, 0xa04, CMU_PMU),
    SFR(CMU_PMU_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_PMU),
    SFR(CMU_PMU_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_PMU),
    SFR(CMU_PMU_QUEUE_CTRL_SFRNOQUEUE, 0x3c00, CMU_PMU),
    SFR(CMU_AOCCSIS_SPARE0_SPARE, 0xa00, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_SPARE1_SPARE, 0xa04, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLKOUT_CON_CLK_AOCCSIS_CLKOUT0, 0x810, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_CLK_AOCCSIS_CLKOUT0, 0x4810, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_DIV_CLKAOCCISIS_DCPHY, 0x1800, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_DIV_CLKAOCCISIS_DCPHY, 0x5800, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_DIV_CLK_AOCCSIS_NOCP, 0x1804, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_DIV_CLK_AOCCSIS_NOCP, 0x5804, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCD, 0x2000, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_NOCD, 0x4000, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCP, 0x2004, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_NOCP, 0x4004, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_OIS_MCU, 0x2008, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_OIS_MCU, 0x4008, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER, 0x600, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PLL_CON1_MUX_CLKALIVE_AOCCSIS_NOC_USER, 0x604, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MUX_CLKALIVE_AOCCSIS_NOC_USER, 0x4600, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER, 0x610, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_DCPHY_USER, 0x614, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_DCPHY_USER, 0x4604, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER, 0x620, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_NOC_USER, 0x624, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_NOC_USER, 0x4608, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER, 0x630, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER, 0x634, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER, 0x460c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_DCPHY, 0x1000, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MUX_CLK_AOCCSIS_DCPHY, 0x400c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_NOC, 0x1004, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MUX_CLK_AOCCSIS_NOC, 0x4010, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM, 0x200c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM, 0x4014, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK, 0x2010, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK, 0x4018, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0, 0x2014, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0, 0x401c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1, 0x2018, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1, 0x4020, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2, 0x201c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2, 0x4024, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3, 0x2020, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3, 0x4028, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4, 0x2024, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4, 0x402c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5, 0x2028, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5, 0x4030, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6, 0x202c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6, 0x4034, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK, 0x2030, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK, 0x4038, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD, 0x3000, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_UFD, 0x7000, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK, 0x2034, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK, 0x403c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK, 0x2038, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK, 0x4040, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK, 0x203c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK, 0x4044, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_SLH_AST_SI_OTF_CSIS_UFD_QCH, 0x3004, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_SLH_AST_SI_OTF_CSIS_UFD_QCH, 0x7004, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PCH_CON_SLH_AST_SI_OTF_CSIS_UFD_PCH, 0x3008, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_SLH_AST_SI_OTF_CSIS_UFD_PCH, 0x7008, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK, 0x2040, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK, 0x4048, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_CMU_AOCCSIS_QCH, 0x300c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_CMU_AOCCSIS_QCH, 0x700c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK, 0x2044, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK, 0x404c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_D_TZPC_AOCCSIS_QCH, 0x3010, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_D_TZPC_AOCCSIS_QCH, 0x7010, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK, 0x2048, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK, 0x4050, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_LH_AXI_MI_IP_P0P1_CSIS_QCH, 0x3014, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_LH_AXI_MI_IP_P0P1_CSIS_QCH, 0x7014, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PCH_CON_LH_AXI_MI_IP_P0P1_CSIS_PCH, 0x3018, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_LH_AXI_MI_IP_P0P1_CSIS_PCH, 0x7018, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0, 0x204c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0, 0x4054, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1, 0x2050, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1, 0x4058, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2, 0x2054, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2, 0x405c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3, 0x2058, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3, 0x4060, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4, 0x205c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4, 0x4064, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5, 0x2060, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5, 0x4068, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6, 0x2064, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6, 0x406c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0, 0x301c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS0, 0x701c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1, 0x3020, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS1, 0x7020, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2, 0x3024, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS2, 0x7024, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3, 0x3028, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS3, 0x7028, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4, 0x302c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS4, 0x702c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5, 0x3030, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS5, 0x7030, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6, 0x3034, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS6, 0x7034, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK, 0x2068, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK, 0x4070, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK, 0x206c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK, 0x4074, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK, 0x2070, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK, 0x4078, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_SLH_AXI_MI_LP_UFD_CSIS_QCH, 0x3038, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_SLH_AXI_MI_LP_UFD_CSIS_QCH, 0x7038, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_PCH_CON_SLH_AXI_MI_LP_UFD_CSIS_PCH, 0x303c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_SLH_AXI_MI_LP_UFD_CSIS_PCH, 0x703c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK, 0x2074, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK, 0x407c, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_QCH_CON_SYSREG_AOCCSIS_QCH, 0x3040, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_SYSREG_AOCCSIS_QCH, 0x7040, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK, 0x2078, CMU_AOCCSIS),
    SFR(CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK, 0x4080, CMU_AOCCSIS),
    SFR(CMU_AUD_SPARE0_SPARE, 0xa00, CMU_AUD),
    SFR(CMU_AUD_SPARE1_SPARE, 0xa04, CMU_AUD),
    SFR(CMU_AUD_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_AUD),
    SFR(CMU_AUD_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_AUD),
    SFR(CMU_AUD_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_AUD),
    SFR(CMU_AUD_UNDEFINED_AUD_HCHGEN_CLKMUX, 0x840, CMU_AUD),
    SFR(CMU_AUD_CLKOUT_CON_CMU_AUD_CLKOUT0, 0x810, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_CMU_AUD_CLKOUT0, 0x4810, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLKAUD_HSI0_NOC, 0x1800, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLKAUD_HSI0_NOC, 0x5800, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF, 0x1804, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_AUDIF, 0x5804, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT, 0x1808, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_CNT, 0x5808, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACLK, 0x180c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_ACLK, 0x580c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP, 0x1810, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_ACP, 0x5810, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG, 0x1814, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_PCLKDBG, 0x5814, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF, 0x1818, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_DSIF, 0x5818, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK, 0x181c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_MCLK, 0x581c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_NOC, 0x1820, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOC, 0x5820, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP, 0x1824, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOCP, 0x5824, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC, 0x1828, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_PCMC, 0x5828, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF, 0x182c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF, 0x582c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE, 0x1830, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF_CORE, 0x5830, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0, 0x1834, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF0, 0x5834, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1, 0x1838, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF1, 0x5838, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2, 0x183c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF2, 0x583c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3, 0x1840, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF3, 0x5840, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4, 0x1844, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF4, 0x5844, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5, 0x1848, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF5, 0x5848, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6, 0x184c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF6, 0x584c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_GATE_CLKAUD_HSI0_NOC, 0x2000, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_GATE_CLKAUD_HSI0_NOC, 0x4000, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER, 0x600, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_AUDIF0_USER, 0x604, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_AUDIF0_USER, 0x4600, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER, 0x610, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_AUDIF1_USER, 0x614, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_AUDIF1_USER, 0x4604, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER, 0x620, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER, 0x624, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_CPU_USER, 0x4608, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER, 0x630, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER, 0x634, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_NOC_USER, 0x460c, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CLKVTS_AUD_DMIC_USER, 0x640, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CLKVTS_AUD_DMIC_USER, 0x644, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLKVTS_AUD_DMIC_USER, 0x4610, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF, 0x1000, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_AUDIF, 0x4004, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU, 0x1004, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_CPU, 0x4008, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF, 0x1008, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_DSIF, 0x400c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC, 0x100c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_NOC, 0x4010, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC, 0x1010, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_PCMC, 0x4014, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CLK_AUD_RCO_USER, 0x650, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CLK_AUD_RCO_USER, 0x654, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_RCO_USER, 0x4614, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_SCLK, 0x1014, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_SCLK, 0x4018, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF, 0x1018, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_SERIAL_LIF, 0x401c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE, 0x101c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_SERIAL_LIF_CORE, 0x4020, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0, 0x1020, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF0, 0x4024, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1, 0x1024, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF1, 0x4028, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2, 0x1028, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF2, 0x402c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3, 0x102c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF3, 0x4030, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4, 0x1030, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF4, 0x4034, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5, 0x1034, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF5, 0x4038, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6, 0x1038, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF6, 0x403c, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CP_PCMC_CLK_USER, 0x660, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CP_PCMC_CLK_USER, 0x664, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CP_PCMC_CLK_USER, 0x4618, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU, 0x103c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_HCHGEN_CLK_AUD_CPU, 0x4040, CMU_AUD),
    SFR(CMU_AUD_PLL_CON3_PLL_AUD, 0x10c, CMU_AUD),
    SFR(CMU_AUD_PLL_CON6_PLL_AUD, 0x118, CMU_AUD),
    SFR(CMU_AUD_PLL_CON7_PLL_AUD, 0x11c, CMU_AUD),
    SFR(CMU_AUD_PLL_CON4_PLL_AUD, 0x110, CMU_AUD),
    SFR(CMU_AUD_PLL_CON8_PLL_AUD, 0x120, CMU_AUD),
    SFR(CMU_AUD_PLL_CON5_PLL_AUD, 0x114, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_PLL_AUD, 0x100, CMU_AUD),
    SFR(CMU_AUD_PLL_LOCKTIME_PLL_AUD, 0x0, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_PLL_AUD, 0x104, CMU_AUD),
    SFR(CMU_AUD_PLL_CON2_PLL_AUD, 0x108, CMU_AUD),
    SFR(CMU_AUD_PLL_LOCKTIME_REG_PLL_AUD, 0x80, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_PLL_AUD, 0x4100, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, 0x2004, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, 0x4044, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CNT, 0x3000, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CNT, 0x7000, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, 0x2008, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, 0x4048, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK, 0x200c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK, 0x404c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB, 0x2010, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB, 0x4050, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB, 0x3004, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CCLK_ASB, 0x7004, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x2014, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x4054, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x2018, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x4058, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP, 0x201c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP, 0x405c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP, 0x3008, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CCLK_ACP, 0x7008, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK, 0x2020, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK, 0x4060, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK, 0x2024, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK, 0x4064, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32, 0x2028, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32, 0x4068, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_ABOX_1, 0x300c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_1, 0x700c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CPU0, 0x3010, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CPU0, 0x7010, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CPU1, 0x3014, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CPU1, 0x7014, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CPU2, 0x3018, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CPU2, 0x7018, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_L2, 0x301c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_L2, 0x701c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_NEON0, 0x3020, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_NEON0, 0x7020, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_NEON1, 0x3024, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_NEON1, 0x7024, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_NEON2, 0x3028, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_NEON2, 0x7028, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK, 0x202c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK, 0x406c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH, 0x302c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH, 0x702c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK, 0x2030, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK, 0x4070, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH, 0x3030, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH, 0x7030, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK, 0x2034, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK, 0x4074, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH, 0x3034, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH, 0x7034, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK, 0x2038, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK, 0x4078, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK, 0x203c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK, 0x407c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_DBG_QCH, 0x3038, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU_DBG_QCH, 0x7038, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, 0x2040, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, 0x4080, CMU_AUD),
    SFR(CMU_AUD_DMYQCH_CON_ABOX_QCH_CPU, 0x303c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CPU, 0x703c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, 0x2044, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, 0x4084, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH, 0x3040, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH, 0x7040, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK, 0x2048, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK, 0x4088, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_DMIC_AUD0_4, 0x3044, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MEMPG_CON_DMIC_AUD0_4, 0x7044, CMU_AUD),
    SFR(CMU_AUD_DMYQCH_CON_DMIC_AUD0_QCH_DMIC, 0x3048, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_DMIC, 0x7048, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK, 0x204c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK, 0x408c, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_DMIC_AUD1_5, 0x304c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MEMPG_CON_DMIC_AUD1_5, 0x704c, CMU_AUD),
    SFR(CMU_AUD_DMYQCH_CON_DMIC_AUD1_QCH_DMIC, 0x3050, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_DMIC, 0x7050, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK, 0x2050, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK, 0x4090, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_DMIC_AUD2_6, 0x3054, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MEMPG_CON_DMIC_AUD2_6, 0x7054, CMU_AUD),
    SFR(CMU_AUD_DMYQCH_CON_DMIC_AUD2_QCH_DMIC, 0x3058, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD2_QCH_DMIC, 0x7058, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK, 0x2054, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK, 0x4094, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK, 0x2058, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK, 0x4098, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK, 0x205c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK, 0x409c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK, 0x2060, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK, 0x40a0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK, 0x2064, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK, 0x40a4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF, 0x2068, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF, 0x40a8, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF, 0x305c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK_DSIF, 0x705c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK, 0x206c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK, 0x40ac, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK, 0x2070, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK, 0x40b0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, 0x2074, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, 0x40b4, CMU_AUD),
    SFR(CMU_AUD_DMYQCH_CON_DFTMUX_AUD_QCH, 0x3060, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DFTMUX_AUD_QCH, 0x7060, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, 0x2078, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, 0x40b8, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_ABOX_0, 0x3064, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_0, 0x7064, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP, 0x207c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP, 0x40bc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB, 0x2080, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB, 0x40c0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, 0x2084, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, 0x40c4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK, 0x2088, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK, 0x40c8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK, 0x208c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK, 0x40cc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0, 0x2090, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0, 0x40d0, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_ABOX_3, 0x3068, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_3, 0x7068, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_ACLK, 0x306c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_ACLK, 0x706c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP, 0x3070, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_ACLK_ACP, 0x7070, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB, 0x3074, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_ACLK_ASB, 0x7074, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_C2A0, 0x3078, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_C2A0, 0x7078, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_C2A1, 0x307c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_C2A1, 0x707c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_XCLK0, 0x3080, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_XCLK0, 0x7080, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM, 0x2094, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM, 0x40d4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM, 0x2098, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM, 0x40d8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM, 0x209c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM, 0x40dc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM, 0x20a0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM, 0x40e0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK, 0x20a4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK, 0x40e4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK, 0x20a8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK, 0x40e8, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_CMU_AUD_QCH, 0x3084, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_CMU_AUD_QCH, 0x7084, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK, 0x20ac, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK, 0x40ec, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK, 0x20b0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK, 0x40f0, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_ACLK, 0x3088, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMAILBOX_AUD_QCH_ACLK, 0x7088, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_PCLK, 0x308c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMAILBOX_AUD_QCH_PCLK, 0x708c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK, 0x20b4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK, 0x40f4, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK, 0x3090, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_PCLK, 0x7090, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK, 0x20b8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK, 0x40f8, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK, 0x3094, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_PCLK, 0x7094, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK, 0x20bc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK, 0x40fc, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_DMIC_AUD2_QCH_PCLK, 0x3098, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD2_QCH_PCLK, 0x7098, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK, 0x20c0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK, 0x4104, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_LH_ACEL_SI_D_AUD_QCH, 0x309c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_ACEL_SI_D_AUD_QCH, 0x709c, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_LH_ACEL_SI_D_AUD_PCH, 0x30a0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_ACEL_SI_D_AUD_PCH, 0x70a0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK, 0x20c4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK, 0x4108, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_LH_AXI_MI_IP_PERI_AUD_QCH, 0x30a4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_MI_IP_PERI_AUD_QCH, 0x70a4, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_LH_AXI_MI_IP_PERI_AUD_PCH, 0x30a8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_MI_IP_PERI_AUD_PCH, 0x70a8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK, 0x20c8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK, 0x410c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH, 0x30ac, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MAILBOX_AUD0_QCH, 0x70ac, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK, 0x20cc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK, 0x4110, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH, 0x30b0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MAILBOX_AUD1_QCH, 0x70b0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK, 0x20d0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK, 0x4114, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_MAILBOX_AUD2_QCH, 0x30b4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MAILBOX_AUD2_QCH, 0x70b4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK, 0x20d4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK, 0x4118, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_MAILBOX_AUD3_QCH, 0x30b8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MAILBOX_AUD3_QCH, 0x70b8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK, 0x20d8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK, 0x411c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK, 0x20dc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK, 0x4120, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_PPMU_AUD_QCH, 0x30bc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_PPMU_AUD_QCH, 0x70bc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x20e0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x4124, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x20e4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x4128, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK, 0x20e8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK, 0x412c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK, 0x20ec, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK, 0x4130, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SERIAL_LIF_QCH_ACLK, 0x30c0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_ACLK, 0x70c0, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SERIAL_LIF_QCH_PCLK, 0x30c4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_PCLK, 0x70c4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK, 0x20f0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK, 0x4134, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH, 0x30c8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SLH_AST_SI_G_PPMU_AUD_QCH, 0x70c8, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_SLH_AST_SI_G_PPMU_AUD_PCH, 0x30cc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SLH_AST_SI_G_PPMU_AUD_PCH, 0x70cc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK, 0x20f4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK, 0x4138, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH, 0x30d0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH, 0x70d0, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_PCH, 0x30d4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SLH_AXI_SI_LP_AUD_CHUBVTS_PCH, 0x70d4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK, 0x20f8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK, 0x413c, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_SYSMMU_S0_AUD_2, 0x30d8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MEMPG_CON_SYSMMU_S0_AUD_2, 0x70d8, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SYSMMU_S0_AUD_QCH_S0, 0x30dc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SYSMMU_S0_AUD_QCH_S0, 0x70dc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK, 0x20fc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK, 0x4140, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_S0, 0x30e0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SYSMMU_S0_PMMU0_AUD_QCH_S0, 0x70e0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, 0x2100, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, 0x4144, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SYSREG_AUD_QCH, 0x30e4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SYSREG_AUD_QCH, 0x70e4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, 0x2104, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, 0x4148, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH, 0x30e8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_VGEN_LITE_AUD_QCH, 0x70e8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK, 0x2108, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK, 0x414c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_WDT_AUD_QCH, 0x30ec, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_WDT_AUD_QCH, 0x70ec, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK, 0x210c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK, 0x4150, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK, 0x2110, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK, 0x4154, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_BAAW_D_AUDCHUBVTS_QCH, 0x30f0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BAAW_D_AUDCHUBVTS_QCH, 0x70f0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, 0x2114, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, 0x4158, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_D_TZPC_AUD_QCH, 0x30f4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_D_TZPC_AUD_QCH, 0x70f4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK, 0x2118, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK, 0x415c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ECU_AUD_QCH, 0x30f8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ECU_AUD_QCH, 0x70f8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK, 0x211c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK, 0x4160, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_LH_AXI_SI_IP_PERI_AUD_QCH, 0x30fc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_SI_IP_PERI_AUD_QCH, 0x70fc, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_LH_AXI_SI_IP_PERI_AUD_PCH, 0x3100, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_SI_IP_PERI_AUD_PCH, 0x7100, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x2120, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x4164, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x2124, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x4168, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK, 0x2128, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK, 0x416c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH, 0x3104, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_QCH, 0x7104, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_SLH_AXI_MI_P_AUD_PCH, 0x3108, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_PCH, 0x7108, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK, 0x212c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK, 0x4170, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_CCLK, 0x310c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMAILBOX_AUD_QCH_CCLK, 0x710c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x2130, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x4174, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x2134, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x4178, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK, 0x2138, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK, 0x417c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK, 0x3110, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_PCMC_CLK, 0x7110, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK, 0x213c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK, 0x4180, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK, 0x2140, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK, 0x4184, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK, 0x2144, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK, 0x4188, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK, 0x2148, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK, 0x418c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SERIAL_LIF_QCH_BCLK, 0x3114, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_BCLK, 0x7114, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x214c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x4190, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x2150, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x4194, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK, 0x2154, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK, 0x4198, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SERIAL_LIF_QCH_CCLK, 0x3118, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_CCLK, 0x7118, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, 0x2158, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, 0x419c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK0, 0x311c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK0, 0x711c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x215c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x41a0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x2160, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x41a4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, 0x2164, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, 0x41a8, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK1, 0x3120, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK1, 0x7120, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x2168, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x41ac, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x216c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x41b0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, 0x2170, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, 0x41b4, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK2, 0x3124, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK2, 0x7124, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x2174, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x41b8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x2178, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x41bc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, 0x217c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, 0x41c0, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK3, 0x3128, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK3, 0x7128, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x2180, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x41c4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x2184, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x41c8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, 0x2188, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, 0x41cc, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK4, 0x312c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK4, 0x712c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK, 0x218c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK, 0x41d0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK, 0x2190, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK, 0x41d4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, 0x2194, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, 0x41d8, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK5, 0x3130, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK5, 0x7130, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK, 0x2198, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK, 0x41dc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK, 0x219c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK, 0x41e0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, 0x21a0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, 0x41e4, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK6, 0x3134, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK6, 0x7134, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK, 0x21a4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK, 0x41e8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK, 0x21a8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK, 0x41ec, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x21ac, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x41f0, CMU_AUD),
    SFR(CMU_BRP_SPARE0_SPARE, 0xa00, CMU_BRP),
    SFR(CMU_BRP_SPARE1_SPARE, 0xa04, CMU_BRP),
    SFR(CMU_BRP_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_BRP),
    SFR(CMU_BRP_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_BRP),
    SFR(CMU_BRP_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_BRP),
    SFR(CMU_BRP_CLKOUT_CON_CMU_BRP_CLKOUT0, 0x810, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_CMU_BRP_CLKOUT0, 0x4810, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_DIV_CLK_BRP_NOCP, 0x1800, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_DIV_CLK_BRP_NOCP, 0x5800, CMU_BRP),
    SFR(CMU_BRP_PLL_CON0_MUX_CLKCMU_BRP_NOC_USER, 0x600, CMU_BRP),
    SFR(CMU_BRP_PLL_CON1_MUX_CLKCMU_BRP_NOC_USER, 0x604, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_MUX_CLKCMU_BRP_NOC_USER, 0x4600, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM, 0x2000, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM, 0x4000, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK, 0x2004, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_BYRP_IPCLKPORT_CLK, 0x4004, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1, 0x2008, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1, 0x4008, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_BYRP_QCH, 0x3000, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BYRP_QCH, 0x7000, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_BYRP_QCH_VOTF1, 0x3004, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BYRP_QCH_VOTF1, 0x7004, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK, 0x200c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK, 0x400c, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_LH_AST_SI_OTF_BRP_RGBP_QCH, 0x3008, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_LH_AST_SI_OTF_BRP_RGBP_QCH, 0x7008, CMU_BRP),
    SFR(CMU_BRP_PCH_CON_LH_AST_SI_OTF_BRP_RGBP_PCH, 0x300c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_LH_AST_SI_OTF_BRP_RGBP_PCH, 0x700c, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK, 0x2010, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK, 0x4010, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_LH_AXI_SI_D_BRP_QCH, 0x3010, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_LH_AXI_SI_D_BRP_QCH, 0x7010, CMU_BRP),
    SFR(CMU_BRP_PCH_CON_LH_AXI_SI_D_BRP_PCH, 0x3014, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_LH_AXI_SI_D_BRP_PCH, 0x7014, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK, 0x2014, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK, 0x4014, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_LH_AXI_SI_LD0_BRP_RGBP_QCH, 0x3018, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_LH_AXI_SI_LD0_BRP_RGBP_QCH, 0x7018, CMU_BRP),
    SFR(CMU_BRP_PCH_CON_LH_AXI_SI_LD0_BRP_RGBP_PCH, 0x301c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_LH_AXI_SI_LD0_BRP_RGBP_PCH, 0x701c, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK, 0x2018, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK, 0x4018, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_LH_AXI_SI_LD1_BRP_RGBP_QCH, 0x3020, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_LH_AXI_SI_LD1_BRP_RGBP_QCH, 0x7020, CMU_BRP),
    SFR(CMU_BRP_PCH_CON_LH_AXI_SI_LD1_BRP_RGBP_PCH, 0x3024, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_LH_AXI_SI_LD1_BRP_RGBP_PCH, 0x7024, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK, 0x201c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK, 0x401c, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK, 0x2020, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK, 0x4020, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK, 0x2024, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK, 0x4024, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK, 0x2028, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK, 0x4028, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH, 0x3028, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_SLH_AST_SI_G_PPMU_BRP_QCH, 0x7028, CMU_BRP),
    SFR(CMU_BRP_PCH_CON_SLH_AST_SI_G_PPMU_BRP_PCH, 0x302c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_SLH_AST_SI_G_PPMU_BRP_PCH, 0x702c, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK, 0x202c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK, 0x402c, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_SYSMMU_S0_BRP_QCH_S0, 0x3030, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_SYSMMU_S0_BRP_QCH_S0, 0x7030, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK, 0x2030, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK, 0x4030, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_SYSMMU_S0_PMMU0_BRP_QCH_S0, 0x3034, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_SYSMMU_S0_PMMU0_BRP_QCH_S0, 0x7034, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK, 0x2034, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK, 0x4034, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_VGEN_LITE_BYRP_QCH, 0x3038, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_VGEN_LITE_BYRP_QCH, 0x7038, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK, 0x2038, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK, 0x4038, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK, 0x203c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK, 0x403c, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK, 0x2040, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK, 0x4040, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_CMU_BRP_QCH, 0x303c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_CMU_BRP_QCH, 0x703c, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK, 0x2044, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK, 0x4044, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_D_TZPC_BRP_QCH, 0x3040, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_D_TZPC_BRP_QCH, 0x7040, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK, 0x2048, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK, 0x4048, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_PPMU_D_BRP_QCH, 0x3044, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_PPMU_D_BRP_QCH, 0x7044, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK, 0x204c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK, 0x404c, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK, 0x2050, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK, 0x4050, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK, 0x2054, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK, 0x4054, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_SLH_AXI_MI_P_BRP_QCH, 0x3048, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_SLH_AXI_MI_P_BRP_QCH, 0x7048, CMU_BRP),
    SFR(CMU_BRP_PCH_CON_SLH_AXI_MI_P_BRP_PCH, 0x304c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_SLH_AXI_MI_P_BRP_PCH, 0x704c, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK, 0x2058, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK, 0x4058, CMU_BRP),
    SFR(CMU_BRP_QCH_CON_SYSREG_BRP_QCH, 0x3050, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_SYSREG_BRP_QCH, 0x7050, CMU_BRP),
    SFR(CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x205c, CMU_BRP),
    SFR(CMU_BRP_DBG_NFO_BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x405c, CMU_BRP),
    SFR(CMU_CHUB_SPARE0_SPARE, 0xa00, CMU_CHUB),
    SFR(CMU_CHUB_SPARE1_SPARE, 0xa04, CMU_CHUB),
    SFR(CMU_CHUB_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CHUB),
    SFR(CMU_CHUB_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CHUB),
    SFR(CMU_CHUB_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CHUB),
    SFR(CMU_CHUB_CLKOUT_CON_CMU_CHUB_CLKOUT0, 0x810, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_CMU_CHUB_CLKOUT0, 0x4810, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C, 0x1800, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_I2C, 0x5800, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC, 0x1804, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_NOC, 0x5804, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX, 0x1808, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SERIAL_LIF_US_PROX, 0x5808, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE, 0x180c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE, 0x580c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C0, 0x1810, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SPI_I2C0, 0x5810, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C1, 0x1814, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SPI_I2C1, 0x5814, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_MS_CTRL, 0x1818, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SPI_MS_CTRL, 0x5818, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0, 0x181c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI0, 0x581c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1, 0x1820, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI1, 0x5820, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2, 0x1824, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI2, 0x5824, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3, 0x1828, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI3, 0x5828, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_NOC_USER, 0x600, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON1_MUX_CLKCHUBVTS_CHUB_NOC_USER, 0x604, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLKCHUBVTS_CHUB_NOC_USER, 0x4600, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_RCO_USER, 0x610, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON1_MUX_CLKCHUBVTS_CHUB_RCO_USER, 0x614, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLKCHUBVTS_CHUB_RCO_USER, 0x4604, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C, 0x1000, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_I2C, 0x4000, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC, 0x1004, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_NOC, 0x4004, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX, 0x1008, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SERIAL_LIF_US_PROX, 0x4008, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE, 0x100c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE, 0x400c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C0, 0x1010, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SPI_I2C0, 0x4010, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C1, 0x1014, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SPI_I2C1, 0x4014, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_MS_CTRL, 0x1018, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SPI_MS_CTRL, 0x4018, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER, 0x101c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_TIMER, 0x401c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0, 0x1020, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI0, 0x4020, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1, 0x1024, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI1, 0x4024, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2, 0x1028, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI2, 0x4028, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3, 0x102c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI3, 0x402c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK, 0x2000, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK, 0x4030, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK, 0x2004, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK, 0x4034, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK, 0x2008, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK, 0x4038, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_P, 0x3000, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I3C_CHUB0_QCH_P, 0x7000, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_S, 0x3004, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I3C_CHUB0_QCH_S, 0x7004, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK, 0x200c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK, 0x403c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_P, 0x3008, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I3C_CHUB1_QCH_P, 0x7008, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_S, 0x300c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I3C_CHUB1_QCH_S, 0x700c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK, 0x2010, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK, 0x4040, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK, 0x2014, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK, 0x4044, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK, 0x2018, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK, 0x4048, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_0, 0x3010, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_0, 0x7010, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_1, 0x3014, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_1, 0x7014, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_2, 0x3018, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_2, 0x7018, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_3, 0x301c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_3, 0x701c, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_4, 0x3020, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_4, 0x7020, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_5, 0x3024, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_5, 0x7024, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_6, 0x3028, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_CHUB_6, 0x7028, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK, 0x201c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK, 0x404c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH, 0x302c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH, 0x702c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK, 0x2020, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK, 0x4050, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK, 0x2024, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK, 0x4054, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK, 0x2028, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK, 0x4058, CMU_CHUB),
    SFR(CMU_CHUB_ASYNCREQ_MANAGER_QCH_CM4_CHUB_QCH_CPU, 0x3030, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_CM4_CHUB_QCH_CPU, 0x0, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK, 0x202c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK, 0x405c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_CMU_CHUB_QCH, 0x3034, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_CMU_CHUB_QCH, 0x7030, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK, 0x2030, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK, 0x4060, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I2C_CHUB0_QCH, 0x3038, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I2C_CHUB0_QCH, 0x7034, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK, 0x2034, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK, 0x4064, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I2C_CHUB1_QCH, 0x303c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I2C_CHUB1_QCH, 0x7038, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK, 0x2038, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK, 0x4068, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK, 0x203c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK, 0x406c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK, 0x2040, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK, 0x4070, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH, 0x3040, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH, 0x703c, CMU_CHUB),
    SFR(CMU_CHUB_PCH_CON_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_PCH, 0x3044, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_PCH, 0x7040, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK, 0x2044, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK, 0x4074, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH, 0x3048, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH, 0x7044, CMU_CHUB),
    SFR(CMU_CHUB_PCH_CON_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_PCH, 0x304c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_PCH, 0x7048, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK, 0x2048, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK, 0x4078, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_MAILBOX_CHUB_ABOX_QCH, 0x3050, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MAILBOX_CHUB_ABOX_QCH, 0x704c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK, 0x204c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK, 0x407c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_MAILBOX_CHUB_UNPU_QCH, 0x3054, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MAILBOX_CHUB_UNPU_QCH, 0x7050, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0, 0x2050, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0, 0x4080, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_PWM_CHUB_QCH, 0x3058, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_PWM_CHUB_QCH, 0x7054, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK, 0x2054, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK, 0x4084, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK, 0x2058, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK, 0x4088, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH, 0x305c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH, 0x7058, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK, 0x205c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK, 0x408c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK, 0x2060, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK, 0x4090, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK, 0x2064, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK, 0x4094, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK, 0x3060, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK, 0x705c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK, 0x3064, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK, 0x7060, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK, 0x2068, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK, 0x4098, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SPI_I2C_CHUB0_QCH, 0x3068, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SPI_I2C_CHUB0_QCH, 0x7064, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK, 0x206c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK, 0x409c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SPI_I2C_CHUB1_QCH, 0x306c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SPI_I2C_CHUB1_QCH, 0x7068, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK, 0x2070, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK, 0x40a0, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH, 0x3070, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SYSREG_CHUB_QCH, 0x706c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK, 0x2074, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK, 0x40a4, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH, 0x3074, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2AP_QCH, 0x7070, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK, 0x2078, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK, 0x40a8, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH, 0x3078, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2APM_QCH, 0x7074, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK, 0x207c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK, 0x40ac, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_TIMER_CHUB_QCH, 0x307c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_TIMER_CHUB_QCH, 0x7078, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK, 0x2080, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK, 0x40b0, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_USI_CHUB0_QCH, 0x3080, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_USI_CHUB0_QCH, 0x707c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK, 0x2084, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK, 0x40b4, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_USI_CHUB1_QCH, 0x3084, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_USI_CHUB1_QCH, 0x7080, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK, 0x2088, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK, 0x40b8, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_USI_CHUB2_QCH, 0x3088, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_USI_CHUB2_QCH, 0x7084, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK, 0x208c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK, 0x40bc, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_USI_CHUB3_QCH, 0x308c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_USI_CHUB3_QCH, 0x7088, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK, 0x2090, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK, 0x40c0, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_WDT_CHUB_QCH, 0x3090, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_WDT_CHUB_QCH, 0x708c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK, 0x2094, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK, 0x40c4, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK, 0x2098, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK, 0x40c8, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH, 0x3094, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH, 0x7090, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK, 0x209c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK, 0x40cc, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK, 0x20a0, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK, 0x40d0, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK, 0x20a4, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK, 0x40d4, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK, 0x20a8, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK, 0x40d8, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK, 0x3098, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK, 0x7094, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK, 0x20ac, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK, 0x40dc, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK, 0x20b0, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK, 0x40e0, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK, 0x309c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK, 0x7098, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK, 0x20b4, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK, 0x40e4, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK, 0x20b8, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK, 0x40e8, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK, 0x20bc, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK, 0x40ec, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK, 0x20c0, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK, 0x40f0, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK, 0x20c4, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK, 0x40f4, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK, 0x20c8, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK, 0x40f8, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH, 0x30a0, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH, 0x709c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK, 0x20cc, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK, 0x40fc, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK, 0x20d0, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK, 0x4100, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK, 0x20d4, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK, 0x4104, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK, 0x20d8, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK, 0x4108, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK, 0x20dc, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK, 0x410c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK, 0x20e0, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK, 0x4110, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK, 0x20e4, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK, 0x4114, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK, 0x20e8, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK, 0x4118, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK, 0x20ec, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK, 0x411c, CMU_CHUB),
    SFR(CMU_CHUBVTS_SPARE0_SPARE, 0xa00, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_SPARE1_SPARE, 0xa04, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLKOUT_CON_CMU_CHUBVTS_CLKOUT0, 0x810, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_CMU_CHUBVTS_CLKOUT0, 0x4810, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_DMAILBOX_CCLK, 0x1800, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_DMAILBOX_CCLK, 0x5800, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC, 0x1804, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_NOC, 0x5804, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_NOC_USER, 0x600, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PLL_CON1_MUX_CLKALIVE_CHUBVTS_NOC_USER, 0x604, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_MUX_CLKALIVE_CHUBVTS_NOC_USER, 0x4600, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_RCO_USER, 0x610, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PLL_CON1_MUX_CLKALIVE_CHUBVTS_RCO_USER, 0x614, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_MUX_CLKALIVE_CHUBVTS_RCO_USER, 0x4604, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_DMAILBOX_CCLK, 0x1000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_MUX_CLK_CHUBVTS_DMAILBOX_CCLK, 0x4000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC, 0x1004, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_MUX_CLK_CHUBVTS_NOC, 0x4004, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK, 0x2000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK, 0x4008, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK, 0x3000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_DMAILBOX_CHUBVTS_QCH_CCLK, 0x7000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK, 0x2004, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK, 0x400c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK, 0x2008, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK, 0x4010, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_APBIF_GPIO_CHUBVTS_QCH, 0x3004, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_APBIF_GPIO_CHUBVTS_QCH, 0x7004, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK, 0x200c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK, 0x4014, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_APB_SEMA_DMAILBOX_QCH, 0x3008, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_APB_SEMA_DMAILBOX_QCH, 0x7008, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK, 0x2010, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK, 0x4018, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH, 0x300c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BAAW_CHUB_QCH, 0x700c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK, 0x2014, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK, 0x401c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_BAAW_LD_CHUBVTS_QCH, 0x3010, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BAAW_LD_CHUBVTS_QCH, 0x7010, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK, 0x2018, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK, 0x4020, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK, 0x201c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK, 0x4024, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_CHUB_ALV_QCH, 0x3014, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_CHUB_ALV_QCH, 0x7014, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK, 0x2020, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK, 0x4028, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK, 0x2024, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK, 0x402c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH, 0x3018, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_CMU_CHUBVTS_QCH, 0x7018, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK, 0x2028, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK, 0x4030, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK, 0x202c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK, 0x4034, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK, 0x301c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_DMAILBOX_CHUBVTS_QCH_ACLK, 0x701c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK, 0x3020, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_DMAILBOX_CHUBVTS_QCH_PCLK, 0x7020, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK, 0x2030, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK, 0x4038, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH, 0x3024, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_D_TZPC_CHUBVTS_QCH, 0x7024, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK, 0x2034, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK, 0x403c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH, 0x3028, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_ECU_CHUBVTS_QCH, 0x7028, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK, 0x2038, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK, 0x4040, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH, 0x302c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH, 0x702c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_PCH, 0x3030, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_PCH, 0x7030, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK, 0x203c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK, 0x4044, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH, 0x3034, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH, 0x7034, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_LH_AXI_MI_ID_VTS2VC_CHUBVTS_PCH, 0x3038, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_VTS2VC_CHUBVTS_PCH, 0x7038, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK, 0x2040, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK, 0x4048, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH, 0x303c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH, 0x703c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_PCH, 0x3040, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_PCH, 0x7040, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK, 0x2044, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK, 0x404c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH, 0x3044, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH, 0x7044, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_LH_AXI_SI_IP_VC2VTS_CHUBVTS_PCH, 0x3048, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2VTS_CHUBVTS_PCH, 0x7048, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK, 0x2048, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK, 0x4050, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_MAILBOX_CHUB_VTS_QCH, 0x304c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_MAILBOX_CHUB_VTS_QCH, 0x704c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, 0x204c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, 0x4054, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, 0x2050, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, 0x4058, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK, 0x2054, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK, 0x405c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH, 0x3050, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_S2PC_CHUBVTS_QCH, 0x7050, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK, 0x2058, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK, 0x4060, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH, 0x3054, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH, 0x7054, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_PCH, 0x3058, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CHUBVTS_PCH, 0x7058, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK, 0x205c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK, 0x4064, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH, 0x305c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH, 0x705c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_SLH_AXI_MI_LP_AUD_CHUBVTS_PCH, 0x3060, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_AUD_CHUBVTS_PCH, 0x7060, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK, 0x2060, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK, 0x4068, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH, 0x3064, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH, 0x7064, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_PCH, 0x3068, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_LD_CHUBVTS_ALIVE_PCH, 0x7068, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK, 0x2064, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK, 0x406c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_SWEEPER_LD_CHUBVTS_QCH, 0x306c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SWEEPER_LD_CHUBVTS_QCH, 0x706c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK, 0x2068, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK, 0x4070, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH, 0x3070, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SYSREG_CHUBVTS_QCH, 0x7070, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK, 0x206c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK, 0x4074, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH, 0x3074, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_VGEN_LITE_CHUBVTS_QCH, 0x7074, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK, 0x2070, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK, 0x4078, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2074, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x407c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK, 0x2078, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK, 0x4080, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_CHUB_RTC_QCH, 0x3078, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_CHUB_RTC_QCH, 0x7078, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK, 0x207c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK, 0x4084, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK, 0x2080, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK, 0x4088, CMU_CHUBVTS),
    SFR(CMU_CMGP_SPARE0_SPARE, 0xa00, CMU_CMGP),
    SFR(CMU_CMGP_SPARE1_SPARE, 0xa04, CMU_CMGP),
    SFR(CMU_CMGP_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CMGP),
    SFR(CMU_CMGP_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CMGP),
    SFR(CMU_CMGP_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CMGP),
    SFR(CMU_CMGP_CLKOUT_CON_CMU_CMGP_CLKOUT0, 0x810, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_CMU_CMGP_CLKOUT0, 0x4810, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_I2C, 0x1800, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_I2C, 0x5800, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_NOC, 0x1804, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_NOC, 0x5804, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C0, 0x1808, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_SPI_I2C0, 0x5808, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C1, 0x180c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_SPI_I2C1, 0x580c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_MS_CTRL, 0x1810, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_SPI_MS_CTRL, 0x5810, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI0, 0x1814, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI0, 0x5814, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI1, 0x1818, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI1, 0x5818, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI2, 0x181c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI2, 0x581c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI3, 0x1820, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI3, 0x5820, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI4, 0x1824, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI4, 0x5824, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI5, 0x1828, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI5, 0x5828, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI6, 0x182c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI6, 0x582c, CMU_CMGP),
    SFR(CMU_CMGP_PLL_CON0_MUX_CLKALIVE_CMGP_NOC_USER, 0x600, CMU_CMGP),
    SFR(CMU_CMGP_PLL_CON1_MUX_CLKALIVE_CMGP_NOC_USER, 0x604, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLKALIVE_CMGP_NOC_USER, 0x4600, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C, 0x1000, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_I2C, 0x4000, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC, 0x1004, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_NOC, 0x4004, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C0, 0x1008, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_SPI_I2C0, 0x4008, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C1, 0x100c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_SPI_I2C1, 0x400c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_MS_CTRL, 0x1010, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_SPI_MS_CTRL, 0x4010, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0, 0x1014, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI0, 0x4014, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1, 0x1018, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI1, 0x4018, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2, 0x101c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI2, 0x401c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3, 0x1020, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI3, 0x4020, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4, 0x1024, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI4, 0x4024, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5, 0x1028, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI5, 0x4028, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6, 0x102c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI6, 0x402c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, 0x2000, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, 0x4030, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, 0x2004, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, 0x4034, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK, 0x2008, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK, 0x4038, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK, 0x200c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK, 0x403c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK, 0x2010, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK, 0x4040, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK, 0x2014, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK, 0x4044, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK, 0x2018, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK, 0x4048, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH, 0x3000, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_APBIF_GPIO_CMGP_QCH, 0x7000, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK, 0x201c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK, 0x404c, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_CMU_CMGP_QCH, 0x3004, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_CMU_CMGP_QCH, 0x7004, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK, 0x2020, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK, 0x4050, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH, 0x3008, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_D_TZPC_CMGP_QCH, 0x7008, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, 0x2024, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, 0x4054, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP2_QCH, 0x300c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP2_QCH, 0x700c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, 0x2028, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, 0x4058, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP3_QCH, 0x3010, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP3_QCH, 0x7010, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK, 0x202c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK, 0x405c, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP4_QCH, 0x3014, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP4_QCH, 0x7014, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK, 0x2030, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK, 0x4060, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP5_QCH, 0x3018, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP5_QCH, 0x7018, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK, 0x2034, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK, 0x4064, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP6_QCH, 0x301c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP6_QCH, 0x701c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK, 0x2038, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK, 0x4068, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK, 0x203c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK, 0x406c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK, 0x2040, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK, 0x4070, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_QCH, 0x3020, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CMGP_QCH, 0x7020, CMU_CMGP),
    SFR(CMU_CMGP_PCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_PCH, 0x3024, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CMGP_PCH, 0x7024, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK, 0x2044, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK, 0x4074, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SLH_AXI_SI_LP_CMGP_UFD_QCH, 0x3028, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SLH_AXI_SI_LP_CMGP_UFD_QCH, 0x7028, CMU_CMGP),
    SFR(CMU_CMGP_PCH_CON_SLH_AXI_SI_LP_CMGP_UFD_PCH, 0x302c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SLH_AXI_SI_LP_CMGP_UFD_PCH, 0x702c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK, 0x2048, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK, 0x4078, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SPI_I2C_CMGP0_QCH, 0x3030, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SPI_I2C_CMGP0_QCH, 0x7030, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK, 0x204c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK, 0x407c, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SPI_I2C_CMGP1_QCH, 0x3034, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SPI_I2C_CMGP1_QCH, 0x7034, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, 0x2050, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, 0x4080, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH, 0x3038, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP_QCH, 0x7038, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK, 0x2054, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK, 0x4084, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH, 0x303c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2APM_QCH, 0x703c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK, 0x2058, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK, 0x4088, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH, 0x3040, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2CHUB_QCH, 0x7040, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK, 0x205c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK, 0x408c, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH, 0x3044, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2CP_QCH, 0x7044, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK, 0x2060, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK, 0x4090, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH, 0x3048, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2GNSS_QCH, 0x7048, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, 0x2064, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, 0x4094, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH, 0x304c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2PMU_AP_QCH, 0x704c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, 0x2068, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, 0x4098, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP0_QCH, 0x3050, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP0_QCH, 0x7050, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, 0x206c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, 0x409c, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP1_QCH, 0x3054, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP1_QCH, 0x7054, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, 0x2070, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, 0x40a0, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP2_QCH, 0x3058, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP2_QCH, 0x7058, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, 0x2074, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, 0x40a4, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP3_QCH, 0x305c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP3_QCH, 0x705c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK, 0x2078, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK, 0x40a8, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP4_QCH, 0x3060, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP4_QCH, 0x7060, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK, 0x207c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK, 0x40ac, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP5_QCH, 0x3064, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP5_QCH, 0x7064, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK, 0x2080, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK, 0x40b0, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP6_QCH, 0x3068, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP6_QCH, 0x7068, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK, 0x2084, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK, 0x40b4, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK, 0x2088, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK, 0x40b8, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK, 0x208c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK, 0x40bc, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK, 0x2090, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK, 0x40c0, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK, 0x2094, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK, 0x40c4, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK, 0x2098, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK, 0x40c8, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK, 0x209c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK, 0x40cc, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH, 0x306c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH, 0x706c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK, 0x20a0, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK, 0x40d0, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, 0x20a4, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, 0x40d4, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK, 0x20a8, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK, 0x40d8, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, 0x20ac, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, 0x40dc, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK, 0x20b0, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK, 0x40e0, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, 0x20b4, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, 0x40e4, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK, 0x20b8, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK, 0x40e8, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, 0x20bc, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, 0x40ec, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK, 0x20c0, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK, 0x40f0, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK, 0x20c4, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK, 0x40f4, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK, 0x20c8, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK, 0x40f8, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK, 0x20cc, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK, 0x40fc, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK, 0x20d0, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK, 0x4100, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK, 0x20d4, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK, 0x4104, CMU_CMGP),
    SFR(CMU_CPUCL0_GLB_SPARE0_SPARE, 0xa00, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_SPARE1_SPARE, 0xa04, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_BUF_CLKCPUCLGLB_NOCP, 0x2200, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BUF_CLKCPUCLGLB_NOCP, 0x7200, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_CLK_CPUCL0_DBG_SHORTSTOP, 0x2000, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CLK_CPUCL0_DBG_SHORTSTOP, 0x6000, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLKOUT_CON_CMU_CPUCL0_GLB_CLKOUT0, 0x810, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_CLKOUT0, 0x4810, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_UNDEFINED_CPUCL0_GLB_SHORTSTOP, 0x820, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_NOC, 0x1800, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DIV_CLK_CPUCL0_DBG_NOC, 0x5800, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x1804, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x5804, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, 0x600, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, 0x604, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, 0x4600, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_HTU_USER, 0x610, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_HTU_USER, 0x614, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_HTU_USER, 0x4604, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_NOCP_USER, 0x620, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_NOCP_USER, 0x624, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP_USER, 0x4608, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK, 0x2004, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK, 0x4000, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_MEMPG_CON_CSSYS_0, 0x3000, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_CSSYS_0, 0x7000, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x2008, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x4004, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH, 0x3004, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH, 0x7004, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_CLUSTER0_CPUCL0_PCH, 0x3008, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_CLUSTER0_CPUCL0_PCH, 0x7008, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK, 0x200c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK, 0x4008, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH, 0x300c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH, 0x700c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCBIG_CPUCL0_PCH, 0x3010, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCBIG_CPUCL0_PCH, 0x7010, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK, 0x2010, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK, 0x400c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH, 0x3014, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH, 0x7014, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID0_CPUCL0_PCH, 0x3018, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID0_CPUCL0_PCH, 0x7018, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK, 0x2014, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK, 0x4010, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH, 0x301c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH, 0x701c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID1_CPUCL0_PCH, 0x3020, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID1_CPUCL0_PCH, 0x7020, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK, 0x2018, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK, 0x4014, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH, 0x3024, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH, 0x7024, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID2_CPUCL0_PCH, 0x3028, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID2_CPUCL0_PCH, 0x7028, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK, 0x201c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK, 0x4018, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH, 0x302c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH, 0x702c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID3_CPUCL0_PCH, 0x3030, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID3_CPUCL0_PCH, 0x7030, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK, 0x2020, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK, 0x401c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH, 0x3034, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH, 0x7034, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID4_CPUCL0_PCH, 0x3038, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID4_CPUCL0_PCH, 0x7038, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK, 0x2024, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK, 0x4020, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_BDU_CPUCL0_QCH, 0x303c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_BDU_CPUCL0_QCH, 0x703c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_T_BDU_CPUCL0_PCH, 0x3040, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_BDU_CPUCL0_PCH, 0x7040, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK, 0x2028, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK, 0x4024, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH, 0x3044, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH, 0x7044, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_PCH, 0x3048, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_PCH, 0x7048, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK, 0x202c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK, 0x4028, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_STM_CPUCL0_QCH, 0x304c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_STM_CPUCL0_QCH, 0x704c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_IG_STM_CPUCL0_PCH, 0x3050, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_STM_CPUCL0_PCH, 0x7050, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK, 0x2030, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK, 0x402c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_ETR_CPUCL0_QCH, 0x3054, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_ETR_CPUCL0_QCH, 0x7054, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IG_ETR_CPUCL0_PCH, 0x3058, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_ETR_CPUCL0_PCH, 0x7058, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x2034, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x4030, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK, 0x2038, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK, 0x4034, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x203c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x4038, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK, 0x2040, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK, 0x403c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_CSSYS_CPUCL0_QCH, 0x305c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_CSSYS_CPUCL0_QCH, 0x705c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_IG_CSSYS_CPUCL0_PCH, 0x3060, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_CSSYS_CPUCL0_PCH, 0x7060, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK, 0x2044, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK, 0x4040, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_ETR_CPUCL0_QCH, 0x3064, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_ETR_CPUCL0_QCH, 0x7064, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_IG_ETR_CPUCL0_PCH, 0x3068, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_ETR_CPUCL0_PCH, 0x7068, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK, 0x2048, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK, 0x4044, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_CPUCL0_QCH, 0x306c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_CSSYS_CPUCL0_QCH, 0x706c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_G_CSSYS_CPUCL0_PCH, 0x3070, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_CSSYS_CPUCL0_PCH, 0x7070, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x204c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x4048, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x2050, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x404c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK, 0x2054, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK, 0x4050, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x2058, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x4054, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM, 0x205c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM, 0x4058, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x2060, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x405c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_CSSYS_QCH, 0x3074, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CSSYS_QCH, 0x7074, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK, 0x2064, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK, 0x4060, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_CSSYS_CPUCL0_QCH, 0x3078, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_CSSYS_CPUCL0_QCH, 0x7078, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IG_CSSYS_CPUCL0_PCH, 0x307c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_CSSYS_CPUCL0_PCH, 0x707c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2068, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x4064, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK, 0x206c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK, 0x4068, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2070, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x406c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK, 0x2074, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK, 0x4070, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_MEMPG_CON_SECJTAG_1, 0x3080, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_SECJTAG_1, 0x7080, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SECJTAG_QCH, 0x3084, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SECJTAG_QCH, 0x7084, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK, 0x2078, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK, 0x4074, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_CLK, 0x3088, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL0_QCH_CLK, 0x7088, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK, 0x207c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK, 0x4078, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_CLK, 0x308c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_0_QCH_CLK, 0x708c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK, 0x2080, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK, 0x407c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_CLK, 0x3090, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_1_QCH_CLK, 0x7090, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK, 0x2084, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK, 0x4080, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_CLK, 0x3094, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_2_QCH_CLK, 0x7094, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK, 0x2088, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK, 0x4084, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_CLK, 0x3098, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_3_QCH_CLK, 0x7098, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK, 0x208c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK, 0x4088, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_CLK, 0x309c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_4_QCH_CLK, 0x709c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK, 0x2090, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK, 0x408c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_CLK, 0x30a0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL2_QCH_CLK, 0x70a0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK, 0x2094, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK, 0x4090, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS, 0x2098, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS, 0x4094, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_CPUCL0_0_IPCLKPORT_I_ACLK, 0x209c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_AXI2APB_CPUCL0_0_IPCLKPORT_I_ACLK, 0x4098, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK, 0x20a0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK, 0x409c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x20a4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x40a0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH, 0x30a4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BPS_CPUCL0_QCH, 0x70a4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0, 0x20a8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0, 0x40a4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_0_QCH, 0x30a8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BUSIF_DDC_CPUCL0_0_QCH, 0x70a8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0, 0x20ac, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0, 0x40a8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_1_QCH, 0x30ac, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BUSIF_DDC_CPUCL0_1_QCH, 0x70ac, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK, 0x20b0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK, 0x40ac, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_CFM_CPUCL0_QCH, 0x30b0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CFM_CPUCL0_QCH, 0x70b0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK, 0x20b4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK, 0x40b0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH, 0x30b4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_QCH, 0x70b4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK, 0x20b8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK, 0x40b4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_BIG0_QCH, 0x30b8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_BIG0_QCH, 0x70b8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK, 0x20bc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK, 0x40b8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID0_QCH, 0x30bc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID0_QCH, 0x70bc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK, 0x20c0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK, 0x40bc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID1_QCH, 0x30c0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID1_QCH, 0x70c0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK, 0x20c4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK, 0x40c0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID2_QCH, 0x30c4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID2_QCH, 0x70c4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK, 0x20c8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK, 0x40c4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID3_QCH, 0x30c8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID3_QCH, 0x70c8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK, 0x20cc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK, 0x40c8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID4_QCH, 0x30cc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID4_QCH, 0x70cc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x20d0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x40cc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH, 0x30d0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_D_TZPC_CPUCL0_QCH, 0x70d0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK, 0x20d4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK, 0x40d0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_0_QCH, 0x30d4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_ECU_CPUCL0_0_QCH, 0x70d4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK, 0x20d8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK, 0x40d4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_1_QCH, 0x30d8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_ECU_CPUCL0_1_QCH, 0x70d8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK, 0x20dc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK, 0x40d8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_PCLK, 0x30dc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL0_QCH_PCLK, 0x70dc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK, 0x20e0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK, 0x40dc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_PCLK, 0x30e0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_0_QCH_PCLK, 0x70e0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK, 0x20e4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK, 0x40e0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_PCLK, 0x30e4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_1_QCH_PCLK, 0x70e4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK, 0x20e8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK, 0x40e4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_PCLK, 0x30e8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_2_QCH_PCLK, 0x70e8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK, 0x20ec, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK, 0x40e8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_PCLK, 0x30ec, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_3_QCH_PCLK, 0x70ec, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK, 0x20f0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK, 0x40ec, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_PCLK, 0x30f0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_4_QCH_PCLK, 0x70f0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK, 0x20f4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK, 0x40f0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_PCLK, 0x30f4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL2_QCH_PCLK, 0x70f4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ID_COMP_P0_CPUCL0_IPCLKPORT_I_CLK, 0x20f8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ID_COMP_P0_CPUCL0_IPCLKPORT_I_CLK, 0x40f4, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK, 0x20fc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK, 0x40f8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_STM_CPUCL0_QCH, 0x30f8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_STM_CPUCL0_QCH, 0x70f8, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IG_STM_CPUCL0_PCH, 0x30fc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_STM_CPUCL0_PCH, 0x70fc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK, 0x2100, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK, 0x40fc, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH, 0x3100, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH, 0x7100, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IP_UTILITY_CPUCL0_PCH, 0x3104, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IP_UTILITY_CPUCL0_PCH, 0x7104, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK, 0x2104, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK, 0x4100, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_MEMPG_CON_PMU_PCSM_2, 0x3108, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_PMU_PCSM_2, 0x7108, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_PMU_PCSM_QCH, 0x310c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_PMU_PCSM_QCH, 0x710c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK, 0x2108, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK, 0x4104, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH, 0x3110, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_0_QCH, 0x7110, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK, 0x210c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK, 0x4108, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH, 0x3114, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_1_QCH, 0x7114, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK, 0x2110, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK, 0x410c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_2_QCH, 0x3118, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_2_QCH, 0x7118, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK, 0x2114, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK, 0x4110, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH, 0x311c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_0_QCH, 0x711c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK, 0x2118, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK, 0x4114, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH, 0x3120, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_1_QCH, 0x7120, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK, 0x211c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK, 0x4118, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_2_QCH, 0x3124, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_2_QCH, 0x7124, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, 0x2120, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, 0x411c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, 0x2124, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, 0x4120, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x2128, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x4124, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH, 0x3128, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH, 0x7128, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_PCH, 0x312c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_PCH, 0x712c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, 0x212c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, 0x4128, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH, 0x3130, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_QCH, 0x7130, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_P_CPUCL0_PCH, 0x3134, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_PCH, 0x7134, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x2130, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x412c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH, 0x3138, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SYSREG_CPUCL0_QCH, 0x7138, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK, 0x2134, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK, 0x4130, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_TREX_CPUCL0_QCH, 0x313c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_TREX_CPUCL0_QCH, 0x713c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK, 0x2138, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK, 0x4134, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK, 0x213c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK, 0x4138, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK, 0x2140, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK, 0x413c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK, 0x2144, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK, 0x4140, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2148, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4144, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK, 0x214c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK, 0x4148, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_SPARE0_SPARE, 0xa00, CMU_CPUCL0),
    SFR(CMU_CPUCL0_SPARE1_SPARE, 0xa04, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_BUF_CLK_CPUCL0_NOCP, 0x2200, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BUF_CLK_CPUCL0_NOCP, 0x7200, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_CLK_CPUCL0_SHORTSTOP_CORE, 0x2000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLK_CPUCL0_SHORTSTOP_CORE, 0x6000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLKOUT_CON_CMU_CPUCL0_CLKOUT0, 0x810, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_CLKOUT0, 0x4810, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_COMPLEX0CLK, 0x2004, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_COMPLEX0CLK, 0x4000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_COMPLEX1CLK, 0x2008, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_COMPLEX1CLK, 0x4004, CMU_CPUCL0),
    SFR(CMU_CPUCL0_UNDEFINED_CPUCL0_HCHGEN_CLKMUX_CORE, 0x844, CMU_CPUCL0),
    SFR(CMU_CPUCL0_SW_CPUCL0_HCHGEN_CLKMUX_CORE, 0x848, CMU_CPUCL0),
    SFR(CMU_CPUCL0_UNDEFINED_CPUCL0_SHORTSTOP, 0x820, CMU_CPUCL0),
    SFR(CMU_CPUCL0_UNDEFINED_DIV_CLK_CPUCL0_CORE, 0x1800, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLKDIVSTEP_CON_DIV_CLK_CPUCL0_CORE, 0x838, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLKDIVSTEP_DIV_CLK_CPUCL0_CORE, 0x830, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_DIV_CLK_CPUCL0_CORE, 0x5800, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLKDIVSTEP_STAT_DIV_CLK_CPUCL0_CORE, 0x83c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x600, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x604, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x4600, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_IDLECLKDOWN, 0x1000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_MUX_CLK_CPUCL0_IDLECLKDOWN, 0x4008, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON3_PLL_CPUCL0, 0x10c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON6_PLL_CPUCL0, 0x118, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON7_PLL_CPUCL0, 0x11c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON4_PLL_CPUCL0, 0x110, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON8_PLL_CPUCL0, 0x120, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON5_PLL_CPUCL0, 0x114, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON0_PLL_CPUCL0, 0x100, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_LOCKTIME_PLL_CPUCL0, 0x0, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON1_PLL_CPUCL0, 0x104, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON2_PLL_CPUCL0, 0x108, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_LOCKTIME_REG_PLL_CPUCL0, 0x80, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_PLL_CPUCL0, 0x4100, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX0, 0x3000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_COMPLEX0, 0x7000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE0, 0x3004, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE0, 0x7004, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE1, 0x3008, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE1, 0x7008, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX1, 0x300c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_COMPLEX1, 0x700c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE2, 0x3010, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE2, 0x7010, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE3, 0x3014, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE3, 0x7014, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK, 0x200c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK, 0x400c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH, 0x3018, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_QCH, 0x7018, CMU_CPUCL0),
    SFR(CMU_CPUCL1H_SPARE0_SPARE, 0xa00, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_SPARE1_SPARE, 0xa04, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_BUF_CLK_CPUCL1H_NOCP, 0x2200, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BUF_CLK_CPUCL1H_NOCP, 0x7200, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_CLK_CPUCL1H_SHORTSTOP_CORE_0, 0x2000, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CLK_CPUCL1H_SHORTSTOP_CORE_0, 0x4820, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_CLK_CPUCL1H_SHORTSTOP_CORE_1, 0x2004, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CLK_CPUCL1H_SHORTSTOP_CORE_1, 0x4824, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE7, 0x3000, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CLUSTER_QCH_CORE7, 0x7000, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE8, 0x3004, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CLUSTER_QCH_CORE8, 0x7004, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLKOUT_CON_CMU_CPUCL1H_CLKOUT0, 0x810, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CMU_CPUCL1H_CLKOUT0, 0x4810, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_CPUCL1H_CPM_0, 0x2008, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CPUCL1H_CPM_0, 0x4000, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_CPUCL1H_CPM_1, 0x200c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CPUCL1H_CPM_1, 0x4004, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_CPUCL1H_GCPM_0, 0x2010, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CPUCL1H_GCPM_0, 0x4008, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_CPUCL1H_GCPM_1, 0x2014, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CPUCL1H_GCPM_1, 0x400c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_UNDEFINED_CPUCL1H_HCHGEN_CLKMUX_CORE_0, 0x844, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_SW_CPUCL1H_HCHGEN_CLKMUX_CORE_0, 0x848, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_UNDEFINED_CPUCL1H_HCHGEN_CLKMUX_CORE_1, 0x84c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_SW_CPUCL1H_HCHGEN_CLKMUX_CORE_1, 0x850, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_UNDEFINED_CPUCL1H_HCHGEN_CLKMUX_POWERIP, 0x86c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_UNDEFINED_CPUCL1H_SHORTSTOP_CORE_0, 0x820, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_UNDEFINED_CPUCL1H_SHORTSTOP_CORE_1, 0x824, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_0_QCH, 0x3008, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_DDC_CPUCL1H_ATB_0_QCH, 0x7008, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_1_QCH, 0x300c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_DDC_CPUCL1H_ATB_1_QCH, 0x700c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE7, 0x3010, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_DDC_QCH_GCPM_CORE7, 0x7010, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE8, 0x3014, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_DDC_QCH_GCPM_CORE8, 0x7014, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ADD_CH_CLK, 0x1800, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_ADD_CH_CLK, 0x5800, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ATB_0, 0x1804, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_ATB_0, 0x5804, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ATB_1, 0x1808, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_ATB_1, 0x5808, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_CORE_0, 0x180c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_CORE_0, 0x580c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_CORE_1, 0x1810, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_DIV_CLK_CPUCL1H_CORE_1, 0x5810, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PCH_CON_LH_ATB_SI_IT_DDCMID3_CPUCL0_PCH, 0x3018, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_LH_ATB_SI_IT_DDCMID3_CPUCL0_PCH, 0x7018, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH, 0x301c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH, 0x701c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PCH_CON_LH_ATB_SI_IT_DDCMID4_CPUCL0_PCH, 0x3020, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_LH_ATB_SI_IT_DDCMID4_CPUCL0_PCH, 0x7020, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH, 0x3024, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH, 0x7024, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON0_MUX_CLKCMU_CPUCL1H_SWITCH_USER, 0x600, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON1_MUX_CLKCMU_CPUCL1H_SWITCH_USER, 0x604, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_MUX_CLKCMU_CPUCL1H_SWITCH_USER, 0x4600, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_0, 0x1000, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_ATB_0, 0x4010, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_1, 0x1004, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_ATB_1, 0x4014, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_0, 0x1008, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_IDLECLKDOWN_0, 0x4018, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_1, 0x100c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_IDLECLKDOWN_1, 0x401c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_POWERIP, 0x1010, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_MUX_CLK_CPUCL1H_POWERIP, 0x4020, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON3_PLL_CPUCL1H, 0x10c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON6_PLL_CPUCL1H, 0x118, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON7_PLL_CPUCL1H, 0x11c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON4_PLL_CPUCL1H, 0x110, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON8_PLL_CPUCL1H, 0x120, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON5_PLL_CPUCL1H, 0x114, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON0_PLL_CPUCL1H, 0x100, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_LOCKTIME_PLL_CPUCL1H, 0x0, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON1_PLL_CPUCL1H, 0x104, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_CON2_PLL_CPUCL1H, 0x108, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_PLL_LOCKTIME_REG_PLL_CPUCL1H, 0x80, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLDVFS_PLL_CPUCL1H, 0xa08, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLDVFS_MDIV_RANGE_PLL_CPUCL1H, 0xa10, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLDVFS_MDIV_ADJ_PLL_CPUCL1H, 0xa14, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLDVFS_DPMADJ_PLL_CPUCL1H, 0xa18, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLDVFS_INTR_STATUS_PLL_CPUCL1H, 0xa1c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLDVFS_INTR_CLR_PLL_CPUCL1H, 0xa20, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_PLL_CPUCL1H, 0x4100, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLDVFS_DEBUG_PLL_CPUCL1H, 0xa24, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK, 0x2018, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK, 0x4024, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK, 0x201c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK, 0x4028, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DMYQCH_CON_ADD_CPUCL0_1H_QCH, 0x3028, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_ADD_CPUCL0_1H_QCH, 0x7028, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK, 0x2020, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK, 0x402c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK, 0x2024, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK, 0x4030, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_CMU_CPUCL1H_QCH, 0x302c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_CMU_CPUCL1H_QCH, 0x702c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK, 0x2028, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK, 0x4034, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK, 0x202c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK, 0x4038, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE, 0x2030, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE, 0x403c, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_BUSIF_ADD_CPUCL0_1H_QCH, 0x3030, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BUSIF_ADD_CPUCL0_1H_QCH, 0x7030, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK, 0x2034, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK, 0x4040, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH, 0x3034, CMU_CPUCL1H),
    SFR(CMU_CPUCL1H_DBG_NFO_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH, 0x7034, CMU_CPUCL1H),
    SFR(CMU_CPUCL1L_SPARE0_SPARE, 0xa00, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_SPARE1_SPARE, 0xa04, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_BUF_CLK_CPUCL1L_NOCP, 0x2200, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BUF_CLK_CPUCL1L_NOCP, 0x7200, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_CLK_CPUCL1L_SHORTSTOP_CORE_0, 0x2000, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CLK_CPUCL1L_SHORTSTOP_CORE_0, 0x4820, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_CLK_CPUCL1L_SHORTSTOP_CORE_1, 0x2004, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CLK_CPUCL1L_SHORTSTOP_CORE_1, 0x4824, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_CLK_CPUCL1L_SHORTSTOP_CORE_2, 0x2008, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CLK_CPUCL1L_SHORTSTOP_CORE_2, 0x4828, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE4, 0x3000, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CLUSTER_QCH_CORE4, 0x7000, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE5, 0x3004, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CLUSTER_QCH_CORE5, 0x7004, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE6, 0x3008, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CLUSTER_QCH_CORE6, 0x7008, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLKOUT_CON_CMU_CPUCL1L_CLKOUT0, 0x810, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CMU_CPUCL1L_CLKOUT0, 0x4810, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_CPM_0, 0x200c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CPUCL1L_CPM_0, 0x4000, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_CPM_1, 0x2010, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CPUCL1L_CPM_1, 0x4004, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_CPM_2, 0x2014, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CPUCL1L_CPM_2, 0x4008, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_GCPM_0, 0x2018, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CPUCL1L_GCPM_0, 0x400c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_GCPM_1, 0x201c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CPUCL1L_GCPM_1, 0x4010, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_CPUCL1L_GCPM_2, 0x2020, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CPUCL1L_GCPM_2, 0x4014, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_UNDEFINED_CPUCL1L_HCHGEN_CLKMUX_CORE_1, 0x844, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_SW_CPUCL1L_HCHGEN_CLKMUX_CORE_1, 0x848, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_UNDEFINED_CPUCL1L_HCHGEN_CLKMUX_CPU_0, 0x84c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_SW_CPUCL1L_HCHGEN_CLKMUX_CPU_0, 0x850, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_UNDEFINED_CPUCL1L_HCHGEN_CLKMUX_CPU_2, 0x854, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_SW_CPUCL1L_HCHGEN_CLKMUX_CPU_2, 0x858, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_UNDEFINED_CPUCL1L_HCHGEN_CLKMUX_POWERIP, 0x86c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_UNDEFINED_CPUCL1L_SHORTSTOP_CORE_0, 0x820, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_UNDEFINED_CPUCL1L_SHORTSTOP_CORE_1, 0x824, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_UNDEFINED_CPUCL1L_SHORTSTOP_CORE_2, 0x828, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_0_QCH, 0x300c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DDC_CPUCL1L_ATB_0_QCH, 0x700c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_1_QCH, 0x3010, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DDC_CPUCL1L_ATB_1_QCH, 0x7010, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_2_QCH, 0x3014, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DDC_CPUCL1L_ATB_2_QCH, 0x7014, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE4, 0x3018, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DDC_QCH_GCPM_CORE4, 0x7018, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE5, 0x301c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DDC_QCH_GCPM_CORE5, 0x701c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE6, 0x3020, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DDC_QCH_GCPM_CORE6, 0x7020, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ADD_CH_CLK, 0x1800, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_ADD_CH_CLK, 0x5800, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_0, 0x1804, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_ATB_0, 0x5804, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_1, 0x1808, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_ATB_1, 0x5808, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_2, 0x180c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_ATB_2, 0x580c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_0, 0x1810, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_CORE_0, 0x5810, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_1, 0x1814, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_CORE_1, 0x5814, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_2, 0x1818, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_DIV_CLK_CPUCL1L_CORE_2, 0x5818, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PCH_CON_LH_ATB_SI_IT_DDCMID0_CPUCL0_PCH, 0x3024, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID0_CPUCL0_PCH, 0x7024, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH, 0x3028, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH, 0x7028, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PCH_CON_LH_ATB_SI_IT_DDCMID1_CPUCL0_PCH, 0x302c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID1_CPUCL0_PCH, 0x702c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH, 0x3030, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH, 0x7030, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PCH_CON_LH_ATB_SI_IT_DDCMID2_CPUCL0_PCH, 0x3034, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID2_CPUCL0_PCH, 0x7034, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH, 0x3038, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH, 0x7038, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON0_MUX_CLKCMU_CPUCL1L_SWITCH_USER, 0x600, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON1_MUX_CLKCMU_CPUCL1L_SWITCH_USER, 0x604, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_MUX_CLKCMU_CPUCL1L_SWITCH_USER, 0x4600, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_0, 0x1000, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_ATB_0, 0x4018, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_1, 0x1004, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_ATB_1, 0x401c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_2, 0x1008, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_ATB_2, 0x4020, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_0, 0x100c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_IDLECLKDOWN_0, 0x4024, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_1, 0x1010, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_IDLECLKDOWN_1, 0x4028, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_2, 0x1014, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_IDLECLKDOWN_2, 0x402c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_POWERIP, 0x1018, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_MUX_CLK_CPUCL1L_POWERIP, 0x4030, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON3_PLL_CPUCL1L, 0x10c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON6_PLL_CPUCL1L, 0x118, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON7_PLL_CPUCL1L, 0x11c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON4_PLL_CPUCL1L, 0x110, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON8_PLL_CPUCL1L, 0x120, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON5_PLL_CPUCL1L, 0x114, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON0_PLL_CPUCL1L, 0x100, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_LOCKTIME_PLL_CPUCL1L, 0x0, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON1_PLL_CPUCL1L, 0x104, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_CON2_PLL_CPUCL1L, 0x108, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_PLL_LOCKTIME_REG_PLL_CPUCL1L, 0x80, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLDVFS_PLL_CPUCL1L, 0xa08, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLDVFS_MDIV_RANGE_PLL_CPUCL1L, 0xa10, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLDVFS_MDIV_ADJ_PLL_CPUCL1L, 0xa14, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLDVFS_DPMADJ_PLL_CPUCL1L, 0xa18, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLDVFS_INTR_STATUS_PLL_CPUCL1L, 0xa1c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLDVFS_INTR_CLR_PLL_CPUCL1L, 0xa20, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_PLL_CPUCL1L, 0x4100, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLDVFS_DEBUG_PLL_CPUCL1L, 0xa24, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK, 0x2024, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK, 0x4034, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK, 0x2028, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK, 0x4038, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DMYQCH_CON_ADD_CPUCL0_1L_QCH, 0x303c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_ADD_CPUCL0_1L_QCH, 0x703c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK, 0x202c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK, 0x403c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK, 0x2030, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK, 0x4040, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_CMU_CPUCL1L_QCH, 0x3040, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_CMU_CPUCL1L_QCH, 0x7040, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK, 0x2034, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK, 0x4044, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK, 0x2038, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK, 0x4048, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE, 0x203c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE, 0x404c, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_BUSIF_ADD_CPUCL0_1L_QCH, 0x3044, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BUSIF_ADD_CPUCL0_1L_QCH, 0x7044, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK, 0x2040, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK, 0x4050, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH, 0x3048, CMU_CPUCL1L),
    SFR(CMU_CPUCL1L_DBG_NFO_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH, 0x7048, CMU_CPUCL1L),
    SFR(CMU_CPUCL2_SPARE0_SPARE, 0xa00, CMU_CPUCL2),
    SFR(CMU_CPUCL2_SPARE1_SPARE, 0xa04, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CPUCL2),
    SFR(CMU_CPUCL2_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_BUF_CLK_CPUCL2_NOCP, 0x2200, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BUF_CLK_CPUCL2_NOCP, 0x7200, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_CLK_CPUCL2_SHORTSTOP_CORE, 0x2000, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_CLK_CPUCL2_SHORTSTOP_CORE, 0x4820, CMU_CPUCL2),
    SFR(CMU_CPUCL2_QCH_CON_CLUSTER_QCH_CORE9, 0x3000, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_CLUSTER_QCH_CORE9, 0x7000, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLKOUT_CON_CMU_CPUCL2_CLKOUT0, 0x810, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_CMU_CPUCL2_CLKOUT0, 0x4810, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_CPUCL2_CPM, 0x2004, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_CPUCL2_CPM, 0x4000, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_CPUCL2_GCPM, 0x2008, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_CPUCL2_GCPM, 0x4004, CMU_CPUCL2),
    SFR(CMU_CPUCL2_UNDEFINED_CPUCL2_HCHGEN_CLKMUX_CORE, 0x844, CMU_CPUCL2),
    SFR(CMU_CPUCL2_SW_CPUCL2_HCHGEN_CLKMUX_CORE, 0x848, CMU_CPUCL2),
    SFR(CMU_CPUCL2_UNDEFINED_CPUCL2_HCHGEN_CLKMUX_POWERIP, 0x86c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_UNDEFINED_CPUCL2_SHORTSTOP, 0x820, CMU_CPUCL2),
    SFR(CMU_CPUCL2_QCH_CON_DDC_CPUCL2_ATB_QCH, 0x3004, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_DDC_CPUCL2_ATB_QCH, 0x7004, CMU_CPUCL2),
    SFR(CMU_CPUCL2_QCH_CON_DDC_QCH_GCPM_CORE9, 0x3008, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_DDC_QCH_GCPM_CORE9, 0x7008, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ADD_CH_CLK, 0x1800, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_DIV_CLK_CPUCL2_ADD_CH_CLK, 0x5800, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ATB, 0x1804, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_DIV_CLK_CPUCL2_ATB, 0x5804, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_CORE, 0x1808, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_DIV_CLK_CPUCL2_CORE, 0x5808, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PCH_CON_LH_ATB_SI_IT_DDCBIG_CPUCL0_PCH, 0x300c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_LH_ATB_SI_IT_DDCBIG_CPUCL0_PCH, 0x700c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_QCH_CON_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH, 0x3010, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH, 0x7010, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x600, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x604, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x4600, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_ATB, 0x1000, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_ATB, 0x4008, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_IDLECLKDOWN, 0x1004, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_IDLECLKDOWN, 0x400c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_POWERIP, 0x1008, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_POWERIP, 0x4010, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON3_PLL_CPUCL2, 0x10c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON6_PLL_CPUCL2, 0x118, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON7_PLL_CPUCL2, 0x11c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON4_PLL_CPUCL2, 0x110, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON8_PLL_CPUCL2, 0x120, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON5_PLL_CPUCL2, 0x114, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON0_PLL_CPUCL2, 0x100, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_LOCKTIME_PLL_CPUCL2, 0x0, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON1_PLL_CPUCL2, 0x104, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_CON2_PLL_CPUCL2, 0x108, CMU_CPUCL2),
    SFR(CMU_CPUCL2_PLL_LOCKTIME_REG_PLL_CPUCL2, 0x80, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLDVFS_PLL_CPUCL2, 0xa08, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLDVFS_MDIV_RANGE_PLL_CPUCL2, 0xa10, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLDVFS_MDIV_ADJ_PLL_CPUCL2, 0xa14, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLDVFS_DPMADJ_PLL_CPUCL2, 0xa18, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLDVFS_INTR_STATUS_PLL_CPUCL2, 0xa1c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLDVFS_INTR_CLR_PLL_CPUCL2, 0xa20, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_PLL_CPUCL2, 0x4100, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLDVFS_DEBUG_PLL_CPUCL2, 0xa24, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK, 0x200c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK, 0x4014, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK, 0x2010, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK, 0x4018, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DMYQCH_CON_ADD_CPUCL0_2_QCH, 0x3014, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_ADD_CPUCL0_2_QCH, 0x7014, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK, 0x2014, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK, 0x401c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK, 0x2018, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK, 0x4020, CMU_CPUCL2),
    SFR(CMU_CPUCL2_QCH_CON_CMU_CPUCL2_QCH, 0x3018, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_CMU_CPUCL2_QCH, 0x7018, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK, 0x201c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK, 0x4024, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, 0x2020, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, 0x4028, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE, 0x2024, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE, 0x402c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_QCH_CON_BUSIF_ADD_CPUCL0_2_QCH, 0x301c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BUSIF_ADD_CPUCL0_2_QCH, 0x701c, CMU_CPUCL2),
    SFR(CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK, 0x2028, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK, 0x4030, CMU_CPUCL2),
    SFR(CMU_CPUCL2_QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH, 0x3020, CMU_CPUCL2),
    SFR(CMU_CPUCL2_DBG_NFO_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH, 0x7020, CMU_CPUCL2),
    SFR(CMU_CSIS_SPARE0_SPARE, 0xa00, CMU_CSIS),
    SFR(CMU_CSIS_SPARE1_SPARE, 0xa04, CMU_CSIS),
    SFR(CMU_CSIS_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CSIS),
    SFR(CMU_CSIS_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CSIS),
    SFR(CMU_CSIS_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_BUF_CLK_CSIS_NOCD, 0x2200, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_NOCD, 0x7200, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_BUF_CLK_CSIS_NOCP, 0x2204, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_NOCP, 0x7204, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_BUF_CLK_CSIS_OIS_MCU, 0x2208, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_OIS_MCU, 0x7208, CMU_CSIS),
    SFR(CMU_CSIS_CLKOUT_CON_CMU_CSIS_CLKOUT0, 0x810, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CMU_CSIS_CLKOUT0, 0x4810, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER, 0x600, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_NOCD_USER, 0x604, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_NOCD_USER, 0x4600, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER, 0x610, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_NOCP_USER, 0x614, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_NOCP_USER, 0x4604, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, 0x620, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, 0x624, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, 0x4608, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM, 0x2000, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM, 0x4000, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA, 0x2004, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA, 0x4004, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP, 0x2008, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP, 0x4008, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0, 0x200c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0, 0x400c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1, 0x2010, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1, 0x4010, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK, 0x2014, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK, 0x4014, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK, 0x2018, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK, 0x4018, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_CSIS_TOP, 0x3000, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_CSIS_TOP, 0x7000, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA, 0x3004, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_DMA, 0x7004, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP, 0x3008, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_PDP, 0x7008, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_VOTF, 0x300c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_PDP_VOTF, 0x700c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0, 0x3010, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_VOTF0, 0x7010, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF1, 0x3014, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_VOTF1, 0x7014, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x201c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x401c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_QCH, 0x3018, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_CSTAT_QCH, 0x7018, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_PCH, 0x301c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_CSTAT_PCH, 0x701c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x2020, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x4020, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_QCH, 0x3020, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_CSTAT_QCH, 0x7020, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_PCH, 0x3024, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_CSTAT_PCH, 0x7024, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x2024, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x4024, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_QCH, 0x3028, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_CSTAT_QCH, 0x7028, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_PCH, 0x302c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_CSTAT_PCH, 0x702c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x2028, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x4028, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AST_SI_OTF3_CSIS_CSTAT_QCH, 0x3030, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF3_CSIS_CSTAT_QCH, 0x7030, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AST_SI_OTF3_CSIS_CSTAT_PCH, 0x3034, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF3_CSIS_CSTAT_PCH, 0x7034, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK, 0x202c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK, 0x402c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH, 0x3038, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D0_CSIS_QCH, 0x7038, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_SI_D0_CSIS_PCH, 0x303c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D0_CSIS_PCH, 0x703c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK, 0x2030, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK, 0x4030, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH, 0x3040, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D1_CSIS_QCH, 0x7040, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_SI_D1_CSIS_PCH, 0x3044, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D1_CSIS_PCH, 0x7044, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK, 0x2034, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK, 0x4034, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_SI_D2_CSIS_QCH, 0x3048, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D2_CSIS_QCH, 0x7048, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_SI_D2_CSIS_PCH, 0x304c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D2_CSIS_PCH, 0x704c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK, 0x2038, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK, 0x4038, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK, 0x203c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK, 0x403c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK, 0x2040, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK, 0x4040, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK, 0x2044, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK, 0x4044, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK, 0x2048, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK, 0x4048, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK, 0x204c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK, 0x404c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK, 0x2050, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK, 0x4050, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK, 0x2054, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK, 0x4054, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK, 0x2058, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK, 0x4058, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK, 0x205c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK, 0x405c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK, 0x2060, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK, 0x4060, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK, 0x2064, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK, 0x4064, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK, 0x2068, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK, 0x4068, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK, 0x206c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK, 0x406c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SIU_G_PPMU_CSIS_QCH, 0x3050, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SIU_G_PPMU_CSIS_QCH, 0x7050, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK, 0x2070, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK, 0x4070, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH, 0x3054, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AST_SI_G_PPMU_CSIS_QCH, 0x7054, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_SLH_AST_SI_G_PPMU_CSIS_PCH, 0x3058, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AST_SI_G_PPMU_CSIS_PCH, 0x7058, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK, 0x2074, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK, 0x4074, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSMMU_S0_CSIS_QCH_S0, 0x305c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSMMU_S0_CSIS_QCH_S0, 0x705c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK, 0x2078, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK, 0x4078, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU0_CSIS_QCH_S0, 0x3060, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU0_CSIS_QCH_S0, 0x7060, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK, 0x207c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK, 0x407c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU1_CSIS_QCH_S0, 0x3064, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU1_CSIS_QCH_S0, 0x7064, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK, 0x2080, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK, 0x4080, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU2_CSIS_QCH_S0, 0x3068, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU2_CSIS_QCH_S0, 0x7068, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK, 0x2084, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK, 0x4084, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_VGEN_LITE_D0_QCH, 0x306c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_VGEN_LITE_D0_QCH, 0x706c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK, 0x2088, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK, 0x4088, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_VGEN_LITE_D1_QCH, 0x3070, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_VGEN_LITE_D1_QCH, 0x7070, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, 0x208c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, 0x408c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, 0x2090, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, 0x4090, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK, 0x2094, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK, 0x4094, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK, 0x2098, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK, 0x4098, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK, 0x209c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK, 0x409c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CMU_CSIS_QCH, 0x3074, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CMU_CSIS_QCH, 0x7074, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, 0x20a0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, 0x40a0, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH, 0x3078, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_D_TZPC_CSIS_QCH, 0x7078, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK, 0x20a4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK, 0x40a4, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_QCH, 0x307c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0OIS_CSIS_QCH, 0x707c, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_PCH, 0x3080, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0OIS_CSIS_PCH, 0x7080, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK, 0x20a8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK, 0x40a8, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0P1_CSIS_QCH, 0x3084, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0P1_CSIS_QCH, 0x7084, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_SI_IP_P0P1_CSIS_PCH, 0x3088, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0P1_CSIS_PCH, 0x7088, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK, 0x20ac, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK, 0x40ac, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH, 0x308c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_PPMU_D0_CSIS_QCH, 0x708c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK, 0x20b0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK, 0x40b0, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH, 0x3090, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_PPMU_D1_CSIS_QCH, 0x7090, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK, 0x20b4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK, 0x40b4, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_PPMU_D2_CSIS_QCH, 0x3094, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_PPMU_D2_CSIS_QCH, 0x7094, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK, 0x20b8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK, 0x40b8, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_CSIS_WDMA0_QCH, 0x3098, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_CSIS_WDMA0_QCH, 0x7098, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK, 0x20bc, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK, 0x40bc, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_CSIS_WDMA1_QCH, 0x309c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_CSIS_WDMA1_QCH, 0x709c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK, 0x20c0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK, 0x40c0, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_CSIS_WDMA2_QCH, 0x30a0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_CSIS_WDMA2_QCH, 0x70a0, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK, 0x20c4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK, 0x40c4, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_CSIS_WDMA3_QCH, 0x30a4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_CSIS_WDMA3_QCH, 0x70a4, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK, 0x20c8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK, 0x40c8, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_CSIS_WDMA4_QCH, 0x30a8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_CSIS_WDMA4_QCH, 0x70a8, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK, 0x20cc, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK, 0x40cc, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_PDP_D0_QCH, 0x30ac, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_PDP_D0_QCH, 0x70ac, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK, 0x20d0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK, 0x40d0, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_PDP_D1_QCH, 0x30b0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_PDP_D1_QCH, 0x70b0, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK, 0x20d4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK, 0x40d4, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_PDP_D2_QCH, 0x30b4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_PDP_D2_QCH, 0x70b4, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK, 0x20d8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK, 0x40d8, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK, 0x20dc, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK, 0x40dc, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK, 0x20e0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK, 0x40e0, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH, 0x30b8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_QCH, 0x70b8, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_SLH_AXI_MI_P_CSIS_PCH, 0x30bc, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_PCH, 0x70bc, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, 0x20e4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, 0x40e4, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH, 0x30c0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSREG_CSIS_QCH, 0x70c0, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK, 0x20e8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK, 0x40e8, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK, 0x20ec, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK, 0x40ec, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_QCH, 0x30c4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_MI_IP_P0OIS_CSIS_QCH, 0x70c4, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_PCH, 0x30c8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_MI_IP_P0OIS_CSIS_PCH, 0x70c8, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK, 0x20f0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK, 0x40f0, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH, 0x30cc, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_OIS_MCU_TOP_QCH, 0x70cc, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, 0x20f4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, 0x40f4, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK, 0x20f8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK, 0x40f8, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH, 0x30d0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH, 0x70d0, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, 0x20fc, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, 0x40fc, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK, 0x2100, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK, 0x4100, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH, 0x30d4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC2_QCH, 0x70d4, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_PCH, 0x30d8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC2_PCH, 0x70d8, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2104, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4104, CMU_CSIS),
    SFR(CMU_CSTAT_SPARE0_SPARE, 0xa00, CMU_CSTAT),
    SFR(CMU_CSTAT_SPARE1_SPARE, 0xa04, CMU_CSTAT),
    SFR(CMU_CSTAT_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_CSTAT),
    SFR(CMU_CSTAT_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_CSTAT),
    SFR(CMU_CSTAT_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_CSTAT),
    SFR(CMU_CSTAT_CLKOUT_CON_CMU_CSTAT_CLKOUT0, 0x810, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_CMU_CSTAT_CLKOUT0, 0x4810, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_DIV_CLK_CSTAT_NOCP, 0x1800, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_DIV_CLK_CSTAT_NOCP, 0x5800, CMU_CSTAT),
    SFR(CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER, 0x600, CMU_CSTAT),
    SFR(CMU_CSTAT_PLL_CON1_MUX_CLKCMU_CSTAT_NOC_USER, 0x604, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_MUX_CLKCMU_CSTAT_NOC_USER, 0x4600, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM, 0x2000, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM, 0x4000, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x2004, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x4004, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_QCH, 0x3000, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF0_CSIS_CSTAT_QCH, 0x7000, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_PCH, 0x3004, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF0_CSIS_CSTAT_PCH, 0x7004, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x2008, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x4008, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_QCH, 0x3008, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF1_CSIS_CSTAT_QCH, 0x7008, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_PCH, 0x300c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF1_CSIS_CSTAT_PCH, 0x700c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x200c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x400c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_QCH, 0x3010, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF2_CSIS_CSTAT_QCH, 0x7010, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_PCH, 0x3014, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF2_CSIS_CSTAT_PCH, 0x7014, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x2010, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK, 0x4010, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AST_MI_OTF3_CSIS_CSTAT_QCH, 0x3018, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF3_CSIS_CSTAT_QCH, 0x7018, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AST_MI_OTF3_CSIS_CSTAT_PCH, 0x301c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF3_CSIS_CSTAT_PCH, 0x701c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK, 0x2014, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK, 0x4014, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AXI_SI_D_CSTAT_QCH, 0x3020, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AXI_SI_D_CSTAT_QCH, 0x7020, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AXI_SI_D_CSTAT_PCH, 0x3024, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AXI_SI_D_CSTAT_PCH, 0x7024, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK, 0x2018, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK, 0x4018, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK, 0x201c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK, 0x401c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK, 0x2020, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK, 0x4020, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK, 0x2024, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK, 0x4024, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0, 0x2028, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0, 0x4028, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0, 0x202c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0, 0x402c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1, 0x2030, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1, 0x4030, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH, 0x3028, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH, 0x7028, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_R0, 0x302c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_VOTF_R0, 0x702c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W0, 0x3030, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_VOTF_W0, 0x7030, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W1, 0x3034, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_VOTF_W1, 0x7034, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK, 0x2034, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK, 0x4034, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH, 0x3038, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SLH_AST_SI_G_PPMU_CSTAT_QCH, 0x7038, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_SLH_AST_SI_G_PPMU_CSTAT_PCH, 0x303c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SLH_AST_SI_G_PPMU_CSTAT_PCH, 0x703c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK, 0x2038, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK, 0x4038, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SYSMMU_S0_CSTAT_QCH_S0, 0x3040, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SYSMMU_S0_CSTAT_QCH_S0, 0x7040, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK, 0x203c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK, 0x403c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SYSMMU_S0_PMMU0_CSTAT_QCH_S0, 0x3044, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SYSMMU_S0_PMMU0_CSTAT_QCH_S0, 0x7044, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK, 0x2040, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK, 0x4040, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT0_QCH, 0x3048, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_VGEN_LITE_CSTAT0_QCH, 0x7048, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK, 0x2044, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK, 0x4044, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT1_QCH, 0x304c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_VGEN_LITE_CSTAT1_QCH, 0x704c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK, 0x2048, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK, 0x4048, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK, 0x204c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK, 0x404c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK, 0x2050, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK, 0x4050, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH, 0x3050, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_CMU_CSTAT_QCH, 0x7050, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK, 0x2054, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK, 0x4054, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH, 0x3054, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_D_TZPC_CSTAT_QCH, 0x7054, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK, 0x2058, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK, 0x4058, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_PPMU_CSTAT_QCH, 0x3058, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_PPMU_CSTAT_QCH, 0x7058, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK, 0x205c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK, 0x405c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK, 0x2060, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK, 0x4060, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK, 0x2064, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK, 0x4064, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH, 0x305c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SLH_AXI_MI_P_CSTAT_QCH, 0x705c, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_SLH_AXI_MI_P_CSTAT_PCH, 0x3060, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SLH_AXI_MI_P_CSTAT_PCH, 0x7060, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK, 0x2068, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK, 0x4068, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH, 0x3064, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SYSREG_CSTAT_QCH, 0x7064, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x206c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x406c, CMU_CSTAT),
    SFR(CMU_DBGCORE_SPARE0_SPARE, 0xa00, CMU_DBGCORE),
    SFR(CMU_DBGCORE_SPARE1_SPARE, 0xa04, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLKOUT_CON_CMU_DBGCORE_CLKOUT0, 0x810, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_CLKOUT0, 0x4810, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_DIV_CLK_DBGCORE_NOC_DIV2, 0x1800, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_DIV_CLK_DBGCORE_NOC_DIV2, 0x5800, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PLL_CON0_MUX_CLKCMU_DBGCORE_USER, 0x600, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PLL_CON1_MUX_CLKCMU_DBGCORE_USER, 0x604, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MUX_CLKCMU_DBGCORE_USER, 0x4600, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC, 0x1000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MUX_CLK_DBGCORE_NOC, 0x4000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE, 0x1004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MUX_OSCCLK_DBGCORE, 0x4004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE_CMU, 0x1008, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MUX_OSCCLK_DBGCORE_CMU, 0x4008, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK, 0x2000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK, 0x400c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_MEMPG_CON_AHB_BUSMATRIX_DBGCORE_0, 0x3000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_DBGCORE_0, 0x7000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK, 0x2004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK, 0x4010, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH, 0x3004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_APBIF_S2D_DBGCORE_QCH, 0x7004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK, 0x2008, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK, 0x4014, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH, 0x3008, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_QCH, 0x7008, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK, 0x200c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK, 0x4018, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH, 0x300c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_D_TZPC_DBGCORE_QCH, 0x700c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK, 0x2010, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK, 0x401c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_DBG, 0x3010, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_S_DBG, 0x7010, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE, 0x3014, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE, 0x7014, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK, 0x2014, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK, 0x4020, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH, 0x3018, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IP_ALIVE_QCH, 0x7018, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_LH_AXI_MI_IP_ALIVE_PCH, 0x301c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IP_ALIVE_PCH, 0x701c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, 0x2018, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, 0x4024, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH, 0x3020, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH, 0x7020, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_PCH, 0x3024, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_SI_ID_DBGCORE_ALIVE_PCH, 0x7024, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK, 0x201c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK, 0x4028, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH, 0x3028, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH, 0x7028, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH, 0x302c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH, 0x702c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK, 0x2020, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK, 0x402c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH, 0x3030, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH, 0x7030, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH, 0x3034, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH, 0x7034, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK, 0x2024, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK, 0x4030, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH, 0x3038, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MDIS_DBGCORE_QCH, 0x7038, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK, 0x2028, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK, 0x4034, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH, 0x303c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_RSTNSYNC_CLK_DBGCORE_GREBE_QCH, 0x703c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x202c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x4038, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x2030, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x403c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK, 0x2034, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK, 0x4040, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH, 0x3040, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_QCH, 0x7040, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK, 0x2038, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK, 0x4044, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH, 0x3044, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_CORE_QCH, 0x7044, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK, 0x203c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK, 0x4048, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH, 0x3048, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_WDT_DBGCORE_QCH, 0x7048, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK, 0x2040, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK, 0x404c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK, 0x2044, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK, 0x4050, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH, 0x304c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH, 0x704c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH, 0x3050, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH, 0x7050, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK, 0x2048, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK, 0x4054, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH, 0x3054, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH, 0x7054, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH, 0x3058, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH, 0x7058, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK, 0x204c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK, 0x4058, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK, 0x2050, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK, 0x405c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x2054, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x4060, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH, 0x305c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH, 0x705c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_PCH, 0x3060, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_PCH, 0x7060, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK, 0x2058, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK, 0x4064, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH, 0x3064, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH, 0x7064, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_PCH, 0x3068, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_PCH, 0x7068, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK, 0x205c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK, 0x4068, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH, 0x306c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_APBIF_CSSYS_ALIVE_QCH, 0x706c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK, 0x2060, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK, 0x406c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC, 0x3070, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MDIS_DBGCORE_QCH_OSC, 0x7070, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK, 0x2064, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK, 0x4070, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK, 0x2068, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK, 0x4074, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x206c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4078, CMU_DBGCORE),
    SFR(CMU_DLFE_SPARE0_SPARE, 0xa00, CMU_DLFE),
    SFR(CMU_DLFE_SPARE1_SPARE, 0xa04, CMU_DLFE),
    SFR(CMU_DLFE_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_DLFE),
    SFR(CMU_DLFE_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_DLFE),
    SFR(CMU_DLFE_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_DLFE),
    SFR(CMU_DLFE_CLKOUT_CON_CMU_DLFE_CLKOUT0, 0x810, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_CMU_DLFE_CLKOUT0, 0x4810, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_DIV_CLK_DLFE_NOCP, 0x1800, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_DIV_CLK_DLFE_NOCP, 0x5800, CMU_DLFE),
    SFR(CMU_DLFE_PLL_CON0_MUX_CLKCMU_DLFE_NOC_USER, 0x600, CMU_DLFE),
    SFR(CMU_DLFE_PLL_CON1_MUX_CLKCMU_DLFE_NOC_USER, 0x604, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_MUX_CLKCMU_DLFE_NOC_USER, 0x4600, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM, 0x2000, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM, 0x4000, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK, 0x2004, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK, 0x4004, CMU_DLFE),
    SFR(CMU_DLFE_MEMPG_CON_DLFE_0, 0x3000, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_MEMPG_CON_DLFE_0, 0x7000, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_DLFE_QCH, 0x3004, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_DLFE_QCH, 0x7004, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK, 0x2008, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK, 0x4008, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_LH_AST_MI_OTF0_MCFP_DLFE_QCH, 0x3008, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_LH_AST_MI_OTF0_MCFP_DLFE_QCH, 0x7008, CMU_DLFE),
    SFR(CMU_DLFE_PCH_CON_LH_AST_MI_OTF0_MCFP_DLFE_PCH, 0x300c, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_LH_AST_MI_OTF0_MCFP_DLFE_PCH, 0x700c, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK, 0x200c, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK, 0x400c, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_LH_AST_MI_OTF1_MCFP_DLFE_QCH, 0x3010, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_LH_AST_MI_OTF1_MCFP_DLFE_QCH, 0x7010, CMU_DLFE),
    SFR(CMU_DLFE_PCH_CON_LH_AST_MI_OTF1_MCFP_DLFE_PCH, 0x3014, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_LH_AST_MI_OTF1_MCFP_DLFE_PCH, 0x7014, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK, 0x2010, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK, 0x4010, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_LH_AST_SI_OTF_DLFE_MCFP_QCH, 0x3018, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_LH_AST_SI_OTF_DLFE_MCFP_QCH, 0x7018, CMU_DLFE),
    SFR(CMU_DLFE_PCH_CON_LH_AST_SI_OTF_DLFE_MCFP_PCH, 0x301c, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_LH_AST_SI_OTF_DLFE_MCFP_PCH, 0x701c, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK, 0x2014, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK, 0x4014, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_LH_AXI_SI_LD_DLFE_MCFP_QCH, 0x3020, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_LH_AXI_SI_LD_DLFE_MCFP_QCH, 0x7020, CMU_DLFE),
    SFR(CMU_DLFE_PCH_CON_LH_AXI_SI_LD_DLFE_MCFP_PCH, 0x3024, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_LH_AXI_SI_LD_DLFE_MCFP_PCH, 0x7024, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK, 0x2018, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK, 0x4018, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK, 0x201c, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK, 0x401c, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK, 0x2020, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK, 0x4020, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_VGEN_LITE_DLFE_QCH, 0x3028, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_VGEN_LITE_DLFE_QCH, 0x7028, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK, 0x2024, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK, 0x4024, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_CMU_DLFE_QCH, 0x302c, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_CMU_DLFE_QCH, 0x702c, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK, 0x2028, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK, 0x4028, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_D_TZPC_DLFE_QCH, 0x3030, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_D_TZPC_DLFE_QCH, 0x7030, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK, 0x202c, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK, 0x402c, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK, 0x2030, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK, 0x4030, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK, 0x2034, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK, 0x4034, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_SLH_AXI_MI_P_DLFE_QCH, 0x3034, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_SLH_AXI_MI_P_DLFE_QCH, 0x7034, CMU_DLFE),
    SFR(CMU_DLFE_PCH_CON_SLH_AXI_MI_P_DLFE_PCH, 0x3038, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_SLH_AXI_MI_P_DLFE_PCH, 0x7038, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK, 0x2038, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK, 0x4038, CMU_DLFE),
    SFR(CMU_DLFE_QCH_CON_SYSREG_DLFE_QCH, 0x303c, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_SYSREG_DLFE_QCH, 0x703c, CMU_DLFE),
    SFR(CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x203c, CMU_DLFE),
    SFR(CMU_DLFE_DBG_NFO_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x403c, CMU_DLFE),
    SFR(CMU_DLNE_SPARE0_SPARE, 0xa00, CMU_DLNE),
    SFR(CMU_DLNE_SPARE1_SPARE, 0xa04, CMU_DLNE),
    SFR(CMU_DLNE_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_DLNE),
    SFR(CMU_DLNE_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_DLNE),
    SFR(CMU_DLNE_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_DLNE),
    SFR(CMU_DLNE_CLKOUT_CON_CMU_DLNE_CLKOUT0, 0x810, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_CMU_DLNE_CLKOUT0, 0x4810, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_DIV_CLK_DLNE_NOCP, 0x1800, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_DIV_CLK_DLNE_NOCP, 0x5800, CMU_DLNE),
    SFR(CMU_DLNE_PLL_CON0_MUX_CLKCMU_DLNE_NOC_USER, 0x600, CMU_DLNE),
    SFR(CMU_DLNE_PLL_CON1_MUX_CLKCMU_DLNE_NOC_USER, 0x604, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_MUX_CLKCMU_DLNE_NOC_USER, 0x4600, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM, 0x2000, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM, 0x4000, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_DLNE_IPCLKPORT_CLK, 0x2004, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_DLNE_IPCLKPORT_CLK, 0x4004, CMU_DLNE),
    SFR(CMU_DLNE_MEMPG_CON_DLNE_0, 0x3000, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_MEMPG_CON_DLNE_0, 0x7000, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_DLNE_QCH, 0x3004, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_DLNE_QCH, 0x7004, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK, 0x2008, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK, 0x4008, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_LH_AST_MI_OTF_RGBP_DLNE_QCH, 0x3008, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_LH_AST_MI_OTF_RGBP_DLNE_QCH, 0x7008, CMU_DLNE),
    SFR(CMU_DLNE_PCH_CON_LH_AST_MI_OTF_RGBP_DLNE_PCH, 0x300c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_LH_AST_MI_OTF_RGBP_DLNE_PCH, 0x700c, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK, 0x200c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK, 0x400c, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_LH_AST_SI_OTF_DLNE_MCFP_QCH, 0x3010, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_LH_AST_SI_OTF_DLNE_MCFP_QCH, 0x7010, CMU_DLNE),
    SFR(CMU_DLNE_PCH_CON_LH_AST_SI_OTF_DLNE_MCFP_PCH, 0x3014, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_LH_AST_SI_OTF_DLNE_MCFP_PCH, 0x7014, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK, 0x2010, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK, 0x4010, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_LH_AXI_SI_D_DLNE_QCH, 0x3018, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_LH_AXI_SI_D_DLNE_QCH, 0x7018, CMU_DLNE),
    SFR(CMU_DLNE_PCH_CON_LH_AXI_SI_D_DLNE_PCH, 0x301c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_LH_AXI_SI_D_DLNE_PCH, 0x701c, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK, 0x2014, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK, 0x4014, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK, 0x2018, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK, 0x4018, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK, 0x201c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK, 0x401c, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK, 0x2020, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK, 0x4020, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_SLH_AST_SI_G_PPMU_DLNE_QCH, 0x3020, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_SLH_AST_SI_G_PPMU_DLNE_QCH, 0x7020, CMU_DLNE),
    SFR(CMU_DLNE_PCH_CON_SLH_AST_SI_G_PPMU_DLNE_PCH, 0x3024, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_SLH_AST_SI_G_PPMU_DLNE_PCH, 0x7024, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK, 0x2024, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK, 0x4024, CMU_DLNE),
    SFR(CMU_DLNE_MEMPG_CON_SYSMMU_S0_DLNE_1, 0x3028, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_MEMPG_CON_SYSMMU_S0_DLNE_1, 0x7028, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_SYSMMU_S0_DLNE_QCH_S0, 0x302c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_SYSMMU_S0_DLNE_QCH_S0, 0x702c, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK, 0x2028, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK, 0x4028, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_SYSMMU_S0_PMMU0_DLNE_QCH_S0, 0x3030, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_SYSMMU_S0_PMMU0_DLNE_QCH_S0, 0x7030, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK, 0x202c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK, 0x402c, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_VGEN_LITE_D_DLNE_QCH, 0x3034, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_VGEN_LITE_D_DLNE_QCH, 0x7034, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK, 0x2030, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK, 0x4030, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK, 0x2034, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK, 0x4034, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_CMU_DLNE_QCH, 0x3038, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_CMU_DLNE_QCH, 0x7038, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK, 0x2038, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK, 0x4038, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_D_TZPC_DLNE_QCH, 0x303c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_D_TZPC_DLNE_QCH, 0x703c, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK, 0x203c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK, 0x403c, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_PPMU_D_DLNE_QCH, 0x3040, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_PPMU_D_DLNE_QCH, 0x7040, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK, 0x2040, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK, 0x4040, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK, 0x2044, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK, 0x4044, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK, 0x2048, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK, 0x4048, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_SLH_AXI_MI_P_DLNE_QCH, 0x3044, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_SLH_AXI_MI_P_DLNE_QCH, 0x7044, CMU_DLNE),
    SFR(CMU_DLNE_PCH_CON_SLH_AXI_MI_P_DLNE_PCH, 0x3048, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_SLH_AXI_MI_P_DLNE_PCH, 0x7048, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK, 0x204c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK, 0x404c, CMU_DLNE),
    SFR(CMU_DLNE_QCH_CON_SYSREG_DLNE_QCH, 0x304c, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_SYSREG_DLNE_QCH, 0x704c, CMU_DLNE),
    SFR(CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2050, CMU_DLNE),
    SFR(CMU_DLNE_DBG_NFO_BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4050, CMU_DLNE),
    SFR(CMU_DNC_SPARE0_SPARE, 0xa00, CMU_DNC),
    SFR(CMU_DNC_SPARE1_SPARE, 0xa04, CMU_DNC),
    SFR(CMU_DNC_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_DNC),
    SFR(CMU_DNC_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_DNC),
    SFR(CMU_DNC_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_DNC),
    SFR(CMU_DNC_CLKOUT_CON_CMU_DNC_CLKOUT0, 0x810, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_CMU_DNC_CLKOUT0, 0x4810, CMU_DNC),
    SFR(CMU_DNC_UNDEFINED_DIV_CLK_DNC_NOC, 0x1800, CMU_DNC),
    SFR(CMU_DNC_CLKDIVSTEP_CON_DIV_CLK_DNC_NOC, 0x838, CMU_DNC),
    SFR(CMU_DNC_CLKDIVSTEP_DIV_CLK_DNC_NOC, 0x830, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_DIV_CLK_DNC_NOC, 0x5800, CMU_DNC),
    SFR(CMU_DNC_CLKDIVSTEP_STAT_DIV_CLK_DNC_NOC, 0x83c, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_DIV_CLK_DNC_NOCP, 0x1804, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_DIV_CLK_DNC_NOCP, 0x5804, CMU_DNC),
    SFR(CMU_DNC_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER, 0x600, CMU_DNC),
    SFR(CMU_DNC_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER, 0x604, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_MUX_CLKCMU_DNC_NOC_USER, 0x4600, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM, 0x2000, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM, 0x4000, CMU_DNC),
    SFR(CMU_DNC_DMYQCH_CON_ADM_DAP_DNC_QCH, 0x3000, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_ADM_DAP_DNC_QCH, 0x7000, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK, 0x2004, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK, 0x4004, CMU_DNC),
    SFR(CMU_DNC_MEMPG_CON_IP_DNC_0, 0x3004, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_MEMPG_CON_IP_DNC_0, 0x7004, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK, 0x2008, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK, 0x4008, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_IP_DNC_QCH, 0x3008, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_IP_DNC_QCH, 0x7008, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, 0x200c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, 0x400c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH, 0x300c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH, 0x700c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH, 0x3010, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH, 0x7010, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, 0x2010, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, 0x4010, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH, 0x3014, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH, 0x7014, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH, 0x3018, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH, 0x7018, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x2014, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x4014, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH, 0x301c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH, 0x701c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH, 0x3020, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH, 0x7020, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x2018, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x4018, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH, 0x3024, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH, 0x7024, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH, 0x3028, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH, 0x7028, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK, 0x201c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK, 0x401c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_ID_IPDNC_DNC_QCH, 0x302c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_QCH, 0x702c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_ID_IPDNC_DNC_PCH, 0x3030, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_PCH, 0x7030, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK, 0x2020, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK, 0x4020, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH, 0x3034, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH, 0x7034, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_PCH, 0x3038, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_DSP_DNC_PCH, 0x7038, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK, 0x2024, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK, 0x4024, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH, 0x303c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH, 0x703c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_PCH, 0x3040, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_PCH, 0x7040, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK, 0x2028, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK, 0x4028, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH, 0x3044, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH, 0x7044, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_PCH, 0x3048, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU1_DNC_PCH, 0x7048, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK, 0x202c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK, 0x402c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH, 0x304c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH, 0x704c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_PCH, 0x3050, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU0_DNC_PCH, 0x7050, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK, 0x2030, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK, 0x4030, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH, 0x3054, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH, 0x7054, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_PCH, 0x3058, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU1_DNC_PCH, 0x7058, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK, 0x2034, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK, 0x4034, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH, 0x305c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH, 0x705c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_PCH, 0x3060, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_DSP_DNC_PCH, 0x7060, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK, 0x2038, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK, 0x4038, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH, 0x3064, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH, 0x7064, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_PCH, 0x3068, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_PCH, 0x7068, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK, 0x203c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK, 0x403c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH, 0x306c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH, 0x706c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_PCH, 0x3070, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU1_DNC_PCH, 0x7070, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK, 0x2040, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK, 0x4040, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH, 0x3074, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH, 0x7074, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_PCH, 0x3078, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU0_DNC_PCH, 0x7078, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK, 0x2044, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK, 0x4044, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH, 0x307c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH, 0x707c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_PCH, 0x3080, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU1_DNC_PCH, 0x7080, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK, 0x2048, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK, 0x4048, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH, 0x3084, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH, 0x7084, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_PCH, 0x3088, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_DSP_PCH, 0x7088, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK, 0x204c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK, 0x404c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH, 0x308c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH, 0x708c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_PCH, 0x3090, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_PCH, 0x7090, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK, 0x2050, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK, 0x4050, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH, 0x3094, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH, 0x7094, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_PCH, 0x3098, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU1_PCH, 0x7098, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, 0x2054, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, 0x4054, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH, 0x309c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH, 0x709c, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_PCH, 0x30a0, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_PCH, 0x70a0, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK, 0x2058, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK, 0x4058, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH, 0x30a4, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH, 0x70a4, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_PCH, 0x30a8, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU0_PCH, 0x70a8, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK, 0x205c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK, 0x405c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH, 0x30ac, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH, 0x70ac, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_PCH, 0x30b0, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU1_PCH, 0x70b0, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK, 0x2060, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK, 0x4060, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH, 0x30b4, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH, 0x70b4, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_PCH, 0x30b8, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_LD_MMU_DNC_SDMA_PCH, 0x70b8, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK, 0x2064, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK, 0x4064, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK, 0x2068, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK, 0x4068, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x206c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x406c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH, 0x30bc, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH, 0x70bc, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_PCH, 0x30c0, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_PCH, 0x70c0, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK, 0x2070, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK, 0x4070, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_CMU_DNC_QCH, 0x30c4, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_CMU_DNC_QCH, 0x70c4, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, 0x2074, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, 0x4074, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_D_TZPC_DNC_QCH, 0x30c8, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_D_TZPC_DNC_QCH, 0x70c8, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK, 0x2078, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK, 0x4078, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_HTU_DNC_QCH_PCLK, 0x30cc, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_HTU_DNC_QCH_PCLK, 0x70cc, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK, 0x207c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK, 0x407c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_LH_AXI_SI_ID_IPDNC_DNC_QCH, 0x30d0, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_QCH, 0x70d0, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_LH_AXI_SI_ID_IPDNC_DNC_PCH, 0x30d4, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_PCH, 0x70d4, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK, 0x2080, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK, 0x4080, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK, 0x2084, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK, 0x4084, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK, 0x2088, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK, 0x4088, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SLH_AXI_MI_P_DNC_QCH, 0x30d8, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_MI_P_DNC_QCH, 0x70d8, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_SLH_AXI_MI_P_DNC_PCH, 0x30dc, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_MI_P_DNC_PCH, 0x70dc, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK, 0x208c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK, 0x408c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH, 0x30e0, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_DSP_QCH, 0x70e0, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_DSP_PCH, 0x30e4, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_DSP_PCH, 0x70e4, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK, 0x2090, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK, 0x4090, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH, 0x30e8, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_QCH, 0x70e8, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_PCH, 0x30ec, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_PCH, 0x70ec, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK, 0x2094, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK, 0x4094, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH, 0x30f0, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU1_QCH, 0x70f0, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_PCH, 0x30f4, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU1_PCH, 0x70f4, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x2098, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x4098, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_QCH, 0x30f8, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_NPUMEM_QCH, 0x70f8, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_PCH, 0x30fc, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_NPUMEM_PCH, 0x70fc, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK, 0x209c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK, 0x409c, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH, 0x3100, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_QCH, 0x7100, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SDMA_PCH, 0x3104, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_PCH, 0x7104, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK, 0x20a0, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK, 0x40a0, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_QCH, 0x3108, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU0_QCH, 0x7108, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_PCH, 0x310c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU0_PCH, 0x710c, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK, 0x20a4, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK, 0x40a4, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_QCH, 0x3110, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU1_QCH, 0x7110, CMU_DNC),
    SFR(CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_PCH, 0x3114, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU1_PCH, 0x7114, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, 0x20a8, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, 0x40a8, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_SYSREG_DNC_QCH, 0x3118, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_SYSREG_DNC_QCH, 0x7118, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK, 0x20ac, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK, 0x40ac, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK, 0x20b0, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK, 0x40b0, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK, 0x20b4, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK, 0x40b4, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK, 0x20b8, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK, 0x40b8, CMU_DNC),
    SFR(CMU_DNC_QCH_CON_HTU_DNC_QCH_CLK, 0x311c, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_HTU_DNC_QCH_CLK, 0x711c, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK, 0x20bc, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK, 0x40bc, CMU_DNC),
    SFR(CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20c0, CMU_DNC),
    SFR(CMU_DNC_DBG_NFO_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40c0, CMU_DNC),
    SFR(CMU_DPUB_SPARE0_SPARE, 0xa00, CMU_DPUB),
    SFR(CMU_DPUB_SPARE1_SPARE, 0xa04, CMU_DPUB),
    SFR(CMU_DPUB_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_DPUB),
    SFR(CMU_DPUB_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_DPUB),
    SFR(CMU_DPUB_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_DPUB),
    SFR(CMU_DPUB_CLKOUT_CON_CMU_DPUB_CLKOUT0, 0x810, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_CMU_DPUB_CLKOUT0, 0x4810, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_DIV_CLK_DPUB_NOCP, 0x1800, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_DIV_CLK_DPUB_NOCP, 0x5800, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_DIV_CLK_DPUB_OSCCLK_DSIM, 0x1804, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_DIV_CLK_DPUB_OSCCLK_DSIM, 0x5804, CMU_DPUB),
    SFR(CMU_DPUB_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER, 0x600, CMU_DPUB),
    SFR(CMU_DPUB_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER, 0x604, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_MUX_CLKCMU_DPUB_NOC_USER, 0x4600, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM, 0x2000, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM, 0x4000, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON, 0x2004, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON, 0x4004, CMU_DPUB),
    SFR(CMU_DPUB_MEMPG_CON_DPUB_0, 0x3000, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_0, 0x7000, CMU_DPUB),
    SFR(CMU_DPUB_MEMPG_CON_DPUB_1, 0x3004, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_1, 0x7004, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_DPUB_QCH_DECON, 0x3008, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_DPUB_QCH_DECON, 0x7008, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK, 0x2008, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK, 0x4008, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK, 0x200c, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK, 0x400c, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK, 0x2010, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK, 0x4010, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_CMU_DPUB_QCH, 0x300c, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_CMU_DPUB_QCH, 0x700c, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK, 0x2014, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK, 0x4014, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_D_TZPC_DPUB_QCH, 0x3010, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_D_TZPC_DPUB_QCH, 0x7010, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK, 0x2018, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK, 0x4018, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_ECU_DPUB_QCH, 0x3014, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_ECU_DPUB_QCH, 0x7014, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK, 0x201c, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK, 0x401c, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK, 0x2020, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK, 0x4020, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK, 0x2024, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK, 0x4024, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_SLH_AXI_MI_P_DPUB_QCH, 0x3018, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_SLH_AXI_MI_P_DPUB_QCH, 0x7018, CMU_DPUB),
    SFR(CMU_DPUB_PCH_CON_SLH_AXI_MI_P_DPUB_PCH, 0x301c, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_SLH_AXI_MI_P_DPUB_PCH, 0x701c, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK, 0x2028, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK, 0x4028, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_SYSREG_DPUB_QCH, 0x3020, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_SYSREG_DPUB_QCH, 0x7020, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0, 0x202c, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0, 0x402c, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1, 0x2030, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1, 0x4030, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2, 0x2034, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2, 0x4034, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM0, 0x3024, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_DPUB_QCH_ALV_DSIM0, 0x7024, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM1, 0x3028, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_DPUB_QCH_ALV_DSIM1, 0x7028, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM2, 0x302c, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_DPUB_QCH_ALV_DSIM2, 0x702c, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, 0x2038, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, 0x4038, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, 0x203c, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, 0x403c, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0, 0x2040, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0, 0x4040, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1, 0x2044, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1, 0x4044, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2, 0x2048, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2, 0x4048, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM0, 0x3030, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_DPUB_QCH_OSC_DSIM0, 0x7030, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM1, 0x3034, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_DPUB_QCH_OSC_DSIM1, 0x7034, CMU_DPUB),
    SFR(CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM2, 0x3038, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_DPUB_QCH_OSC_DSIM2, 0x7038, CMU_DPUB),
    SFR(CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x204c, CMU_DPUB),
    SFR(CMU_DPUB_DBG_NFO_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x404c, CMU_DPUB),
    SFR(CMU_DPUF0_SPARE0_SPARE, 0xa00, CMU_DPUF0),
    SFR(CMU_DPUF0_SPARE1_SPARE, 0xa04, CMU_DPUF0),
    SFR(CMU_DPUF0_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_DPUF0),
    SFR(CMU_DPUF0_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_DPUF0),
    SFR(CMU_DPUF0_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_DPUF0),
    SFR(CMU_DPUF0_CLKOUT_CON_CMU_DPUF0_CLKOUT0, 0x810, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_CMU_DPUF0_CLKOUT0, 0x4810, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_DIV_CLK_DPUF0_NOCP, 0x1800, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_DIV_CLK_DPUF0_NOCP, 0x5800, CMU_DPUF0),
    SFR(CMU_DPUF0_PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER, 0x600, CMU_DPUF0),
    SFR(CMU_DPUF0_PLL_CON1_MUX_CLKCMU_DPUF0_NOC_USER, 0x604, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_MUX_CLKCMU_DPUF0_NOC_USER, 0x4600, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM, 0x2000, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM, 0x4000, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF, 0x2004, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF, 0x4004, CMU_DPUF0),
    SFR(CMU_DPUF0_MEMPG_CON_DPUF0_1, 0x3000, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_MEMPG_CON_DPUF0_1, 0x7000, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC, 0x2008, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC, 0x4008, CMU_DPUF0),
    SFR(CMU_DPUF0_MEMPG_CON_DPUF0_0, 0x3004, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_MEMPG_CON_DPUF0_0, 0x7004, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF, 0x200c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF, 0x400c, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_DPUF0_QCH_DPUF, 0x3008, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_DPUF0_QCH_DPUF, 0x7008, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_DPUF0_QCH_SRAMC, 0x300c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_DPUF0_QCH_SRAMC, 0x700c, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_DPUF0_QCH_VOTF, 0x3010, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_DPUF0_QCH_VOTF, 0x7010, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x2010, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x4010, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH, 0x3014, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH, 0x7014, CMU_DPUF0),
    SFR(CMU_DPUF0_PCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_PCH, 0x3018, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD0_DPUF1_DPUF0_PCH, 0x7018, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x2014, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x4014, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH, 0x301c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH, 0x701c, CMU_DPUF0),
    SFR(CMU_DPUF0_PCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_PCH, 0x3020, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD1_DPUF1_DPUF0_PCH, 0x7020, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK, 0x2018, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK, 0x4018, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_LH_AXI_SI_D0_DPUF0_QCH, 0x3024, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_LH_AXI_SI_D0_DPUF0_QCH, 0x7024, CMU_DPUF0),
    SFR(CMU_DPUF0_PCH_CON_LH_AXI_SI_D0_DPUF0_PCH, 0x3028, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_LH_AXI_SI_D0_DPUF0_PCH, 0x7028, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK, 0x201c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK, 0x401c, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_LH_AXI_SI_D1_DPUF0_QCH, 0x302c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_LH_AXI_SI_D1_DPUF0_QCH, 0x702c, CMU_DPUF0),
    SFR(CMU_DPUF0_PCH_CON_LH_AXI_SI_D1_DPUF0_PCH, 0x3030, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_LH_AXI_SI_D1_DPUF0_PCH, 0x7030, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK, 0x2020, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK, 0x4020, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK, 0x2024, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK, 0x4024, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK, 0x2028, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK, 0x4028, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK, 0x202c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK, 0x402c, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK, 0x2030, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK, 0x4030, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK, 0x2034, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK, 0x4034, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK, 0x2038, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK, 0x4038, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SIU_DPUF0_QCH, 0x3034, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SIU_DPUF0_QCH, 0x7034, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK, 0x203c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK, 0x403c, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH, 0x3038, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SLH_AST_SI_G_PPMU_DPUF0_QCH, 0x7038, CMU_DPUF0),
    SFR(CMU_DPUF0_PCH_CON_SLH_AST_SI_G_PPMU_DPUF0_PCH, 0x303c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SLH_AST_SI_G_PPMU_DPUF0_PCH, 0x703c, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK, 0x2040, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK, 0x4040, CMU_DPUF0),
    SFR(CMU_DPUF0_MEMPG_CON_SYSMMU_S0_DPUF_3, 0x3040, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_DPUF_3, 0x7040, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SYSMMU_S0_DPUF_QCH_S0, 0x3044, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SYSMMU_S0_DPUF_QCH_S0, 0x7044, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK, 0x2044, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK, 0x4044, CMU_DPUF0),
    SFR(CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU0_DPUF_4, 0x3048, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_DPUF_4, 0x7048, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_S0, 0x304c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU0_DPUF_QCH_S0, 0x704c, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK, 0x2048, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK, 0x4048, CMU_DPUF0),
    SFR(CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU1_DPUF_5, 0x3050, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_DPUF_5, 0x7050, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_S0, 0x3054, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU1_DPUF_QCH_S0, 0x7054, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK, 0x204c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK, 0x404c, CMU_DPUF0),
    SFR(CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU2_DPUF_7, 0x3058, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU2_DPUF_7, 0x7058, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_S0, 0x305c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU2_DPUF_QCH_S0, 0x705c, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK, 0x2050, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK, 0x4050, CMU_DPUF0),
    SFR(CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU3_DPUF_8, 0x3060, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU3_DPUF_8, 0x7060, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_S0, 0x3064, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU3_DPUF_QCH_S0, 0x7064, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK, 0x2054, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK, 0x4054, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK, 0x2058, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK, 0x4058, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK, 0x205c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK, 0x405c, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_CMU_DPUF0_QCH, 0x3068, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_CMU_DPUF0_QCH, 0x7068, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK, 0x2060, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK, 0x4060, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_D_TZPC_DPUF0_QCH, 0x306c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_D_TZPC_DPUF0_QCH, 0x706c, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK, 0x2064, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK, 0x4064, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_ECU_DPUF0_QCH, 0x3070, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_ECU_DPUF0_QCH, 0x7070, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK, 0x2068, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK, 0x4068, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_PPMU_D0_DPUF0_QCH, 0x3074, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_PPMU_D0_DPUF0_QCH, 0x7074, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK, 0x206c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK, 0x406c, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_PPMU_D0_DPUF1_QCH, 0x3078, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_PPMU_D0_DPUF1_QCH, 0x7078, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK, 0x2070, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK, 0x4070, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_PPMU_D1_DPUF0_QCH, 0x307c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_PPMU_D1_DPUF0_QCH, 0x707c, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK, 0x2074, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK, 0x4074, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_PPMU_D1_DPUF1_QCH, 0x3080, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_PPMU_D1_DPUF1_QCH, 0x7080, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK, 0x2078, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK, 0x4078, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK, 0x207c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK, 0x407c, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK, 0x2080, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK, 0x4080, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SLH_AXI_MI_P_DPUF0_QCH, 0x3084, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SLH_AXI_MI_P_DPUF0_QCH, 0x7084, CMU_DPUF0),
    SFR(CMU_DPUF0_PCH_CON_SLH_AXI_MI_P_DPUF0_PCH, 0x3088, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SLH_AXI_MI_P_DPUF0_PCH, 0x7088, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK, 0x2084, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK, 0x4084, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH, 0x308c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH, 0x708c, CMU_DPUF0),
    SFR(CMU_DPUF0_PCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_PCH, 0x3090, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SLH_AXI_SI_LP_DPUF0_DPUF1_PCH, 0x7090, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK, 0x2088, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK, 0x4088, CMU_DPUF0),
    SFR(CMU_DPUF0_QCH_CON_SYSREG_DPUF0_QCH, 0x3094, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_SYSREG_DPUF0_QCH, 0x7094, CMU_DPUF0),
    SFR(CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x208c, CMU_DPUF0),
    SFR(CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x408c, CMU_DPUF0),
    SFR(CMU_DPUF1_SPARE0_SPARE, 0xa00, CMU_DPUF1),
    SFR(CMU_DPUF1_SPARE1_SPARE, 0xa04, CMU_DPUF1),
    SFR(CMU_DPUF1_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_DPUF1),
    SFR(CMU_DPUF1_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_DPUF1),
    SFR(CMU_DPUF1_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_DPUF1),
    SFR(CMU_DPUF1_CLKOUT_CON_CMU_DPUF1_CLKOUT0, 0x810, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_CMU_DPUF1_CLKOUT0, 0x4810, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_DIV_CLK_DPUF1_NOCP, 0x1800, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_DIV_CLK_DPUF1_NOCP, 0x5800, CMU_DPUF1),
    SFR(CMU_DPUF1_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER, 0x600, CMU_DPUF1),
    SFR(CMU_DPUF1_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER, 0x604, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_MUX_CLKCMU_DPUF1_NOC_USER, 0x4600, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM, 0x2000, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM, 0x4000, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF, 0x2004, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF, 0x4004, CMU_DPUF1),
    SFR(CMU_DPUF1_MEMPG_CON_DPUF1_1, 0x3000, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_MEMPG_CON_DPUF1_1, 0x7000, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC, 0x2008, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC, 0x4008, CMU_DPUF1),
    SFR(CMU_DPUF1_MEMPG_CON_DPUF1_0, 0x3004, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_MEMPG_CON_DPUF1_0, 0x7004, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF, 0x200c, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF, 0x400c, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_DPUF1_QCH_DPUF, 0x3008, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_DPUF1_QCH_DPUF, 0x7008, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_DPUF1_QCH_SRAMC, 0x300c, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_DPUF1_QCH_SRAMC, 0x700c, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_DPUF1_QCH_VOTF, 0x3010, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_DPUF1_QCH_VOTF, 0x7010, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x2010, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x4010, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH, 0x3014, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH, 0x7014, CMU_DPUF1),
    SFR(CMU_DPUF1_PCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_PCH, 0x3018, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD0_DPUF1_DPUF0_PCH, 0x7018, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x2014, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x4014, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH, 0x301c, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH, 0x701c, CMU_DPUF1),
    SFR(CMU_DPUF1_PCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_PCH, 0x3020, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD1_DPUF1_DPUF0_PCH, 0x7020, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK, 0x2018, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK, 0x4018, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK, 0x201c, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK, 0x401c, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK, 0x2020, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK, 0x4020, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_CMU_DPUF1_QCH, 0x3024, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_CMU_DPUF1_QCH, 0x7024, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK, 0x2024, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK, 0x4024, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_D_TZPC_DPUF1_QCH, 0x3028, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_D_TZPC_DPUF1_QCH, 0x7028, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK, 0x2028, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK, 0x4028, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_ECU_DPUF1_QCH, 0x302c, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_ECU_DPUF1_QCH, 0x702c, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK, 0x202c, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK, 0x402c, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK, 0x2030, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK, 0x4030, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK, 0x2034, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK, 0x4034, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH, 0x3030, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH, 0x7030, CMU_DPUF1),
    SFR(CMU_DPUF1_PCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_PCH, 0x3034, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_SLH_AXI_MI_LP_DPUF0_DPUF1_PCH, 0x7034, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK, 0x2038, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK, 0x4038, CMU_DPUF1),
    SFR(CMU_DPUF1_QCH_CON_SYSREG_DPUF1_QCH, 0x3038, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_SYSREG_DPUF1_QCH, 0x7038, CMU_DPUF1),
    SFR(CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x203c, CMU_DPUF1),
    SFR(CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x403c, CMU_DPUF1),
    SFR(CMU_DSP_SPARE0_SPARE, 0xa00, CMU_DSP),
    SFR(CMU_DSP_SPARE1_SPARE, 0xa04, CMU_DSP),
    SFR(CMU_DSP_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_DSP),
    SFR(CMU_DSP_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_DSP),
    SFR(CMU_DSP_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_DSP),
    SFR(CMU_DSP_CLKOUT_CON_CMU_DSP_CLKOUT0, 0x810, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_CMU_DSP_CLKOUT0, 0x4810, CMU_DSP),
    SFR(CMU_DSP_UNDEFINED_DIV_CLK_DSP_NOC, 0x1800, CMU_DSP),
    SFR(CMU_DSP_CLKDIVSTEP_CON_DIV_CLK_DSP_NOC, 0x838, CMU_DSP),
    SFR(CMU_DSP_CLKDIVSTEP_DIV_CLK_DSP_NOC, 0x830, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_DIV_CLK_DSP_NOC, 0x5800, CMU_DSP),
    SFR(CMU_DSP_CLKDIVSTEP_STAT_DIV_CLK_DSP_NOC, 0x83c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_DIV_CLK_DSP_NOCP, 0x1804, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_DIV_CLK_DSP_NOCP, 0x5804, CMU_DSP),
    SFR(CMU_DSP_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER, 0x600, CMU_DSP),
    SFR(CMU_DSP_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER, 0x604, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_MUX_CLKCMU_DSP_NOC_USER, 0x4600, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK, 0x2000, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK, 0x4000, CMU_DSP),
    SFR(CMU_DSP_MEMPG_CON_IP_DSP_0, 0x3000, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_MEMPG_CON_IP_DSP_0, 0x7000, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_IP_DSP_QCH, 0x3004, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_IP_DSP_QCH, 0x7004, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x2004, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x4004, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH, 0x3008, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH, 0x7008, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH, 0x300c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH, 0x700c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x2008, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x4008, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH, 0x3010, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH, 0x7010, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH, 0x3014, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH, 0x7014, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x200c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x400c, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH, 0x3018, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH, 0x7018, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_PCH, 0x301c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_PCH, 0x701c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x2010, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x4010, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH, 0x3020, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH, 0x7020, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH, 0x3024, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH, 0x7024, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x2014, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x4014, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH, 0x3028, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH, 0x7028, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_PCH, 0x302c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_PCH, 0x702c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x2018, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x4018, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH, 0x3030, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH, 0x7030, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH, 0x3034, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH, 0x7034, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK, 0x201c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK, 0x401c, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH, 0x3038, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH, 0x7038, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_PCH, 0x303c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_PCH, 0x703c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK, 0x2020, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK, 0x4020, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH, 0x3040, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH, 0x7040, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_PCH, 0x3044, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_PCH, 0x7044, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK, 0x2024, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK, 0x4024, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH, 0x3048, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH, 0x7048, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_PCH, 0x304c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_PCH, 0x704c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK, 0x2028, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK, 0x4028, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCD_QCH, 0x3050, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_RSTNSYNC_CLK_DSP_NOCD_QCH, 0x7050, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK, 0x202c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK, 0x402c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK, 0x2030, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK, 0x4030, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCD_QCH, 0x3054, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCD_QCH, 0x7054, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK, 0x2034, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK, 0x4034, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK, 0x2038, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK, 0x4038, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_CMU_DSP_QCH, 0x3058, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_CMU_DSP_QCH, 0x7058, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK, 0x203c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK, 0x403c, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_D_TZPC_DSP_QCH, 0x305c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_D_TZPC_DSP_QCH, 0x705c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK, 0x2040, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK, 0x4040, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_ECU_DSP_QCH, 0x3060, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_ECU_DSP_QCH, 0x7060, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK, 0x2044, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK, 0x4044, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_PMU_DSP_QCH, 0x3064, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_PMU_DSP_QCH, 0x7064, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK, 0x2048, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK, 0x4048, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCP_QCH, 0x3068, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_RSTNSYNC_CLK_DSP_NOCP_QCH, 0x7068, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK, 0x204c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK, 0x404c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK, 0x2050, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK, 0x4050, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCP_QCH, 0x306c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCP_QCH, 0x706c, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK, 0x2054, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK, 0x4054, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK, 0x2058, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK, 0x4058, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH, 0x3070, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_QCH, 0x7070, CMU_DSP),
    SFR(CMU_DSP_PCH_CON_SLH_AXI_MI_LP_DNC_DSP_PCH, 0x3074, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_PCH, 0x7074, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK, 0x205c, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK, 0x405c, CMU_DSP),
    SFR(CMU_DSP_QCH_CON_SYSREG_DSP_QCH, 0x3078, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_SYSREG_DSP_QCH, 0x7078, CMU_DSP),
    SFR(CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2060, CMU_DSP),
    SFR(CMU_DSP_DBG_NFO_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4060, CMU_DSP),
    SFR(CMU_DSU_SPARE0_SPARE, 0xa00, CMU_DSU),
    SFR(CMU_DSU_SPARE1_SPARE, 0xa04, CMU_DSU),
    SFR(CMU_DSU_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_DSU),
    SFR(CMU_DSU_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_DSU),
    SFR(CMU_DSU_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_BUF_CLK_DSU_NOCP, 0x2200, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BUF_CLK_DSU_NOCP, 0x7200, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_CLK_DSU_SHORTSTOP, 0x2000, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLK_DSU_SHORTSTOP, 0x6000, CMU_DSU),
    SFR(CMU_DSU_CLKOUT_CON_CMU_DSU_CLKOUT0, 0x810, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CMU_DSU_CLKOUT0, 0x4810, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CMU_DSU_QCH_MANAGER_DBG_PD, 0x3000, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CMU_DSU_QCH_MANAGER_DBG_PD, 0x4050, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK, 0x1800, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_ATCLK, 0x5800, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_MPACTCLK, 0x1804, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_MPACTCLK, 0x5804, CMU_DSU),
    SFR(CMU_DSU_UNDEFINED_DSU_HCHGEN_CLKMUX_CORE, 0x844, CMU_DSU),
    SFR(CMU_DSU_SW_DSU_HCHGEN_CLKMUX_CORE, 0x848, CMU_DSU),
    SFR(CMU_DSU_UNDEFINED_DSU_SHORTSTOP, 0x820, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_GICCLK, 0x2004, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_GICCLK, 0x4000, CMU_DSU),
    SFR(CMU_DSU_PLL_CON0_MUX_CLKCMU_DSU_SWITCH_USER, 0x600, CMU_DSU),
    SFR(CMU_DSU_PLL_CON1_MUX_CLKCMU_DSU_SWITCH_USER, 0x604, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_MUX_CLKCMU_DSU_SWITCH_USER, 0x4600, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL, 0x1000, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_MUX_CLK_DSU_PLL, 0x4004, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_PCLK, 0x2008, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_PCLK, 0x4008, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_PERIPHCLK, 0x200c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_PERIPHCLK, 0x400c, CMU_DSU),
    SFR(CMU_DSU_PLL_CON3_PLL_DSU, 0x10c, CMU_DSU),
    SFR(CMU_DSU_PLL_CON6_PLL_DSU, 0x118, CMU_DSU),
    SFR(CMU_DSU_PLL_CON7_PLL_DSU, 0x11c, CMU_DSU),
    SFR(CMU_DSU_PLL_CON4_PLL_DSU, 0x110, CMU_DSU),
    SFR(CMU_DSU_PLL_CON8_PLL_DSU, 0x120, CMU_DSU),
    SFR(CMU_DSU_PLL_CON5_PLL_DSU, 0x114, CMU_DSU),
    SFR(CMU_DSU_PLL_CON0_PLL_DSU, 0x100, CMU_DSU),
    SFR(CMU_DSU_PLL_LOCKTIME_PLL_DSU, 0x0, CMU_DSU),
    SFR(CMU_DSU_PLL_CON1_PLL_DSU, 0x104, CMU_DSU),
    SFR(CMU_DSU_PLL_CON2_PLL_DSU, 0x108, CMU_DSU),
    SFR(CMU_DSU_PLL_LOCKTIME_REG_PLL_DSU, 0x80, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_PLL_DSU, 0x4100, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_SCLK, 0x2010, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_SCLK, 0x4010, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK, 0x2014, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK, 0x4014, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK, 0x3004, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_ATCLK, 0x7000, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC, 0x3008, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_GIC, 0x7004, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK, 0x300c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_PCLK, 0x7008, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK, 0x3010, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_PDBGCLK, 0x700c, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_PERIPHCLK, 0x3014, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_PERIPHCLK, 0x7010, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK, 0x3018, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_SCLK, 0x7014, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK, 0x2018, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK, 0x4018, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_PPUCLK, 0x301c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_PPUCLK, 0x7018, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x201c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x401c, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH, 0x3020, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH, 0x701c, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_ATB_SI_IT_CLUSTER0_CPUCL0_PCH, 0x3024, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_ATB_SI_IT_CLUSTER0_CPUCL0_PCH, 0x7020, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK, 0x2020, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK, 0x4020, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK, 0x2024, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK, 0x4024, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH, 0x3028, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH, 0x7024, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_PCH, 0x302c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_PCH, 0x7028, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK, 0x2028, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK, 0x4028, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH, 0x3030, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH, 0x702c, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_PCH, 0x3034, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_PCH, 0x7030, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK, 0x202c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK, 0x402c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK, 0x2030, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK, 0x4030, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK, 0x2034, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK, 0x4034, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK, 0x2038, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK, 0x4038, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_PCH, 0x3038, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_PCH, 0x7034, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK, 0x203c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK, 0x403c, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_PCH, 0x303c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_PCH, 0x7038, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK, 0x2040, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK, 0x4040, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_PCH, 0x3040, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_PCH, 0x703c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK, 0x2044, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK, 0x4044, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_PCH, 0x3044, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_PCH, 0x7040, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK, 0x2048, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK, 0x4048, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK, 0x204c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK, 0x404c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK, 0x2050, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK, 0x4054, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK, 0x2054, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK, 0x4058, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK, 0x2058, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK, 0x405c, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CMU_DSU_QCH, 0x3048, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CMU_DSU_QCH, 0x7044, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK, 0x205c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK, 0x4060, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x2060, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x4064, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_ADM_APB_G_CLUSTER0_QCH, 0x304c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_ADM_APB_G_CLUSTER0_QCH, 0x7048, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0, 0x2064, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0, 0x4068, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK, 0x2068, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK, 0x406c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK, 0x206c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK, 0x4070, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK, 0x2070, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK, 0x4074, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK, 0x2074, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK, 0x4078, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK, 0x2078, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK, 0x407c, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH, 0x3050, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH, 0x704c, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_AXI_MI_IP_UTILITY_CPUCL0_PCH, 0x3054, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AXI_MI_IP_UTILITY_CPUCL0_PCH, 0x7050, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK, 0x207c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK, 0x4080, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK, 0x2080, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK, 0x4084, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x2084, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x4088, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH, 0x3058, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH, 0x7054, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_PCH, 0x305c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_PCH, 0x7058, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK, 0x2088, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK, 0x408c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK, 0x208c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK, 0x4090, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK, 0x2090, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK, 0x4094, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK, 0x2094, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK, 0x4098, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK, 0x2098, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK, 0x409c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK, 0x209c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK, 0x40a0, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK, 0x20a0, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK, 0x40a4, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x20a4, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x40a8, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH, 0x3060, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH, 0x705c, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_CHI_SI_D0_CLUSTER0_CPUCL0_PCH, 0x3064, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_CHI_SI_D0_CLUSTER0_CPUCL0_PCH, 0x7060, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x20a8, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x40ac, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH, 0x3068, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH, 0x7064, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_CHI_SI_D1_CLUSTER0_CPUCL0_PCH, 0x306c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_CHI_SI_D1_CLUSTER0_CPUCL0_PCH, 0x7068, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK, 0x20ac, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK, 0x40b0, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_DFP_SI_D0_MFP_PCH, 0x3070, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_DFP_SI_D0_MFP_PCH, 0x706c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK, 0x20b0, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK, 0x40b4, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_DFP_SI_D1_MFP_PCH, 0x3074, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_DFP_SI_D1_MFP_PCH, 0x7070, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK, 0x20b4, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK, 0x40b8, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_DFP_SI_D2_MFP_PCH, 0x3078, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_DFP_SI_D2_MFP_PCH, 0x7074, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK, 0x20b8, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK, 0x40bc, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_DFP_SI_D3_MFP_PCH, 0x307c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_DFP_SI_D3_MFP_PCH, 0x7078, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK, 0x20bc, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK, 0x40c0, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK, 0x20c0, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK, 0x40c4, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK, 0x20c4, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK, 0x40c8, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK, 0x20c8, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK, 0x40cc, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x20cc, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x40d0, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH, 0x3080, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH, 0x707c, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_SLH_AXI_SI_P_CLUSTER0_CPUCL0_PCH, 0x3084, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_SLH_AXI_SI_P_CLUSTER0_CPUCL0_PCH, 0x7080, CMU_DSU),
    SFR(CMU_G3DCORE_SPARE0_SPARE, 0xa00, CMU_G3DCORE),
    SFR(CMU_G3DCORE_SPARE1_SPARE, 0xa04, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH0, 0x3000, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH0, 0x7000, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH1, 0x3004, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH1, 0x7004, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH2, 0x3008, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH2, 0x7008, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH3, 0x300c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH3, 0x700c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH_P, 0x3010, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH_P, 0x7010, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH0, 0x3014, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH0, 0x7014, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH1, 0x3018, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH1, 0x7018, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH2, 0x301c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH2, 0x701c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH3, 0x3020, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH3, 0x7020, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH_P, 0x3024, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH_P, 0x7024, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_BUF_CLK_G3D_NOCP, 0x2200, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BUF_CLK_G3D_NOCP, 0x7200, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_CLK_G3DCORE_SHORTSTOP_CORE, 0x2000, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_CLK_G3DCORE_SHORTSTOP_CORE, 0x4820, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_CMU_G3DCORE_ASYNCREQ_MANAGER_STR, 0x3028, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_ASYNCREQ_MANAGER_STR, 0x7028, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLKOUT_CON_CMU_G3DCORE_CLKOUT0, 0x810, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_CLKOUT0, 0x4810, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_DDC_G3D_ATB_QCH, 0x302c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_DDC_G3D_ATB_QCH, 0x702c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_DDC_QCH_GCPM_G3D, 0x3030, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_DDC_QCH_GCPM_G3D, 0x7030, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_ADD_CH_CLK, 0x1800, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_DIV_CLK_G3DCORE_ADD_CH_CLK, 0x5800, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_ATB, 0x1804, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_DIV_CLK_G3DCORE_ATB, 0x5804, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_CORE, 0x1808, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_DIV_CLK_G3DCORE_CORE, 0x5808, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_G3DCORE_CPM, 0x2004, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_G3DCORE_CPM, 0x4000, CMU_G3DCORE),
    SFR(CMU_G3DCORE_UNDEFINED_G3DCORE_HCHGEN_CLKMUX_CORE, 0x844, CMU_G3DCORE),
    SFR(CMU_G3DCORE_SW_G3DCORE_HCHGEN_CLKMUX_CORE, 0x848, CMU_G3DCORE),
    SFR(CMU_G3DCORE_UNDEFINED_G3DCORE_HCHGEN_CLKMUX_POWERIP, 0x86c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_UNDEFINED_G3DCORE_SHORTSTOP, 0x820, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_G3D_GCPM, 0x2008, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_G3D_GCPM, 0x4004, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DMYQCH_CON_GPU_QCH, 0x3034, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_GPU_QCH, 0x7034, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PCH_CON_LH_ATB_SI_T_DDCG3D_PCH, 0x3038, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_LH_ATB_SI_T_DDCG3D_PCH, 0x7038, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_LH_ATB_SI_T_DDCG3D_QCH, 0x303c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_LH_ATB_SI_T_DDCG3D_QCH, 0x703c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON0_MUX_CLKCMU_G3DCORE_SWITCH_USER, 0x600, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON1_MUX_CLKCMU_G3DCORE_SWITCH_USER, 0x604, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_MUX_CLKCMU_G3DCORE_SWITCH_USER, 0x4600, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_ATB, 0x1000, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_ATB, 0x4008, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_IDLECLKDOWN, 0x1004, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_IDLECLKDOWN, 0x400c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_POWERIP, 0x1008, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_POWERIP, 0x4010, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_MUX_CLK_G3D_PLL, 0x100c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_MUX_CLK_G3D_PLL, 0x4014, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_MUX_CLK_G3D_STRMUX, 0x1010, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_MUX_CLK_G3D_STRMUX, 0x4018, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON3_PLL_G3D, 0x10c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON6_PLL_G3D, 0x118, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON7_PLL_G3D, 0x11c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON4_PLL_G3D, 0x110, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON8_PLL_G3D, 0x120, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON5_PLL_G3D, 0x114, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON0_PLL_G3D, 0x100, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_LOCKTIME_PLL_G3D, 0x0, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON1_PLL_G3D, 0x104, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON2_PLL_G3D, 0x108, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_LOCKTIME_REG_PLL_G3D, 0x80, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_PLL_G3D, 0xa08, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_MDIV_RANGE_PLL_G3D, 0xa10, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_MDIV_ADJ_PLL_G3D, 0xa14, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_DPMADJ_PLL_G3D, 0xa18, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_INTR_STATUS_PLL_G3D, 0xa1c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_INTR_CLR_PLL_G3D, 0xa20, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_PLL_G3D, 0x4100, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_DEBUG_PLL_G3D, 0xa24, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON3_PLL_G3D1, 0x14c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON6_PLL_G3D1, 0x158, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON7_PLL_G3D1, 0x15c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON4_PLL_G3D1, 0x150, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON8_PLL_G3D1, 0x160, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON5_PLL_G3D1, 0x154, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON0_PLL_G3D1, 0x140, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_LOCKTIME_PLL_G3D1, 0x4, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON1_PLL_G3D1, 0x144, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_CON2_PLL_G3D1, 0x148, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PLL_LOCKTIME_REG_PLL_G3D1, 0x84, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_PLL_G3D1, 0xa0c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_MDIV_RANGE_PLL_G3D1, 0xa28, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_MDIV_ADJ_PLL_G3D1, 0xa2c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_DPMADJ_PLL_G3D1, 0xa30, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_INTR_STATUS_PLL_G3D1, 0xa34, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_INTR_CLR_PLL_G3D1, 0xa38, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_PLL_G3D1, 0x4140, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLDVFS_DEBUG_PLL_G3D1, 0xa3c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CH_CLK, 0x200c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CH_CLK, 0x401c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK, 0x2010, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK, 0x4020, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM, 0x2014, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM, 0x4024, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DMYQCH_CON_ADM_DAP_G_G3D_QCH, 0x3040, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ADM_DAP_G_G3D_QCH, 0x7040, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK, 0x2018, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK, 0x4028, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DMYQCH_CON_ASB_G3D_QCH_PCLK, 0x3044, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_PCLK, 0x7044, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0, 0x201c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0, 0x402c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_BUSIF_DDC_G3D_QCH, 0x3048, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BUSIF_DDC_G3D_QCH, 0x7048, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK, 0x2020, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK, 0x4030, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_CMU_G3DCORE_QCH, 0x304c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_QCH, 0x704c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK, 0x2024, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK, 0x4034, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_PCLK, 0x3050, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_HTU_G3D_QCH_PCLK, 0x7050, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK, 0x2028, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK, 0x4038, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH, 0x3054, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_NOCP_QCH, 0x7054, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK, 0x202c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK, 0x403c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH, 0x3058, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH, 0x7058, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK, 0x2030, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK, 0x4040, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_SLH_AXI_MI_P1_G3D_QCH, 0x305c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_SLH_AXI_MI_P1_G3D_QCH, 0x705c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_PCH_CON_SLH_AXI_MI_P1_G3D_PCH, 0x3060, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_SLH_AXI_MI_P1_G3D_PCH, 0x7060, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK, 0x2034, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK, 0x4044, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_PCLK, 0x3064, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_STR_MUX_G3D_QCH_PCLK, 0x7064, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_XIU_P_G3D_IPCLKPORT_ACLK, 0x2038, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_XIU_P_G3D_IPCLKPORT_ACLK, 0x4048, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK, 0x203c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK, 0x404c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH, 0x3068, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH, 0x7068, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK, 0x2040, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK, 0x4050, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH, 0x306c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH, 0x706c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE, 0x2044, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE, 0x4054, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_ADD_APBIF_G3D_QCH, 0x3070, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ADD_APBIF_G3D_QCH, 0x7070, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CLK, 0x2048, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CLK, 0x4058, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DMYQCH_CON_ADD_G3D_QCH, 0x3074, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_ADD_G3D_QCH, 0x7074, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK, 0x204c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK, 0x405c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_CLK, 0x3078, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_HTU_G3D_QCH_CLK, 0x7078, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK, 0x2050, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK, 0x4060, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_POWERIP_QCH, 0x307c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_POWERIP_QCH, 0x707c, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK, 0x2054, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK, 0x4064, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH, 0x3080, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH, 0x7080, CMU_G3DCORE),
    SFR(CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE, 0x2058, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE, 0x4068, CMU_G3DCORE),
    SFR(CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_CORE, 0x3084, CMU_G3DCORE),
    SFR(CMU_G3DCORE_DBG_NFO_STR_MUX_G3D_QCH_CORE, 0x7084, CMU_G3DCORE),
    SFR(CMU_G3D_SPARE0_SPARE, 0xa00, CMU_G3D),
    SFR(CMU_G3D_SPARE1_SPARE, 0xa04, CMU_G3D),
    SFR(CMU_G3D_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_G3D),
    SFR(CMU_G3D_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_G3D),
    SFR(CMU_G3D_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_BUF_CLK_G3D_NOCP, 0x2200, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BUF_CLK_G3D_NOCP, 0x7200, CMU_G3D),
    SFR(CMU_G3D_CLKOUT_CON_CMU_G3D_CLKOUT0, 0x810, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_CMU_G3D_CLKOUT0, 0x4810, CMU_G3D),
    SFR(CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER, 0x600, CMU_G3D),
    SFR(CMU_G3D_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER, 0x604, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_MUX_CLKCMU_G3D_NOCP_USER, 0x4600, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK, 0x2000, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK, 0x4000, CMU_G3D),
    SFR(CMU_G3D_DMYQCH_CON_BG3D_PWRCTL_QCH, 0x3000, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BG3D_PWRCTL_QCH, 0x7000, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK, 0x2004, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK, 0x4004, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_CFM_G3D_QCH, 0x3004, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_CFM_G3D_QCH, 0x7004, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK, 0x2008, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK, 0x4008, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_CMU_G3D_QCH, 0x3008, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_CMU_G3D_QCH, 0x7008, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x200c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x400c, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_D_TZPC_G3D_QCH, 0x300c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_D_TZPC_G3D_QCH, 0x700c, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK, 0x2010, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK, 0x4010, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_ECU_G3D_QCH, 0x3010, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_ECU_G3D_QCH, 0x7010, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, 0x2014, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, 0x4014, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_LH_AXI_SI_IP_G3D_QCH, 0x3014, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_SI_IP_G3D_QCH, 0x7014, CMU_G3D),
    SFR(CMU_G3D_PCH_CON_LH_AXI_SI_IP_G3D_PCH, 0x3018, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_SI_IP_G3D_PCH, 0x7018, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x2018, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x4018, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_NOCP_QCH, 0x301c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_NOCP_QCH, 0x701c, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x201c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x401c, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCP_QCH, 0x3020, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_NOCP_QCH, 0x7020, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK, 0x2020, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK, 0x4020, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_SLH_AXI_MI_P0_G3D_QCH, 0x3024, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_SLH_AXI_MI_P0_G3D_QCH, 0x7024, CMU_G3D),
    SFR(CMU_G3D_PCH_CON_SLH_AXI_MI_P0_G3D_PCH, 0x3028, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_SLH_AXI_MI_P0_G3D_PCH, 0x7028, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x2024, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x4024, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_SYSREG_G3D_QCH, 0x302c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_SYSREG_G3D_QCH, 0x702c, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, 0x2028, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, 0x4028, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_OSCCLK_QCH, 0x3030, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_OSCCLK_QCH, 0x7030, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK, 0x202c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK, 0x402c, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH, 0x3034, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH, 0x7034, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK, 0x2030, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK, 0x4030, CMU_G3D),
    SFR(CMU_GNPU0_SPARE0_SPARE, 0xa00, CMU_GNPU0),
    SFR(CMU_GNPU0_SPARE1_SPARE, 0xa04, CMU_GNPU0),
    SFR(CMU_GNPU0_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_GNPU0),
    SFR(CMU_GNPU0_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_GNPU0),
    SFR(CMU_GNPU0_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_CLKBUF_CLK_GNPU_XMAA0, 0x2200, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_CLKBUF_CLK_GNPU_XMAA0, 0x7200, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_CLKBUF_CLK_GNPU_XMAA1, 0x2204, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_CLKBUF_CLK_GNPU_XMAA1, 0x7204, CMU_GNPU0),
    SFR(CMU_GNPU0_CLKOUT_CON_CMU_GNPU_CLKOUT0, 0x810, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_CMU_GNPU_CLKOUT0, 0x4810, CMU_GNPU0),
    SFR(CMU_GNPU0_UNDEFINED_DIV_CLK_GNPU_NOC, 0x1800, CMU_GNPU0),
    SFR(CMU_GNPU0_CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC, 0x838, CMU_GNPU0),
    SFR(CMU_GNPU0_CLKDIVSTEP_DIV_CLK_GNPU_NOC, 0x830, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_DIV_CLK_GNPU_NOC, 0x5800, CMU_GNPU0),
    SFR(CMU_GNPU0_CLKDIVSTEP_STAT_DIV_CLK_GNPU_NOC, 0x83c, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_DIV_CLK_GNPU_NOCP, 0x1804, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_DIV_CLK_GNPU_NOCP, 0x5804, CMU_GNPU0),
    SFR(CMU_GNPU0_UNDEFINED_DIV_CLK_GNPU_XMAA, 0x1808, CMU_GNPU0),
    SFR(CMU_GNPU0_CLKDIVSTEP_CON_DIV_CLK_GNPU_XMAA, 0x840, CMU_GNPU0),
    SFR(CMU_GNPU0_CLKDIVSTEP_DIV_CLK_GNPU_XMAA, 0x834, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_DIV_CLK_GNPU_XMAA, 0x5808, CMU_GNPU0),
    SFR(CMU_GNPU0_CLKDIVSTEP_STAT_DIV_CLK_GNPU_XMAA, 0x844, CMU_GNPU0),
    SFR(CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER, 0x600, CMU_GNPU0),
    SFR(CMU_GNPU0_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER, 0x604, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_MUX_CLKCMU_GNPU_NOC_USER, 0x4600, CMU_GNPU0),
    SFR(CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER, 0x610, CMU_GNPU0),
    SFR(CMU_GNPU0_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER, 0x614, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_USER, 0x4604, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE, 0x2000, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE, 0x4000, CMU_GNPU0),
    SFR(CMU_GNPU0_MEMPG_CON_IP_NPUCORE_0, 0x3000, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_MEMPG_CON_IP_NPUCORE_0, 0x7000, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2004, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4004, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH, 0x3004, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH, 0x7004, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH, 0x3008, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH, 0x7008, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2008, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4008, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH, 0x300c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH, 0x700c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH, 0x3010, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH, 0x7010, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x200c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x400c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH, 0x3014, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH, 0x7014, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH, 0x3018, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH, 0x7018, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2010, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4010, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH, 0x301c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH, 0x701c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH, 0x3020, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH, 0x7020, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2014, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4014, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH, 0x3024, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH, 0x7024, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH, 0x3028, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH, 0x7028, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2018, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4018, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH, 0x302c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH, 0x702c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH, 0x3030, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH, 0x7030, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x201c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x401c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH, 0x3034, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH, 0x7034, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH, 0x3038, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH, 0x7038, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2020, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4020, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH, 0x303c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH, 0x703c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH, 0x3040, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH, 0x7040, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2024, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4024, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH, 0x3044, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH, 0x7044, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_PCH, 0x3048, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_PCH, 0x7048, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2028, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4028, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH, 0x304c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH, 0x704c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_PCH, 0x3050, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_PCH, 0x7050, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x202c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x402c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH, 0x3054, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH, 0x7054, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH, 0x3058, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH, 0x7058, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2030, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4030, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH, 0x305c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH, 0x705c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH, 0x3060, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH, 0x7060, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2034, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4034, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH, 0x3064, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH, 0x7064, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH, 0x3068, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH, 0x7068, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2038, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4038, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH, 0x306c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH, 0x706c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH, 0x3070, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH, 0x7070, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x203c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x403c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH, 0x3074, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH, 0x7074, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH, 0x3078, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH, 0x7078, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2040, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4040, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH, 0x307c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH, 0x707c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH, 0x3080, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH, 0x7080, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2044, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4044, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH, 0x3084, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH, 0x7084, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH, 0x3088, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH, 0x7088, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2048, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4048, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH, 0x308c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH, 0x708c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH, 0x3090, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH, 0x7090, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x204c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x404c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH, 0x3094, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH, 0x7094, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_PCH, 0x3098, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_PCH, 0x7098, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2050, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4050, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH, 0x309c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH, 0x709c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_PCH, 0x30a0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_PCH, 0x70a0, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2054, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4054, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH, 0x30a4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH, 0x70a4, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH, 0x30a8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH, 0x70a8, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2058, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4058, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH, 0x30ac, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH, 0x70ac, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH, 0x30b0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH, 0x70b0, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x205c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x405c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH, 0x30b4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH, 0x70b4, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH, 0x30b8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH, 0x70b8, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2060, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4060, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH, 0x30bc, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH, 0x70bc, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH, 0x30c0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH, 0x70c0, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2064, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4064, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH, 0x30c4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH, 0x70c4, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH, 0x30c8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH, 0x70c8, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2068, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4068, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH, 0x30cc, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH, 0x70cc, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH, 0x30d0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH, 0x70d0, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x206c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x406c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH, 0x30d4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH, 0x70d4, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH, 0x30d8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH, 0x70d8, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2070, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4070, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH, 0x30dc, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH, 0x70dc, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH, 0x30e0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH, 0x70e0, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2074, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4074, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH, 0x30e4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH, 0x70e4, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_PCH, 0x30e8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_PCH, 0x70e8, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2078, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4078, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH, 0x30ec, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH, 0x70ec, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_PCH, 0x30f0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_PCH, 0x70f0, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x207c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x407c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH, 0x30f4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH, 0x70f4, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH, 0x30f8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH, 0x70f8, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2080, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4080, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH, 0x30fc, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH, 0x70fc, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH, 0x3100, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH, 0x7100, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2084, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4084, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH, 0x3104, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH, 0x7104, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH, 0x3108, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH, 0x7108, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2088, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4088, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH, 0x310c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH, 0x710c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH, 0x3110, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH, 0x7110, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x208c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x408c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH, 0x3114, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH, 0x7114, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH, 0x3118, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH, 0x7118, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2090, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4090, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH, 0x311c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH, 0x711c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH, 0x3120, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH, 0x7120, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2094, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4094, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH, 0x3124, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH, 0x7124, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH, 0x3128, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH, 0x7128, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2098, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4098, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH, 0x312c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH, 0x712c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH, 0x3130, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH, 0x7130, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x209c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x409c, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH, 0x3134, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH, 0x7134, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_PCH, 0x3138, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_PCH, 0x7138, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x20a0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x40a0, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH, 0x313c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH, 0x713c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_PCH, 0x3140, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_PCH, 0x7140, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK, 0x20a4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK, 0x40a4, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH, 0x3144, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH, 0x7144, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH, 0x3148, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH, 0x7148, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK, 0x20a8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK, 0x40a8, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH, 0x314c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH, 0x714c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH, 0x3150, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH, 0x7150, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK, 0x20ac, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK, 0x40ac, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH, 0x3154, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH, 0x7154, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH, 0x3158, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH, 0x7158, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK, 0x20b0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK, 0x40b0, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH, 0x315c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH, 0x715c, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK, 0x20b4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK, 0x40b4, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_CMU_GNPU_QCH, 0x3160, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_CMU_GNPU_QCH, 0x7160, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK, 0x20b8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK, 0x40b8, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_D_TZPC_GNPU_QCH, 0x3164, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_D_TZPC_GNPU_QCH, 0x7164, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK, 0x20bc, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK, 0x40bc, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_ECU_GNPU_QCH, 0x3168, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_ECU_GNPU_QCH, 0x7168, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK, 0x20c0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK, 0x40c0, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_PCLK, 0x316c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_HTU_GNPU_QCH_PCLK, 0x716c, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK, 0x20c4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK, 0x40c4, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_PMU_GNPU_QCH, 0x3170, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_PMU_GNPU_QCH, 0x7170, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x20c8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x40c8, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH, 0x3174, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH, 0x7174, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x20cc, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x40cc, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH, 0x3178, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH, 0x7178, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK, 0x20d0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK, 0x40d0, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK, 0x20d4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK, 0x40d4, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH, 0x317c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH, 0x717c, CMU_GNPU0),
    SFR(CMU_GNPU0_PCH_CON_SLH_AXI_MI_LP_DNC_GNPU_PCH, 0x3180, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_PCH, 0x7180, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK, 0x20d8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK, 0x40d8, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_SYSREG_GNPU_QCH, 0x3184, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_SYSREG_GNPU_QCH, 0x7184, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, 0x20dc, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, 0x40dc, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, 0x20e0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, 0x40e0, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK, 0x20e4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK, 0x40e4, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_CLK, 0x3188, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_HTU_GNPU_QCH_CLK, 0x7188, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK, 0x20e8, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK, 0x40e8, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0, 0x20ec, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0, 0x40ec, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1, 0x20f0, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1, 0x40f0, CMU_GNPU0),
    SFR(CMU_GNPU0_QCH_CON_IP_NPUCORE_QCH_CORE, 0x318c, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_IP_NPUCORE_QCH_CORE, 0x718c, CMU_GNPU0),
    SFR(CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20f4, CMU_GNPU0),
    SFR(CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40f4, CMU_GNPU0),
    SFR(CMU_GNPU1_SPARE0_SPARE, 0xa00, CMU_GNPU1),
    SFR(CMU_GNPU1_SPARE1_SPARE, 0xa04, CMU_GNPU1),
    SFR(CMU_GNPU1_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_GNPU1),
    SFR(CMU_GNPU1_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_GNPU1),
    SFR(CMU_GNPU1_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_CLKBUF_CLK_GNPU_XMAA0, 0x2200, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_CLKBUF_CLK_GNPU_XMAA0, 0x7200, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_CLKBUF_CLK_GNPU_XMAA1, 0x2204, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_CLKBUF_CLK_GNPU_XMAA1, 0x7204, CMU_GNPU1),
    SFR(CMU_GNPU1_CLKOUT_CON_CMU_GNPU_CLKOUT0, 0x810, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_CMU_GNPU_CLKOUT0, 0x4810, CMU_GNPU1),
    SFR(CMU_GNPU1_UNDEFINED_DIV_CLK_GNPU_NOC, 0x1800, CMU_GNPU1),
    SFR(CMU_GNPU1_CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC, 0x838, CMU_GNPU1),
    SFR(CMU_GNPU1_CLKDIVSTEP_DIV_CLK_GNPU_NOC, 0x830, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_DIV_CLK_GNPU_NOC, 0x5800, CMU_GNPU1),
    SFR(CMU_GNPU1_CLKDIVSTEP_STAT_DIV_CLK_GNPU_NOC, 0x83c, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_DIV_CLK_GNPU_NOCP, 0x1804, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_DIV_CLK_GNPU_NOCP, 0x5804, CMU_GNPU1),
    SFR(CMU_GNPU1_UNDEFINED_DIV_CLK_GNPU_XMAA, 0x1808, CMU_GNPU1),
    SFR(CMU_GNPU1_CLKDIVSTEP_CON_DIV_CLK_GNPU_XMAA, 0x840, CMU_GNPU1),
    SFR(CMU_GNPU1_CLKDIVSTEP_DIV_CLK_GNPU_XMAA, 0x834, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_DIV_CLK_GNPU_XMAA, 0x5808, CMU_GNPU1),
    SFR(CMU_GNPU1_CLKDIVSTEP_STAT_DIV_CLK_GNPU_XMAA, 0x844, CMU_GNPU1),
    SFR(CMU_GNPU1_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER, 0x600, CMU_GNPU1),
    SFR(CMU_GNPU1_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER, 0x604, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_MUX_CLKCMU_GNPU_NOC_USER, 0x4600, CMU_GNPU1),
    SFR(CMU_GNPU1_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER, 0x610, CMU_GNPU1),
    SFR(CMU_GNPU1_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER, 0x614, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_USER, 0x4604, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE, 0x2000, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE, 0x4000, CMU_GNPU1),
    SFR(CMU_GNPU1_MEMPG_CON_IP_NPUCORE_0, 0x3000, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_MEMPG_CON_IP_NPUCORE_0, 0x7000, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2004, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4004, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH, 0x3004, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH, 0x7004, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH, 0x3008, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH, 0x7008, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2008, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4008, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH, 0x300c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH, 0x700c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH, 0x3010, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH, 0x7010, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x200c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x400c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH, 0x3014, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH, 0x7014, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH, 0x3018, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH, 0x7018, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2010, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4010, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH, 0x301c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH, 0x701c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH, 0x3020, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH, 0x7020, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2014, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4014, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH, 0x3024, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH, 0x7024, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH, 0x3028, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH, 0x7028, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2018, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4018, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH, 0x302c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH, 0x702c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH, 0x3030, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH, 0x7030, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x201c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x401c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH, 0x3034, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH, 0x7034, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH, 0x3038, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH, 0x7038, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2020, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4020, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH, 0x303c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH, 0x703c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH, 0x3040, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH, 0x7040, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2024, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4024, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH, 0x3044, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH, 0x7044, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_PCH, 0x3048, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_PCH, 0x7048, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2028, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4028, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH, 0x304c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH, 0x704c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_PCH, 0x3050, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_PCH, 0x7050, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x202c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x402c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH, 0x3054, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH, 0x7054, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH, 0x3058, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH, 0x7058, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2030, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4030, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH, 0x305c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH, 0x705c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH, 0x3060, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH, 0x7060, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2034, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4034, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH, 0x3064, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH, 0x7064, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH, 0x3068, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH, 0x7068, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2038, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4038, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH, 0x306c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH, 0x706c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH, 0x3070, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH, 0x7070, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x203c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x403c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH, 0x3074, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH, 0x7074, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH, 0x3078, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH, 0x7078, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2040, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4040, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH, 0x307c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH, 0x707c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH, 0x3080, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH, 0x7080, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2044, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4044, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH, 0x3084, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH, 0x7084, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH, 0x3088, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH, 0x7088, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2048, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4048, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH, 0x308c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH, 0x708c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH, 0x3090, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH, 0x7090, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x204c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x404c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH, 0x3094, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH, 0x7094, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_PCH, 0x3098, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_PCH, 0x7098, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x2050, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, 0x4050, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH, 0x309c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH, 0x709c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_PCH, 0x30a0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_PCH, 0x70a0, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2054, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4054, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH, 0x30a4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH, 0x70a4, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH, 0x30a8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH, 0x70a8, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2058, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4058, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH, 0x30ac, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH, 0x70ac, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH, 0x30b0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH, 0x70b0, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x205c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x405c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH, 0x30b4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH, 0x70b4, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH, 0x30b8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH, 0x70b8, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2060, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4060, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH, 0x30bc, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH, 0x70bc, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH, 0x30c0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH, 0x70c0, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2064, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4064, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH, 0x30c4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH, 0x70c4, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH, 0x30c8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH, 0x70c8, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2068, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4068, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH, 0x30cc, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH, 0x70cc, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH, 0x30d0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH, 0x70d0, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x206c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x406c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH, 0x30d4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH, 0x70d4, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH, 0x30d8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH, 0x70d8, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2070, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4070, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH, 0x30dc, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH, 0x70dc, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH, 0x30e0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH, 0x70e0, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2074, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4074, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH, 0x30e4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH, 0x70e4, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_PCH, 0x30e8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_PCH, 0x70e8, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2078, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4078, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH, 0x30ec, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH, 0x70ec, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_PCH, 0x30f0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_PCH, 0x70f0, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x207c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x407c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH, 0x30f4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH, 0x70f4, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH, 0x30f8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH, 0x70f8, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2080, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4080, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH, 0x30fc, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH, 0x70fc, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH, 0x3100, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH, 0x7100, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2084, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4084, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH, 0x3104, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH, 0x7104, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH, 0x3108, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH, 0x7108, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2088, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4088, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH, 0x310c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH, 0x710c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH, 0x3110, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH, 0x7110, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x208c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x408c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH, 0x3114, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH, 0x7114, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH, 0x3118, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH, 0x7118, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2090, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4090, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH, 0x311c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH, 0x711c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH, 0x3120, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH, 0x7120, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2094, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4094, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH, 0x3124, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH, 0x7124, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH, 0x3128, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH, 0x7128, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2098, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4098, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH, 0x312c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH, 0x712c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH, 0x3130, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH, 0x7130, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x209c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x409c, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH, 0x3134, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH, 0x7134, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_PCH, 0x3138, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_PCH, 0x7138, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x20a0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, 0x40a0, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH, 0x313c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH, 0x713c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_PCH, 0x3140, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_PCH, 0x7140, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK, 0x20a4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK, 0x40a4, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH, 0x3144, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH, 0x7144, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH, 0x3148, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH, 0x7148, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK, 0x20a8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK, 0x40a8, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH, 0x314c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH, 0x714c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH, 0x3150, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH, 0x7150, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK, 0x20ac, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK, 0x40ac, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH, 0x3154, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH, 0x7154, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH, 0x3158, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH, 0x7158, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK, 0x20b0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK, 0x40b0, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH, 0x315c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH, 0x715c, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK, 0x20b4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK, 0x40b4, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_CMU_GNPU_QCH, 0x3160, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_CMU_GNPU_QCH, 0x7160, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK, 0x20b8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK, 0x40b8, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_D_TZPC_GNPU_QCH, 0x3164, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_D_TZPC_GNPU_QCH, 0x7164, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK, 0x20bc, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK, 0x40bc, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_ECU_GNPU_QCH, 0x3168, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_ECU_GNPU_QCH, 0x7168, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK, 0x20c0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK, 0x40c0, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_PCLK, 0x316c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_HTU_GNPU_QCH_PCLK, 0x716c, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK, 0x20c4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK, 0x40c4, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_PMU_GNPU_QCH, 0x3170, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_PMU_GNPU_QCH, 0x7170, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x20c8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x40c8, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH, 0x3174, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH, 0x7174, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x20cc, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x40cc, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH, 0x3178, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH, 0x7178, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK, 0x20d0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK, 0x40d0, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK, 0x20d4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK, 0x40d4, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH, 0x317c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH, 0x717c, CMU_GNPU1),
    SFR(CMU_GNPU1_PCH_CON_SLH_AXI_MI_LP_DNC_GNPU_PCH, 0x3180, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_PCH, 0x7180, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK, 0x20d8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK, 0x40d8, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_SYSREG_GNPU_QCH, 0x3184, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_SYSREG_GNPU_QCH, 0x7184, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, 0x20dc, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, 0x40dc, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, 0x20e0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, 0x40e0, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK, 0x20e4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK, 0x40e4, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_CLK, 0x3188, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_HTU_GNPU_QCH_CLK, 0x7188, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK, 0x20e8, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK, 0x40e8, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0, 0x20ec, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0, 0x40ec, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1, 0x20f0, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1, 0x40f0, CMU_GNPU1),
    SFR(CMU_GNPU1_QCH_CON_IP_NPUCORE_QCH_CORE, 0x318c, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_IP_NPUCORE_QCH_CORE, 0x718c, CMU_GNPU1),
    SFR(CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20f4, CMU_GNPU1),
    SFR(CMU_GNPU1_DBG_NFO_BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40f4, CMU_GNPU1),
    SFR(CMU_HSI0_SPARE0_SPARE, 0xa00, CMU_HSI0),
    SFR(CMU_HSI0_SPARE1_SPARE, 0xa04, CMU_HSI0),
    SFR(CMU_HSI0_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_HSI0),
    SFR(CMU_HSI0_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_HSI0),
    SFR(CMU_HSI0_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_HSI0),
    SFR(CMU_HSI0_CLKOUT_CON_CMU_HSI0_CLKOUT0, 0x810, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_CMU_HSI0_CLKOUT0, 0x4810, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_DIV_CLK_HSI0_EUSB, 0x1800, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_DIV_CLK_HSI0_EUSB, 0x5800, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON0_MUX_CLKAUD_HSI0_NOC, 0x600, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON1_MUX_CLKAUD_HSI0_NOC, 0x604, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MUX_CLKAUD_HSI0_NOC, 0x4600, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER, 0x610, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER, 0x614, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_DPGTC_USER, 0x4604, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER, 0x620, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_DPOSC_USER, 0x624, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_DPOSC_USER, 0x4608, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER, 0x630, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER, 0x634, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_NOC_USER, 0x460c, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER, 0x640, CMU_HSI0),
    SFR(CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_USB32DRD_USER, 0x644, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_USB32DRD_USER, 0x4610, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_MUX_CLK_HSI0_NOC, 0x1000, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MUX_CLK_HSI0_NOC, 0x4000, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_MUX_CLK_HSI0_RTCCLK, 0x1004, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MUX_CLK_HSI0_RTCCLK, 0x4004, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_MUX_CLK_HSI0_USB32DRD, 0x1008, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MUX_CLK_HSI0_USB32DRD, 0x4008, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, 0x2000, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, 0x400c, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_DP_LINK_QCH_GTC_CLK, 0x3000, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_DP_LINK_QCH_GTC_CLK, 0x7000, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK, 0x2004, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK, 0x4010, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_DP_LINK_QCH_OSC_CLK, 0x3004, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_DP_LINK_QCH_OSC_CLK, 0x7004, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_DP_LINK_QCH_PCLK, 0x3008, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_DP_LINK_QCH_PCLK, 0x7008, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM, 0x2008, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM, 0x4014, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK, 0x200c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK, 0x4018, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK, 0x2010, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK, 0x401c, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBPHY, 0x300c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_EUSBPHY, 0x700c, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK, 0x2014, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK, 0x4020, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_CMU_HSI0_QCH, 0x3010, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_CMU_HSI0_QCH, 0x7010, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, 0x2018, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, 0x4024, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, 0x201c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, 0x4028, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_D_TZPC_HSI0_QCH, 0x3014, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_D_TZPC_HSI0_QCH, 0x7014, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK, 0x2020, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK, 0x402c, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_ECU_HSI0_QCH, 0x3018, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_ECU_HSI0_QCH, 0x7018, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK, 0x2024, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK, 0x4030, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK, 0x2028, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK, 0x4034, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_PPMU_HSI0_BUS1_QCH, 0x301c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_PPMU_HSI0_BUS1_QCH, 0x701c, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK, 0x202c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK, 0x4038, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK, 0x2030, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK, 0x403c, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK, 0x2034, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK, 0x4040, CMU_HSI0),
    SFR(CMU_HSI0_MEMPG_CON_S2MPU_S0_HSI0_2, 0x3020, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MEMPG_CON_S2MPU_S0_HSI0_2, 0x7020, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_S2MPU_S0_HSI0_QCH, 0x3024, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_S2MPU_S0_HSI0_QCH, 0x7024, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK, 0x2038, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK, 0x4044, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_S2MPU_S0_PMMU0_HSI0_QCH, 0x3028, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_S2MPU_S0_PMMU0_HSI0_QCH, 0x7028, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK, 0x203c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK, 0x4048, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_SLH_ACEL_SI_D_HSI0_QCH, 0x302c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_SLH_ACEL_SI_D_HSI0_QCH, 0x702c, CMU_HSI0),
    SFR(CMU_HSI0_PCH_CON_SLH_ACEL_SI_D_HSI0_PCH, 0x3030, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_SLH_ACEL_SI_D_HSI0_PCH, 0x7030, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK, 0x2040, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK, 0x404c, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH, 0x3034, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_SLH_AST_SI_G_PPMU_HSI0_QCH, 0x7034, CMU_HSI0),
    SFR(CMU_HSI0_PCH_CON_SLH_AST_SI_G_PPMU_HSI0_PCH, 0x3038, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_SLH_AST_SI_G_PPMU_HSI0_PCH, 0x7038, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK, 0x2044, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK, 0x4050, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH, 0x303c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_SLH_AXI_MI_P_HSI0_QCH, 0x703c, CMU_HSI0),
    SFR(CMU_HSI0_PCH_CON_SLH_AXI_MI_P_HSI0_PCH, 0x3040, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_SLH_AXI_MI_P_HSI0_PCH, 0x7040, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK, 0x2048, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK, 0x4054, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_SPC_HSI0_QCH, 0x3044, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_SPC_HSI0_QCH, 0x7044, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, 0x204c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, 0x4058, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_SYSREG_HSI0_QCH, 0x3048, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_SYSREG_HSI0_QCH, 0x7048, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK, 0x2050, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK, 0x405c, CMU_HSI0),
    SFR(CMU_HSI0_MEMPG_CON_URAM_1, 0x304c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MEMPG_CON_URAM_1, 0x704c, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK, 0x2054, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK, 0x4060, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK, 0x2058, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK, 0x4064, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK, 0x205c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK, 0x4068, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK, 0x2060, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK, 0x406c, CMU_HSI0),
    SFR(CMU_HSI0_MEMPG_CON_USB32DRD_0, 0x3050, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_MEMPG_CON_USB32DRD_0, 0x7050, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK, 0x2064, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK, 0x4070, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_USB32DRD_QCH_S_CTRL, 0x3054, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_CTRL, 0x7054, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBCTL, 0x3058, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_EUSBCTL, 0x7058, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_USB32DRD_QCH_S_LINK, 0x305c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_LINK, 0x705c, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_USB32DRD_QCH_S_SUBCTRL, 0x3060, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_SUBCTRL, 0x7060, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_USB32DRD_QCH_S_TCA, 0x3064, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_TCA, 0x7064, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK, 0x2068, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK, 0x4074, CMU_HSI0),
    SFR(CMU_HSI0_QCH_CON_VGEN_LITE_HSI0_QCH, 0x3068, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_VGEN_LITE_HSI0_QCH, 0x7068, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK, 0x206c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK, 0x4078, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK, 0x2070, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK, 0x407c, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26, 0x2074, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26, 0x4080, CMU_HSI0),
    SFR(CMU_HSI0_DMYQCH_CON_USB32DRD_QCH_S_SUSPEND, 0x306c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_SUSPEND, 0x706c, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40, 0x2078, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40, 0x4084, CMU_HSI0),
    SFR(CMU_HSI0_DMYQCH_CON_USB32DRD_QCH_S_REF, 0x3070, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_REF, 0x7070, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x207c, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4088, CMU_HSI0),
    SFR(CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK, 0x2080, CMU_HSI0),
    SFR(CMU_HSI0_DBG_NFO_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK, 0x408c, CMU_HSI0),
    SFR(CMU_HSI1_SPARE0_SPARE, 0xa00, CMU_HSI1),
    SFR(CMU_HSI1_SPARE1_SPARE, 0xa04, CMU_HSI1),
    SFR(CMU_HSI1_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_HSI1),
    SFR(CMU_HSI1_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_HSI1),
    SFR(CMU_HSI1_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_HSI1),
    SFR(CMU_HSI1_CLKOUT_CON_CMU_HSI1_CLKOUT0, 0x810, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_CMU_HSI1_CLKOUT0, 0x4810, CMU_HSI1),
    SFR(CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_PCIE_USER, 0x600, CMU_HSI1),
    SFR(CMU_HSI1_PLL_CON1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, 0x604, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_MUX_CLKCMU_HSI1_NOC_PCIE_USER, 0x4600, CMU_HSI1),
    SFR(CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER, 0x610, CMU_HSI1),
    SFR(CMU_HSI1_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER, 0x614, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_MUX_CLKCMU_HSI1_NOC_USER, 0x4604, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK, 0x2000, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK, 0x4000, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_CMU_HSI1_QCH, 0x3000, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_CMU_HSI1_QCH, 0x7000, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, 0x2004, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, 0x4004, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_D_TZPC_HSI1_QCH, 0x3004, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_D_TZPC_HSI1_QCH, 0x7004, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK, 0x2008, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK, 0x4008, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_ECU_HSI1_QCH, 0x3008, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_ECU_HSI1_QCH, 0x7008, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, 0x200c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, 0x400c, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_GPIO_HSI1_QCH, 0x300c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_GPIO_HSI1_QCH, 0x700c, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK, 0x2010, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK, 0x4010, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_LH_ACEL_SI_D_HSI1_QCH, 0x3010, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_ACEL_SI_D_HSI1_QCH, 0x7010, CMU_HSI1),
    SFR(CMU_HSI1_PCH_CON_LH_ACEL_SI_D_HSI1_PCH, 0x3014, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_ACEL_SI_D_HSI1_PCH, 0x7014, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK, 0x2014, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK, 0x4014, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH, 0x3018, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH, 0x7018, CMU_HSI1),
    SFR(CMU_HSI1_PCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_PCH, 0x301c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_PCH, 0x701c, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK, 0x2018, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK, 0x4018, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH, 0x3020, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH, 0x7020, CMU_HSI1),
    SFR(CMU_HSI1_PCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_PCH, 0x3024, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_PCH, 0x7024, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, 0x201c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, 0x401c, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, 0x2020, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, 0x4020, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_PPMU_HSI1_QCH, 0x3028, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_PPMU_HSI1_QCH, 0x7028, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK, 0x2024, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK, 0x4024, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK, 0x2028, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK, 0x4028, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK, 0x202c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK, 0x402c, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH, 0x302c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_SLH_AST_SI_G_PPMU_HSI1_QCH, 0x702c, CMU_HSI1),
    SFR(CMU_HSI1_PCH_CON_SLH_AST_SI_G_PPMU_HSI1_PCH, 0x3030, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_SLH_AST_SI_G_PPMU_HSI1_PCH, 0x7030, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK, 0x2030, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK, 0x4030, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_SLH_AXI_MI_P_HSI1_QCH, 0x3034, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_SLH_AXI_MI_P_HSI1_QCH, 0x7034, CMU_HSI1),
    SFR(CMU_HSI1_PCH_CON_SLH_AXI_MI_P_HSI1_PCH, 0x3038, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_SLH_AXI_MI_P_HSI1_PCH, 0x7038, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK, 0x2034, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK, 0x4034, CMU_HSI1),
    SFR(CMU_HSI1_MEMPG_CON_SYSMMU_S0_HSI1_0, 0x303c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_MEMPG_CON_SYSMMU_S0_HSI1_0, 0x703c, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_SYSMMU_S0_HSI1_QCH_S0, 0x3040, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_SYSMMU_S0_HSI1_QCH_S0, 0x7040, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK, 0x2038, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK, 0x4038, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0, 0x3044, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_SYSMMU_S0_PMMU0_HSI1_QCH_S0, 0x7044, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, 0x203c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, 0x403c, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_SYSREG_HSI1_QCH, 0x3048, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_SYSREG_HSI1_QCH, 0x7048, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK, 0x2040, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK, 0x4040, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, 0x2044, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, 0x4044, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK, 0x2048, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK, 0x4048, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH, 0x304c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH, 0x704c, CMU_HSI1),
    SFR(CMU_HSI1_PCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_PCH, 0x3050, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_PCH, 0x7050, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK, 0x204c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK, 0x404c, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH, 0x3054, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH, 0x7054, CMU_HSI1),
    SFR(CMU_HSI1_PCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_PCH, 0x3058, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_PCH, 0x7058, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK, 0x2050, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK, 0x4050, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK, 0x2054, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK, 0x4054, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG, 0x2058, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG, 0x4058, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG, 0x205c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG, 0x405c, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG, 0x2060, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG, 0x4060, CMU_HSI1),
    SFR(CMU_HSI1_MEMPG_CON_PCIE_GEN4_2L_0_2, 0x305c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_MEMPG_CON_PCIE_GEN4_2L_0_2, 0x705c, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_APB, 0x3060, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_APB, 0x7060, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_AXI, 0x3064, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_AXI, 0x7064, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_DBI, 0x3068, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_DBI, 0x7068, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK, 0x2064, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK, 0x4064, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_0_QCH, 0x306c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_PCIE_IA__DEBUG_0_QCH, 0x706c, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK, 0x2068, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK, 0x4068, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_1_QCH, 0x3070, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_PCIE_IA__DEBUG_1_QCH, 0x7070, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK, 0x206c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK, 0x406c, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_2_QCH, 0x3074, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_PCIE_IA__DEBUG_2_QCH, 0x7074, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK, 0x2070, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK, 0x4070, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK, 0x2074, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK, 0x4074, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK, 0x2078, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK, 0x4078, CMU_HSI1),
    SFR(CMU_HSI1_QCH_CON_VGEN_LITE_HSI1_QCH, 0x3078, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_VGEN_LITE_HSI1_QCH, 0x7078, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK, 0x207c, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK, 0x407c, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2080, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4080, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x2084, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x4084, CMU_HSI1),
    SFR(CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x2088, CMU_HSI1),
    SFR(CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x4088, CMU_HSI1),
    SFR(CMU_ICPU_SPARE0_SPARE, 0xa00, CMU_ICPU),
    SFR(CMU_ICPU_SPARE1_SPARE, 0xa04, CMU_ICPU),
    SFR(CMU_ICPU_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_ICPU),
    SFR(CMU_ICPU_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_ICPU),
    SFR(CMU_ICPU_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_ICPU),
    SFR(CMU_ICPU_CLKOUT_CON_CMU_ICPU_CLKOUT0, 0x810, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_CMU_ICPU_CLKOUT0, 0x4810, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP, 0x1800, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_NOCP, 0x5800, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG, 0x1804, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_PCLKDBG, 0x5804, CMU_ICPU),
    SFR(CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC0_USER, 0x600, CMU_ICPU),
    SFR(CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC0_USER, 0x604, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOC0_USER, 0x4600, CMU_ICPU),
    SFR(CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC1_USER, 0x610, CMU_ICPU),
    SFR(CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC1_USER, 0x614, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOC1_USER, 0x4604, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK, 0x2000, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK, 0x4000, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK, 0x2004, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK, 0x4004, CMU_ICPU),
    SFR(CMU_ICPU_MEMPG_CON_ICPU_0, 0x3000, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_MEMPG_CON_ICPU_0, 0x7000, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK, 0x2008, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK, 0x4008, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_CPU0, 0x3004, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_CPU0, 0x7004, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI, 0x3008, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_CPU_SI, 0x7008, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_L2, 0x300c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_L2, 0x700c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_NEON, 0x3010, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_NEON, 0x7010, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_ICPU_PCH_CPU_SI, 0x3014, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_PCH_CPU_SI, 0x7014, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK, 0x200c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK, 0x400c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH, 0x3018, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CORE_QCH, 0x7018, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK, 0x2010, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK, 0x4010, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH, 0x301c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPUPO_QCH, 0x701c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK, 0x2014, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK, 0x4014, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH, 0x3020, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH, 0x7020, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK, 0x2018, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK, 0x4018, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK, 0x201c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK, 0x401c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK, 0x2020, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK, 0x4020, CMU_ICPU),
    SFR(CMU_ICPU_MEMPG_CON_ICPU_3, 0x3024, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_MEMPG_CON_ICPU_3, 0x7024, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK, 0x2024, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK, 0x4024, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_PERI, 0x3028, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_PERI, 0x7028, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI, 0x302c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_PERI_MI, 0x702c, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_ICPU_PCH_PERI_MI, 0x3030, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_PCH_PERI_MI, 0x7030, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK, 0x2028, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK, 0x4028, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_LH_AXI_MI_IP_ICPU_QCH, 0x3034, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_MI_IP_ICPU_QCH, 0x7034, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_LH_AXI_MI_IP_ICPU_PCH, 0x3038, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_MI_IP_ICPU_PCH, 0x7038, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK, 0x202c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK, 0x402c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_LH_AXI_SI_ID_ICPU_QCH, 0x303c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_SI_ID_ICPU_QCH, 0x703c, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_LH_AXI_SI_ID_ICPU_PCH, 0x3040, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_SI_ID_ICPU_PCH, 0x7040, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK, 0x2030, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK, 0x4030, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK, 0x2034, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK, 0x4034, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK, 0x2038, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK, 0x4038, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_CMU_ICPU_QCH, 0x3044, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_CMU_ICPU_QCH, 0x7044, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK, 0x203c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK, 0x403c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH, 0x3048, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_D_TZPC_ICPU_QCH, 0x7048, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK, 0x2040, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK, 0x4040, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_LH_ACEL_SI_D_ICPU_QCH, 0x304c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_ACEL_SI_D_ICPU_QCH, 0x704c, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_LH_ACEL_SI_D_ICPU_PCH, 0x3050, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_ACEL_SI_D_ICPU_PCH, 0x7050, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK, 0x2044, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK, 0x4044, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_LH_AXI_MI_ID_ICPU_QCH, 0x3054, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_MI_ID_ICPU_QCH, 0x7054, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_LH_AXI_MI_ID_ICPU_PCH, 0x3058, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_MI_ID_ICPU_PCH, 0x7058, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK, 0x2048, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK, 0x4048, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_LH_AXI_SI_IP_ICPU_QCH, 0x305c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_SI_IP_ICPU_QCH, 0x705c, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_LH_AXI_SI_IP_ICPU_PCH, 0x3060, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_SI_IP_ICPU_PCH, 0x7060, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK, 0x204c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK, 0x404c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK, 0x2050, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK, 0x4050, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH, 0x3064, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_PPMU_D_ICPU_QCH, 0x7064, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK, 0x2054, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK, 0x4054, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK, 0x2058, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK, 0x4058, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK, 0x205c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK, 0x405c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH, 0x3068, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SLH_AST_SI_G_PPMU_ICPU_QCH, 0x7068, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_SLH_AST_SI_G_PPMU_ICPU_PCH, 0x306c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SLH_AST_SI_G_PPMU_ICPU_PCH, 0x706c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK, 0x2060, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK, 0x4060, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH, 0x3070, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_QCH, 0x7070, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_SLH_AXI_MI_P_ICPU_PCH, 0x3074, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_PCH, 0x7074, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK, 0x2064, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK, 0x4064, CMU_ICPU),
    SFR(CMU_ICPU_MEMPG_CON_SYSMMU_S0_ICPU_1, 0x3078, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_MEMPG_CON_SYSMMU_S0_ICPU_1, 0x7078, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_SYSMMU_S0_ICPU_QCH_S0, 0x307c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SYSMMU_S0_ICPU_QCH_S0, 0x707c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK, 0x2068, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK, 0x4068, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_SYSMMU_S0_PMMU0_ICPU_QCH_S0, 0x3080, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SYSMMU_S0_PMMU0_ICPU_QCH_S0, 0x7080, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK, 0x206c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK, 0x406c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH, 0x3084, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SYSREG_ICPU_QCH, 0x7084, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK, 0x2070, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK, 0x4070, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH, 0x3088, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_VGEN_LITE_ICPU_QCH, 0x7088, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK, 0x2074, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK, 0x4074, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK, 0x2078, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK, 0x4078, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK, 0x207c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK, 0x407c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK, 0x2080, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK, 0x4080, CMU_ICPU),
    SFR(CMU_ICPU_DMYQCH_CON_ICPU_QCH_DAP, 0x308c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_DAP, 0x708c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK, 0x2084, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK, 0x4084, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2088, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4088, CMU_ICPU),
    SFR(CMU_LME_SPARE0_SPARE, 0xa00, CMU_LME),
    SFR(CMU_LME_SPARE1_SPARE, 0xa04, CMU_LME),
    SFR(CMU_LME_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_LME),
    SFR(CMU_LME_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_LME),
    SFR(CMU_LME_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_LME),
    SFR(CMU_LME_CLKOUT_CON_CMU_LME_CLKOUT0, 0x810, CMU_LME),
    SFR(CMU_LME_DBG_NFO_CMU_LME_CLKOUT0, 0x4810, CMU_LME),
    SFR(CMU_LME_CLK_CON_DIV_CLK_LME_NOCP, 0x1800, CMU_LME),
    SFR(CMU_LME_DBG_NFO_DIV_CLK_LME_NOCP, 0x5800, CMU_LME),
    SFR(CMU_LME_PLL_CON0_MUX_CLKCMU_LME_NOC_USER, 0x600, CMU_LME),
    SFR(CMU_LME_PLL_CON1_MUX_CLKCMU_LME_NOC_USER, 0x604, CMU_LME),
    SFR(CMU_LME_DBG_NFO_MUX_CLKCMU_LME_NOC_USER, 0x4600, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM, 0x2000, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM, 0x4000, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M, 0x2004, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M, 0x4004, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S, 0x2008, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S, 0x4008, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_CLK, 0x200c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_GDC_M_IPCLKPORT_CLK, 0x400c, CMU_LME),
    SFR(CMU_LME_MEMPG_CON_GDC_M_0, 0x3000, CMU_LME),
    SFR(CMU_LME_DBG_NFO_MEMPG_CON_GDC_M_0, 0x7000, CMU_LME),
    SFR(CMU_LME_QCH_CON_GDC_M_QCH, 0x3004, CMU_LME),
    SFR(CMU_LME_DBG_NFO_GDC_M_QCH, 0x7004, CMU_LME),
    SFR(CMU_LME_QCH_CON_GDC_M_QCH_C2_M, 0x3008, CMU_LME),
    SFR(CMU_LME_DBG_NFO_GDC_M_QCH_C2_M, 0x7008, CMU_LME),
    SFR(CMU_LME_QCH_CON_GDC_M_QCH_C2_S, 0x300c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_GDC_M_QCH_C2_S, 0x700c, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M, 0x2010, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M, 0x4010, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S, 0x2014, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S, 0x4014, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_CLK, 0x2018, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_GDC_O_IPCLKPORT_CLK, 0x4018, CMU_LME),
    SFR(CMU_LME_MEMPG_CON_GDC_O_1, 0x3010, CMU_LME),
    SFR(CMU_LME_DBG_NFO_MEMPG_CON_GDC_O_1, 0x7010, CMU_LME),
    SFR(CMU_LME_QCH_CON_GDC_O_QCH, 0x3014, CMU_LME),
    SFR(CMU_LME_DBG_NFO_GDC_O_QCH, 0x7014, CMU_LME),
    SFR(CMU_LME_QCH_CON_GDC_O_QCH_C2_M, 0x3018, CMU_LME),
    SFR(CMU_LME_DBG_NFO_GDC_O_QCH_C2_M, 0x7018, CMU_LME),
    SFR(CMU_LME_QCH_CON_GDC_O_QCH_C2_S, 0x301c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_GDC_O_QCH_C2_S, 0x701c, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK, 0x201c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK, 0x401c, CMU_LME),
    SFR(CMU_LME_QCH_CON_LH_ACEL_SI_D0_LME_QCH, 0x3020, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_ACEL_SI_D0_LME_QCH, 0x7020, CMU_LME),
    SFR(CMU_LME_PCH_CON_LH_ACEL_SI_D0_LME_PCH, 0x3024, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_ACEL_SI_D0_LME_PCH, 0x7024, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK, 0x2020, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK, 0x4020, CMU_LME),
    SFR(CMU_LME_QCH_CON_LH_ACEL_SI_D1_LME_QCH, 0x3028, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_ACEL_SI_D1_LME_QCH, 0x7028, CMU_LME),
    SFR(CMU_LME_PCH_CON_LH_ACEL_SI_D1_LME_PCH, 0x302c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_ACEL_SI_D1_LME_PCH, 0x702c, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK, 0x2024, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK, 0x4024, CMU_LME),
    SFR(CMU_LME_QCH_CON_LH_AST_SI_OTF0_LME_MFC_QCH, 0x3030, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_AST_SI_OTF0_LME_MFC_QCH, 0x7030, CMU_LME),
    SFR(CMU_LME_PCH_CON_LH_AST_SI_OTF0_LME_MFC_PCH, 0x3034, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_AST_SI_OTF0_LME_MFC_PCH, 0x7034, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK, 0x2028, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK, 0x4028, CMU_LME),
    SFR(CMU_LME_QCH_CON_LH_AST_SI_OTF1_LME_MFC_QCH, 0x3038, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_AST_SI_OTF1_LME_MFC_QCH, 0x7038, CMU_LME),
    SFR(CMU_LME_PCH_CON_LH_AST_SI_OTF1_LME_MFC_PCH, 0x303c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_AST_SI_OTF1_LME_MFC_PCH, 0x703c, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK, 0x202c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK, 0x402c, CMU_LME),
    SFR(CMU_LME_QCH_CON_LH_AXI_SI_D2_LME_QCH, 0x3040, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_AXI_SI_D2_LME_QCH, 0x7040, CMU_LME),
    SFR(CMU_LME_PCH_CON_LH_AXI_SI_D2_LME_PCH, 0x3044, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LH_AXI_SI_D2_LME_PCH, 0x7044, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_LME_IPCLKPORT_CLK, 0x2030, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_LME_IPCLKPORT_CLK, 0x4030, CMU_LME),
    SFR(CMU_LME_MEMPG_CON_LME_2, 0x3048, CMU_LME),
    SFR(CMU_LME_DBG_NFO_MEMPG_CON_LME_2, 0x7048, CMU_LME),
    SFR(CMU_LME_QCH_CON_LME_QCH_0, 0x304c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_LME_QCH_0, 0x704c, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK, 0x2034, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK, 0x4034, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK, 0x2038, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK, 0x4038, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK, 0x203c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK, 0x403c, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK, 0x2040, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK, 0x4040, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK, 0x2044, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK, 0x4044, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK, 0x2048, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK, 0x4048, CMU_LME),
    SFR(CMU_LME_QCH_CON_SIU_G_PPMU_LME_QCH, 0x3050, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SIU_G_PPMU_LME_QCH, 0x7050, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK, 0x204c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK, 0x404c, CMU_LME),
    SFR(CMU_LME_QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH, 0x3054, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SLH_AST_SI_G_PPMU_LME_QCH, 0x7054, CMU_LME),
    SFR(CMU_LME_PCH_CON_SLH_AST_SI_G_PPMU_LME_PCH, 0x3058, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SLH_AST_SI_G_PPMU_LME_PCH, 0x7058, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK, 0x2050, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK, 0x4050, CMU_LME),
    SFR(CMU_LME_MEMPG_CON_SYSMMU_S0_LME_3, 0x305c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_LME_3, 0x705c, CMU_LME),
    SFR(CMU_LME_QCH_CON_SYSMMU_S0_LME_QCH_S0, 0x3060, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SYSMMU_S0_LME_QCH_S0, 0x7060, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK, 0x2054, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK, 0x4054, CMU_LME),
    SFR(CMU_LME_MEMPG_CON_SYSMMU_S0_PMMU0_LME_4, 0x3064, CMU_LME),
    SFR(CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_LME_4, 0x7064, CMU_LME),
    SFR(CMU_LME_QCH_CON_SYSMMU_S0_PMMU0_LME_QCH_S0, 0x3068, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SYSMMU_S0_PMMU0_LME_QCH_S0, 0x7068, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK, 0x2058, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK, 0x4058, CMU_LME),
    SFR(CMU_LME_MEMPG_CON_SYSMMU_S0_PMMU1_LME_5, 0x306c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_LME_5, 0x706c, CMU_LME),
    SFR(CMU_LME_QCH_CON_SYSMMU_S0_PMMU1_LME_QCH_S0, 0x3070, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SYSMMU_S0_PMMU1_LME_QCH_S0, 0x7070, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK, 0x205c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK, 0x405c, CMU_LME),
    SFR(CMU_LME_MEMPG_CON_SYSMMU_S0_PMMU2_LME_6, 0x3074, CMU_LME),
    SFR(CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU2_LME_6, 0x7074, CMU_LME),
    SFR(CMU_LME_QCH_CON_SYSMMU_S0_PMMU2_LME_QCH_S0, 0x3078, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SYSMMU_S0_PMMU2_LME_QCH_S0, 0x7078, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK, 0x2060, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK, 0x4060, CMU_LME),
    SFR(CMU_LME_QCH_CON_VGEN_LITE_LME0_QCH, 0x307c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_VGEN_LITE_LME0_QCH, 0x707c, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK, 0x2064, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK, 0x4064, CMU_LME),
    SFR(CMU_LME_QCH_CON_VGEN_LITE_LME1_QCH, 0x3080, CMU_LME),
    SFR(CMU_LME_DBG_NFO_VGEN_LITE_LME1_QCH, 0x7080, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK, 0x2068, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK, 0x4068, CMU_LME),
    SFR(CMU_LME_QCH_CON_VGEN_LITE_LME2_QCH, 0x3084, CMU_LME),
    SFR(CMU_LME_DBG_NFO_VGEN_LITE_LME2_QCH, 0x7084, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK, 0x206c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK, 0x406c, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK, 0x2070, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK, 0x4070, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK, 0x2074, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK, 0x4074, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK, 0x2078, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK, 0x4078, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK, 0x207c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK, 0x407c, CMU_LME),
    SFR(CMU_LME_QCH_CON_CMU_LME_QCH, 0x3088, CMU_LME),
    SFR(CMU_LME_DBG_NFO_CMU_LME_QCH, 0x7088, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK, 0x2080, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK, 0x4080, CMU_LME),
    SFR(CMU_LME_QCH_CON_D_TZPC_LME_QCH, 0x308c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_D_TZPC_LME_QCH, 0x708c, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK, 0x2084, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK, 0x4084, CMU_LME),
    SFR(CMU_LME_QCH_CON_PPMU_D0_LME_QCH, 0x3090, CMU_LME),
    SFR(CMU_LME_DBG_NFO_PPMU_D0_LME_QCH, 0x7090, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK, 0x2088, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK, 0x4088, CMU_LME),
    SFR(CMU_LME_QCH_CON_PPMU_D1_LME_QCH, 0x3094, CMU_LME),
    SFR(CMU_LME_DBG_NFO_PPMU_D1_LME_QCH, 0x7094, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK, 0x208c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK, 0x408c, CMU_LME),
    SFR(CMU_LME_QCH_CON_PPMU_D2_LME_QCH, 0x3098, CMU_LME),
    SFR(CMU_LME_DBG_NFO_PPMU_D2_LME_QCH, 0x7098, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK, 0x2090, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK, 0x4090, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK, 0x2094, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK, 0x4094, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK, 0x2098, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK, 0x4098, CMU_LME),
    SFR(CMU_LME_QCH_CON_SLH_AXI_MI_P_LME_QCH, 0x309c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SLH_AXI_MI_P_LME_QCH, 0x709c, CMU_LME),
    SFR(CMU_LME_PCH_CON_SLH_AXI_MI_P_LME_PCH, 0x30a0, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SLH_AXI_MI_P_LME_PCH, 0x70a0, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK, 0x209c, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK, 0x409c, CMU_LME),
    SFR(CMU_LME_QCH_CON_SYSREG_LME_QCH, 0x30a4, CMU_LME),
    SFR(CMU_LME_DBG_NFO_SYSREG_LME_QCH, 0x70a4, CMU_LME),
    SFR(CMU_LME_CLK_CON_GAT_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20a0, CMU_LME),
    SFR(CMU_LME_DBG_NFO_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40a0, CMU_LME),
    SFR(CMU_M2M_SPARE0_SPARE, 0xa00, CMU_M2M),
    SFR(CMU_M2M_SPARE1_SPARE, 0xa04, CMU_M2M),
    SFR(CMU_M2M_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_M2M),
    SFR(CMU_M2M_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_M2M),
    SFR(CMU_M2M_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_M2M),
    SFR(CMU_M2M_CLKOUT_CON_CMU_M2M_CLKOUT0, 0x810, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_CMU_M2M_CLKOUT0, 0x4810, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP, 0x1800, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_DIV_CLK_M2M_NOCP, 0x5800, CMU_M2M),
    SFR(CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER, 0x600, CMU_M2M),
    SFR(CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER, 0x604, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_JPEG_USER, 0x4600, CMU_M2M),
    SFR(CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JSQZ_USER, 0x610, CMU_M2M),
    SFR(CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JSQZ_USER, 0x614, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_JSQZ_USER, 0x4604, CMU_M2M),
    SFR(CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER, 0x620, CMU_M2M),
    SFR(CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER, 0x624, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_NOC_USER, 0x4608, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM, 0x2000, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM, 0x4000, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK, 0x2004, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK, 0x4004, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_JPEG0_0, 0x3000, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MEMPG_CON_JPEG0_0, 0x7000, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_JPEG0_QCH, 0x3004, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_JPEG0_QCH, 0x7004, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK, 0x2008, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK, 0x4008, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_JPEG1_1, 0x3008, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MEMPG_CON_JPEG1_1, 0x7008, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_JPEG1_QCH, 0x300c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_JPEG1_QCH, 0x700c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK, 0x200c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK, 0x400c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG0_M2M_QCH, 0x3010, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG0_M2M_QCH, 0x7010, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_SI_ID_JPEG0_M2M_PCH, 0x3014, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG0_M2M_PCH, 0x7014, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK, 0x2010, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK, 0x4010, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG1_M2M_QCH, 0x3018, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG1_M2M_QCH, 0x7018, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_SI_ID_JPEG1_M2M_PCH, 0x301c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG1_M2M_PCH, 0x701c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x2014, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x4014, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x2018, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x4018, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM, 0x201c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM, 0x401c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK, 0x2020, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK, 0x4020, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_FRC_MC_4, 0x3020, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MEMPG_CON_FRC_MC_4, 0x7020, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_FRC_MC_QCH, 0x3024, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_FRC_MC_QCH, 0x7024, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK, 0x2024, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK, 0x4024, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_JSQZ_3, 0x3028, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MEMPG_CON_JSQZ_3, 0x7028, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_JSQZ_QCH, 0x302c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_JSQZ_QCH, 0x702c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK, 0x2028, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK, 0x4028, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_SI_ID_FRCMC_M2M_QCH, 0x3030, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_ID_FRCMC_M2M_QCH, 0x7030, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_SI_ID_FRCMC_M2M_PCH, 0x3034, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_ID_FRCMC_M2M_PCH, 0x7034, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK, 0x202c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK, 0x402c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_SI_ID_JSQZ_M2M_QCH, 0x3038, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JSQZ_M2M_QCH, 0x7038, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_SI_ID_JSQZ_M2M_PCH, 0x303c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JSQZ_M2M_PCH, 0x703c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK, 0x2030, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK, 0x4030, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK, 0x2034, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK, 0x4034, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM, 0x2038, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM, 0x4038, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK, 0x203c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK, 0x403c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_ACEL_SI_D_M2M_QCH, 0x3040, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_ACEL_SI_D_M2M_QCH, 0x7040, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_ACEL_SI_D_M2M_PCH, 0x3044, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_ACEL_SI_D_M2M_PCH, 0x7044, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK, 0x2040, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK, 0x4040, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_MI_ID_FRCMC_M2M_QCH, 0x3048, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_ID_FRCMC_M2M_QCH, 0x7048, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_MI_ID_FRCMC_M2M_PCH, 0x304c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_ID_FRCMC_M2M_PCH, 0x704c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK, 0x2044, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK, 0x4044, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG0_M2M_QCH, 0x3050, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG0_M2M_QCH, 0x7050, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_MI_ID_JPEG0_M2M_PCH, 0x3054, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG0_M2M_PCH, 0x7054, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK, 0x2048, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK, 0x4048, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG1_M2M_QCH, 0x3058, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG1_M2M_QCH, 0x7058, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_MI_ID_JPEG1_M2M_PCH, 0x305c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG1_M2M_PCH, 0x705c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK, 0x204c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK, 0x404c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_MI_ID_JSQZ_M2M_QCH, 0x3060, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JSQZ_M2M_QCH, 0x7060, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_MI_ID_JSQZ_M2M_PCH, 0x3064, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JSQZ_M2M_PCH, 0x7064, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK, 0x2050, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK, 0x4050, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_M2M_2, 0x3068, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MEMPG_CON_M2M_2, 0x7068, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1, 0x2054, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1, 0x4054, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF, 0x2058, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF, 0x4058, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_M2M_QCH, 0x306c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_M2M_QCH, 0x706c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_M2M_QCH_VOTF, 0x3070, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_M2M_QCH_VOTF, 0x7070, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK, 0x205c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK, 0x405c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK, 0x2060, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK, 0x4060, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK, 0x2064, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK, 0x4064, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK, 0x2068, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK, 0x4068, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK, 0x206c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK, 0x406c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK, 0x2070, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK, 0x4070, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK, 0x2074, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK, 0x4074, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x2078, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x4078, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x207c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x407c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK, 0x2080, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK, 0x4080, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH, 0x3074, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SLH_AST_SI_G_PPMU_M2M_QCH, 0x7074, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_SLH_AST_SI_G_PPMU_M2M_PCH, 0x3078, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SLH_AST_SI_G_PPMU_M2M_PCH, 0x7078, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK, 0x2084, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK, 0x4084, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_SYSMMU_S0_M2M_5, 0x307c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MEMPG_CON_SYSMMU_S0_M2M_5, 0x707c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SYSMMU_S0_M2M_QCH_S0, 0x3080, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_S0_M2M_QCH_S0, 0x7080, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK, 0x2088, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK, 0x4088, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_SYSMMU_S0_PMMU0_M2M_5, 0x3084, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_M2M_5, 0x7084, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_S0, 0x3088, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_S0_PMMU0_M2M_QCH_S0, 0x7088, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK, 0x208c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK, 0x408c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_VGEN_LITE_M2M_QCH, 0x308c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_VGEN_LITE_M2M_QCH, 0x708c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK, 0x2090, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK, 0x4090, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK, 0x2094, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK, 0x4094, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK, 0x2098, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK, 0x4098, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_CMU_M2M_QCH, 0x3090, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_CMU_M2M_QCH, 0x7090, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK, 0x209c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK, 0x409c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_D_TZPC_M2M_QCH, 0x3094, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_D_TZPC_M2M_QCH, 0x7094, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK, 0x20a0, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK, 0x40a0, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_PPMU_D_M2M_QCH, 0x3098, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_PPMU_D_M2M_QCH, 0x7098, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK, 0x20a4, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK, 0x40a4, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_QE_FRC_MC_QCH, 0x309c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_QE_FRC_MC_QCH, 0x709c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK, 0x20a8, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK, 0x40a8, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_QE_JPEG0_QCH, 0x30a0, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_QE_JPEG0_QCH, 0x70a0, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK, 0x20ac, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK, 0x40ac, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_QE_JPEG1_QCH, 0x30a4, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_QE_JPEG1_QCH, 0x70a4, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK, 0x20b0, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK, 0x40b0, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_QE_JSQZ_QCH, 0x30a8, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_QE_JSQZ_QCH, 0x70a8, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK, 0x20b4, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK, 0x40b4, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_QE_M2M_QCH, 0x30ac, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_QE_M2M_QCH, 0x70ac, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK, 0x20b8, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK, 0x40b8, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_QE_VOTF_QCH, 0x30b0, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_QE_VOTF_QCH, 0x70b0, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x20bc, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x40bc, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x20c0, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x40c0, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK, 0x20c4, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK, 0x40c4, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH, 0x30b4, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_QCH, 0x70b4, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_SLH_AXI_MI_P_M2M_PCH, 0x30b8, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_PCH, 0x70b8, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK, 0x20c8, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK, 0x40c8, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SYSREG_M2M_QCH, 0x30bc, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSREG_M2M_QCH, 0x70bc, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20cc, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40cc, CMU_M2M),
    SFR(CMU_MCFP_SPARE0_SPARE, 0xa00, CMU_MCFP),
    SFR(CMU_MCFP_SPARE1_SPARE, 0xa04, CMU_MCFP),
    SFR(CMU_MCFP_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_MCFP),
    SFR(CMU_MCFP_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_MCFP),
    SFR(CMU_MCFP_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_MCFP),
    SFR(CMU_MCFP_CLKOUT_CON_CMU_MCFP_CLKOUT0, 0x810, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_CMU_MCFP_CLKOUT0, 0x4810, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_DIV_CLK_MCFP_NOCP, 0x1800, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_DIV_CLK_MCFP_NOCP, 0x5800, CMU_MCFP),
    SFR(CMU_MCFP_PLL_CON0_MUX_CLKCMU_MCFP_NOC_USER, 0x600, CMU_MCFP),
    SFR(CMU_MCFP_PLL_CON1_MUX_CLKCMU_MCFP_NOC_USER, 0x604, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_MUX_CLKCMU_MCFP_NOC_USER, 0x4600, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM, 0x2000, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM, 0x4000, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK, 0x2004, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK, 0x4004, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_ACEL_SI_D0_MCFP_QCH, 0x3000, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_ACEL_SI_D0_MCFP_QCH, 0x7000, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_ACEL_SI_D0_MCFP_PCH, 0x3004, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_ACEL_SI_D0_MCFP_PCH, 0x7004, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK, 0x2008, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK, 0x4008, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_ACEL_SI_D3_MCFP_QCH, 0x3008, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_ACEL_SI_D3_MCFP_QCH, 0x7008, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_ACEL_SI_D3_MCFP_PCH, 0x300c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_ACEL_SI_D3_MCFP_PCH, 0x700c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK, 0x200c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK, 0x400c, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_ACEL_SI_D4_MCFP_QCH, 0x3010, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_ACEL_SI_D4_MCFP_QCH, 0x7010, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_ACEL_SI_D4_MCFP_PCH, 0x3014, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_ACEL_SI_D4_MCFP_PCH, 0x7014, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK, 0x2010, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK, 0x4010, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLFE_MCFP_QCH, 0x3018, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_DLFE_MCFP_QCH, 0x7018, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AST_MI_OTF_DLFE_MCFP_PCH, 0x301c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_DLFE_MCFP_PCH, 0x701c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK, 0x2014, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK, 0x4014, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLNE_MCFP_QCH, 0x3020, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_DLNE_MCFP_QCH, 0x7020, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AST_MI_OTF_DLNE_MCFP_PCH, 0x3024, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_DLNE_MCFP_PCH, 0x7024, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK, 0x2018, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_MI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK, 0x4018, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AST_MI_OTF_RGBP_MCFP_QCH, 0x3028, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_RGBP_MCFP_QCH, 0x7028, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AST_MI_OTF_RGBP_MCFP_PCH, 0x302c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_RGBP_MCFP_PCH, 0x702c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK, 0x201c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK, 0x401c, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AST_MI_OTF_YUVP_MCFP_QCH, 0x3030, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_YUVP_MCFP_QCH, 0x7030, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AST_MI_OTF_YUVP_MCFP_PCH, 0x3034, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_MI_OTF_YUVP_MCFP_PCH, 0x7034, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK, 0x2020, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK, 0x4020, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AST_SI_OTF0_MCFP_DLFE_QCH, 0x3038, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_SI_OTF0_MCFP_DLFE_QCH, 0x7038, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AST_SI_OTF0_MCFP_DLFE_PCH, 0x303c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_SI_OTF0_MCFP_DLFE_PCH, 0x703c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK, 0x2024, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK, 0x4024, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AST_SI_OTF1_MCFP_DLFE_QCH, 0x3040, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_SI_OTF1_MCFP_DLFE_QCH, 0x7040, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AST_SI_OTF1_MCFP_DLFE_PCH, 0x3044, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_SI_OTF1_MCFP_DLFE_PCH, 0x7044, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK, 0x2028, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK, 0x4028, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AST_SI_OTF_MCFP_YUVP_QCH, 0x3048, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_SI_OTF_MCFP_YUVP_QCH, 0x7048, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AST_SI_OTF_MCFP_YUVP_PCH, 0x304c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AST_SI_OTF_MCFP_YUVP_PCH, 0x704c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK, 0x202c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK, 0x402c, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_MI_LD0_MCSC_MCFP_QCH, 0x3050, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD0_MCSC_MCFP_QCH, 0x7050, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_MI_LD0_MCSC_MCFP_PCH, 0x3054, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD0_MCSC_MCFP_PCH, 0x7054, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2030, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4030, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_MI_LD1_MCSC_MCFP_QCH, 0x3058, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD1_MCSC_MCFP_QCH, 0x7058, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_MI_LD1_MCSC_MCFP_PCH, 0x305c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD1_MCSC_MCFP_PCH, 0x705c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2034, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4034, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_MI_LD2_MCSC_MCFP_QCH, 0x3060, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD2_MCSC_MCFP_QCH, 0x7060, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_MI_LD2_MCSC_MCFP_PCH, 0x3064, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD2_MCSC_MCFP_PCH, 0x7064, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2038, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4038, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_MI_LD3_MCSC_MCFP_QCH, 0x3068, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD3_MCSC_MCFP_QCH, 0x7068, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_MI_LD3_MCSC_MCFP_PCH, 0x306c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD3_MCSC_MCFP_PCH, 0x706c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK, 0x203c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK, 0x403c, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_MI_LD4_MCSC_MCFP_QCH, 0x3070, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD4_MCSC_MCFP_QCH, 0x7070, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_MI_LD4_MCSC_MCFP_PCH, 0x3074, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD4_MCSC_MCFP_PCH, 0x7074, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2040, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4040, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_MI_LD5_MCSC_MCFP_QCH, 0x3078, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD5_MCSC_MCFP_QCH, 0x7078, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_MI_LD5_MCSC_MCFP_PCH, 0x307c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD5_MCSC_MCFP_PCH, 0x707c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2044, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4044, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_MI_LD6_MCSC_MCFP_QCH, 0x3080, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD6_MCSC_MCFP_QCH, 0x7080, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_MI_LD6_MCSC_MCFP_PCH, 0x3084, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD6_MCSC_MCFP_PCH, 0x7084, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2048, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4048, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_MI_LD7_MCSC_MCFP_QCH, 0x3088, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD7_MCSC_MCFP_QCH, 0x7088, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_MI_LD7_MCSC_MCFP_PCH, 0x308c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD7_MCSC_MCFP_PCH, 0x708c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK, 0x204c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK, 0x404c, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_MI_LD_DLFE_MCFP_QCH, 0x3090, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD_DLFE_MCFP_QCH, 0x7090, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_MI_LD_DLFE_MCFP_PCH, 0x3094, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_MI_LD_DLFE_MCFP_PCH, 0x7094, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK, 0x2050, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK, 0x4050, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_SI_D1_MCFP_QCH, 0x3098, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_SI_D1_MCFP_QCH, 0x7098, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_SI_D1_MCFP_PCH, 0x309c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_SI_D1_MCFP_PCH, 0x709c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK, 0x2054, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK, 0x4054, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_LH_AXI_SI_D2_MCFP_QCH, 0x30a0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_SI_D2_MCFP_QCH, 0x70a0, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_LH_AXI_SI_D2_MCFP_PCH, 0x30a4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_LH_AXI_SI_D2_MCFP_PCH, 0x70a4, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_MCFP_IPCLKPORT_CLK, 0x2058, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_MCFP_IPCLKPORT_CLK, 0x4058, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_MCFP_QCH, 0x30a8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_MCFP_QCH, 0x70a8, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK, 0x205c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK, 0x405c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK, 0x2060, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK, 0x4060, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK, 0x2064, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK, 0x4064, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK, 0x2068, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK, 0x4068, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK, 0x206c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK, 0x406c, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK, 0x2070, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK, 0x4070, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK, 0x2074, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK, 0x4074, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK, 0x2078, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK, 0x4078, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SIU_G_PPMU_MCFP_QCH, 0x30ac, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SIU_G_PPMU_MCFP_QCH, 0x70ac, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK, 0x207c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK, 0x407c, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH, 0x30b0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SLH_AST_SI_G_PPMU_MCFP_QCH, 0x70b0, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_SLH_AST_SI_G_PPMU_MCFP_PCH, 0x30b4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SLH_AST_SI_G_PPMU_MCFP_PCH, 0x70b4, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK, 0x2080, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK, 0x4080, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SYSMMU_S0_MCFP_QCH_S0, 0x30b8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SYSMMU_S0_MCFP_QCH_S0, 0x70b8, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK, 0x2084, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK, 0x4084, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU0_MCFP_QCH_S0, 0x30bc, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU0_MCFP_QCH_S0, 0x70bc, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK, 0x2088, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK, 0x4088, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU1_MCFP_QCH_S0, 0x30c0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU1_MCFP_QCH_S0, 0x70c0, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK, 0x208c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK, 0x408c, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU2_MCFP_QCH_S0, 0x30c4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU2_MCFP_QCH_S0, 0x70c4, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK, 0x2090, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK, 0x4090, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU3_MCFP_QCH_S0, 0x30c8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU3_MCFP_QCH_S0, 0x70c8, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK, 0x2094, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK, 0x4094, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU4_MCFP_QCH_S0, 0x30cc, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SYSMMU_S0_PMMU4_MCFP_QCH_S0, 0x70cc, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK, 0x2098, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK, 0x4098, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_VGEN_LITE_D0_MCFP_QCH, 0x30d0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_VGEN_LITE_D0_MCFP_QCH, 0x70d0, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK, 0x209c, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK, 0x409c, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_VGEN_LITE_D1_MCFP_QCH, 0x30d4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_VGEN_LITE_D1_MCFP_QCH, 0x70d4, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK, 0x20a0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK, 0x40a0, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK, 0x20a4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK, 0x40a4, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK, 0x20a8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK, 0x40a8, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK, 0x20ac, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK, 0x40ac, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK, 0x20b0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK, 0x40b0, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK, 0x20b4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK, 0x40b4, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK, 0x20b8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK, 0x40b8, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_CMU_MCFP_QCH, 0x30d8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_CMU_MCFP_QCH, 0x70d8, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK, 0x20bc, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK, 0x40bc, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_D_TZPC_MCFP_QCH, 0x30dc, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_D_TZPC_MCFP_QCH, 0x70dc, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK, 0x20c0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK, 0x40c0, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_PPMU_D0_MCFP_QCH, 0x30e0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_PPMU_D0_MCFP_QCH, 0x70e0, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK, 0x20c4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK, 0x40c4, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_PPMU_D1_MCFP_QCH, 0x30e4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_PPMU_D1_MCFP_QCH, 0x70e4, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK, 0x20c8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK, 0x40c8, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_PPMU_D2_MCFP_QCH, 0x30e8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_PPMU_D2_MCFP_QCH, 0x70e8, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK, 0x20cc, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK, 0x40cc, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_PPMU_D3_MCFP_QCH, 0x30ec, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_PPMU_D3_MCFP_QCH, 0x70ec, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK, 0x20d0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK, 0x40d0, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_PPMU_D4_MCFP_QCH, 0x30f0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_PPMU_D4_MCFP_QCH, 0x70f0, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK, 0x20d4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK, 0x40d4, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK, 0x20d8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK, 0x40d8, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK, 0x20dc, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK, 0x40dc, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SLH_AXI_MI_P_MCFP_QCH, 0x30f4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SLH_AXI_MI_P_MCFP_QCH, 0x70f4, CMU_MCFP),
    SFR(CMU_MCFP_PCH_CON_SLH_AXI_MI_P_MCFP_PCH, 0x30f8, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SLH_AXI_MI_P_MCFP_PCH, 0x70f8, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK, 0x20e0, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK, 0x40e0, CMU_MCFP),
    SFR(CMU_MCFP_QCH_CON_SYSREG_MCFP_QCH, 0x30fc, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_SYSREG_MCFP_QCH, 0x70fc, CMU_MCFP),
    SFR(CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20e4, CMU_MCFP),
    SFR(CMU_MCFP_DBG_NFO_BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40e4, CMU_MCFP),
    SFR(CMU_MCSC_SPARE0_SPARE, 0xa00, CMU_MCSC),
    SFR(CMU_MCSC_SPARE1_SPARE, 0xa04, CMU_MCSC),
    SFR(CMU_MCSC_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_MCSC),
    SFR(CMU_MCSC_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_MCSC),
    SFR(CMU_MCSC_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_MCSC),
    SFR(CMU_MCSC_CLKOUT_CON_CMU_MCSC_CLKOUT0, 0x810, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_CMU_MCSC_CLKOUT0, 0x4810, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_DIV_CLK_MCSC_NOCP, 0x1800, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_DIV_CLK_MCSC_NOCP, 0x5800, CMU_MCSC),
    SFR(CMU_MCSC_PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER, 0x600, CMU_MCSC),
    SFR(CMU_MCSC_PLL_CON1_MUX_CLKCMU_MCSC_NOC_USER, 0x604, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_MUX_CLKCMU_MCSC_NOC_USER, 0x4600, CMU_MCSC),
    SFR(CMU_MCSC_PLL_CON0_MUX_CLKCMU_MCSC_SHRP_USER, 0x610, CMU_MCSC),
    SFR(CMU_MCSC_PLL_CON1_MUX_CLKCMU_MCSC_SHRP_USER, 0x614, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_MUX_CLKCMU_MCSC_SHRP_USER, 0x4604, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, 0x2000, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, 0x4000, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_IOTF_MCSC_IPCLKPORT_I_CLK, 0x2004, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_MI_IOTF_MCSC_IPCLKPORT_I_CLK, 0x4004, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AST_MI_IOTF_MCSC_QCH, 0x3000, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AST_MI_IOTF_MCSC_QCH, 0x7000, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AST_MI_IOTF_MCSC_PCH, 0x3004, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AST_MI_IOTF_MCSC_PCH, 0x7004, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2008, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4008, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AXI_SI_LD0_MCSC_MCFP_QCH, 0x3008, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD0_MCSC_MCFP_QCH, 0x7008, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AXI_SI_LD0_MCSC_MCFP_PCH, 0x300c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD0_MCSC_MCFP_PCH, 0x700c, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK, 0x200c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK, 0x400c, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AXI_SI_LD1_MCSC_MCFP_QCH, 0x3010, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD1_MCSC_MCFP_QCH, 0x7010, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AXI_SI_LD1_MCSC_MCFP_PCH, 0x3014, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD1_MCSC_MCFP_PCH, 0x7014, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2010, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4010, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AXI_SI_LD2_MCSC_MCFP_QCH, 0x3018, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD2_MCSC_MCFP_QCH, 0x7018, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AXI_SI_LD2_MCSC_MCFP_PCH, 0x301c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD2_MCSC_MCFP_PCH, 0x701c, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2014, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4014, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AXI_SI_LD3_MCSC_MCFP_QCH, 0x3020, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD3_MCSC_MCFP_QCH, 0x7020, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AXI_SI_LD3_MCSC_MCFP_PCH, 0x3024, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD3_MCSC_MCFP_PCH, 0x7024, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2018, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4018, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AXI_SI_LD4_MCSC_MCFP_QCH, 0x3028, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD4_MCSC_MCFP_QCH, 0x7028, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AXI_SI_LD4_MCSC_MCFP_PCH, 0x302c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD4_MCSC_MCFP_PCH, 0x702c, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK, 0x201c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK, 0x401c, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AXI_SI_LD5_MCSC_MCFP_QCH, 0x3030, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD5_MCSC_MCFP_QCH, 0x7030, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AXI_SI_LD5_MCSC_MCFP_PCH, 0x3034, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD5_MCSC_MCFP_PCH, 0x7034, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2020, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4020, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AXI_SI_LD6_MCSC_MCFP_QCH, 0x3038, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD6_MCSC_MCFP_QCH, 0x7038, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AXI_SI_LD6_MCSC_MCFP_PCH, 0x303c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD6_MCSC_MCFP_PCH, 0x703c, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK, 0x2024, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK, 0x4024, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AXI_SI_LD7_MCSC_MCFP_QCH, 0x3040, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD7_MCSC_MCFP_QCH, 0x7040, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AXI_SI_LD7_MCSC_MCFP_PCH, 0x3044, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD7_MCSC_MCFP_PCH, 0x7044, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK, 0x2028, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK, 0x4028, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK, 0x202c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK, 0x402c, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK, 0x2030, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK, 0x4030, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_MCSC_QCH, 0x3048, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_MCSC_QCH, 0x7048, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_MCSC_QCH_C2R, 0x304c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_MCSC_QCH_C2R, 0x704c, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_MCSC_QCH_C2W, 0x3050, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_MCSC_QCH_C2W, 0x7050, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK, 0x2034, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK, 0x4034, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK, 0x2038, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK, 0x4038, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK, 0x203c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK, 0x403c, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_VGEN_LITE_MCSC_QCH, 0x3054, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_VGEN_LITE_MCSC_QCH, 0x7054, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK, 0x2040, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK, 0x4040, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_CMU_MCSC_QCH, 0x3058, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_CMU_MCSC_QCH, 0x7058, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK, 0x2044, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK, 0x4044, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_D_TZPC_MCSC_QCH, 0x305c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_D_TZPC_MCSC_QCH, 0x705c, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK, 0x2048, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK, 0x4048, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK, 0x204c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK, 0x404c, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK, 0x2050, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK, 0x4050, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_SLH_AXI_MI_P_MCSC_QCH, 0x3060, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_SLH_AXI_MI_P_MCSC_QCH, 0x7060, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_SLH_AXI_MI_P_MCSC_PCH, 0x3064, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_SLH_AXI_MI_P_MCSC_PCH, 0x7064, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK, 0x2054, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK, 0x4054, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_SYSREG_MCSC_QCH, 0x3068, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_SYSREG_MCSC_QCH, 0x7068, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM, 0x2058, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM, 0x4058, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, 0x205c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, 0x405c, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AST_MI_OTF_YUVP_MCSC_QCH, 0x306c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_YUVP_MCSC_QCH, 0x706c, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AST_MI_OTF_YUVP_MCSC_PCH, 0x3070, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_YUVP_MCSC_PCH, 0x7070, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_SI_IOTF_MCSC_IPCLKPORT_I_CLK, 0x2060, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_SI_IOTF_MCSC_IPCLKPORT_I_CLK, 0x4060, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AST_SI_IOTF_MCSC_QCH, 0x3074, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AST_SI_IOTF_MCSC_QCH, 0x7074, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AST_SI_IOTF_MCSC_PCH, 0x3078, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AST_SI_IOTF_MCSC_PCH, 0x7078, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_YUVP_IPCLKPORT_I_CLK, 0x2064, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_YUVP_IPCLKPORT_I_CLK, 0x4064, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_LH_AXI_SI_LD_MCSC_YUVP_QCH, 0x307c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD_MCSC_YUVP_QCH, 0x707c, CMU_MCSC),
    SFR(CMU_MCSC_PCH_CON_LH_AXI_SI_LD_MCSC_YUVP_PCH, 0x3080, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_LH_AXI_SI_LD_MCSC_YUVP_PCH, 0x7080, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK, 0x2068, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK, 0x4068, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK, 0x206c, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK, 0x406c, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK, 0x2070, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK, 0x4070, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_SHRP_QCH, 0x3084, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_SHRP_QCH, 0x7084, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK, 0x2074, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK, 0x4074, CMU_MCSC),
    SFR(CMU_MCSC_QCH_CON_VGEN_LITE_SHRP_QCH, 0x3088, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_VGEN_LITE_SHRP_QCH, 0x7088, CMU_MCSC),
    SFR(CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2078, CMU_MCSC),
    SFR(CMU_MCSC_DBG_NFO_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4078, CMU_MCSC),
    SFR(CMU_MFC_SPARE0_SPARE, 0xa00, CMU_MFC),
    SFR(CMU_MFC_SPARE1_SPARE, 0xa04, CMU_MFC),
    SFR(CMU_MFC_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_MFC),
    SFR(CMU_MFC_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_MFC),
    SFR(CMU_MFC_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_MFC),
    SFR(CMU_MFC_CLKOUT_CON_CMU_MFC_CLKOUT0, 0x810, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_CMU_MFC_CLKOUT0, 0x4810, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP, 0x1800, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_DIV_CLK_MFC_NOCP, 0x5800, CMU_MFC),
    SFR(CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER, 0x600, CMU_MFC),
    SFR(CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER, 0x604, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MUX_CLKCMU_MFC_MFC_USER, 0x4600, CMU_MFC),
    SFR(CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER, 0x610, CMU_MFC),
    SFR(CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER, 0x614, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MUX_CLKCMU_MFC_WFD_USER, 0x4604, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS, 0x2000, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS, 0x4000, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x2004, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x4004, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK, 0x2008, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK, 0x4008, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_MI_OTF0_LME_MFC_QCH, 0x3000, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_LME_MFC_QCH, 0x7000, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_MI_OTF0_LME_MFC_PCH, 0x3004, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_LME_MFC_PCH, 0x7004, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, 0x200c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, 0x400c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH, 0x3008, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_MFD_MFC_QCH, 0x7008, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_MI_OTF0_MFD_MFC_PCH, 0x300c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_MFD_MFC_PCH, 0x700c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK, 0x2010, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK, 0x4010, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_MI_OTF1_LME_MFC_QCH, 0x3010, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_LME_MFC_QCH, 0x7010, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_MI_OTF1_LME_MFC_PCH, 0x3014, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_LME_MFC_PCH, 0x7014, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, 0x2014, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, 0x4014, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH, 0x3018, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_MFD_MFC_QCH, 0x7018, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_MI_OTF1_MFD_MFC_PCH, 0x301c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_MFD_MFC_PCH, 0x701c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, 0x2018, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, 0x4018, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH, 0x3020, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF2_MFD_MFC_QCH, 0x7020, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_MI_OTF2_MFD_MFC_PCH, 0x3024, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF2_MFD_MFC_PCH, 0x7024, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, 0x201c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, 0x401c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH, 0x3028, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF3_MFD_MFC_QCH, 0x7028, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_MI_OTF3_MFD_MFC_PCH, 0x302c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_MI_OTF3_MFD_MFC_PCH, 0x702c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, 0x2020, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, 0x4020, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH, 0x3030, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_SI_OTF0_MFC_MFD_QCH, 0x7030, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_SI_OTF0_MFC_MFD_PCH, 0x3034, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_SI_OTF0_MFC_MFD_PCH, 0x7034, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, 0x2024, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, 0x4024, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH, 0x3038, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_SI_OTF1_MFC_MFD_QCH, 0x7038, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_SI_OTF1_MFC_MFD_PCH, 0x303c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_SI_OTF1_MFC_MFD_PCH, 0x703c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, 0x2028, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, 0x4028, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH, 0x3040, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_SI_OTF2_MFC_MFD_QCH, 0x7040, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_SI_OTF2_MFC_MFD_PCH, 0x3044, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_SI_OTF2_MFC_MFD_PCH, 0x7044, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, 0x202c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, 0x402c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH, 0x3048, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_SI_OTF3_MFC_MFD_QCH, 0x7048, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AST_SI_OTF3_MFC_MFD_PCH, 0x304c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AST_SI_OTF3_MFC_MFD_PCH, 0x704c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK, 0x2030, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK, 0x4030, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_ATB_SI_IT_MFC_QCH, 0x3050, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_ATB_SI_IT_MFC_QCH, 0x7050, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK, 0x2034, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK, 0x4034, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AXI_MI_ID_MFC_QCH, 0x3054, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_MI_ID_MFC_QCH, 0x7054, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AXI_MI_ID_MFC_PCH, 0x3058, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_MI_ID_MFC_PCH, 0x7058, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK, 0x2038, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK, 0x4038, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AXI_SI_D0_MFC_QCH, 0x305c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_SI_D0_MFC_QCH, 0x705c, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AXI_SI_D0_MFC_PCH, 0x3060, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_SI_D0_MFC_PCH, 0x7060, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK, 0x203c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK, 0x403c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AXI_SI_D1_MFC_QCH, 0x3064, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_SI_D1_MFC_QCH, 0x7064, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AXI_SI_D1_MFC_PCH, 0x3068, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_SI_D1_MFC_PCH, 0x7068, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x2040, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x4040, CMU_MFC),
    SFR(CMU_MFC_MEMPG_CON_MFC_0, 0x306c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MEMPG_CON_MFC_0, 0x706c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK, 0x2044, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK, 0x4044, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_MFC_QCH, 0x3070, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MFC_QCH, 0x7070, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_MFC_QCH_VOTF, 0x3074, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MFC_QCH_VOTF, 0x7074, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, 0x2048, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, 0x4048, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, 0x204c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, 0x404c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK, 0x2050, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK, 0x4050, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, 0x2054, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, 0x4054, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, 0x2058, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, 0x4058, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH, 0x3078, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH, 0x7078, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, 0x205c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, 0x405c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH, 0x307c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH, 0x707c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, 0x2060, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, 0x4060, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH, 0x3080, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH, 0x7080, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, 0x2064, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, 0x4064, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH, 0x3084, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH, 0x7084, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, 0x2068, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, 0x4068, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH, 0x3088, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH, 0x7088, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, 0x206c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, 0x406c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH, 0x308c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH, 0x708c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, 0x2070, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, 0x4070, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH, 0x3090, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH, 0x7090, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, 0x2074, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, 0x4074, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH, 0x3094, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH, 0x7094, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, 0x2078, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, 0x4078, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH, 0x3098, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH, 0x7098, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK, 0x207c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK, 0x407c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH, 0x309c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH, 0x709c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, 0x2080, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, 0x4080, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, 0x2084, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, 0x4084, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH, 0x30a0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH, 0x70a0, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK, 0x2088, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK, 0x4088, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SIU_G_PPMU_MFC_QCH, 0x30a4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SIU_G_PPMU_MFC_QCH, 0x70a4, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK, 0x208c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK, 0x408c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH, 0x30a8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SLH_AST_SI_G_PPMU_MFC_QCH, 0x70a8, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_SLH_AST_SI_G_PPMU_MFC_PCH, 0x30ac, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SLH_AST_SI_G_PPMU_MFC_PCH, 0x70ac, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK, 0x2090, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK, 0x4090, CMU_MFC),
    SFR(CMU_MFC_MEMPG_CON_SYSMMU_S0_MFC_2, 0x30b0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_MFC_2, 0x70b0, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SYSMMU_S0_MFC_QCH_S0, 0x30b4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SYSMMU_S0_MFC_QCH_S0, 0x70b4, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK, 0x2094, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK, 0x4094, CMU_MFC),
    SFR(CMU_MFC_MEMPG_CON_SYSMMU_S0_PMMU0_MFC_2, 0x30b8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_MFC_2, 0x70b8, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0, 0x30bc, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SYSMMU_S0_PMMU0_MFC_QCH_S0, 0x70bc, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK, 0x2098, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK, 0x4098, CMU_MFC),
    SFR(CMU_MFC_MEMPG_CON_SYSMMU_S0_PMMU1_MFC_2, 0x30c0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_MFC_2, 0x70c0, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0, 0x30c4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SYSMMU_S0_PMMU1_MFC_QCH_S0, 0x70c4, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK, 0x209c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK, 0x409c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH, 0x30c8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_VGEN_LITE_MFC_QCH, 0x70c8, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, 0x20a0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, 0x40a0, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK, 0x20a4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK, 0x40a4, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, 0x20a8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, 0x40a8, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK, 0x20ac, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK, 0x40ac, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_ATB_MI_IT_MFC_QCH, 0x30cc, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_ATB_MI_IT_MFC_QCH, 0x70cc, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK, 0x20b0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK, 0x40b0, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AXI_SI_ID_MFC_QCH, 0x30d0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_SI_ID_MFC_QCH, 0x70d0, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AXI_SI_ID_MFC_PCH, 0x30d4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_SI_ID_MFC_PCH, 0x70d4, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, 0x20b4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, 0x40b4, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK, 0x20b8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK, 0x40b8, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH, 0x30d8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH, 0x70d8, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, 0x20bc, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, 0x40bc, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK, 0x20c0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK, 0x40c0, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH, 0x30dc, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH, 0x70dc, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK, 0x20c4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_WFD_IPCLKPORT_ACLK, 0x40c4, CMU_MFC),
    SFR(CMU_MFC_MEMPG_CON_WFD_1, 0x30e0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MEMPG_CON_WFD_1, 0x70e0, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_WFD_QCH, 0x30e4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_WFD_QCH, 0x70e4, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK, 0x20c8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK, 0x40c8, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_CMU_MFC_QCH, 0x30e8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_CMU_MFC_QCH, 0x70e8, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x20cc, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x40cc, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_D_TZPC_MFC_QCH, 0x30ec, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_D_TZPC_MFC_QCH, 0x70ec, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK, 0x20d0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK, 0x40d0, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_ECU_MFC_QCH, 0x30f0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_ECU_MFC_QCH, 0x70f0, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, 0x20d4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, 0x40d4, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_PPMU_D0_MFC_QCH, 0x30f4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_PPMU_D0_MFC_QCH, 0x70f4, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, 0x20d8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, 0x40d8, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_PPMU_D1_MFC_QCH, 0x30f8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_PPMU_D1_MFC_QCH, 0x70f8, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK, 0x20dc, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK, 0x40dc, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_PPMU_D2_MFC_QCH, 0x30fc, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_PPMU_D2_MFC_QCH, 0x70fc, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x20e0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x40e0, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x20e4, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x40e4, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, 0x20e8, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, 0x40e8, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH, 0x3100, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_QCH, 0x7100, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_SLH_AXI_MI_P_MFC_PCH, 0x3104, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_PCH, 0x7104, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x20ec, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x40ec, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SYSREG_MFC_QCH, 0x3108, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SYSREG_MFC_QCH, 0x7108, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20f0, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40f0, CMU_MFC),
    SFR(CMU_MFD_SPARE0_SPARE, 0xa00, CMU_MFD),
    SFR(CMU_MFD_SPARE1_SPARE, 0xa04, CMU_MFD),
    SFR(CMU_MFD_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_MFD),
    SFR(CMU_MFD_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_MFD),
    SFR(CMU_MFD_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_MFD),
    SFR(CMU_MFD_CLKOUT_CON_CMU_MFD_CLKOUT0, 0x810, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_CMU_MFD_CLKOUT0, 0x4810, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_DIV_CLK_MFD_NOCP, 0x1800, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_DIV_CLK_MFD_NOCP, 0x5800, CMU_MFD),
    SFR(CMU_MFD_PLL_CON0_MUX_CLKCMU_MFD_FG_USER, 0x600, CMU_MFD),
    SFR(CMU_MFD_PLL_CON1_MUX_CLKCMU_MFD_FG_USER, 0x604, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MUX_CLKCMU_MFD_FG_USER, 0x4600, CMU_MFD),
    SFR(CMU_MFD_PLL_CON0_MUX_CLKCMU_MFD_MFD_USER, 0x610, CMU_MFD),
    SFR(CMU_MFD_PLL_CON1_MUX_CLKCMU_MFD_MFD_USER, 0x614, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MUX_CLKCMU_MFD_MFD_USER, 0x4604, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM, 0x2000, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM, 0x4000, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK, 0x2004, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK, 0x4004, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AXI_SI_D2_MFD_QCH, 0x3000, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AXI_SI_D2_MFD_QCH, 0x7000, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AXI_SI_D2_MFD_PCH, 0x3004, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AXI_SI_D2_MFD_PCH, 0x7004, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_CLK_FG, 0x2008, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_MFD_IPCLKPORT_CLK_FG, 0x4008, CMU_MFD),
    SFR(CMU_MFD_MEMPG_CON_MFD_2, 0x3008, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MEMPG_CON_MFD_2, 0x7008, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_MFD_QCH_FG, 0x300c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MFD_QCH_FG, 0x700c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK, 0x200c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK, 0x400c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK, 0x2010, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK, 0x4010, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK, 0x2014, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK, 0x4014, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK, 0x2018, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK, 0x4018, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK, 0x201c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK, 0x401c, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SIU_G1_PPMU_MFD_QCH, 0x3010, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SIU_G1_PPMU_MFD_QCH, 0x7010, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK, 0x2020, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK, 0x4020, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SLH_AST_SI_IG_PPMU_MFD_QCH, 0x3014, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SLH_AST_SI_IG_PPMU_MFD_QCH, 0x7014, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_SLH_AST_SI_IG_PPMU_MFD_PCH, 0x3018, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SLH_AST_SI_IG_PPMU_MFD_PCH, 0x7018, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK, 0x2024, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK, 0x4024, CMU_MFD),
    SFR(CMU_MFD_MEMPG_CON_SYSMMU_S1_MFD_3, 0x301c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S1_MFD_3, 0x701c, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SYSMMU_S1_MFD_QCH_S0, 0x3020, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SYSMMU_S1_MFD_QCH_S0, 0x7020, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK, 0x2028, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK, 0x4028, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SYSMMU_S1_PMMU0_MFD_QCH_S0, 0x3024, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SYSMMU_S1_PMMU0_MFD_QCH_S0, 0x7024, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK, 0x202c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK, 0x402c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK, 0x2030, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK, 0x4030, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM, 0x2034, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM, 0x4034, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM, 0x2038, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM, 0x4038, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, 0x203c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, 0x403c, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH, 0x3028, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_MI_OTF0_MFC_MFD_QCH, 0x7028, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AST_MI_OTF0_MFC_MFD_PCH, 0x302c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_MI_OTF0_MFC_MFD_PCH, 0x702c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, 0x2040, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, 0x4040, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH, 0x3030, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_MI_OTF1_MFC_MFD_QCH, 0x7030, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AST_MI_OTF1_MFC_MFD_PCH, 0x3034, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_MI_OTF1_MFC_MFD_PCH, 0x7034, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, 0x2044, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, 0x4044, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH, 0x3038, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_MI_OTF2_MFC_MFD_QCH, 0x7038, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AST_MI_OTF2_MFC_MFD_PCH, 0x303c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_MI_OTF2_MFC_MFD_PCH, 0x703c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, 0x2048, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, 0x4048, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH, 0x3040, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_MI_OTF3_MFC_MFD_QCH, 0x7040, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AST_MI_OTF3_MFC_MFD_PCH, 0x3044, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_MI_OTF3_MFC_MFD_PCH, 0x7044, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, 0x204c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, 0x404c, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH, 0x3048, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_SI_OTF0_MFD_MFC_QCH, 0x7048, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AST_SI_OTF0_MFD_MFC_PCH, 0x304c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_SI_OTF0_MFD_MFC_PCH, 0x704c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, 0x2050, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, 0x4050, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH, 0x3050, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_SI_OTF1_MFD_MFC_QCH, 0x7050, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AST_SI_OTF1_MFD_MFC_PCH, 0x3054, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_SI_OTF1_MFD_MFC_PCH, 0x7054, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, 0x2054, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, 0x4054, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH, 0x3058, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_SI_OTF2_MFD_MFC_QCH, 0x7058, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AST_SI_OTF2_MFD_MFC_PCH, 0x305c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_SI_OTF2_MFD_MFC_PCH, 0x705c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, 0x2058, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, 0x4058, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH, 0x3060, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_SI_OTF3_MFD_MFC_QCH, 0x7060, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AST_SI_OTF3_MFD_MFC_PCH, 0x3064, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AST_SI_OTF3_MFD_MFC_PCH, 0x7064, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK, 0x205c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK, 0x405c, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AXI_SI_D0_MFD_QCH, 0x3068, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AXI_SI_D0_MFD_QCH, 0x7068, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AXI_SI_D0_MFD_PCH, 0x306c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AXI_SI_D0_MFD_PCH, 0x706c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK, 0x2060, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK, 0x4060, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_LH_AXI_SI_D1_MFD_QCH, 0x3070, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AXI_SI_D1_MFD_QCH, 0x7070, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_LH_AXI_SI_D1_MFD_PCH, 0x3074, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_LH_AXI_SI_D1_MFD_PCH, 0x7074, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_ACLK, 0x2064, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_MFD_IPCLKPORT_ACLK, 0x4064, CMU_MFD),
    SFR(CMU_MFD_MEMPG_CON_MFD_0, 0x3078, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MEMPG_CON_MFD_0, 0x7078, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_MFD_QCH, 0x307c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MFD_QCH, 0x707c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK, 0x2068, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK, 0x4068, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK, 0x206c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK, 0x406c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK, 0x2070, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK, 0x4070, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK, 0x2074, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK, 0x4074, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH, 0x3080, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH, 0x7080, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, 0x2078, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, 0x4078, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH, 0x3084, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH, 0x7084, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, 0x207c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, 0x407c, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH, 0x3088, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH, 0x7088, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, 0x2080, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, 0x4080, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH, 0x308c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH, 0x708c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, 0x2084, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, 0x4084, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH, 0x3090, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH, 0x7090, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, 0x2088, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, 0x4088, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH, 0x3094, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH, 0x7094, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, 0x208c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, 0x408c, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH, 0x3098, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH, 0x7098, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, 0x2090, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, 0x4090, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH, 0x309c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH, 0x709c, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, 0x2094, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, 0x4094, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH, 0x30a0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH, 0x70a0, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK, 0x2098, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK, 0x4098, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK, 0x209c, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK, 0x409c, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH, 0x30a4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH, 0x70a4, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK, 0x20a0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK, 0x40a0, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SIU_G0_PPMU_MFD_QCH, 0x30a8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SIU_G0_PPMU_MFD_QCH, 0x70a8, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK, 0x20a4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK, 0x40a4, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SLH_AST_MI_IG_PPMU_MFD_QCH, 0x30ac, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SLH_AST_MI_IG_PPMU_MFD_QCH, 0x70ac, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_SLH_AST_MI_IG_PPMU_MFD_PCH, 0x30b0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SLH_AST_MI_IG_PPMU_MFD_PCH, 0x70b0, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK, 0x20a8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK, 0x40a8, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH, 0x30b4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SLH_AST_SI_G_PPMU_MFD_QCH, 0x70b4, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_SLH_AST_SI_G_PPMU_MFD_PCH, 0x30b8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SLH_AST_SI_G_PPMU_MFD_PCH, 0x70b8, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK, 0x20ac, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK, 0x40ac, CMU_MFD),
    SFR(CMU_MFD_MEMPG_CON_SYSMMU_S0_MFD_1, 0x30bc, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_MFD_1, 0x70bc, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SYSMMU_S0_MFD_QCH_S0, 0x30c0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SYSMMU_S0_MFD_QCH_S0, 0x70c0, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK, 0x20b0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK, 0x40b0, CMU_MFD),
    SFR(CMU_MFD_MEMPG_CON_SYSMMU_S0_PMMU0_MFD_1, 0x30c4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_MFD_1, 0x70c4, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0, 0x30c8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SYSMMU_S0_PMMU0_MFD_QCH_S0, 0x70c8, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK, 0x20b4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK, 0x40b4, CMU_MFD),
    SFR(CMU_MFD_MEMPG_CON_SYSMMU_S0_PMMU1_MFD_1, 0x30cc, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_MFD_1, 0x70cc, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0, 0x30d0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SYSMMU_S0_PMMU1_MFD_QCH_S0, 0x70d0, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK, 0x20b8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK, 0x40b8, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_VGEN_LITE_MFD_QCH, 0x30d4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_VGEN_LITE_MFD_QCH, 0x70d4, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK, 0x20bc, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK, 0x40bc, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK, 0x20c0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK, 0x40c0, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_CMU_MFD_QCH, 0x30d8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_CMU_MFD_QCH, 0x70d8, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK, 0x20c4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK, 0x40c4, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_D_TZPC_MFD_QCH, 0x30dc, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_D_TZPC_MFD_QCH, 0x70dc, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK, 0x20c8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK, 0x40c8, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_ECU_MFD_QCH, 0x30e0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_ECU_MFD_QCH, 0x70e0, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK, 0x20cc, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK, 0x40cc, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_PPMU_D0_MFD_QCH, 0x30e4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_PPMU_D0_MFD_QCH, 0x70e4, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK, 0x20d0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK, 0x40d0, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_PPMU_D1_MFD_QCH, 0x30e8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_PPMU_D1_MFD_QCH, 0x70e8, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK, 0x20d4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK, 0x40d4, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_PPMU_D2_MFD_QCH, 0x30ec, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_PPMU_D2_MFD_QCH, 0x70ec, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK, 0x20d8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK, 0x40d8, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_PPMU_D3_MFD_QCH, 0x30f0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_PPMU_D3_MFD_QCH, 0x70f0, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK, 0x20dc, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK, 0x40dc, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK, 0x20e0, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK, 0x40e0, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK, 0x20e4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK, 0x40e4, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SLH_AXI_MI_P_MFD_QCH, 0x30f4, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SLH_AXI_MI_P_MFD_QCH, 0x70f4, CMU_MFD),
    SFR(CMU_MFD_PCH_CON_SLH_AXI_MI_P_MFD_PCH, 0x30f8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SLH_AXI_MI_P_MFD_PCH, 0x70f8, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK, 0x20e8, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK, 0x40e8, CMU_MFD),
    SFR(CMU_MFD_QCH_CON_SYSREG_MFD_QCH, 0x30fc, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_SYSREG_MFD_QCH, 0x70fc, CMU_MFD),
    SFR(CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20ec, CMU_MFD),
    SFR(CMU_MFD_DBG_NFO_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40ec, CMU_MFD),
    SFR(CMU_MIF0_SPARE0_SPARE, 0xa00, CMU_MIF0),
    SFR(CMU_MIF0_SPARE1_SPARE, 0xa04, CMU_MIF0),
    SFR(CMU_MIF0_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_MIF0),
    SFR(CMU_MIF0_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE_CTRL_SFRQUEUE_APB, 0x3c00, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE0_ENTRY_SFRQUEUE_APB, 0x3c10, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE1_ENTRY_SFRQUEUE_APB, 0x3c14, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE2_ENTRY_SFRQUEUE_APB, 0x3c18, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE3_ENTRY_SFRQUEUE_APB, 0x3c1c, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE4_ENTRY_SFRQUEUE_APB, 0x3c20, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE5_ENTRY_SFRQUEUE_APB, 0x3c24, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE6_ENTRY_SFRQUEUE_APB, 0x3c28, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE7_ENTRY_SFRQUEUE_APB, 0x3c2c, CMU_MIF0),
    SFR(CMU_MIF0_DDRPHY_MODE_CMU_PHY_CLKDIV, 0xa08, CMU_MIF0),
    SFR(CMU_MIF0_UNDEFINED_CMU_MIF_SHORTSTOP, 0x820, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CLKMUX_MIF_DDRPHY2X, 0x4600, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_CLK_MIF_SHORTSTOP, 0x2000, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CLK_MIF_SHORTSTOP, 0x4820, CMU_MIF0),
    SFR(CMU_MIF0_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL, 0x840, CMU_MIF0),
    SFR(CMU_MIF0_CLKOUT_CON_CMU_MIF_CLKOUT0, 0x810, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CMU_MIF_CLKOUT0, 0x4810, CMU_MIF0),
    SFR(CMU_MIF0_DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CMU_MIF_CMUREF_QCH, 0x7000, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_DIV_CLK_MIF_NOCD, 0x1800, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_DIV_CLK_MIF_NOCD, 0x5800, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER, 0x610, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER, 0x614, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER, 0x4604, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_MUX_MIF_CMUREF, 0x1000, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_MUX_MIF_CMUREF, 0x4000, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON3_PLL_MIF_MAIN, 0x10c, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON6_PLL_MIF_MAIN, 0x118, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON7_PLL_MIF_MAIN, 0x11c, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON4_PLL_MIF_MAIN, 0x110, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON0_PLL_MIF_MAIN, 0x100, CMU_MIF0),
    SFR(CMU_MIF0_PLL_LOCKTIME_PLL_MIF_MAIN, 0x0, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON1_PLL_MIF_MAIN, 0x104, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON2_PLL_MIF_MAIN, 0x108, CMU_MIF0),
    SFR(CMU_MIF0_PLL_LOCKTIME_REG_PLL_MIF_MAIN, 0x80, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_PLL_MIF_MAIN, 0x4100, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON3_PLL_MIF_SUB, 0x14c, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON6_PLL_MIF_SUB, 0x158, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON7_PLL_MIF_SUB, 0x15c, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON4_PLL_MIF_SUB, 0x150, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON0_PLL_MIF_SUB, 0x140, CMU_MIF0),
    SFR(CMU_MIF0_PLL_LOCKTIME_PLL_MIF_SUB, 0x4, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON1_PLL_MIF_SUB, 0x144, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON2_PLL_MIF_SUB, 0x148, CMU_MIF0),
    SFR(CMU_MIF0_PLL_LOCKTIME_REG_PLL_MIF_SUB, 0x84, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_PLL_MIF_SUB, 0x4140, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK, 0x2004, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK, 0x4004, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_DMC_QCH, 0x3010, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_DMC_QCH, 0x7010, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x2008, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x4008, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x200c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x400c, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2010, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x4010, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, 0x2014, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, 0x4014, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH, 0x3004, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_QCH, 0x7004, CMU_MIF0),
    SFR(CMU_MIF0_PCH_CON_SLH_AST_SI_G_PPMU_MIF_PCH, 0x3008, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_PCH, 0x7008, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK, 0x2018, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK, 0x4018, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_CMU_MIF_QCH, 0x300c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CMU_MIF_QCH, 0x700c, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x201c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x401c, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH, 0x3014, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_D_TZPC_MIF_QCH, 0x7014, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK, 0x2020, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK, 0x4020, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_ECU_MIF_QCH, 0x3018, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_ECU_MIF_QCH, 0x7018, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x2024, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x4024, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH, 0x301c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH, 0x701c, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x2028, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x4028, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH, 0x3020, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_QCH_ADAPTER_DMC_QCH, 0x7020, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x202c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x402c, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x3024, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH, 0x7024, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2030, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4030, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, 0x2034, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, 0x4034, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2038, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4038, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x203c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x403c, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH, 0x3028, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SLH_AXI_MI_P_MIF_QCH, 0x7028, CMU_MIF0),
    SFR(CMU_MIF0_PCH_CON_SLH_AXI_MI_P_MIF_PCH, 0x302c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SLH_AXI_MI_P_MIF_PCH, 0x702c, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK, 0x2040, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK, 0x4040, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_SPC_MIF_QCH, 0x3030, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SPC_MIF_QCH, 0x7030, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2044, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x4044, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_SYSREG_MIF_QCH, 0x3034, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SYSREG_MIF_QCH, 0x7034, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, 0x2048, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, 0x4048, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_SYSREG_PRIVATE_MIF_QCH, 0x3038, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SYSREG_PRIVATE_MIF_QCH, 0x7038, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x204c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x404c, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, 0x2050, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, 0x4050, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2054, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4054, CMU_MIF0),
    SFR(CMU_MIF1_SPARE0_SPARE, 0xa00, CMU_MIF1),
    SFR(CMU_MIF1_SPARE1_SPARE, 0xa04, CMU_MIF1),
    SFR(CMU_MIF1_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_MIF1),
    SFR(CMU_MIF1_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE_CTRL_SFRQUEUE_APB, 0x3c00, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE0_ENTRY_SFRQUEUE_APB, 0x3c10, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE1_ENTRY_SFRQUEUE_APB, 0x3c14, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE2_ENTRY_SFRQUEUE_APB, 0x3c18, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE3_ENTRY_SFRQUEUE_APB, 0x3c1c, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE4_ENTRY_SFRQUEUE_APB, 0x3c20, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE5_ENTRY_SFRQUEUE_APB, 0x3c24, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE6_ENTRY_SFRQUEUE_APB, 0x3c28, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE7_ENTRY_SFRQUEUE_APB, 0x3c2c, CMU_MIF1),
    SFR(CMU_MIF1_DDRPHY_MODE_CMU_PHY_CLKDIV, 0xa08, CMU_MIF1),
    SFR(CMU_MIF1_UNDEFINED_CMU_MIF_SHORTSTOP, 0x820, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CLKMUX_MIF_DDRPHY2X, 0x4600, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_CLK_MIF_SHORTSTOP, 0x2000, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CLK_MIF_SHORTSTOP, 0x4820, CMU_MIF1),
    SFR(CMU_MIF1_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL, 0x840, CMU_MIF1),
    SFR(CMU_MIF1_CLKOUT_CON_CMU_MIF_CLKOUT0, 0x810, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CMU_MIF_CLKOUT0, 0x4810, CMU_MIF1),
    SFR(CMU_MIF1_DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CMU_MIF_CMUREF_QCH, 0x7000, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_DIV_CLK_MIF_NOCD, 0x1800, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_DIV_CLK_MIF_NOCD, 0x5800, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER, 0x610, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER, 0x614, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER, 0x4604, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_MUX_MIF_CMUREF, 0x1000, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_MUX_MIF_CMUREF, 0x4000, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON3_PLL_MIF_MAIN, 0x10c, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON6_PLL_MIF_MAIN, 0x118, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON7_PLL_MIF_MAIN, 0x11c, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON4_PLL_MIF_MAIN, 0x110, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON0_PLL_MIF_MAIN, 0x100, CMU_MIF1),
    SFR(CMU_MIF1_PLL_LOCKTIME_PLL_MIF_MAIN, 0x0, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON1_PLL_MIF_MAIN, 0x104, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON2_PLL_MIF_MAIN, 0x108, CMU_MIF1),
    SFR(CMU_MIF1_PLL_LOCKTIME_REG_PLL_MIF_MAIN, 0x80, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_PLL_MIF_MAIN, 0x4100, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON3_PLL_MIF_SUB, 0x14c, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON6_PLL_MIF_SUB, 0x158, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON7_PLL_MIF_SUB, 0x15c, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON4_PLL_MIF_SUB, 0x150, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON0_PLL_MIF_SUB, 0x140, CMU_MIF1),
    SFR(CMU_MIF1_PLL_LOCKTIME_PLL_MIF_SUB, 0x4, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON1_PLL_MIF_SUB, 0x144, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON2_PLL_MIF_SUB, 0x148, CMU_MIF1),
    SFR(CMU_MIF1_PLL_LOCKTIME_REG_PLL_MIF_SUB, 0x84, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_PLL_MIF_SUB, 0x4140, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK, 0x2004, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK, 0x4004, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_DMC_QCH, 0x3010, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_DMC_QCH, 0x7010, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x2008, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x4008, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x200c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x400c, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2010, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x4010, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, 0x2014, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, 0x4014, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH, 0x3004, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_QCH, 0x7004, CMU_MIF1),
    SFR(CMU_MIF1_PCH_CON_SLH_AST_SI_G_PPMU_MIF_PCH, 0x3008, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_PCH, 0x7008, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK, 0x2018, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK, 0x4018, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_CMU_MIF_QCH, 0x300c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CMU_MIF_QCH, 0x700c, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x201c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x401c, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH, 0x3014, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_D_TZPC_MIF_QCH, 0x7014, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK, 0x2020, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK, 0x4020, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_ECU_MIF_QCH, 0x3018, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_ECU_MIF_QCH, 0x7018, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x2024, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x4024, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH, 0x301c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH, 0x701c, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x2028, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x4028, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH, 0x3020, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_QCH_ADAPTER_DMC_QCH, 0x7020, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x202c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x402c, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x3024, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH, 0x7024, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2030, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4030, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, 0x2034, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, 0x4034, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2038, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4038, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x203c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x403c, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH, 0x3028, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SLH_AXI_MI_P_MIF_QCH, 0x7028, CMU_MIF1),
    SFR(CMU_MIF1_PCH_CON_SLH_AXI_MI_P_MIF_PCH, 0x302c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SLH_AXI_MI_P_MIF_PCH, 0x702c, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK, 0x2040, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK, 0x4040, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_SPC_MIF_QCH, 0x3030, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SPC_MIF_QCH, 0x7030, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2044, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x4044, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_SYSREG_MIF_QCH, 0x3034, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SYSREG_MIF_QCH, 0x7034, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, 0x2048, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, 0x4048, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_SYSREG_PRIVATE_MIF_QCH, 0x3038, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SYSREG_PRIVATE_MIF_QCH, 0x7038, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x204c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x404c, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, 0x2050, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, 0x4050, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2054, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4054, CMU_MIF1),
    SFR(CMU_MIF2_SPARE0_SPARE, 0xa00, CMU_MIF2),
    SFR(CMU_MIF2_SPARE1_SPARE, 0xa04, CMU_MIF2),
    SFR(CMU_MIF2_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_MIF2),
    SFR(CMU_MIF2_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_MIF2),
    SFR(CMU_MIF2_QUEUE_CTRL_SFRQUEUE_APB, 0x3c00, CMU_MIF2),
    SFR(CMU_MIF2_QUEUE0_ENTRY_SFRQUEUE_APB, 0x3c10, CMU_MIF2),
    SFR(CMU_MIF2_QUEUE1_ENTRY_SFRQUEUE_APB, 0x3c14, CMU_MIF2),
    SFR(CMU_MIF2_QUEUE2_ENTRY_SFRQUEUE_APB, 0x3c18, CMU_MIF2),
    SFR(CMU_MIF2_QUEUE3_ENTRY_SFRQUEUE_APB, 0x3c1c, CMU_MIF2),
    SFR(CMU_MIF2_QUEUE4_ENTRY_SFRQUEUE_APB, 0x3c20, CMU_MIF2),
    SFR(CMU_MIF2_QUEUE5_ENTRY_SFRQUEUE_APB, 0x3c24, CMU_MIF2),
    SFR(CMU_MIF2_QUEUE6_ENTRY_SFRQUEUE_APB, 0x3c28, CMU_MIF2),
    SFR(CMU_MIF2_QUEUE7_ENTRY_SFRQUEUE_APB, 0x3c2c, CMU_MIF2),
    SFR(CMU_MIF2_DDRPHY_MODE_CMU_PHY_CLKDIV, 0xa08, CMU_MIF2),
    SFR(CMU_MIF2_UNDEFINED_CMU_MIF_SHORTSTOP, 0x820, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_CLKMUX_MIF_DDRPHY2X, 0x4600, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_CLK_MIF_SHORTSTOP, 0x2000, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_CLK_MIF_SHORTSTOP, 0x4820, CMU_MIF2),
    SFR(CMU_MIF2_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL, 0x840, CMU_MIF2),
    SFR(CMU_MIF2_CLKOUT_CON_CMU_MIF_CLKOUT0, 0x810, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_CMU_MIF_CLKOUT0, 0x4810, CMU_MIF2),
    SFR(CMU_MIF2_DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_CMU_MIF_CMUREF_QCH, 0x7000, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_DIV_CLK_MIF_NOCD, 0x1800, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_DIV_CLK_MIF_NOCD, 0x5800, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER, 0x610, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER, 0x614, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER, 0x4604, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_MUX_MIF_CMUREF, 0x1000, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_MUX_MIF_CMUREF, 0x4000, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON3_PLL_MIF_MAIN, 0x10c, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON6_PLL_MIF_MAIN, 0x118, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON7_PLL_MIF_MAIN, 0x11c, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON4_PLL_MIF_MAIN, 0x110, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON0_PLL_MIF_MAIN, 0x100, CMU_MIF2),
    SFR(CMU_MIF2_PLL_LOCKTIME_PLL_MIF_MAIN, 0x0, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON1_PLL_MIF_MAIN, 0x104, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON2_PLL_MIF_MAIN, 0x108, CMU_MIF2),
    SFR(CMU_MIF2_PLL_LOCKTIME_REG_PLL_MIF_MAIN, 0x80, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_PLL_MIF_MAIN, 0x4100, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON3_PLL_MIF_SUB, 0x14c, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON6_PLL_MIF_SUB, 0x158, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON7_PLL_MIF_SUB, 0x15c, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON4_PLL_MIF_SUB, 0x150, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON0_PLL_MIF_SUB, 0x140, CMU_MIF2),
    SFR(CMU_MIF2_PLL_LOCKTIME_PLL_MIF_SUB, 0x4, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON1_PLL_MIF_SUB, 0x144, CMU_MIF2),
    SFR(CMU_MIF2_PLL_CON2_PLL_MIF_SUB, 0x148, CMU_MIF2),
    SFR(CMU_MIF2_PLL_LOCKTIME_REG_PLL_MIF_SUB, 0x84, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_PLL_MIF_SUB, 0x4140, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK, 0x2004, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK, 0x4004, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_DMC_QCH, 0x3010, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_DMC_QCH, 0x7010, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x2008, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x4008, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x200c, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x400c, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2010, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x4010, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, 0x2014, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, 0x4014, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH, 0x3004, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_QCH, 0x7004, CMU_MIF2),
    SFR(CMU_MIF2_PCH_CON_SLH_AST_SI_G_PPMU_MIF_PCH, 0x3008, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_PCH, 0x7008, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK, 0x2018, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK, 0x4018, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_CMU_MIF_QCH, 0x300c, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_CMU_MIF_QCH, 0x700c, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x201c, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x401c, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_D_TZPC_MIF_QCH, 0x3014, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_D_TZPC_MIF_QCH, 0x7014, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK, 0x2020, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK, 0x4020, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_ECU_MIF_QCH, 0x3018, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_ECU_MIF_QCH, 0x7018, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x2024, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x4024, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_QCH_ADAPTER_DDRPHY_QCH, 0x301c, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH, 0x701c, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x2028, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x4028, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_QCH_ADAPTER_DMC_QCH, 0x3020, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_QCH_ADAPTER_DMC_QCH, 0x7020, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x202c, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x402c, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x3024, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH, 0x7024, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2030, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4030, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, 0x2034, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, 0x4034, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2038, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4038, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x203c, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x403c, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_SLH_AXI_MI_P_MIF_QCH, 0x3028, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_SLH_AXI_MI_P_MIF_QCH, 0x7028, CMU_MIF2),
    SFR(CMU_MIF2_PCH_CON_SLH_AXI_MI_P_MIF_PCH, 0x302c, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_SLH_AXI_MI_P_MIF_PCH, 0x702c, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK, 0x2040, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK, 0x4040, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_SPC_MIF_QCH, 0x3030, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_SPC_MIF_QCH, 0x7030, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2044, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x4044, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_SYSREG_MIF_QCH, 0x3034, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_SYSREG_MIF_QCH, 0x7034, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, 0x2048, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, 0x4048, CMU_MIF2),
    SFR(CMU_MIF2_QCH_CON_SYSREG_PRIVATE_MIF_QCH, 0x3038, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_SYSREG_PRIVATE_MIF_QCH, 0x7038, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x204c, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x404c, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, 0x2050, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, 0x4050, CMU_MIF2),
    SFR(CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2054, CMU_MIF2),
    SFR(CMU_MIF2_DBG_NFO_BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4054, CMU_MIF2),
    SFR(CMU_MIF3_SPARE0_SPARE, 0xa00, CMU_MIF3),
    SFR(CMU_MIF3_SPARE1_SPARE, 0xa04, CMU_MIF3),
    SFR(CMU_MIF3_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_MIF3),
    SFR(CMU_MIF3_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_MIF3),
    SFR(CMU_MIF3_QUEUE_CTRL_SFRQUEUE_APB, 0x3c00, CMU_MIF3),
    SFR(CMU_MIF3_QUEUE0_ENTRY_SFRQUEUE_APB, 0x3c10, CMU_MIF3),
    SFR(CMU_MIF3_QUEUE1_ENTRY_SFRQUEUE_APB, 0x3c14, CMU_MIF3),
    SFR(CMU_MIF3_QUEUE2_ENTRY_SFRQUEUE_APB, 0x3c18, CMU_MIF3),
    SFR(CMU_MIF3_QUEUE3_ENTRY_SFRQUEUE_APB, 0x3c1c, CMU_MIF3),
    SFR(CMU_MIF3_QUEUE4_ENTRY_SFRQUEUE_APB, 0x3c20, CMU_MIF3),
    SFR(CMU_MIF3_QUEUE5_ENTRY_SFRQUEUE_APB, 0x3c24, CMU_MIF3),
    SFR(CMU_MIF3_QUEUE6_ENTRY_SFRQUEUE_APB, 0x3c28, CMU_MIF3),
    SFR(CMU_MIF3_QUEUE7_ENTRY_SFRQUEUE_APB, 0x3c2c, CMU_MIF3),
    SFR(CMU_MIF3_DDRPHY_MODE_CMU_PHY_CLKDIV, 0xa08, CMU_MIF3),
    SFR(CMU_MIF3_UNDEFINED_CMU_MIF_SHORTSTOP, 0x820, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_CLKMUX_MIF_DDRPHY2X, 0x4600, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_CLK_MIF_SHORTSTOP, 0x2000, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_CLK_MIF_SHORTSTOP, 0x4820, CMU_MIF3),
    SFR(CMU_MIF3_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL, 0x840, CMU_MIF3),
    SFR(CMU_MIF3_CLKOUT_CON_CMU_MIF_CLKOUT0, 0x810, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_CMU_MIF_CLKOUT0, 0x4810, CMU_MIF3),
    SFR(CMU_MIF3_DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_CMU_MIF_CMUREF_QCH, 0x7000, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_DIV_CLK_MIF_NOCD, 0x1800, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_DIV_CLK_MIF_NOCD, 0x5800, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER, 0x610, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER, 0x614, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER, 0x4604, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_MUX_MIF_CMUREF, 0x1000, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_MUX_MIF_CMUREF, 0x4000, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON3_PLL_MIF_MAIN, 0x10c, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON6_PLL_MIF_MAIN, 0x118, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON7_PLL_MIF_MAIN, 0x11c, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON4_PLL_MIF_MAIN, 0x110, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON0_PLL_MIF_MAIN, 0x100, CMU_MIF3),
    SFR(CMU_MIF3_PLL_LOCKTIME_PLL_MIF_MAIN, 0x0, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON1_PLL_MIF_MAIN, 0x104, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON2_PLL_MIF_MAIN, 0x108, CMU_MIF3),
    SFR(CMU_MIF3_PLL_LOCKTIME_REG_PLL_MIF_MAIN, 0x80, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_PLL_MIF_MAIN, 0x4100, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON3_PLL_MIF_SUB, 0x14c, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON6_PLL_MIF_SUB, 0x158, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON7_PLL_MIF_SUB, 0x15c, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON4_PLL_MIF_SUB, 0x150, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON0_PLL_MIF_SUB, 0x140, CMU_MIF3),
    SFR(CMU_MIF3_PLL_LOCKTIME_PLL_MIF_SUB, 0x4, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON1_PLL_MIF_SUB, 0x144, CMU_MIF3),
    SFR(CMU_MIF3_PLL_CON2_PLL_MIF_SUB, 0x148, CMU_MIF3),
    SFR(CMU_MIF3_PLL_LOCKTIME_REG_PLL_MIF_SUB, 0x84, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_PLL_MIF_SUB, 0x4140, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK, 0x2004, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK, 0x4004, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_DMC_QCH, 0x3010, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_DMC_QCH, 0x7010, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x2008, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x4008, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x200c, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x400c, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2010, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x4010, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, 0x2014, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, 0x4014, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH, 0x3004, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_QCH, 0x7004, CMU_MIF3),
    SFR(CMU_MIF3_PCH_CON_SLH_AST_SI_G_PPMU_MIF_PCH, 0x3008, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_PCH, 0x7008, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK, 0x2018, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK, 0x4018, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_CMU_MIF_QCH, 0x300c, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_CMU_MIF_QCH, 0x700c, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x201c, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x401c, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_D_TZPC_MIF_QCH, 0x3014, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_D_TZPC_MIF_QCH, 0x7014, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK, 0x2020, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK, 0x4020, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_ECU_MIF_QCH, 0x3018, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_ECU_MIF_QCH, 0x7018, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x2024, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x4024, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_QCH_ADAPTER_DDRPHY_QCH, 0x301c, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH, 0x701c, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x2028, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x4028, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_QCH_ADAPTER_DMC_QCH, 0x3020, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_QCH_ADAPTER_DMC_QCH, 0x7020, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x202c, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x402c, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x3024, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH, 0x7024, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2030, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4030, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, 0x2034, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, 0x4034, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2038, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4038, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x203c, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x403c, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_SLH_AXI_MI_P_MIF_QCH, 0x3028, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_SLH_AXI_MI_P_MIF_QCH, 0x7028, CMU_MIF3),
    SFR(CMU_MIF3_PCH_CON_SLH_AXI_MI_P_MIF_PCH, 0x302c, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_SLH_AXI_MI_P_MIF_PCH, 0x702c, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK, 0x2040, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK, 0x4040, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_SPC_MIF_QCH, 0x3030, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_SPC_MIF_QCH, 0x7030, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2044, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x4044, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_SYSREG_MIF_QCH, 0x3034, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_SYSREG_MIF_QCH, 0x7034, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, 0x2048, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, 0x4048, CMU_MIF3),
    SFR(CMU_MIF3_QCH_CON_SYSREG_PRIVATE_MIF_QCH, 0x3038, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_SYSREG_PRIVATE_MIF_QCH, 0x7038, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x204c, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x404c, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, 0x2050, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, 0x4050, CMU_MIF3),
    SFR(CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2054, CMU_MIF3),
    SFR(CMU_MIF3_DBG_NFO_BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4054, CMU_MIF3),
//    SFR(CMU_MODEM_SPARE0_SPARE, 0xa00, CMU_MODEM),
//    SFR(CMU_MODEM_SPARE1_SPARE, 0xa04, CMU_MODEM),
//    SFR(CMU_MODEM_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_MODEM),
//    SFR(CMU_MODEM_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_MODEM),
//    SFR(CMU_MODEM_QUEUE_CTRL_SFRNOQUEUE, 0x3c00, CMU_MODEM),
    SFR(CMU_NOCL0_SPARE0_SPARE, 0xa00, CMU_NOCL0),
    SFR(CMU_NOCL0_SPARE1_SPARE, 0xa04, CMU_NOCL0),
    SFR(CMU_NOCL0_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_NOCL0),
    SFR(CMU_NOCL0_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_NOCL0),
    SFR(CMU_NOCL0_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_CLK_NOCL0_SHORTSTOP, 0x2000, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CLK_NOCL0_SHORTSTOP, 0x6000, CMU_NOCL0),
    SFR(CMU_NOCL0_CLKOUT_CON_CMU_NOCL0_CLKOUT0, 0x810, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_CLKOUT0, 0x4810, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF0, 0x3000, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF0, 0x7000, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF1, 0x3004, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF1, 0x7004, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF2, 0x3008, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF2, 0x7008, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF3, 0x300c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF3, 0x700c, CMU_NOCL0),
    SFR(CMU_NOCL0_HCHGEN_CMU_NOCL0_SCI_QCH_MANAGER, 0x840, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_CMU_NOCL0_SCI_QCH_MANAGER, 0x3010, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_CMU_NOCL0_SCI_QCH_MANAGER, 0x3014, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_QCH_MANAGER, 0x7010, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP, 0x1800, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_DIV_CLK_NOCL0_NOCP, 0x5800, CMU_NOCL0),
    SFR(CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER, 0x600, CMU_NOCL0),
    SFR(CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER, 0x604, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MUX_CLKCMU_NOCL0_NOC_USER, 0x4600, CMU_NOCL0),
    SFR(CMU_NOCL0_SHORTSTOP_NOCL0_SHORTSTOP, 0x820, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM, 0x2004, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM, 0x4000, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM, 0x2008, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM, 0x4004, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM, 0x200c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM, 0x4008, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM, 0x2010, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM, 0x400c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM, 0x2014, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM, 0x4010, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM, 0x2018, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM, 0x4014, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM, 0x201c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM, 0x4018, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM, 0x2020, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM, 0x401c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, 0x2024, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, 0x4020, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_BDU_0, 0x3018, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MEMPG_CON_BDU_0, 0x7014, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK, 0x2028, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK, 0x4024, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK, 0x202c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK, 0x4028, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH, 0x301c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D0_G3D_QCH, 0x7018, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_ACEL_MI_D0_G3D_PCH, 0x3020, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D0_G3D_PCH, 0x701c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK, 0x2030, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK, 0x402c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH, 0x3024, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D1_G3D_QCH, 0x7020, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_ACEL_MI_D1_G3D_PCH, 0x3028, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D1_G3D_PCH, 0x7024, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK, 0x2034, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK, 0x4030, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH, 0x302c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D2_G3D_QCH, 0x7028, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_ACEL_MI_D2_G3D_PCH, 0x3030, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D2_G3D_PCH, 0x702c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK, 0x2038, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK, 0x4034, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH, 0x3034, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D3_G3D_QCH, 0x7030, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_ACEL_MI_D3_G3D_PCH, 0x3038, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D3_G3D_PCH, 0x7034, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x203c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4038, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH, 0x303c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1A_NOCL0_QCH, 0x7038, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_PCH, 0x3040, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1A_NOCL0_PCH, 0x703c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2040, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x403c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1B_NOCL0_QCH, 0x3044, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1B_NOCL0_QCH, 0x7040, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL1B_NOCL0_PCH, 0x3048, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1B_NOCL0_PCH, 0x7044, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK, 0x2044, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK, 0x4040, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL2A_NOCL0_QCH, 0x304c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL2A_NOCL0_QCH, 0x7048, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL2A_NOCL0_PCH, 0x3050, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL2A_NOCL0_PCH, 0x704c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK, 0x2048, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK, 0x4044, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AST_MI_IG_CLUSTER0_NOCL0_QCH, 0x3054, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_IG_CLUSTER0_NOCL0_QCH, 0x7050, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AST_MI_IG_CLUSTER0_NOCL0_PCH, 0x3058, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_IG_CLUSTER0_NOCL0_PCH, 0x7054, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK, 0x204c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK, 0x4048, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AST_MI_IG_TREXP_NOCL0_QCH, 0x305c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_IG_TREXP_NOCL0_QCH, 0x7058, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AST_MI_IG_TREXP_NOCL0_PCH, 0x3060, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_IG_TREXP_NOCL0_PCH, 0x705c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK, 0x2050, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK, 0x404c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_ATB_SI_T_BDU_CPUCL0_QCH, 0x3064, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ATB_SI_T_BDU_CPUCL0_QCH, 0x7060, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_ATB_SI_T_BDU_CPUCL0_PCH, 0x3068, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_ATB_SI_T_BDU_CPUCL0_PCH, 0x7064, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK, 0x2054, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK, 0x4050, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_MODEM_QCH, 0x306c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_MODEM_QCH, 0x7068, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_MODEM_PCH, 0x3070, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_MODEM_PCH, 0x706c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK, 0x2058, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK, 0x4054, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_G_CSSYS_CPUCL0_QCH, 0x3074, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_G_CSSYS_CPUCL0_QCH, 0x7070, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_G_CSSYS_CPUCL0_PCH, 0x3078, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_G_CSSYS_CPUCL0_PCH, 0x7074, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x205c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x4058, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH, 0x307c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH, 0x7078, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_CHI_MI_D0_CLUSTER0_CPUCL0_PCH, 0x3080, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_CHI_MI_D0_CLUSTER0_CPUCL0_PCH, 0x707c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x2060, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x405c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH, 0x3084, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH, 0x7080, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_CHI_MI_D1_CLUSTER0_CPUCL0_PCH, 0x3088, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_CHI_MI_D1_CLUSTER0_CPUCL0_PCH, 0x7084, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK, 0x2064, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK, 0x4060, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK, 0x2068, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK, 0x4064, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK, 0x206c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK, 0x4068, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK, 0x2070, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK, 0x406c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2074, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4070, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH, 0x308c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH, 0x7088, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_PCH, 0x3090, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1A_NOCL0_PCH, 0x708c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2078, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x4074, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH, 0x3094, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH, 0x7090, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D0_NOCL1B_NOCL0_PCH, 0x3098, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1B_NOCL0_PCH, 0x7094, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x207c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4078, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH, 0x309c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH, 0x7098, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_PCH, 0x30a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1A_NOCL0_PCH, 0x709c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2080, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x407c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH, 0x30a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH, 0x70a0, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D1_NOCL1B_NOCL0_PCH, 0x30a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1B_NOCL0_PCH, 0x70a4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2084, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4080, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH, 0x30ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH, 0x70a8, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_PCH, 0x30b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1A_NOCL0_PCH, 0x70ac, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2088, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x4084, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH, 0x30b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH, 0x70b0, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D2_NOCL1B_NOCL0_PCH, 0x30b8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1B_NOCL0_PCH, 0x70b4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x208c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4088, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH, 0x30bc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH, 0x70b8, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_PCH, 0x30c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1A_NOCL0_PCH, 0x70bc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2090, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x408c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH, 0x30c4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH, 0x70c0, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D3_NOCL1B_NOCL0_PCH, 0x30c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1B_NOCL0_PCH, 0x70c4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK, 0x2094, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK, 0x4090, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK, 0x2098, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK, 0x4094, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK, 0x209c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK, 0x4098, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK, 0x20a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK, 0x409c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK, 0x20a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK, 0x40a0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK, 0x20a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK, 0x40a4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK, 0x20ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK, 0x40a8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK, 0x20b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK, 0x40ac, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK, 0x20b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK, 0x40b0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK, 0x20b8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK, 0x40b4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK, 0x20bc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK, 0x40b8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK, 0x20c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK, 0x40bc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK, 0x20c4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK, 0x40c0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK, 0x20c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK, 0x40c4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK, 0x20cc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK, 0x40c8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_ACLK, 0x20d0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_ACLK, 0x40cc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK, 0x20d4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK, 0x40d0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK, 0x20d8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK, 0x40d4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK, 0x20dc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK, 0x40d8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK, 0x20e0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK, 0x40dc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK, 0x20e4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK, 0x40e0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x20e8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x40e4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x20ec, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x40e8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK, 0x20f0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK, 0x40ec, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_S2MPU_S0_G3D_1, 0x30cc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_G3D_1, 0x70c8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_S2MPU_S0_G3D_QCH_S0, 0x30d0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_S2MPU_S0_G3D_QCH_S0, 0x70cc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK, 0x20f4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK, 0x40f0, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_S2MPU_S0_PMMU0_G3D_2, 0x30d4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU0_G3D_2, 0x70d0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU0_G3D_QCH_S0, 0x30d8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_S2MPU_S0_PMMU0_G3D_QCH_S0, 0x70d4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK, 0x20f8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK, 0x40f4, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_S2MPU_S0_PMMU1_G3D_3, 0x30dc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU1_G3D_3, 0x70d8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU1_G3D_QCH_S0, 0x30e0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_S2MPU_S0_PMMU1_G3D_QCH_S0, 0x70dc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK, 0x20fc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK, 0x40f8, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_S2MPU_S0_PMMU2_G3D_4, 0x30e4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU2_G3D_4, 0x70e0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU2_G3D_QCH_S0, 0x30e8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_S2MPU_S0_PMMU2_G3D_QCH_S0, 0x70e4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK, 0x2100, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK, 0x40fc, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_S2MPU_S0_PMMU3_G3D_5, 0x30ec, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU3_G3D_5, 0x70e8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU3_G3D_QCH_S0, 0x30f0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_S2MPU_S0_PMMU3_G3D_QCH_S0, 0x70ec, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x2104, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x4100, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SIU_G0_PPMU_NOCL0_QCH, 0x30f4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SIU_G0_PPMU_NOCL0_QCH, 0x70f0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x2108, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x4104, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SIU_G1_PPMU_NOCL0_QCH, 0x30f8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SIU_G1_PPMU_NOCL0_QCH, 0x70f4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x210c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x4108, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SIU_G2_PPMU_NOCL0_QCH, 0x30fc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SIU_G2_PPMU_NOCL0_QCH, 0x70f8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x2110, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x410c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SIU_G3_PPMU_NOCL0_QCH, 0x3100, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SIU_G3_PPMU_NOCL0_QCH, 0x70fc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x2114, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x4110, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SIU_G4_PPMU_NOCL0_QCH, 0x3104, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SIU_G4_PPMU_NOCL0_QCH, 0x7100, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x2118, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x4114, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SIU_G5_PPMU_NOCL0_QCH, 0x3108, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SIU_G5_PPMU_NOCL0_QCH, 0x7104, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x211c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK, 0x4118, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SIU_G6_PPMU_NOCL0_QCH, 0x310c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SIU_G6_PPMU_NOCL0_QCH, 0x7108, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK, 0x2120, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK, 0x411c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF0_QCH, 0x3110, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF0_QCH, 0x710c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF0_PCH, 0x3114, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF0_PCH, 0x7110, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK, 0x2124, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK, 0x4120, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF1_QCH, 0x3118, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF1_QCH, 0x7114, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF1_PCH, 0x311c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF1_PCH, 0x7118, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK, 0x2128, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK, 0x4124, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF2_QCH, 0x3120, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF2_QCH, 0x711c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF2_PCH, 0x3124, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF2_PCH, 0x7120, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK, 0x212c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK, 0x4128, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF3_QCH, 0x3128, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF3_QCH, 0x7124, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF3_PCH, 0x312c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF3_PCH, 0x7128, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK, 0x2130, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK, 0x412c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MODEM_QCH, 0x3130, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MODEM_QCH, 0x712c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MODEM_PCH, 0x3134, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MODEM_PCH, 0x7130, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x2134, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x4130, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH, 0x3138, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH, 0x7134, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_PCH, 0x313c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_PCH, 0x7138, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK, 0x2138, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK, 0x4134, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH, 0x3140, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D0_MODEM_QCH, 0x713c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_MI_D0_MODEM_PCH, 0x3144, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D0_MODEM_PCH, 0x7140, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK, 0x213c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK, 0x4138, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH, 0x3148, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D2_MODEM_QCH, 0x7144, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_MI_D2_MODEM_PCH, 0x314c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D2_MODEM_PCH, 0x7148, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK, 0x2140, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK, 0x413c, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_SYSMMU_S0_MODEM_6, 0x3150, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MEMPG_CON_SYSMMU_S0_MODEM_6, 0x714c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SYSMMU_S0_MODEM_QCH_S0, 0x3154, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SYSMMU_S0_MODEM_QCH_S0, 0x7150, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK, 0x2144, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK, 0x4140, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SYSMMU_S0_PMMU0_MODEM_QCH_S0, 0x3158, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SYSMMU_S0_PMMU0_MODEM_QCH_S0, 0x7154, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, 0x2148, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, 0x4144, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_TREX_D_NOCL0_7, 0x315c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MEMPG_CON_TREX_D_NOCL0_7, 0x7158, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0, 0x214c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0, 0x4148, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK, 0x2150, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK, 0x414c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_VGEN_D0_G3D_QCH, 0x3160, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_VGEN_D0_G3D_QCH, 0x715c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK, 0x2154, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK, 0x4150, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_VGEN_D1_G3D_QCH, 0x3164, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_VGEN_D1_G3D_QCH, 0x7160, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK, 0x2158, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK, 0x4154, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_VGEN_D2_G3D_QCH, 0x3168, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_VGEN_D2_G3D_QCH, 0x7164, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK, 0x215c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK, 0x4158, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_VGEN_D3_G3D_QCH, 0x316c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_VGEN_D3_G3D_QCH, 0x7168, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK, 0x2160, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK, 0x415c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK, 0x2164, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK, 0x4160, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK, 0x2168, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK, 0x4164, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK, 0x216c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK, 0x4168, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK, 0x2170, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK, 0x416c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK, 0x2174, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK, 0x4170, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK, 0x2178, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK, 0x4174, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK, 0x217c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK, 0x4178, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK, 0x2180, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK, 0x417c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK, 0x2184, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK, 0x4180, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK, 0x2188, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK, 0x4184, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK, 0x218c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK, 0x4188, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D0_G3D_IPCLKPORT_ACLK, 0x2190, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_D0_G3D_IPCLKPORT_ACLK, 0x418c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D1_G3D_IPCLKPORT_ACLK, 0x2194, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_D1_G3D_IPCLKPORT_ACLK, 0x4190, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D2_G3D_IPCLKPORT_ACLK, 0x2198, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_D2_G3D_IPCLKPORT_ACLK, 0x4194, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK, 0x219c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK, 0x4198, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D3_G3D_IPCLKPORT_ACLK, 0x21a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_D3_G3D_IPCLKPORT_ACLK, 0x419c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_DP_G3D_IPCLKPORT_ACLK, 0x21a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_DP_G3D_IPCLKPORT_ACLK, 0x41a0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK, 0x21a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK, 0x41a4, CMU_NOCL0),
    SFR(CMU_NOCL0_MEMPG_CON_CCI_8, 0x3170, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MEMPG_CON_CCI_8, 0x716c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK, 0x21ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK, 0x41a8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH, 0x3174, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BAAW_P_MODEM_QCH, 0x7170, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, 0x21b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, 0x41ac, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_BDU_QCH, 0x3178, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BDU_QCH, 0x7174, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK, 0x21b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK, 0x41b0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_CACHEAID_NOCL0_QCH, 0x317c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CACHEAID_NOCL0_QCH, 0x7178, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK, 0x21b8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK, 0x41b4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH, 0x3180, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_QCH, 0x717c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, 0x21bc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, 0x41b8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH, 0x3184, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_D_TZPC_NOCL0_QCH, 0x7180, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK, 0x21c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK, 0x41bc, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH, 0x3188, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_ECU_NOCL0_QCH, 0x7184, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_SI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK, 0x21c4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_SI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK, 0x41c0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AST_SI_IG_CLUSTER0_NOCL0_QCH, 0x318c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_SI_IG_CLUSTER0_NOCL0_QCH, 0x7188, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AST_SI_IG_CLUSTER0_NOCL0_PCH, 0x3190, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_SI_IG_CLUSTER0_NOCL0_PCH, 0x718c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK, 0x21c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK, 0x41c4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AST_SI_IG_TREXP_NOCL0_QCH, 0x3194, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_SI_IG_TREXP_NOCL0_QCH, 0x7190, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AST_SI_IG_TREXP_NOCL0_PCH, 0x3198, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_SI_IG_TREXP_NOCL0_PCH, 0x7194, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x21cc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x41c8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH, 0x319c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH, 0x7198, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_PCH, 0x31a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL1A_PCH, 0x719c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, 0x21d0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, 0x41cc, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH, 0x31a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH, 0x71a0, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_PCH, 0x31a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL1B_PCH, 0x71a4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK, 0x21d4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK, 0x41d0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2A_QCH, 0x31ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL2A_QCH, 0x71a8, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2A_PCH, 0x31b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_SI_P_NOCL0_NOCL2A_PCH, 0x71ac, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK, 0x21d8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK, 0x41d4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_NOCIF_CMUTOPC_QCH, 0x31b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_NOCIF_CMUTOPC_QCH, 0x71b0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK, 0x21dc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK, 0x41d8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PBHA_GEN_D0_MODEM_QCH, 0x31b8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PBHA_GEN_D0_MODEM_QCH, 0x71b4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK, 0x21e0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK, 0x41dc, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PBHA_GEN_D1_MODEM_QCH, 0x31bc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PBHA_GEN_D1_MODEM_QCH, 0x71b8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK, 0x21e4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK, 0x41e0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK, 0x21e8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK, 0x41e4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPC_SCI_QCH, 0x31c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPC_SCI_QCH, 0x71bc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK, 0x21ec, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK, 0x41e8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_CPUCL0_0_QCH, 0x31c4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_CPUCL0_0_QCH, 0x71c0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK, 0x21f0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK, 0x41ec, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_CPUCL0_1_QCH, 0x31c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_CPUCL0_1_QCH, 0x71c4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK, 0x21f4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK, 0x41f0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_G3D0_QCH, 0x31cc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_G3D0_QCH, 0x71c8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK, 0x21f8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK, 0x41f4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_G3D1_QCH, 0x31d0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_G3D1_QCH, 0x71cc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK, 0x21fc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK, 0x41f8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_G3D2_QCH, 0x31d4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_G3D2_QCH, 0x71d0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK, 0x2200, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK, 0x41fc, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_G3D3_QCH, 0x31d8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_G3D3_QCH, 0x71d4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK, 0x2204, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK, 0x4200, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK, 0x2208, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK, 0x4204, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK, 0x220c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK, 0x4208, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK, 0x2210, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK, 0x420c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK, 0x2214, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK, 0x4210, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_D0_MODEM_QCH, 0x31dc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_D0_MODEM_QCH, 0x71d8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK, 0x2218, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK, 0x4214, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_D1_MODEM_QCH, 0x31e0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_D1_MODEM_QCH, 0x71dc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK, 0x221c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK, 0x4218, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_D2_MODEM_QCH, 0x31e4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_D2_MODEM_QCH, 0x71e0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_PCLK, 0x2220, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_PCLK, 0x421c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_DP_G3D_QCH, 0x31e8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_DP_G3D_QCH, 0x71e4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK, 0x2224, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK, 0x4220, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_DP_NOCL0_QCH, 0x31ec, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_DP_NOCL0_QCH, 0x71e8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK, 0x2228, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK, 0x4224, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS0_QCH, 0x31f0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_IRPS0_QCH, 0x71ec, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK, 0x222c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK, 0x4228, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS1_QCH, 0x31f4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_IRPS1_QCH, 0x71f0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK, 0x2230, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK, 0x422c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS2_QCH, 0x31f8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_IRPS2_QCH, 0x71f4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK, 0x2234, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK, 0x4230, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS3_QCH, 0x31fc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_IRPS3_QCH, 0x71f8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK, 0x2238, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK, 0x4234, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK, 0x223c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK, 0x4238, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_TREX_P_CLUSTER0_QCH, 0x3200, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_TREX_P_CLUSTER0_QCH, 0x71fc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x2240, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x423c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x2244, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x4240, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x2248, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, 0x4244, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH, 0x3204, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH, 0x7200, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_MI_P_CLUSTER0_CPUCL0_PCH, 0x3208, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_P_CLUSTER0_CPUCL0_PCH, 0x7204, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK, 0x224c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK, 0x4248, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P0_G3D_QCH, 0x320c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P0_G3D_QCH, 0x7208, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P0_G3D_PCH, 0x3210, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P0_G3D_PCH, 0x720c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK, 0x2250, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK, 0x424c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P1_G3D_QCH, 0x3214, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P1_G3D_QCH, 0x7210, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P1_G3D_PCH, 0x3218, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P1_G3D_PCH, 0x7214, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, 0x2254, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, 0x4250, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH, 0x321c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CPUCL0_QCH, 0x7218, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_CPUCL0_PCH, 0x3220, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CPUCL0_PCH, 0x721c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK, 0x2258, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK, 0x4254, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GIC_PERIS_QCH, 0x3224, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_GIC_PERIS_QCH, 0x7220, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_GIC_PERIS_PCH, 0x3228, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_GIC_PERIS_PCH, 0x7224, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, 0x225c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, 0x4258, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH, 0x322c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF0_QCH, 0x7228, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF0_PCH, 0x3230, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF0_PCH, 0x722c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, 0x2260, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, 0x425c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH, 0x3234, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF1_QCH, 0x7230, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF1_PCH, 0x3238, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF1_PCH, 0x7234, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK, 0x2264, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK, 0x4260, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF2_QCH, 0x323c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF2_QCH, 0x7238, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF2_PCH, 0x3240, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF2_PCH, 0x723c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK, 0x2268, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK, 0x4264, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF3_QCH, 0x3244, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF3_QCH, 0x7240, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF3_PCH, 0x3248, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF3_PCH, 0x7244, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK, 0x226c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK, 0x4268, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH, 0x324c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MODEM_QCH, 0x7248, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MODEM_PCH, 0x3250, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MODEM_PCH, 0x724c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK, 0x2270, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK, 0x426c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH, 0x3254, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC0_QCH, 0x7250, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIC0_PCH, 0x3258, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC0_PCH, 0x7254, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK, 0x2274, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK, 0x4270, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH, 0x325c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC1_QCH, 0x7258, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIC1_PCH, 0x3260, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC1_PCH, 0x725c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK, 0x2278, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK, 0x4274, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC2_QCH, 0x3264, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC2_QCH, 0x7260, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIC2_PCH, 0x3268, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC2_PCH, 0x7264, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK, 0x227c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK, 0x4278, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIS_QCH, 0x326c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIS_QCH, 0x7268, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIS_PCH, 0x3270, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIS_PCH, 0x726c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, 0x2280, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, 0x427c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH, 0x3274, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SYSREG_NOCL0_QCH, 0x7270, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, 0x2284, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, 0x4280, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH, 0x3278, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_D_NOCL0_QCH, 0x7274, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0, 0x2288, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0, 0x4284, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, 0x228c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, 0x4288, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH, 0x327c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_P_NOCL0_QCH, 0x7278, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK, 0x2290, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK, 0x428c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_VGEN_LITE_MODEM_QCH, 0x3280, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_VGEN_LITE_MODEM_QCH, 0x727c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK, 0x2294, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK, 0x4290, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_D0_CPUCL0_QCH, 0x3284, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_D0_CPUCL0_QCH, 0x7280, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK, 0x2298, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK, 0x4294, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_D0_G3D_QCH, 0x3288, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_D0_G3D_QCH, 0x7284, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK, 0x229c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK, 0x4298, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_D0_MIF_QCH, 0x328c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_D0_MIF_QCH, 0x7288, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK, 0x22a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK, 0x429c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_D1_CPUCL0_QCH, 0x3290, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_D1_CPUCL0_QCH, 0x728c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK, 0x22a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK, 0x42a0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_D1_MIF_QCH, 0x3294, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_D1_MIF_QCH, 0x7290, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK, 0x22a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK, 0x42a4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_D2_MIF_QCH, 0x3298, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_D2_MIF_QCH, 0x7294, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK, 0x22ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK, 0x42a8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_D3_MIF_QCH, 0x329c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_D3_MIF_QCH, 0x7298, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK, 0x22b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK, 0x42ac, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS0_QCH, 0x32a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_IRPS0_QCH, 0x729c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK, 0x22b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK, 0x42b0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS1_QCH, 0x32a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_IRPS1_QCH, 0x72a0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK, 0x22b8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK, 0x42b4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS2_QCH, 0x32a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_IRPS2_QCH, 0x72a4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK, 0x22bc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK, 0x42b8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS3_QCH, 0x32ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_IRPS3_QCH, 0x72a8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK, 0x22c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK, 0x42bc, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_DVFS_NOCL0_QCH, 0x32b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_DVFS_NOCL0_QCH, 0x72ac, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK, 0x22c4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK, 0x42c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DMYQCH_CON_CCI_QCH, 0x32b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CCI_QCH, 0x72b0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK, 0x22c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK, 0x42c4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x22cc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x42c8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK, 0x22d0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK, 0x42cc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK, 0x22d4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK, 0x42d0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK, 0x22d8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK, 0x42d4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK, 0x22dc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK, 0x42d8, CMU_NOCL0),
    SFR(CMU_NOCL1A_SPARE0_SPARE, 0xa00, CMU_NOCL1A),
    SFR(CMU_NOCL1A_SPARE1_SPARE, 0xa04, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLKOUT_CON_CMU_NOCL1A_CLKOUT0, 0x810, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_CLKOUT0, 0x4810, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_NOCP, 0x1800, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_DIV_CLK_NOCL1A_NOCP, 0x5800, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER, 0x600, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER, 0x604, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_MUX_CLKCMU_NOCL1A_NOC_USER, 0x4600, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM, 0x2000, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM, 0x4000, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK, 0x2004, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK, 0x4004, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK, 0x2008, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK, 0x4008, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D0_LME_QCH, 0x3000, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D0_LME_QCH, 0x7000, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_ACEL_MI_D0_LME_PCH, 0x3004, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D0_LME_PCH, 0x7004, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK, 0x200c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK, 0x400c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D1_LME_QCH, 0x3008, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D1_LME_QCH, 0x7008, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_ACEL_MI_D1_LME_PCH, 0x300c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D1_LME_PCH, 0x700c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK, 0x2010, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK, 0x4010, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D_M2M_QCH, 0x3010, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D_M2M_QCH, 0x7010, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_ACEL_MI_D_M2M_PCH, 0x3014, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_ACEL_MI_D_M2M_PCH, 0x7014, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK, 0x2014, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK, 0x4014, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH, 0x3018, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH, 0x7018, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL1A_PCH, 0x301c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL1A_PCH, 0x701c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2018, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4018, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH, 0x3020, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AST_SI_G_NOCL1A_NOCL0_QCH, 0x7020, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_PCH, 0x3024, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AST_SI_G_NOCL1A_NOCL0_PCH, 0x7024, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK, 0x201c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK, 0x401c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH, 0x3028, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D0_DPUF0_QCH, 0x7028, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AXI_MI_D0_DPUF0_PCH, 0x302c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D0_DPUF0_PCH, 0x702c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK, 0x2020, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK, 0x4020, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH, 0x3030, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D1_DPUF0_QCH, 0x7030, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AXI_MI_D1_DPUF0_PCH, 0x3034, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D1_DPUF0_PCH, 0x7034, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK, 0x2024, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK, 0x4024, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AXI_MI_D2_LME_QCH, 0x3038, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D2_LME_QCH, 0x7038, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AXI_MI_D2_LME_PCH, 0x303c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D2_LME_PCH, 0x703c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK, 0x2028, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK, 0x4028, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_PERIS_QCH, 0x3040, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_PERIS_QCH, 0x7040, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AXI_MI_D_PERIS_PCH, 0x3044, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_PERIS_PCH, 0x7044, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x202c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x402c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH, 0x3048, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH, 0x7048, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D0_NOCL2A_NOCL1A_PCH, 0x304c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D0_NOCL2A_NOCL1A_PCH, 0x704c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x2030, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x4030, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_SDMA_NOCL1A_QCH, 0x3050, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D0_SDMA_NOCL1A_QCH, 0x7050, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D0_SDMA_NOCL1A_PCH, 0x3054, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D0_SDMA_NOCL1A_PCH, 0x7054, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x2034, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x4034, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH, 0x3058, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH, 0x7058, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D1_NOCL2A_NOCL1A_PCH, 0x305c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D1_NOCL2A_NOCL1A_PCH, 0x705c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x2038, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x4038, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_SDMA_NOCL1A_QCH, 0x3060, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D1_SDMA_NOCL1A_QCH, 0x7060, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D1_SDMA_NOCL1A_PCH, 0x3064, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D1_SDMA_NOCL1A_PCH, 0x7064, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x203c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x403c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D2_SDMA_NOCL1A_QCH, 0x3068, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D2_SDMA_NOCL1A_QCH, 0x7068, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D2_SDMA_NOCL1A_PCH, 0x306c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D2_SDMA_NOCL1A_PCH, 0x706c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x2040, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x4040, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D3_SDMA_NOCL1A_QCH, 0x3070, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D3_SDMA_NOCL1A_QCH, 0x7070, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_MI_D3_SDMA_NOCL1A_PCH, 0x3074, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_D3_SDMA_NOCL1A_PCH, 0x7074, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2044, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4044, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH, 0x3078, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH, 0x7078, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_PCH, 0x307c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D0_NOCL1A_NOCL0_PCH, 0x707c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2048, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4048, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH, 0x3080, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH, 0x7080, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_PCH, 0x3084, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D1_NOCL1A_NOCL0_PCH, 0x7084, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x204c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x404c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH, 0x3088, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH, 0x7088, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_PCH, 0x308c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D2_NOCL1A_NOCL0_PCH, 0x708c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2050, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4050, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH, 0x3090, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH, 0x7090, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_PCH, 0x3094, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D3_NOCL1A_NOCL0_PCH, 0x7094, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK, 0x2054, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK, 0x4054, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK, 0x2058, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK, 0x4058, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK, 0x205c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK, 0x405c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK, 0x2060, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK, 0x4060, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK, 0x2064, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK, 0x4064, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x2068, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x4068, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCD_QCH, 0x3098, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_RSTNSYNC_CLK_NOCL1A_NOCD_QCH, 0x7098, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x206c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x406c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH, 0x309c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH, 0x709c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK, 0x2070, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK, 0x4070, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK, 0x2074, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK, 0x4074, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SIU_G0_PPMU_NOCL1A_QCH, 0x30a0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SIU_G0_PPMU_NOCL1A_QCH, 0x70a0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK, 0x2078, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK, 0x4078, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SIU_G1_PPMU_NOCL1A_QCH, 0x30a4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SIU_G1_PPMU_NOCL1A_QCH, 0x70a4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK, 0x207c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK, 0x407c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SIU_G2_PPMU_NOCL1A_QCH, 0x30a8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SIU_G2_PPMU_NOCL1A_QCH, 0x70a8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK, 0x2080, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK, 0x4080, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_DPUF0_QCH, 0x30ac, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_DPUF0_QCH, 0x70ac, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_DPUF0_PCH, 0x30b0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_DPUF0_PCH, 0x70b0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK, 0x2084, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK, 0x4084, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_LME_QCH, 0x30b4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_LME_QCH, 0x70b4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_LME_PCH, 0x30b8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_LME_PCH, 0x70b8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK, 0x2088, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK, 0x4088, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_M2M_QCH, 0x30bc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_M2M_QCH, 0x70bc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_M2M_PCH, 0x30c0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_M2M_PCH, 0x70c0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x208c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x408c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH, 0x30c4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH, 0x70c4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_PCH, 0x30c8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_PCH, 0x70c8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK, 0x2090, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK, 0x4090, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH, 0x30cc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH, 0x70cc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_PCH, 0x30d0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_PCH, 0x70d0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x2094, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x4094, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH, 0x30d4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH, 0x70d4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_PCH, 0x30d8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_PCH, 0x70d8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK, 0x2098, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK, 0x4098, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_PERIS_QCH, 0x30dc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_PERIS_QCH, 0x70dc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_PERIS_PCH, 0x30e0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_PERIS_PCH, 0x70e0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK, 0x209c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK, 0x409c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_SDMA_QCH, 0x30e4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_SDMA_QCH, 0x70e4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AST_MI_G_PPMU_SDMA_PCH, 0x30e8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AST_MI_G_PPMU_SDMA_PCH, 0x70e8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK, 0x20a0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK, 0x40a0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_MEMPG_CON_TREX_D_NOCL1A_0, 0x30ec, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_MEMPG_CON_TREX_D_NOCL1A_0, 0x70ec, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK, 0x20a4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK, 0x40a4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH, 0x30f0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_QCH, 0x70f0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK, 0x20a8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK, 0x40a8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH, 0x30f4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_D_TZPC_NOCL1A_QCH, 0x70f4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK, 0x20ac, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK, 0x40ac, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH, 0x30f8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_ECU_NOCL1A_QCH, 0x70f8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK, 0x20b0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK, 0x40b0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH, 0x30fc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH, 0x70fc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL1A_PCH, 0x3100, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL1A_PCH, 0x7100, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x20b4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x40b4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH, 0x3104, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH, 0x7104, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_PCH, 0x3108, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL1A_PCH, 0x7108, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK, 0x20b8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK, 0x40b8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_PMU_NOCL1A_QCH, 0x310c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_PMU_NOCL1A_QCH, 0x710c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK, 0x20bc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK, 0x40bc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_PPMU_S0_NOCL1A_QCH, 0x3110, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_PPMU_S0_NOCL1A_QCH, 0x7110, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK, 0x20c0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK, 0x40c0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_PPMU_S1_NOCL1A_QCH, 0x3114, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_PPMU_S1_NOCL1A_QCH, 0x7114, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK, 0x20c4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK, 0x40c4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_PPMU_S2_NOCL1A_QCH, 0x3118, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_PPMU_S2_NOCL1A_QCH, 0x7118, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK, 0x20c8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK, 0x40c8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_PPMU_S3_NOCL1A_QCH, 0x311c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_PPMU_S3_NOCL1A_QCH, 0x711c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK, 0x20cc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK, 0x40cc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DMYQCH_CON_PPMU_SYNC_GEN_QCH, 0x3120, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_PPMU_SYNC_GEN_QCH, 0x7120, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x20d0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x40d0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCP_QCH, 0x3124, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_RSTNSYNC_CLK_NOCL1A_NOCP_QCH, 0x7124, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x20d4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x40d4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH, 0x3128, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH, 0x7128, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK, 0x20d8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK, 0x40d8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK, 0x20dc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK, 0x40dc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DNC_QCH, 0x312c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DNC_QCH, 0x712c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_DNC_PCH, 0x3130, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DNC_PCH, 0x7130, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK, 0x20e0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK, 0x40e0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUB_QCH, 0x3134, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DPUB_QCH, 0x7134, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_DPUB_PCH, 0x3138, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DPUB_PCH, 0x7138, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK, 0x20e4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK, 0x40e4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH, 0x313c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DPUF0_QCH, 0x713c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_DPUF0_PCH, 0x3140, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_DPUF0_PCH, 0x7140, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK, 0x20e8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK, 0x40e8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_LME_QCH, 0x3144, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_LME_QCH, 0x7144, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_LME_PCH, 0x3148, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_LME_PCH, 0x7148, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK, 0x20ec, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK, 0x40ec, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_M2M_QCH, 0x314c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_M2M_QCH, 0x714c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AXI_SI_P_M2M_PCH, 0x3150, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_SI_P_M2M_PCH, 0x7150, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK, 0x20f0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK, 0x40f0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH, 0x3154, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SYSREG_NOCL1A_QCH, 0x7154, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK, 0x20f4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK, 0x40f4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH, 0x3158, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_TREX_D_NOCL1A_QCH, 0x7158, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A, 0x20f8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A, 0x40f8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK, 0x20fc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK, 0x40fc, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_TREX_P_NOCL1A_QCH, 0x315c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_TREX_P_NOCL1A_QCH, 0x715c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK, 0x2100, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK, 0x4100, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH, 0x3160, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH, 0x7160, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2104, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4104, CMU_NOCL1A),
    SFR(CMU_NOCL1B_SPARE0_SPARE, 0xa00, CMU_NOCL1B),
    SFR(CMU_NOCL1B_SPARE1_SPARE, 0xa04, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLKOUT_CON_CMU_NOCL1B_CLKOUT0, 0x810, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_CMU_NOCL1B_CLKOUT0, 0x4810, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_DIV_CLK_NOCL1B_NOCP, 0x1800, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_DIV_CLK_NOCL1B_NOCP, 0x5800, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PLL_CON0_MUX_CLKCMU_NOCL1B_NOC0_USER, 0x600, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PLL_CON1_MUX_CLKCMU_NOCL1B_NOC0_USER, 0x604, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_MUX_CLKCMU_NOCL1B_NOC0_USER, 0x4600, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM, 0x2000, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM, 0x4000, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK, 0x2004, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK, 0x4004, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_AUD_QCH, 0x3000, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_AUD_QCH, 0x7000, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_ACEL_MI_D_AUD_PCH, 0x3004, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_AUD_PCH, 0x7004, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK, 0x2008, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK, 0x4008, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_HSI1_QCH, 0x3008, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_HSI1_QCH, 0x7008, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_ACEL_MI_D_HSI1_PCH, 0x300c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_HSI1_PCH, 0x700c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK, 0x200c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK, 0x400c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_ICPU_QCH, 0x3010, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_ICPU_QCH, 0x7010, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_ACEL_MI_D_ICPU_PCH, 0x3014, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_ICPU_PCH, 0x7014, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK, 0x2010, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK, 0x4010, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_SSP_QCH, 0x3018, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_SSP_QCH, 0x7018, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_ACEL_MI_D_SSP_PCH, 0x301c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_SSP_PCH, 0x701c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK, 0x2014, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK, 0x4014, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_UFS_QCH, 0x3020, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_UFS_QCH, 0x7020, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_ACEL_MI_D_UFS_PCH, 0x3024, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_ACEL_MI_D_UFS_PCH, 0x7024, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK, 0x2018, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK, 0x4018, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_BDU_NOCL1B_QCH, 0x3028, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_MI_IG_BDU_NOCL1B_QCH, 0x7028, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AST_MI_IG_BDU_NOCL1B_PCH, 0x302c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_MI_IG_BDU_NOCL1B_PCH, 0x702c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK, 0x201c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK, 0x401c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH, 0x3030, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH, 0x7030, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AST_MI_IG_PPMUHSI1_NOCL1B_PCH, 0x3034, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_MI_IG_PPMUHSI1_NOCL1B_PCH, 0x7034, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2020, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x4020, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AST_SI_G_NOCL1B_NOCL0_QCH, 0x3038, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_SI_G_NOCL1B_NOCL0_QCH, 0x7038, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AST_SI_G_NOCL1B_NOCL0_PCH, 0x303c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_SI_G_NOCL1B_NOCL0_PCH, 0x703c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK, 0x2024, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK, 0x4024, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFC_QCH, 0x3040, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D0_MFC_QCH, 0x7040, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AXI_MI_D0_MFC_PCH, 0x3044, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D0_MFC_PCH, 0x7044, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK, 0x2028, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK, 0x4028, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFD_QCH, 0x3048, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D0_MFD_QCH, 0x7048, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AXI_MI_D0_MFD_PCH, 0x304c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D0_MFD_PCH, 0x704c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK, 0x202c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK, 0x402c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFC_QCH, 0x3050, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D1_MFC_QCH, 0x7050, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AXI_MI_D1_MFC_PCH, 0x3054, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D1_MFC_PCH, 0x7054, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK, 0x2030, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK, 0x4030, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFD_QCH, 0x3058, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D1_MFD_QCH, 0x7058, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AXI_MI_D1_MFD_PCH, 0x305c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D1_MFD_PCH, 0x705c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK, 0x2034, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK, 0x4034, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AXI_MI_D2_MFD_QCH, 0x3060, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D2_MFD_QCH, 0x7060, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AXI_MI_D2_MFD_PCH, 0x3064, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D2_MFD_PCH, 0x7064, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK, 0x2038, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK, 0x4038, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AXI_MI_D_ALIVE_QCH, 0x3068, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D_ALIVE_QCH, 0x7068, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AXI_MI_D_ALIVE_PCH, 0x306c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AXI_MI_D_ALIVE_PCH, 0x706c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x203c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x403c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH, 0x3070, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH, 0x7070, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_TAXI_SI_D0_NOCL1B_NOCL0_PCH, 0x3074, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D0_NOCL1B_NOCL0_PCH, 0x7074, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2040, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x4040, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH, 0x3078, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH, 0x7078, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_TAXI_SI_D1_NOCL1B_NOCL0_PCH, 0x307c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D1_NOCL1B_NOCL0_PCH, 0x707c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2044, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x4044, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH, 0x3080, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH, 0x7080, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_TAXI_SI_D2_NOCL1B_NOCL0_PCH, 0x3084, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D2_NOCL1B_NOCL0_PCH, 0x7084, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2048, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x4048, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH, 0x3088, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH, 0x7088, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_TAXI_SI_D3_NOCL1B_NOCL0_PCH, 0x308c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_SI_D3_NOCL1B_NOCL0_PCH, 0x708c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK, 0x204c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK, 0x404c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK, 0x2050, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK, 0x4050, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK, 0x2054, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK, 0x4054, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK, 0x2058, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK, 0x4058, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK, 0x205c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK, 0x405c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, 0x2060, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, 0x4060, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCD_QCH, 0x3090, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_RSTNSYNC_CLK_NOCL1B_NOCD_QCH, 0x7090, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, 0x2064, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, 0x4064, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH, 0x3094, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH, 0x7094, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK, 0x2068, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK, 0x4068, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK, 0x206c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK, 0x406c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_MEMPG_CON_S2MPU_S0_NOCL1B_1, 0x3098, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_MEMPG_CON_S2MPU_S0_NOCL1B_1, 0x7098, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_S2MPU_S0_NOCL1B_QCH_S0, 0x309c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_S2MPU_S0_NOCL1B_QCH_S0, 0x709c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK, 0x2070, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK, 0x4070, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_S2MPU_S0_PMMU0_NOCL1B_QCH_S0, 0x30a0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_S2MPU_S0_PMMU0_NOCL1B_QCH_S0, 0x70a0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK, 0x2074, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK, 0x4074, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SIU_G0_PPMU_NOCL1B_QCH, 0x30a4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SIU_G0_PPMU_NOCL1B_QCH, 0x70a4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK, 0x2078, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK, 0x4078, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SIU_G1_PPMU_NOCL1B_QCH, 0x30a8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SIU_G1_PPMU_NOCL1B_QCH, 0x70a8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK, 0x207c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK, 0x407c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SIU_G2_PPMU_NOCL1B_QCH, 0x30ac, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SIU_G2_PPMU_NOCL1B_QCH, 0x70ac, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK, 0x2080, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK, 0x4080, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_ACEL_MI_D_HSI0_QCH, 0x30b0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_ACEL_MI_D_HSI0_QCH, 0x70b0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_ACEL_MI_D_HSI0_PCH, 0x30b4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_ACEL_MI_D_HSI0_PCH, 0x70b4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK, 0x2084, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK, 0x4084, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_AUD_QCH, 0x30b8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_AUD_QCH, 0x70b8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_AUD_PCH, 0x30bc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_AUD_PCH, 0x70bc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK, 0x2088, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK, 0x4088, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_GNSS_QCH, 0x30c0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_GNSS_QCH, 0x70c0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_GNSS_PCH, 0x30c4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_GNSS_PCH, 0x70c4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK, 0x208c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK, 0x408c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI0_QCH, 0x30c8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_HSI0_QCH, 0x70c8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_HSI0_PCH, 0x30cc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_HSI0_PCH, 0x70cc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK, 0x2090, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK, 0x4090, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI1_QCH, 0x30d0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_HSI1_QCH, 0x70d0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_HSI1_PCH, 0x30d4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_HSI1_PCH, 0x70d4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK, 0x2094, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK, 0x4094, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH, 0x30d8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_ICPU_QCH, 0x70d8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_ICPU_PCH, 0x30dc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_ICPU_PCH, 0x70dc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK, 0x2098, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK, 0x4098, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFC_QCH, 0x30e0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_MFC_QCH, 0x70e0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_MFC_PCH, 0x30e4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_MFC_PCH, 0x70e4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK, 0x209c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK, 0x409c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFD_QCH, 0x30e8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_MFD_QCH, 0x70e8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_MFD_PCH, 0x30ec, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_MFD_PCH, 0x70ec, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK, 0x20a0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK, 0x40a0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_SSP_QCH, 0x30f0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_SSP_QCH, 0x70f0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_SSP_PCH, 0x30f4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_SSP_PCH, 0x70f4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK, 0x20a4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK, 0x40a4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFD_QCH, 0x30f8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_UFD_QCH, 0x70f8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_UFD_PCH, 0x30fc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_UFD_PCH, 0x70fc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK, 0x20a8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK, 0x40a8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFS_QCH, 0x3100, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_UFS_QCH, 0x7100, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_MI_G_PPMU_UFS_PCH, 0x3104, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_MI_G_PPMU_UFS_PCH, 0x7104, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK, 0x20ac, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK, 0x40ac, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH, 0x3108, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH, 0x7108, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_PCH, 0x310c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_PCH, 0x710c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK, 0x20b0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK, 0x40b0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_MI_D_UFD_QCH, 0x3110, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_MI_D_UFD_QCH, 0x7110, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_MI_D_UFD_PCH, 0x3114, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_MI_D_UFD_PCH, 0x7114, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK, 0x20b4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK, 0x40b4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_MEMPG_CON_TREX_D_NOCL1B_0, 0x3118, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_MEMPG_CON_TREX_D_NOCL1B_0, 0x7118, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B, 0x20b8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B, 0x40b8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_TREX_P_NOCL1B_QCH, 0x311c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_TREX_P_NOCL1B_QCH, 0x711c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK, 0x20bc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK, 0x40bc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK, 0x20c0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK, 0x40c0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK, 0x20c4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK, 0x40c4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_BAAW_P_GNSS_QCH, 0x3120, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BAAW_P_GNSS_QCH, 0x7120, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK, 0x20c8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK, 0x40c8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_CMU_NOCL1B_QCH, 0x3124, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_CMU_NOCL1B_QCH, 0x7124, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK, 0x20cc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK, 0x40cc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_D_TZPC_NOCL1B_QCH, 0x3128, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_D_TZPC_NOCL1B_QCH, 0x7128, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK, 0x20d0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK, 0x40d0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_ECU_NOCL1B_QCH, 0x312c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_ECU_NOCL1B_QCH, 0x712c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK, 0x20d4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK, 0x40d4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_BDU_NOCL1B_QCH, 0x3130, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_SI_IG_BDU_NOCL1B_QCH, 0x7130, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AST_SI_IG_BDU_NOCL1B_PCH, 0x3134, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_SI_IG_BDU_NOCL1B_PCH, 0x7134, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK, 0x20d8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK, 0x40d8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH, 0x3138, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH, 0x7138, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_AST_SI_IG_PPMUHSI1_NOCL1B_PCH, 0x313c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_AST_SI_IG_PPMUHSI1_NOCL1B_PCH, 0x713c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, 0x20dc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, 0x40dc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH, 0x3140, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH, 0x7140, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_PCH, 0x3144, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL1B_PCH, 0x7144, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK, 0x20e0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK, 0x40e0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_PMU_NOCL1B_QCH, 0x3148, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_PMU_NOCL1B_QCH, 0x7148, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK, 0x20e4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK, 0x40e4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_PPMU_DP_NOCL1B_QCH, 0x314c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_PPMU_DP_NOCL1B_QCH, 0x714c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK, 0x20e8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK, 0x40e8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK, 0x20ec, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK, 0x40ec, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_PPMU_P_HSI1_QCH, 0x3150, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_PPMU_P_HSI1_QCH, 0x7150, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK, 0x20f0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK, 0x40f0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_PPMU_S0_NOCL1B_QCH, 0x3154, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_PPMU_S0_NOCL1B_QCH, 0x7154, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK, 0x20f4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK, 0x40f4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_PPMU_S1_NOCL1B_QCH, 0x3158, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_PPMU_S1_NOCL1B_QCH, 0x7158, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK, 0x20f8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK, 0x40f8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_PPMU_S2_NOCL1B_QCH, 0x315c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_PPMU_S2_NOCL1B_QCH, 0x715c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK, 0x20fc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK, 0x40fc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_PPMU_S3_NOCL1B_QCH, 0x3160, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_PPMU_S3_NOCL1B_QCH, 0x7160, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, 0x2100, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, 0x4100, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCP_QCH, 0x3164, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_RSTNSYNC_CLK_NOCL1B_NOCP_QCH, 0x7164, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, 0x2104, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, 0x4104, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH, 0x3168, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH, 0x7168, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK, 0x2108, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK, 0x4108, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, 0x210c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, 0x410c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH, 0x316c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_ALIVE_QCH, 0x716c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_ALIVE_PCH, 0x3170, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_ALIVE_PCH, 0x7170, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK, 0x2110, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK, 0x4110, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_AUD_QCH, 0x3174, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_AUD_QCH, 0x7174, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_AUD_PCH, 0x3178, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_AUD_PCH, 0x7178, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK, 0x2114, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK, 0x4114, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_GNSS_QCH, 0x317c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_GNSS_QCH, 0x717c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_GNSS_PCH, 0x3180, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_GNSS_PCH, 0x7180, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK, 0x2118, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK, 0x4118, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI0_QCH, 0x3184, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_HSI0_QCH, 0x7184, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_HSI0_PCH, 0x3188, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_HSI0_PCH, 0x7188, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK, 0x211c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK, 0x411c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI1_QCH, 0x318c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_HSI1_QCH, 0x718c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_HSI1_PCH, 0x3190, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_HSI1_PCH, 0x7190, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK, 0x2120, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK, 0x4120, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ICPU_QCH, 0x3194, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_ICPU_QCH, 0x7194, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_ICPU_PCH, 0x3198, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_ICPU_PCH, 0x7198, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, 0x2124, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, 0x4124, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFC_QCH, 0x319c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_MFC_QCH, 0x719c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_MFC_PCH, 0x31a0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_MFC_PCH, 0x71a0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK, 0x2128, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK, 0x4128, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFD_QCH, 0x31a4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_MFD_QCH, 0x71a4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_MFD_PCH, 0x31a8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_MFD_PCH, 0x71a8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK, 0x212c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK, 0x412c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_SSP_QCH, 0x31ac, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_SSP_QCH, 0x71ac, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_SSP_PCH, 0x31b0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_SSP_PCH, 0x71b0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK, 0x2130, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK, 0x4130, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_UFS_QCH, 0x31b4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_UFS_QCH, 0x71b4, CMU_NOCL1B),
    SFR(CMU_NOCL1B_PCH_CON_SLH_AXI_SI_P_UFS_PCH, 0x31b8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SLH_AXI_SI_P_UFS_PCH, 0x71b8, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK, 0x2134, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK, 0x4134, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_SYSREG_NOCL1B_QCH, 0x31bc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_SYSREG_NOCL1B_QCH, 0x71bc, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK, 0x2138, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK, 0x4138, CMU_NOCL1B),
    SFR(CMU_NOCL1B_QCH_CON_TREX_D_NOCL1B_QCH, 0x31c0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_TREX_D_NOCL1B_QCH, 0x71c0, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B, 0x213c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B, 0x413c, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK, 0x2140, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK, 0x4140, CMU_NOCL1B),
    SFR(CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2144, CMU_NOCL1B),
    SFR(CMU_NOCL1B_DBG_NFO_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4144, CMU_NOCL1B),
    SFR(CMU_NOCL2A_SPARE0_SPARE, 0xa00, CMU_NOCL2A),
    SFR(CMU_NOCL2A_SPARE1_SPARE, 0xa04, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLKOUT_CON_CMU_NOCL2A_CLKOUT0, 0x810, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_CMU_NOCL2A_CLKOUT0, 0x4810, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_DIV_CLK_NOCL2A_NOCP, 0x1800, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_DIV_CLK_NOCL2A_NOCP, 0x5800, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_AOCCSIS_NOC, 0x2000, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_AOCCSIS_NOC, 0x4000, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_BRP_NOC, 0x2004, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_BRP_NOC, 0x4004, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_CSTAT_NOC, 0x2008, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_CSTAT_NOC, 0x4008, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLFE_NOC, 0x200c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_DLFE_NOC, 0x400c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLNE_NOC, 0x2010, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_DLNE_NOC, 0x4010, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCFP_NOC, 0x2014, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_MCFP_NOC, 0x4014, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_NOC, 0x2018, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_MCSC_NOC, 0x4018, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_SHRP, 0x201c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_MCSC_SHRP, 0x401c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_RGBP_NOC, 0x2020, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_RGBP_NOC, 0x4020, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_YUVP_NOC, 0x2024, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_GATE_CLKNOCL2A_YUVP_NOC, 0x4024, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM0_USER, 0x600, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM0_USER, 0x604, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM0_USER, 0x4600, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM1_USER, 0x610, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM1_USER, 0x614, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM1_USER, 0x4604, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM2_USER, 0x620, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM2_USER, 0x624, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM2_USER, 0x4608, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM3_USER, 0x630, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM3_USER, 0x634, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_CAM3_USER, 0x460c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER, 0x640, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_NOC_USER, 0x644, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_NOC_USER, 0x4610, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_AOCCSIS_NOC, 0x1000, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_AOCCSIS_NOC, 0x4028, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_BRP_NOC, 0x1004, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_BRP_NOC, 0x402c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_CSTAT_NOC, 0x1008, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_CSTAT_NOC, 0x4030, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLFE_NOC, 0x100c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_DLFE_NOC, 0x4034, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLNE_NOC, 0x1010, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_DLNE_NOC, 0x4038, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCFP_NOC, 0x1014, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_MCFP_NOC, 0x403c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_NOC, 0x1018, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_MCSC_NOC, 0x4040, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_SHRP, 0x101c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_MCSC_SHRP, 0x4044, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_RGBP_NOC, 0x1020, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_RGBP_NOC, 0x4048, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_YUVP_NOC, 0x1024, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_MUX_CLKNOCL2A_YUVP_NOC, 0x404c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK, 0x2028, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK, 0x4050, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_MCFP_QCH, 0x3000, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MCFP_QCH, 0x7000, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D0_MCFP_PCH, 0x3004, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MCFP_PCH, 0x7004, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK, 0x202c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK, 0x4054, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D3_MCFP_QCH, 0x3008, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D3_MCFP_QCH, 0x7008, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D3_MCFP_PCH, 0x300c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D3_MCFP_PCH, 0x700c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK, 0x2030, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK, 0x4058, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D4_MCFP_QCH, 0x3010, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D4_MCFP_QCH, 0x7010, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D4_MCFP_PCH, 0x3014, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D4_MCFP_PCH, 0x7014, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK, 0x2034, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK, 0x405c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH, 0x3018, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH, 0x7018, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_PCH, 0x301c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL2A_PCH, 0x701c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK, 0x2038, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK, 0x4060, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_QCH, 0x3020, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AST_SI_G_NOCL2A_NOCL0_QCH, 0x7020, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_PCH, 0x3024, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AST_SI_G_NOCL2A_NOCL0_PCH, 0x7024, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK, 0x203c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK, 0x4064, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_CSIS_QCH, 0x3028, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_CSIS_QCH, 0x7028, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D0_CSIS_PCH, 0x302c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_CSIS_PCH, 0x702c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK, 0x2040, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK, 0x4068, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_RGBP_QCH, 0x3030, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_RGBP_QCH, 0x7030, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D0_RGBP_PCH, 0x3034, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_RGBP_PCH, 0x7034, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK, 0x2044, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK, 0x406c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_YUVP_QCH, 0x3038, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_YUVP_QCH, 0x7038, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D0_YUVP_PCH, 0x303c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_YUVP_PCH, 0x703c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK, 0x2048, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK, 0x4070, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_CSIS_QCH, 0x3040, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_CSIS_QCH, 0x7040, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D1_CSIS_PCH, 0x3044, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_CSIS_PCH, 0x7044, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK, 0x204c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK, 0x4074, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_MCFP_QCH, 0x3048, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_MCFP_QCH, 0x7048, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D1_MCFP_PCH, 0x304c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_MCFP_PCH, 0x704c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK, 0x2050, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK, 0x4078, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_RGBP_QCH, 0x3050, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_RGBP_QCH, 0x7050, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D1_RGBP_PCH, 0x3054, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_RGBP_PCH, 0x7054, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK, 0x2054, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK, 0x407c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_YUVP_QCH, 0x3058, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_YUVP_QCH, 0x7058, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D1_YUVP_PCH, 0x305c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_YUVP_PCH, 0x705c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK, 0x2058, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK, 0x4080, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_CSIS_QCH, 0x3060, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_CSIS_QCH, 0x7060, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D2_CSIS_PCH, 0x3064, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_CSIS_PCH, 0x7064, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK, 0x205c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK, 0x4084, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_MCFP_QCH, 0x3068, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_MCFP_QCH, 0x7068, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D2_MCFP_PCH, 0x306c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_MCFP_PCH, 0x706c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK, 0x2060, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK, 0x4088, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_BRP_QCH, 0x3070, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_BRP_QCH, 0x7070, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D_BRP_PCH, 0x3074, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_BRP_PCH, 0x7074, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK, 0x2064, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK, 0x408c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_CSTAT_QCH, 0x3078, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_CSTAT_QCH, 0x7078, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D_CSTAT_PCH, 0x307c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_CSTAT_PCH, 0x707c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK, 0x2068, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK, 0x4090, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_DLNE_QCH, 0x3080, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_DLNE_QCH, 0x7080, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AXI_MI_D_DLNE_PCH, 0x3084, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D_DLNE_PCH, 0x7084, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x206c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x4094, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH, 0x3088, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH, 0x7088, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1A_PCH, 0x308c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D0_NOCL2A_NOCL1A_PCH, 0x708c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x2070, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x4098, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH, 0x3090, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH, 0x7090, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1A_PCH, 0x3094, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D1_NOCL2A_NOCL1A_PCH, 0x7094, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK, 0x2074, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK, 0x409c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK, 0x2078, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK, 0x40a0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK, 0x207c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK, 0x40a4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK, 0x2080, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK, 0x40a8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SIU_2X1_P0_NOCL2A_QCH, 0x3098, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SIU_2X1_P0_NOCL2A_QCH, 0x7098, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK, 0x2084, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK, 0x40ac, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SIU_2X1_P1_NOCL2A_QCH, 0x309c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SIU_2X1_P1_NOCL2A_QCH, 0x709c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK, 0x2088, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK, 0x40b0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SIU_8X1_P0_NOCL2A_QCH, 0x30a0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SIU_8X1_P0_NOCL2A_QCH, 0x70a0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK, 0x208c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK, 0x40b4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH, 0x30a4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_BRP_QCH, 0x70a4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_BRP_PCH, 0x30a8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_BRP_PCH, 0x70a8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK, 0x2090, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK, 0x40b8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH, 0x30ac, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSIS_QCH, 0x70ac, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_CSIS_PCH, 0x30b0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSIS_PCH, 0x70b0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK, 0x2094, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK, 0x40bc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH, 0x30b4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSTAT_QCH, 0x70b4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_CSTAT_PCH, 0x30b8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSTAT_PCH, 0x70b8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK, 0x2098, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK, 0x40c0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_DLNE_QCH, 0x30bc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_DLNE_QCH, 0x70bc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_DLNE_PCH, 0x30c0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_DLNE_PCH, 0x70c0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK, 0x209c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK, 0x40c4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH, 0x30c4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MCFP_QCH, 0x70c4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_MCFP_PCH, 0x30c8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MCFP_PCH, 0x70c8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK, 0x20a0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK, 0x40c8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH, 0x30cc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_RGBP_QCH, 0x70cc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_RGBP_PCH, 0x30d0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_RGBP_PCH, 0x70d0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK, 0x20a4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK, 0x40cc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH, 0x30d4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_YUVP_QCH, 0x70d4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_YUVP_PCH, 0x30d8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_YUVP_PCH, 0x70d8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x20a8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, 0x40d0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH, 0x30dc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH, 0x70dc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_PCH, 0x30e0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_PCH, 0x70e0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK, 0x20ac, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK, 0x40d4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK, 0x20b0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK, 0x40d8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_CMU_NOCL2A_QCH, 0x30e4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_CMU_NOCL2A_QCH, 0x70e4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK, 0x20b4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK, 0x40dc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_D_TZPC_NOCL2A_QCH, 0x30e8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_D_TZPC_NOCL2A_QCH, 0x70e8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK, 0x20b8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK, 0x40e0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_ECU_NOCL2A_QCH, 0x30ec, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_ECU_NOCL2A_QCH, 0x70ec, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK, 0x20bc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK, 0x40e4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH, 0x30f0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH, 0x70f0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_PCH, 0x30f4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL2A_PCH, 0x70f4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK, 0x20c0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK, 0x40e8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2A_QCH, 0x30f8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL2A_QCH, 0x70f8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2A_PCH, 0x30fc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_P_NOCL0_NOCL2A_PCH, 0x70fc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK, 0x20c4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK, 0x40ec, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_PPMU_S0_NOCL2A_QCH, 0x3100, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_PPMU_S0_NOCL2A_QCH, 0x7100, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK, 0x20c8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK, 0x40f0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_PPMU_S1_NOCL2A_QCH, 0x3104, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_PPMU_S1_NOCL2A_QCH, 0x7104, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK, 0x20cc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK, 0x40f4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK, 0x20d0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK, 0x40f8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK, 0x20d4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK, 0x40fc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_BRP_QCH, 0x3108, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_BRP_QCH, 0x7108, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_BRP_PCH, 0x310c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_BRP_PCH, 0x710c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK, 0x20d8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK, 0x4100, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSIS_QCH, 0x3110, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSIS_QCH, 0x7110, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_CSIS_PCH, 0x3114, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSIS_PCH, 0x7114, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK, 0x20dc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK, 0x4104, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH, 0x3118, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSTAT_QCH, 0x7118, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_CSTAT_PCH, 0x311c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSTAT_PCH, 0x711c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK, 0x20e0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK, 0x4108, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLFE_QCH, 0x3120, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLFE_QCH, 0x7120, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_DLFE_PCH, 0x3124, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLFE_PCH, 0x7124, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK, 0x20e4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK, 0x410c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLNE_QCH, 0x3128, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLNE_QCH, 0x7128, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_DLNE_PCH, 0x312c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLNE_PCH, 0x712c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK, 0x20e8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK, 0x4110, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCFP_QCH, 0x3130, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCFP_QCH, 0x7130, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_MCFP_PCH, 0x3134, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCFP_PCH, 0x7134, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK, 0x20ec, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK, 0x4114, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCSC_QCH, 0x3138, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCSC_QCH, 0x7138, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_MCSC_PCH, 0x313c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCSC_PCH, 0x713c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK, 0x20f0, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK, 0x4118, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_RGBP_QCH, 0x3140, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_RGBP_QCH, 0x7140, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_RGBP_PCH, 0x3144, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_RGBP_PCH, 0x7144, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK, 0x20f4, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK, 0x411c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_YUVP_QCH, 0x3148, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_YUVP_QCH, 0x7148, CMU_NOCL2A),
    SFR(CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_YUVP_PCH, 0x314c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_YUVP_PCH, 0x714c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK, 0x20f8, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK, 0x4120, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_SYSREG_NOCL2A_QCH, 0x3150, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_SYSREG_NOCL2A_QCH, 0x7150, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK, 0x20fc, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK, 0x4124, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_TREX_D_NOCL2A_QCH, 0x3154, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_TREX_D_NOCL2A_QCH, 0x7154, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A, 0x2100, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A, 0x4128, CMU_NOCL2A),
    SFR(CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK, 0x2104, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK, 0x412c, CMU_NOCL2A),
    SFR(CMU_NOCL2A_QCH_CON_TREX_P_NOCL2A_QCH, 0x3158, CMU_NOCL2A),
    SFR(CMU_NOCL2A_DBG_NFO_TREX_P_NOCL2A_QCH, 0x7158, CMU_NOCL2A),
    SFR(CMU_NPUMEM_SPARE0_SPARE, 0xa00, CMU_NPUMEM),
    SFR(CMU_NPUMEM_SPARE1_SPARE, 0xa04, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLKOUT_CON_CMU_NPUMEM_CLKOUT0, 0x810, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_CMU_NPUMEM_CLKOUT0, 0x4810, CMU_NPUMEM),
    SFR(CMU_NPUMEM_UNDEFINED_DIV_CLK_NPUMEM_NOC, 0x1800, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLKDIVSTEP_CON_DIV_CLK_NPUMEM_NOC, 0x838, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLKDIVSTEP_DIV_CLK_NPUMEM_NOC, 0x830, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_DIV_CLK_NPUMEM_NOC, 0x5800, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLKDIVSTEP_STAT_DIV_CLK_NPUMEM_NOC, 0x83c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_DIV_CLK_NPUMEM_NOCP, 0x1804, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_DIV_CLK_NPUMEM_NOCP, 0x5804, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PLL_CON0_MUX_CLKCMU_NPUMEM_NOC_USER, 0x600, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PLL_CON1_MUX_CLKCMU_NPUMEM_NOC_USER, 0x604, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_MUX_CLKCMU_NPUMEM_NOC_USER, 0x4600, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK, 0x2000, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK, 0x4000, CMU_NPUMEM),
    SFR(CMU_NPUMEM_MEMPG_CON_IP_NPUMEM_0, 0x3000, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_MEMPG_CON_IP_NPUMEM_0, 0x7000, CMU_NPUMEM),
    SFR(CMU_NPUMEM_MEMPG_CON_IP_NPUMEM_1, 0x3004, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_MEMPG_CON_IP_NPUMEM_1, 0x7004, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH, 0x3008, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_IP_NPUMEM_QCH, 0x7008, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH_2, 0x300c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_IP_NPUMEM_QCH_2, 0x700c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x2004, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x4004, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH, 0x3010, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH, 0x7010, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH, 0x3014, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH, 0x7014, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2008, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4008, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH, 0x3018, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH, 0x7018, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_PCH, 0x301c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_PCH, 0x701c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x200c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x400c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH, 0x3020, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH, 0x7020, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_PCH, 0x3024, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_PCH, 0x7024, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2010, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4010, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH, 0x3028, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH, 0x7028, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH, 0x302c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH, 0x702c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2014, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4014, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH, 0x3030, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH, 0x7030, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_PCH, 0x3034, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_PCH, 0x7034, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2018, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4018, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH, 0x3038, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH, 0x7038, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_PCH, 0x303c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_PCH, 0x703c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, 0x201c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, 0x401c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH, 0x3040, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH, 0x7040, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH, 0x3044, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH, 0x7044, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2020, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4020, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH, 0x3048, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH, 0x7048, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_PCH, 0x304c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_PCH, 0x704c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2024, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4024, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH, 0x3050, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH, 0x7050, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_PCH, 0x3054, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_PCH, 0x7054, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2028, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4028, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH, 0x3058, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH, 0x7058, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH, 0x305c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH, 0x705c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x202c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x402c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH, 0x3060, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH, 0x7060, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_PCH, 0x3064, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_PCH, 0x7064, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2030, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4030, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH, 0x3068, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH, 0x7068, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_PCH, 0x306c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_PCH, 0x706c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2034, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4034, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH, 0x3070, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH, 0x7070, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_PCH, 0x3074, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_PCH, 0x7074, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2038, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4038, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH, 0x3078, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH, 0x7078, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_PCH, 0x307c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_PCH, 0x707c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x203c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x403c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH, 0x3080, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH, 0x7080, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH, 0x3084, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH, 0x7084, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2040, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4040, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH, 0x3088, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH, 0x7088, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_PCH, 0x308c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_PCH, 0x708c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2044, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4044, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH, 0x3090, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH, 0x7090, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_PCH, 0x3094, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_PCH, 0x7094, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2048, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4048, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH, 0x3098, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH, 0x7098, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_PCH, 0x309c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_PCH, 0x709c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x204c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x404c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH, 0x30a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH, 0x70a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_PCH, 0x30a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_PCH, 0x70a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2050, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4050, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH, 0x30a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH, 0x70a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH, 0x30ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH, 0x70ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2054, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4054, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH, 0x30b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH, 0x70b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_PCH, 0x30b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_PCH, 0x70b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2058, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4058, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH, 0x30b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH, 0x70b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_PCH, 0x30bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_PCH, 0x70bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x205c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x405c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH, 0x30c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH, 0x70c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_PCH, 0x30c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_PCH, 0x70c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2060, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4060, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH, 0x30c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH, 0x70c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_PCH, 0x30cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_PCH, 0x70cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2064, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4064, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH, 0x30d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH, 0x70d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH, 0x30d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH, 0x70d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2068, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4068, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH, 0x30d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH, 0x70d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_PCH, 0x30dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_PCH, 0x70dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x206c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x406c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH, 0x30e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH, 0x70e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_PCH, 0x30e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_PCH, 0x70e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2070, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4070, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH, 0x30e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH, 0x70e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_PCH, 0x30ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_PCH, 0x70ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2074, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4074, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH, 0x30f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH, 0x70f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_PCH, 0x30f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_PCH, 0x70f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2078, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4078, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH, 0x30f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH, 0x70f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH, 0x30fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH, 0x70fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x207c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x407c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH, 0x3100, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH, 0x7100, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_PCH, 0x3104, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_PCH, 0x7104, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2080, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4080, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH, 0x3108, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH, 0x7108, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_PCH, 0x310c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_PCH, 0x710c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2084, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4084, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH, 0x3110, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH, 0x7110, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_PCH, 0x3114, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_PCH, 0x7114, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2088, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4088, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH, 0x3118, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH, 0x7118, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_PCH, 0x311c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_PCH, 0x711c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x208c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x408c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH, 0x3120, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH, 0x7120, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH, 0x3124, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH, 0x7124, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2090, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4090, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH, 0x3128, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH, 0x7128, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_PCH, 0x312c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_PCH, 0x712c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2094, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4094, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH, 0x3130, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH, 0x7130, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_PCH, 0x3134, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_PCH, 0x7134, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2098, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4098, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH, 0x3138, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH, 0x7138, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_PCH, 0x313c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_PCH, 0x713c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x209c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x409c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH, 0x3140, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH, 0x7140, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_PCH, 0x3144, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_PCH, 0x7144, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x20a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x40a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH, 0x3148, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH, 0x7148, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH, 0x314c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH, 0x714c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x20a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x40a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH, 0x3150, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH, 0x7150, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_PCH, 0x3154, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_PCH, 0x7154, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x20a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x40a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH, 0x3158, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH, 0x7158, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_PCH, 0x315c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_PCH, 0x715c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x20ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x40ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH, 0x3160, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH, 0x7160, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_PCH, 0x3164, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_PCH, 0x7164, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x20b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x40b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH, 0x3168, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH, 0x7168, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_PCH, 0x316c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_PCH, 0x716c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x20b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x40b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH, 0x3170, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH, 0x7170, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_PCH, 0x3174, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_PCH, 0x7174, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x20b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x40b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH, 0x3178, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH, 0x7178, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_PCH, 0x317c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_PCH, 0x717c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x20bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x40bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH, 0x3180, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH, 0x7180, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH, 0x3184, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH, 0x7184, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x20c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x40c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH, 0x3188, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH, 0x7188, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH, 0x318c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH, 0x718c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x20c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x40c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH, 0x3190, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH, 0x7190, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_PCH, 0x3194, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_PCH, 0x7194, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x20c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x40c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH, 0x3198, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH, 0x7198, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_PCH, 0x319c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_PCH, 0x719c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x20cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x40cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH, 0x31a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH, 0x71a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_PCH, 0x31a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_PCH, 0x71a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x20d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x40d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH, 0x31a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH, 0x71a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH, 0x31ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH, 0x71ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x20d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x40d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH, 0x31b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH, 0x71b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_PCH, 0x31b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_PCH, 0x71b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x20d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x40d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH, 0x31b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH, 0x71b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_PCH, 0x31bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_PCH, 0x71bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, 0x20dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, 0x40dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH, 0x31c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH, 0x71c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH, 0x31c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH, 0x71c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x20e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x40e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH, 0x31c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH, 0x71c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_PCH, 0x31cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_PCH, 0x71cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x20e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x40e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH, 0x31d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH, 0x71d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_PCH, 0x31d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_PCH, 0x71d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x20e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x40e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH, 0x31d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH, 0x71d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH, 0x31dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH, 0x71dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x20ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x40ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH, 0x31e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH, 0x71e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_PCH, 0x31e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_PCH, 0x71e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x20f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x40f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH, 0x31e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH, 0x71e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_PCH, 0x31ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_PCH, 0x71ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x20f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x40f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH, 0x31f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH, 0x71f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_PCH, 0x31f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_PCH, 0x71f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x20f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x40f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH, 0x31f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH, 0x71f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_PCH, 0x31fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_PCH, 0x71fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x20fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x40fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH, 0x3200, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH, 0x7200, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH, 0x3204, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH, 0x7204, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2100, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4100, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH, 0x3208, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH, 0x7208, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_PCH, 0x320c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_PCH, 0x720c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2104, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4104, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH, 0x3210, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH, 0x7210, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_PCH, 0x3214, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_PCH, 0x7214, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2108, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4108, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH, 0x3218, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH, 0x7218, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_PCH, 0x321c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_PCH, 0x721c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x210c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x410c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH, 0x3220, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH, 0x7220, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_PCH, 0x3224, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_PCH, 0x7224, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2110, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4110, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH, 0x3228, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH, 0x7228, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH, 0x322c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH, 0x722c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2114, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4114, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH, 0x3230, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH, 0x7230, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_PCH, 0x3234, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_PCH, 0x7234, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2118, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4118, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH, 0x3238, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH, 0x7238, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_PCH, 0x323c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_PCH, 0x723c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x211c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x411c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH, 0x3240, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH, 0x7240, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_PCH, 0x3244, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_PCH, 0x7244, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2120, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4120, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH, 0x3248, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH, 0x7248, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_PCH, 0x324c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_PCH, 0x724c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2124, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4124, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH, 0x3250, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH, 0x7250, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH, 0x3254, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH, 0x7254, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2128, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4128, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH, 0x3258, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH, 0x7258, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_PCH, 0x325c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_PCH, 0x725c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x212c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x412c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH, 0x3260, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH, 0x7260, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_PCH, 0x3264, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_PCH, 0x7264, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2130, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4130, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH, 0x3268, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH, 0x7268, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_PCH, 0x326c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_PCH, 0x726c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2134, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4134, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH, 0x3270, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH, 0x7270, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_PCH, 0x3274, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_PCH, 0x7274, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2138, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4138, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH, 0x3278, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH, 0x7278, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH, 0x327c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH, 0x727c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x213c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x413c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH, 0x3280, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH, 0x7280, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_PCH, 0x3284, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_PCH, 0x7284, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2140, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4140, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH, 0x3288, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH, 0x7288, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_PCH, 0x328c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_PCH, 0x728c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2144, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4144, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH, 0x3290, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH, 0x7290, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_PCH, 0x3294, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_PCH, 0x7294, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2148, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4148, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH, 0x3298, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH, 0x7298, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_PCH, 0x329c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_PCH, 0x729c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x214c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x414c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH, 0x32a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH, 0x72a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH, 0x32a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH, 0x72a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2150, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4150, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH, 0x32a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH, 0x72a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_PCH, 0x32ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_PCH, 0x72ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2154, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4154, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH, 0x32b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH, 0x72b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_PCH, 0x32b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_PCH, 0x72b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2158, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4158, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH, 0x32b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH, 0x72b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH, 0x32bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH, 0x72bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x215c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x415c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH, 0x32c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH, 0x72c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_PCH, 0x32c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_PCH, 0x72c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2160, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4160, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH, 0x32c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH, 0x72c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_PCH, 0x32cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_PCH, 0x72cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x2164, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK, 0x4164, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH, 0x32d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH, 0x72d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_PCH, 0x32d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_PCH, 0x72d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x2168, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK, 0x4168, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH, 0x32d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH, 0x72d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_PCH, 0x32dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_PCH, 0x72dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x216c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, 0x416c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH, 0x32e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH, 0x72e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH, 0x32e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH, 0x72e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x2170, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x4170, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH, 0x32e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH, 0x72e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH, 0x32ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH, 0x72ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, 0x2174, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, 0x4174, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH, 0x32f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH, 0x72f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH, 0x32f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH, 0x72f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x2178, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x4178, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH, 0x32f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH, 0x72f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_PCH, 0x32fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_PCH, 0x72fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x217c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x417c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH, 0x3300, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH, 0x7300, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_PCH, 0x3304, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_PCH, 0x7304, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2180, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4180, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH, 0x3308, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH, 0x7308, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH, 0x330c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH, 0x730c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x2184, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x4184, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH, 0x3310, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH, 0x7310, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_PCH, 0x3314, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_PCH, 0x7314, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x2188, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x4188, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH, 0x3318, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH, 0x7318, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_PCH, 0x331c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_PCH, 0x731c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, 0x218c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, 0x418c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH, 0x3320, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH, 0x7320, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH, 0x3324, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH, 0x7324, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x2190, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x4190, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH, 0x3328, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH, 0x7328, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_PCH, 0x332c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_PCH, 0x732c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x2194, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x4194, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH, 0x3330, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH, 0x7330, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_PCH, 0x3334, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_PCH, 0x7334, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2198, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4198, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH, 0x3338, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH, 0x7338, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH, 0x333c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH, 0x733c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x219c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x419c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH, 0x3340, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH, 0x7340, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_PCH, 0x3344, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_PCH, 0x7344, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x21a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x41a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH, 0x3348, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH, 0x7348, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_PCH, 0x334c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_PCH, 0x734c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x21a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x41a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH, 0x3350, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH, 0x7350, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_PCH, 0x3354, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_PCH, 0x7354, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x21a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x41a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH, 0x3358, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH, 0x7358, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_PCH, 0x335c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_PCH, 0x735c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x21ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x41ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH, 0x3360, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH, 0x7360, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH, 0x3364, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH, 0x7364, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x21b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x41b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH, 0x3368, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH, 0x7368, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_PCH, 0x336c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_PCH, 0x736c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x21b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x41b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH, 0x3370, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH, 0x7370, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_PCH, 0x3374, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_PCH, 0x7374, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x21b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x41b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH, 0x3378, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH, 0x7378, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_PCH, 0x337c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_PCH, 0x737c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x21bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x41bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH, 0x3380, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH, 0x7380, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_PCH, 0x3384, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_PCH, 0x7384, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x21c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x41c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH, 0x3388, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH, 0x7388, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH, 0x338c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH, 0x738c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x21c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x41c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH, 0x3390, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH, 0x7390, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_PCH, 0x3394, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_PCH, 0x7394, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x21c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x41c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH, 0x3398, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH, 0x7398, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_PCH, 0x339c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_PCH, 0x739c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x21cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x41cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH, 0x33a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH, 0x73a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_PCH, 0x33a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_PCH, 0x73a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x21d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x41d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH, 0x33a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH, 0x73a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_PCH, 0x33ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_PCH, 0x73ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x21d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x41d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH, 0x33b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH, 0x73b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH, 0x33b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH, 0x73b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x21d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x41d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH, 0x33b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH, 0x73b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_PCH, 0x33bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_PCH, 0x73bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x21dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x41dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH, 0x33c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH, 0x73c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_PCH, 0x33c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_PCH, 0x73c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x21e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x41e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH, 0x33c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH, 0x73c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_PCH, 0x33cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_PCH, 0x73cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x21e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x41e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH, 0x33d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH, 0x73d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_PCH, 0x33d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_PCH, 0x73d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x21e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x41e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH, 0x33d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH, 0x73d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH, 0x33dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH, 0x73dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x21ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x41ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH, 0x33e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH, 0x73e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_PCH, 0x33e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_PCH, 0x73e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x21f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x41f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH, 0x33e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH, 0x73e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_PCH, 0x33ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_PCH, 0x73ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x21f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x41f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH, 0x33f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH, 0x73f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_PCH, 0x33f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_PCH, 0x73f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x21f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x41f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH, 0x33f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH, 0x73f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_PCH, 0x33fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_PCH, 0x73fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x21fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x41fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH, 0x3400, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH, 0x7400, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH, 0x3404, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH, 0x7404, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x2200, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x4200, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH, 0x3408, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH, 0x7408, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_PCH, 0x340c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_PCH, 0x740c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x2204, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x4204, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH, 0x3410, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH, 0x7410, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_PCH, 0x3414, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_PCH, 0x7414, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x2208, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x4208, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH, 0x3418, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH, 0x7418, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_PCH, 0x341c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_PCH, 0x741c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x220c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x420c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH, 0x3420, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH, 0x7420, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_PCH, 0x3424, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_PCH, 0x7424, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2210, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4210, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH, 0x3428, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH, 0x7428, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH, 0x342c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH, 0x742c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x2214, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x4214, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH, 0x3430, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH, 0x7430, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_PCH, 0x3434, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_PCH, 0x7434, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x2218, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x4218, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH, 0x3438, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH, 0x7438, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_PCH, 0x343c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_PCH, 0x743c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x221c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x421c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH, 0x3440, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH, 0x7440, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_PCH, 0x3444, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_PCH, 0x7444, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x2220, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x4220, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH, 0x3448, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH, 0x7448, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_PCH, 0x344c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_PCH, 0x744c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x2224, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x4224, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH, 0x3450, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH, 0x7450, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_PCH, 0x3454, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_PCH, 0x7454, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x2228, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x4228, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH, 0x3458, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH, 0x7458, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_PCH, 0x345c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_PCH, 0x745c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x222c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x422c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH, 0x3460, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH, 0x7460, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH, 0x3464, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH, 0x7464, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, 0x2230, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, 0x4230, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH, 0x3468, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH, 0x7468, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH, 0x346c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH, 0x746c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x2234, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK, 0x4234, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH, 0x3470, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH, 0x7470, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_PCH, 0x3474, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_PCH, 0x7474, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x2238, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x4238, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH, 0x3478, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH, 0x7478, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_PCH, 0x347c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_PCH, 0x747c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x223c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x423c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH, 0x3480, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH, 0x7480, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_PCH, 0x3484, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_PCH, 0x7484, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2240, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4240, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH, 0x3488, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH, 0x7488, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH, 0x348c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH, 0x748c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x2244, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x4244, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH, 0x3490, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH, 0x7490, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_PCH, 0x3494, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_PCH, 0x7494, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x2248, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x4248, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH, 0x3498, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH, 0x7498, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_PCH, 0x349c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_PCH, 0x749c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, 0x224c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, 0x424c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH, 0x34a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH, 0x74a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH, 0x34a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH, 0x74a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x2250, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x4250, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH, 0x34a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH, 0x74a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_PCH, 0x34ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_PCH, 0x74ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x2254, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x4254, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH, 0x34b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH, 0x74b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_PCH, 0x34b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_PCH, 0x74b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2258, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4258, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH, 0x34b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH, 0x74b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH, 0x34bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH, 0x74bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x225c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x425c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH, 0x34c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH, 0x74c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_PCH, 0x34c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_PCH, 0x74c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x2260, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x4260, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH, 0x34c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH, 0x74c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_PCH, 0x34cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_PCH, 0x74cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x2264, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x4264, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH, 0x34d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH, 0x74d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_PCH, 0x34d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_PCH, 0x74d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x2268, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x4268, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH, 0x34d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH, 0x74d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_PCH, 0x34dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_PCH, 0x74dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x226c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x426c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH, 0x34e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH, 0x74e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH, 0x34e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH, 0x74e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x2270, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x4270, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH, 0x34e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH, 0x74e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_PCH, 0x34ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_PCH, 0x74ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x2274, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x4274, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH, 0x34f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH, 0x74f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_PCH, 0x34f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_PCH, 0x74f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x2278, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x4278, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH, 0x34f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH, 0x74f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_PCH, 0x34fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_PCH, 0x74fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x227c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x427c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH, 0x3500, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH, 0x7500, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_PCH, 0x3504, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_PCH, 0x7504, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2280, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4280, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH, 0x3508, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH, 0x7508, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH, 0x350c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH, 0x750c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x2284, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x4284, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH, 0x3510, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH, 0x7510, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_PCH, 0x3514, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_PCH, 0x7514, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x2288, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x4288, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH, 0x3518, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH, 0x7518, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_PCH, 0x351c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_PCH, 0x751c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x228c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x428c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH, 0x3520, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH, 0x7520, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_PCH, 0x3524, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_PCH, 0x7524, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x2290, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x4290, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH, 0x3528, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH, 0x7528, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_PCH, 0x352c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_PCH, 0x752c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2294, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4294, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH, 0x3530, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH, 0x7530, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH, 0x3534, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH, 0x7534, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x2298, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x4298, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH, 0x3538, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH, 0x7538, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_PCH, 0x353c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_PCH, 0x753c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x229c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x429c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH, 0x3540, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH, 0x7540, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_PCH, 0x3544, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_PCH, 0x7544, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x22a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x42a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH, 0x3548, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH, 0x7548, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_PCH, 0x354c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_PCH, 0x754c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x22a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x42a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH, 0x3550, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH, 0x7550, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_PCH, 0x3554, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_PCH, 0x7554, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x22a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x42a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH, 0x3558, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH, 0x7558, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH, 0x355c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH, 0x755c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x22ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK, 0x42ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH, 0x3560, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH, 0x7560, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_PCH, 0x3564, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_PCH, 0x7564, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x22b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK, 0x42b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH, 0x3568, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH, 0x7568, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_PCH, 0x356c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_PCH, 0x756c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x22b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x42b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH, 0x3570, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH, 0x7570, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_PCH, 0x3574, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_PCH, 0x7574, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x22b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x42b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH, 0x3578, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH, 0x7578, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_PCH, 0x357c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_PCH, 0x757c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x22bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x42bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH, 0x3580, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH, 0x7580, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH, 0x3584, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH, 0x7584, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x22c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x42c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH, 0x3588, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH, 0x7588, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_PCH, 0x358c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_PCH, 0x758c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x22c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x42c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH, 0x3590, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH, 0x7590, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_PCH, 0x3594, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_PCH, 0x7594, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x22c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x42c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH, 0x3598, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH, 0x7598, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH, 0x359c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH, 0x759c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x22cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x42cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH, 0x35a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH, 0x75a0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_PCH, 0x35a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_PCH, 0x75a4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x22d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x42d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH, 0x35a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH, 0x75a8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_PCH, 0x35ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_PCH, 0x75ac, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x22d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK, 0x42d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH, 0x35b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH, 0x75b0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_PCH, 0x35b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_PCH, 0x75b4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x22d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK, 0x42d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH, 0x35b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH, 0x75b8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_PCH, 0x35bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_PCH, 0x75bc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK, 0x22dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK, 0x42dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCD_QCH, 0x35c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCD_QCH, 0x75c0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK, 0x22e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK, 0x42e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK, 0x22e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK, 0x42e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH, 0x35c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH, 0x75c4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK, 0x22e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK, 0x42e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x22ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x42ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH, 0x35c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH, 0x75c8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_PCH, 0x35cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_PCH, 0x75cc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK, 0x22f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK, 0x42f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_CMU_NPUMEM_QCH, 0x35d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_CMU_NPUMEM_QCH, 0x75d0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK, 0x22f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK, 0x42f4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_D_TZPC_NPUMEM_QCH, 0x35d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_D_TZPC_NPUMEM_QCH, 0x75d4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK, 0x22f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK, 0x42f8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_ECU_NPUMEM_QCH, 0x35d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_ECU_NPUMEM_QCH, 0x75d8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK, 0x22fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK, 0x42fc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_PMU_NPUMEM_QCH, 0x35dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_PMU_NPUMEM_QCH, 0x75dc, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK, 0x2300, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK, 0x4300, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCP_QCH, 0x35e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCP_QCH, 0x75e0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK, 0x2304, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK, 0x4304, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK, 0x2308, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK, 0x4308, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH, 0x35e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH, 0x75e4, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK, 0x230c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK, 0x430c, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x2310, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK, 0x4310, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_QCH, 0x35e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LP_DNC_NPUMEM_QCH, 0x75e8, CMU_NPUMEM),
    SFR(CMU_NPUMEM_PCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_PCH, 0x35ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LP_DNC_NPUMEM_PCH, 0x75ec, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK, 0x2314, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK, 0x4314, CMU_NPUMEM),
    SFR(CMU_NPUMEM_QCH_CON_SYSREG_NPUMEM_QCH, 0x35f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_SYSREG_NPUMEM_QCH, 0x75f0, CMU_NPUMEM),
    SFR(CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2318, CMU_NPUMEM),
    SFR(CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4318, CMU_NPUMEM),
    SFR(CMU_PERIC0_SPARE0_SPARE, 0xa00, CMU_PERIC0),
    SFR(CMU_PERIC0_SPARE1_SPARE, 0xa04, CMU_PERIC0),
    SFR(CMU_PERIC0_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_PERIC0),
    SFR(CMU_PERIC0_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_PERIC0),
    SFR(CMU_PERIC0_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_PERIC0),
    SFR(CMU_PERIC0_CLKOUT_CON_CMU_PERIC0_CLKOUT0, 0x810, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_CMU_PERIC0_CLKOUT0, 0x4810, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_DBG_UART, 0x1800, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_DBG_UART, 0x5800, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_I2C, 0x1804, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_I2C, 0x5804, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_USI04, 0x1808, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_USI04, 0x5808, CMU_PERIC0),
    SFR(CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP0_USER, 0x600, CMU_PERIC0),
    SFR(CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_IP0_USER, 0x604, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_MUX_CLKCMU_PERIC0_IP0_USER, 0x4600, CMU_PERIC0),
    SFR(CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP1_USER, 0x610, CMU_PERIC0),
    SFR(CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_IP1_USER, 0x614, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_MUX_CLKCMU_PERIC0_IP1_USER, 0x4604, CMU_PERIC0),
    SFR(CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER, 0x620, CMU_PERIC0),
    SFR(CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER, 0x624, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_MUX_CLKCMU_PERIC0_NOC_USER, 0x4608, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_DBG_UART, 0x1000, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_DBG_UART, 0x4000, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_I2C, 0x1004, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_I2C, 0x4004, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_USI04, 0x1008, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_USI04, 0x4008, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK, 0x2000, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK, 0x400c, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK, 0x2004, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK, 0x4010, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK, 0x2008, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK, 0x4014, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_I3C00_QCH_P, 0x3000, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_I3C00_QCH_P, 0x7000, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_I3C00_QCH_S, 0x3004, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_I3C00_QCH_S, 0x7004, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK, 0x200c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK, 0x4018, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_I3C01_QCH_P, 0x3008, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_I3C01_QCH_P, 0x7008, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_I3C01_QCH_S, 0x300c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_I3C01_QCH_S, 0x700c, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK, 0x2010, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK, 0x401c, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK, 0x2014, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK, 0x4020, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK, 0x2018, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK, 0x4024, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK, 0x201c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK, 0x4028, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK, 0x2020, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK, 0x402c, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK, 0x2024, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK, 0x4030, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_CMU_PERIC0_QCH, 0x3010, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_CMU_PERIC0_QCH, 0x7010, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK, 0x2028, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK, 0x4034, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_DBG_UART_QCH, 0x3014, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_DBG_UART_QCH, 0x7014, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, 0x202c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, 0x4038, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_D_TZPC_PERIC0_QCH, 0x3018, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_D_TZPC_PERIC0_QCH, 0x7018, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, 0x2030, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, 0x403c, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_GPIO_PERIC0_QCH, 0x301c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_GPIO_PERIC0_QCH, 0x701c, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK, 0x2034, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK, 0x4040, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK, 0x2038, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK, 0x4044, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0, 0x203c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0, 0x4048, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_PWM_QCH, 0x3020, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_PWM_QCH, 0x7020, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK, 0x2040, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK, 0x404c, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK, 0x2044, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK, 0x4050, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK, 0x2048, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK, 0x4054, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH, 0x3024, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_SLH_AXI_MI_P_PERIC0_QCH, 0x7024, CMU_PERIC0),
    SFR(CMU_PERIC0_PCH_CON_SLH_AXI_MI_P_PERIC0_PCH, 0x3028, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_SLH_AXI_MI_P_PERIC0_PCH, 0x7028, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, 0x204c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, 0x4058, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_SYSREG_PERIC0_QCH, 0x302c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_SYSREG_PERIC0_QCH, 0x702c, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK, 0x2050, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK, 0x405c, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_USI04_I2C_QCH, 0x3030, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_USI04_I2C_QCH, 0x7030, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK, 0x2054, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK, 0x4060, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_USI04_USI_QCH, 0x3034, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_USI04_USI_QCH, 0x7034, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK, 0x2058, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK, 0x4064, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_USI12_I2C_QCH, 0x3038, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_USI12_I2C_QCH, 0x7038, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK, 0x205c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK, 0x4068, CMU_PERIC0),
    SFR(CMU_PERIC0_QCH_CON_USI13_I2C_QCH, 0x303c, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_USI13_I2C_QCH, 0x703c, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 0x2060, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 0x406c, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK, 0x2064, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK, 0x4070, CMU_PERIC0),
    SFR(CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK, 0x2068, CMU_PERIC0),
    SFR(CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK, 0x4074, CMU_PERIC0),
    SFR(CMU_PERIC1_SPARE0_SPARE, 0xa00, CMU_PERIC1),
    SFR(CMU_PERIC1_SPARE1_SPARE, 0xa04, CMU_PERIC1),
    SFR(CMU_PERIC1_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_PERIC1),
    SFR(CMU_PERIC1_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_PERIC1),
    SFR(CMU_PERIC1_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_PERIC1),
    SFR(CMU_PERIC1_CLKOUT_CON_CMU_PERIC1_CLKOUT0, 0x810, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_CMU_PERIC1_CLKOUT0, 0x4810, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_I2C, 0x1800, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_I2C, 0x5800, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_SPI_MS_CTRL, 0x1804, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_SPI_MS_CTRL, 0x5804, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_UART_BT, 0x1808, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_UART_BT, 0x5808, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07, 0x180c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI07, 0x580c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07_SPI_I2C, 0x1810, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI07_SPI_I2C, 0x5810, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08, 0x1814, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI08, 0x5814, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08_SPI_I2C, 0x1818, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI08_SPI_I2C, 0x5818, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI09, 0x181c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI09, 0x581c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI10, 0x1820, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI10, 0x5820, CMU_PERIC1),
    SFR(CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP0_USER, 0x600, CMU_PERIC1),
    SFR(CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_IP0_USER, 0x604, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLKCMU_PERIC1_IP0_USER, 0x4600, CMU_PERIC1),
    SFR(CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP1_USER, 0x610, CMU_PERIC1),
    SFR(CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_IP1_USER, 0x614, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLKCMU_PERIC1_IP1_USER, 0x4604, CMU_PERIC1),
    SFR(CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER, 0x620, CMU_PERIC1),
    SFR(CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER, 0x624, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLKCMU_PERIC1_NOC_USER, 0x4608, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_I2C, 0x1000, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_I2C, 0x4000, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_SPI_MS_CTRL, 0x1004, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_SPI_MS_CTRL, 0x4004, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_UART_BT, 0x1008, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_UART_BT, 0x4008, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07, 0x100c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI07, 0x400c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07_SPI_I2C, 0x1010, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI07_SPI_I2C, 0x4010, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08, 0x1014, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI08, 0x4014, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08_SPI_I2C, 0x1018, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI08_SPI_I2C, 0x4018, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI09, 0x101c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI09, 0x401c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI10, 0x1020, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI10, 0x4020, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK, 0x2000, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK, 0x4024, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_I3C02_QCH_P, 0x3000, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_I3C02_QCH_P, 0x7000, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_I3C02_QCH_S, 0x3004, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_I3C02_QCH_S, 0x7004, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK, 0x2004, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK, 0x4028, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_I3C04_QCH_P, 0x3008, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_I3C04_QCH_P, 0x7008, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_I3C04_QCH_S, 0x300c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_I3C04_QCH_S, 0x700c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK, 0x2008, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK, 0x402c, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_I3C05_QCH_P, 0x3010, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_I3C05_QCH_P, 0x7010, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_I3C05_QCH_S, 0x3014, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_I3C05_QCH_S, 0x7014, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK, 0x200c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK, 0x4030, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK, 0x2010, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK, 0x4034, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK, 0x2014, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK, 0x4038, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK, 0x2018, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK, 0x403c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK, 0x201c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK, 0x4040, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK, 0x2020, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK, 0x4044, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK, 0x2024, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK, 0x4048, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK, 0x2028, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK, 0x404c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK, 0x202c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK, 0x4050, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_BT_UART_QCH, 0x3018, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BT_UART_QCH, 0x7018, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK, 0x2030, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK, 0x4054, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_CMU_PERIC1_QCH, 0x301c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_CMU_PERIC1_QCH, 0x701c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, 0x2034, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, 0x4058, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_D_TZPC_PERIC1_QCH, 0x3020, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_D_TZPC_PERIC1_QCH, 0x7020, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, 0x2038, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, 0x405c, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_GPIO_PERIC1_QCH, 0x3024, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_GPIO_PERIC1_QCH, 0x7024, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK, 0x203c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK, 0x4060, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK, 0x2040, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK, 0x4064, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK, 0x2044, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK, 0x4068, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK, 0x2048, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK, 0x406c, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_PERIC1_I2C_QCH, 0x3028, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_PERIC1_I2C_QCH, 0x7028, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK, 0x204c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK, 0x4070, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK, 0x2050, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK, 0x4074, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK, 0x2054, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK, 0x4078, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH, 0x302c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_SLH_AXI_MI_P_PERIC1_QCH, 0x702c, CMU_PERIC1),
    SFR(CMU_PERIC1_PCH_CON_SLH_AXI_MI_P_PERIC1_PCH, 0x3030, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_SLH_AXI_MI_P_PERIC1_PCH, 0x7030, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, 0x2058, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, 0x407c, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_SYSREG_PERIC1_QCH, 0x3034, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_SYSREG_PERIC1_QCH, 0x7034, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK, 0x205c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK, 0x4080, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI07_SPI_I2C_QCH, 0x3038, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI07_SPI_I2C_QCH, 0x7038, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK, 0x2060, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK, 0x4084, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI07_USI_QCH, 0x303c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI07_USI_QCH, 0x703c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK, 0x2064, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK, 0x4088, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI08_SPI_I2C_QCH, 0x3040, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI08_SPI_I2C_QCH, 0x7040, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK, 0x2068, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK, 0x408c, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI08_USI_QCH, 0x3044, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI08_USI_QCH, 0x7044, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK, 0x206c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK, 0x4090, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI09_I2C_QCH, 0x3048, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI09_I2C_QCH, 0x7048, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK, 0x2070, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK, 0x4094, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI09_USI_QCH, 0x304c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI09_USI_QCH, 0x704c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK, 0x2074, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK, 0x4098, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI10_I2C_QCH, 0x3050, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI10_I2C_QCH, 0x7050, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, 0x2078, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, 0x409c, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI10_USI_QCH, 0x3054, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI10_USI_QCH, 0x7054, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK, 0x207c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK, 0x40a0, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI14_I2C_QCH, 0x3058, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI14_I2C_QCH, 0x7058, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK, 0x2080, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK, 0x40a4, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI15_I2C_QCH, 0x305c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI15_I2C_QCH, 0x705c, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK, 0x2084, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK, 0x40a8, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_USI16_I2C_QCH, 0x3060, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_USI16_I2C_QCH, 0x7060, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 0x2088, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 0x40ac, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK, 0x208c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK, 0x40b0, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK, 0x2090, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK, 0x40b4, CMU_PERIC1),
    SFR(CMU_PERIC1_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH, 0x3064, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH, 0x7064, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK, 0x2094, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK, 0x40b8, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK, 0x2098, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK, 0x40bc, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK, 0x209c, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK, 0x40c0, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK, 0x20a0, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK, 0x40c4, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK, 0x20a4, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK, 0x40c8, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK, 0x20a8, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK, 0x40cc, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK, 0x20ac, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK, 0x40d0, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK, 0x20b0, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK, 0x40d4, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK, 0x20b4, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK, 0x40d8, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK, 0x20b8, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK, 0x40dc, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK, 0x20bc, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK, 0x40e0, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK, 0x20c0, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK, 0x40e4, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK, 0x20c4, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK, 0x40e8, CMU_PERIC1),
    SFR(CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, 0x20c8, CMU_PERIC1),
    SFR(CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, 0x40ec, CMU_PERIC1),
    SFR(CMU_PERIC2_SPARE0_SPARE, 0xa00, CMU_PERIC2),
    SFR(CMU_PERIC2_SPARE1_SPARE, 0xa04, CMU_PERIC2),
    SFR(CMU_PERIC2_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_PERIC2),
    SFR(CMU_PERIC2_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_PERIC2),
    SFR(CMU_PERIC2_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_PERIC2),
    SFR(CMU_PERIC2_CLKOUT_CON_CMU_PERIC2_CLKOUT0, 0x810, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_CMU_PERIC2_CLKOUT0, 0x4810, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_I2C, 0x1800, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_I2C, 0x5800, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_SPI_MS_CTRL, 0x1804, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_SPI_MS_CTRL, 0x5804, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00, 0x1808, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI00, 0x5808, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00_SPI_I2C, 0x180c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI00_SPI_I2C, 0x580c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01, 0x1810, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI01, 0x5810, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01_SPI_I2C, 0x1814, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI01_SPI_I2C, 0x5814, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI02, 0x1818, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI02, 0x5818, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI03, 0x181c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI03, 0x581c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI05, 0x1820, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI05, 0x5820, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI06, 0x1824, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI06, 0x5824, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI11, 0x1828, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI11, 0x5828, CMU_PERIC2),
    SFR(CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP0_USER, 0x600, CMU_PERIC2),
    SFR(CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_IP0_USER, 0x604, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLKCMU_PERIC2_IP0_USER, 0x4600, CMU_PERIC2),
    SFR(CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP1_USER, 0x610, CMU_PERIC2),
    SFR(CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_IP1_USER, 0x614, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLKCMU_PERIC2_IP1_USER, 0x4604, CMU_PERIC2),
    SFR(CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_NOC_USER, 0x620, CMU_PERIC2),
    SFR(CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_NOC_USER, 0x624, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLKCMU_PERIC2_NOC_USER, 0x4608, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_I2C, 0x1000, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_I2C, 0x4000, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_SPI_MS_CTRL, 0x1004, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_SPI_MS_CTRL, 0x4004, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00, 0x1008, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI00, 0x4008, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00_SPI_I2C, 0x100c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI00_SPI_I2C, 0x400c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01, 0x1010, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI01, 0x4010, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01_SPI_I2C, 0x1014, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI01_SPI_I2C, 0x4014, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI02, 0x1018, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI02, 0x4018, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI03, 0x101c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI03, 0x401c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI05, 0x1020, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI05, 0x4020, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI06, 0x1024, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI06, 0x4024, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI11, 0x1028, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI11, 0x4028, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK, 0x2000, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK, 0x402c, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_P, 0x3000, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C03_OIS_QCH_P, 0x7000, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_S, 0x3004, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C03_OIS_QCH_S, 0x7004, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK, 0x2004, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK, 0x4030, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C06_QCH_P, 0x3008, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C06_QCH_P, 0x7008, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C06_QCH_S, 0x300c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C06_QCH_S, 0x700c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK, 0x2008, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK, 0x4034, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C07_QCH_P, 0x3010, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C07_QCH_P, 0x7010, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C07_QCH_S, 0x3014, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C07_QCH_S, 0x7014, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK, 0x200c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK, 0x4038, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C08_QCH_P, 0x3018, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C08_QCH_P, 0x7018, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C08_QCH_S, 0x301c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C08_QCH_S, 0x701c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK, 0x2010, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK, 0x403c, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C09_QCH_P, 0x3020, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C09_QCH_P, 0x7020, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C09_QCH_S, 0x3024, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C09_QCH_S, 0x7024, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK, 0x2014, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK, 0x4040, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C10_QCH_P, 0x3028, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C10_QCH_P, 0x7028, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C10_QCH_S, 0x302c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C10_QCH_S, 0x702c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK, 0x2018, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK, 0x4044, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C11_QCH_P, 0x3030, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C11_QCH_P, 0x7030, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_I3C11_QCH_S, 0x3034, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_I3C11_QCH_S, 0x7034, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK, 0x201c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK, 0x4048, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK, 0x2020, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK, 0x404c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK, 0x2024, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK, 0x4050, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK, 0x2028, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK, 0x4054, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK, 0x202c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK, 0x4058, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK, 0x2030, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK, 0x405c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK, 0x2034, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK, 0x4060, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK, 0x2038, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK, 0x4064, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK, 0x203c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK, 0x4068, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK, 0x2040, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK, 0x406c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK, 0x2044, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK, 0x4070, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK, 0x2048, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK, 0x4074, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK, 0x204c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK, 0x4078, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_CMU_PERIC2_QCH, 0x3038, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_CMU_PERIC2_QCH, 0x7038, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK, 0x2050, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK, 0x407c, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_D_TZPC_PERIC2_QCH, 0x303c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_D_TZPC_PERIC2_QCH, 0x703c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK, 0x2054, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK, 0x4080, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_GPIO_PERIC2_QCH, 0x3040, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_GPIO_PERIC2_QCH, 0x7040, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK, 0x2058, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK, 0x4084, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK, 0x205c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK, 0x4088, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK, 0x2060, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK, 0x408c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK, 0x2064, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK, 0x4090, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK, 0x2068, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK, 0x4094, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK, 0x206c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK, 0x4098, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK, 0x2070, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK, 0x409c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK, 0x2074, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK, 0x40a0, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK, 0x2078, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK, 0x40a4, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK, 0x207c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK, 0x40a8, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_SLH_AXI_MI_LP_CSIS_PERIC2_QCH, 0x3044, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_SLH_AXI_MI_LP_CSIS_PERIC2_QCH, 0x7044, CMU_PERIC2),
    SFR(CMU_PERIC2_PCH_CON_SLH_AXI_MI_LP_CSIS_PERIC2_PCH, 0x3048, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_SLH_AXI_MI_LP_CSIS_PERIC2_PCH, 0x7048, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK, 0x2080, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK, 0x40ac, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_SLH_AXI_MI_P_PERIC2_QCH, 0x304c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_SLH_AXI_MI_P_PERIC2_QCH, 0x704c, CMU_PERIC2),
    SFR(CMU_PERIC2_PCH_CON_SLH_AXI_MI_P_PERIC2_PCH, 0x3050, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_SLH_AXI_MI_P_PERIC2_PCH, 0x7050, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK, 0x2084, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK, 0x40b0, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_SYSREG_PERIC2_QCH, 0x3054, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_SYSREG_PERIC2_QCH, 0x7054, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK, 0x2088, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK, 0x40b4, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI00_SPI_I2C_QCH, 0x3058, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI00_SPI_I2C_QCH, 0x7058, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK, 0x208c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK, 0x40b8, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI00_USI_QCH, 0x305c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI00_USI_QCH, 0x705c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK, 0x2090, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK, 0x40bc, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI01_SPI_I2C_QCH, 0x3060, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI01_SPI_I2C_QCH, 0x7060, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK, 0x2094, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK, 0x40c0, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI01_USI_QCH, 0x3064, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI01_USI_QCH, 0x7064, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK, 0x2098, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK, 0x40c4, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI02_I2C_QCH, 0x3068, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI02_I2C_QCH, 0x7068, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK, 0x209c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK, 0x40c8, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI02_USI_QCH, 0x306c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI02_USI_QCH, 0x706c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK, 0x20a0, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK, 0x40cc, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI03_I2C_QCH, 0x3070, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI03_I2C_QCH, 0x7070, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK, 0x20a4, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK, 0x40d0, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI03_USI_QCH, 0x3074, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI03_USI_QCH, 0x7074, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK, 0x20a8, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK, 0x40d4, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI05_I2C_QCH, 0x3078, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI05_I2C_QCH, 0x7078, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK, 0x20ac, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK, 0x40d8, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI05_USI_OIS_QCH, 0x307c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI05_USI_OIS_QCH, 0x707c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK, 0x20b0, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK, 0x40dc, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI06_I2C_QCH, 0x3080, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI06_I2C_QCH, 0x7080, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK, 0x20b4, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK, 0x40e0, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI06_USI_OIS_QCH, 0x3084, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI06_USI_OIS_QCH, 0x7084, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK, 0x20b8, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK, 0x40e4, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI11_I2C_QCH, 0x3088, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI11_I2C_QCH, 0x7088, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK, 0x20bc, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK, 0x40e8, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI11_USI_QCH, 0x308c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI11_USI_QCH, 0x708c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK, 0x20c0, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK, 0x40ec, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI17_I2C_QCH, 0x3090, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI17_I2C_QCH, 0x7090, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK, 0x20c4, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK, 0x40f0, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI18_I2C_QCH, 0x3094, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI18_I2C_QCH, 0x7094, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK, 0x20c8, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK, 0x40f4, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI19_I2C_QCH, 0x3098, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI19_I2C_QCH, 0x7098, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK, 0x20cc, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK, 0x40f8, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI20_I2C_QCH, 0x309c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI20_I2C_QCH, 0x709c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK, 0x20d0, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK, 0x40fc, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_USI21_I2C_QCH, 0x30a0, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_USI21_I2C_QCH, 0x70a0, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK, 0x20d4, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK, 0x4100, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK, 0x20d8, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK, 0x4104, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK, 0x20dc, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK, 0x4108, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK, 0x20e0, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK, 0x410c, CMU_PERIC2),
    SFR(CMU_PERIC2_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH, 0x30a4, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH, 0x70a4, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK, 0x20e4, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK, 0x4110, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK, 0x20e8, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK, 0x4114, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK, 0x20ec, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK, 0x4118, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK, 0x20f0, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK, 0x411c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK, 0x20f4, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK, 0x4120, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK, 0x20f8, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK, 0x4124, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK, 0x20fc, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK, 0x4128, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK, 0x2100, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK, 0x412c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK, 0x2104, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK, 0x4130, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK, 0x2108, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK, 0x4134, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK, 0x210c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK, 0x4138, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK, 0x2110, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK, 0x413c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK, 0x2114, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK, 0x4140, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK, 0x2118, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK, 0x4144, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK, 0x211c, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK, 0x4148, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK, 0x2120, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK, 0x414c, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK, 0x2124, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK, 0x4150, CMU_PERIC2),
    SFR(CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK, 0x2128, CMU_PERIC2),
    SFR(CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK, 0x4154, CMU_PERIC2),
    SFR(CMU_PERIS_SPARE0_SPARE, 0xa00, CMU_PERIS),
    SFR(CMU_PERIS_SPARE1_SPARE, 0xa04, CMU_PERIS),
    SFR(CMU_PERIS_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_PERIS),
    SFR(CMU_PERIS_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_PERIS),
    SFR(CMU_PERIS_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_PERIS),
    SFR(CMU_PERIS_CLKOUT_CON_CMU_PERIS_CLKOUT0, 0x810, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_CMU_PERIS_CLKOUT0, 0x4810, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_DIV_CLK_PERIS_NOCP, 0x1800, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_DIV_CLK_PERIS_NOCP, 0x5800, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_DIV_CLK_PERIS_OTP, 0x1804, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_DIV_CLK_PERIS_OTP, 0x5804, CMU_PERIS),
    SFR(CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_NOC_USER, 0x600, CMU_PERIS),
    SFR(CMU_PERIS_PLL_CON1_MUX_CLKCMU_PERIS_NOC_USER, 0x604, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MUX_CLKCMU_PERIS_NOC_USER, 0x4600, CMU_PERIS),
    SFR(CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_TMU_USER, 0x610, CMU_PERIS),
    SFR(CMU_PERIS_PLL_CON1_MUX_CLKCMU_PERIS_TMU_USER, 0x614, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MUX_CLKCMU_PERIS_TMU_USER, 0x4604, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC, 0x1000, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_GIC, 0x4000, CMU_PERIS),
    SFR(CMU_PERIS_PLL_CON0_MUX_CLK_PERIS_GIC_USER, 0x620, CMU_PERIS),
    SFR(CMU_PERIS_PLL_CON1_MUX_CLK_PERIS_GIC_USER, 0x624, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_GIC_USER, 0x4608, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU0, 0x1004, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU0, 0x4004, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU1, 0x1008, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU1, 0x4008, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU2, 0x100c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU2, 0x400c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU3, 0x1010, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU3, 0x4010, CMU_PERIS),
    SFR(CMU_PERIS_UNDEFINED_PERIS_HCHGEN_CLKMUX_GIC, 0x840, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK, 0x2000, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK, 0x4014, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_GIC_QCH, 0x3000, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_GIC_QCH, 0x7000, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK, 0x2004, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK, 0x4018, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH, 0x3004, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH, 0x7004, CMU_PERIS),
    SFR(CMU_PERIS_PCH_CON_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_PCH, 0x3008, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_PCH, 0x7008, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK, 0x2008, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK, 0x401c, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH, 0x300c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH, 0x700c, CMU_PERIS),
    SFR(CMU_PERIS_PCH_CON_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_PCH, 0x3010, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_PCH, 0x7010, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK, 0x200c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK, 0x4020, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK, 0x2010, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK, 0x4024, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK, 0x2014, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK, 0x4028, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_SLH_AXI_MI_P_GIC_PERIS_QCH, 0x3014, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_GIC_PERIS_QCH, 0x7014, CMU_PERIS),
    SFR(CMU_PERIS_PCH_CON_SLH_AXI_MI_P_GIC_PERIS_PCH, 0x3018, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_GIC_PERIS_PCH, 0x7018, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM, 0x2018, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM, 0x402c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM, 0x201c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM, 0x4030, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM, 0x2020, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM, 0x4034, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM, 0x2024, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM, 0x4038, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM, 0x2028, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM, 0x403c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK, 0x202c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK, 0x4040, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK, 0x2030, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK, 0x4044, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_LH_AXI_SI_D_PERIS_QCH, 0x301c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_LH_AXI_SI_D_PERIS_QCH, 0x701c, CMU_PERIS),
    SFR(CMU_PERIS_PCH_CON_LH_AXI_SI_D_PERIS_PCH, 0x3020, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_LH_AXI_SI_D_PERIS_PCH, 0x7020, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK, 0x2034, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK, 0x4048, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_PDMA_QCH, 0x3024, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_PDMA_QCH, 0x7024, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK, 0x2038, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK, 0x404c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK, 0x203c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK, 0x4050, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK, 0x2040, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK, 0x4054, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK, 0x2044, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK, 0x4058, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK, 0x2048, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK, 0x405c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK, 0x204c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK, 0x4060, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_S2MPU_S0_PERIS_QCH_S0, 0x3028, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_S2MPU_S0_PERIS_QCH_S0, 0x7028, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK, 0x2050, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK, 0x4064, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_S2MPU_S0_PMMU0_PERIS_QCH_S0, 0x302c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_S2MPU_S0_PMMU0_PERIS_QCH_S0, 0x702c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK, 0x2054, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK, 0x4068, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_SLH_AST_SI_G_PPMU_PERIS_QCH, 0x3030, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_SLH_AST_SI_G_PPMU_PERIS_QCH, 0x7030, CMU_PERIS),
    SFR(CMU_PERIS_PCH_CON_SLH_AST_SI_G_PPMU_PERIS_PCH, 0x3034, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_SLH_AST_SI_G_PPMU_PERIS_PCH, 0x7034, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK, 0x2058, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK, 0x406c, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_SPDMA_QCH, 0x3038, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_SPDMA_QCH, 0x7038, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK, 0x205c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK, 0x4070, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_VGEN_D_PDMA_QCH, 0x303c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_VGEN_D_PDMA_QCH, 0x703c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK, 0x2060, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK, 0x4074, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_VGEN_D_SPDMA_QCH, 0x3040, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_VGEN_D_SPDMA_QCH, 0x7040, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK, 0x2064, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK, 0x4078, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK, 0x2068, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK, 0x407c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK, 0x206c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK, 0x4080, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_CMU_PERIS_QCH, 0x3044, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_CMU_PERIS_QCH, 0x7044, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK, 0x2070, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK, 0x4084, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_D_TZPC_PERIS_QCH, 0x3048, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_D_TZPC_PERIS_QCH, 0x7048, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK, 0x2074, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK, 0x4088, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_MCT_QCH, 0x304c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MCT_QCH, 0x704c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK, 0x2078, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK, 0x408c, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_MCT_SUB_QCH, 0x3050, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_MCT_SUB_QCH, 0x7050, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK, 0x207c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK, 0x4090, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x2080, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x4094, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK, 0x2084, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK, 0x4098, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_PPMU_D_PERIS_QCH, 0x3054, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_PPMU_D_PERIS_QCH, 0x7054, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK, 0x2088, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK, 0x409c, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_QE_D_PDMA_QCH, 0x3058, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_QE_D_PDMA_QCH, 0x7058, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK, 0x208c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK, 0x40a0, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_QE_D_SPDMA_QCH, 0x305c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_QE_D_SPDMA_QCH, 0x705c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK, 0x2090, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK, 0x40a4, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK, 0x2094, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK, 0x40a8, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK, 0x2098, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK, 0x40ac, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_SLH_AXI_MI_P_PERIS_QCH, 0x3060, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_PERIS_QCH, 0x7060, CMU_PERIS),
    SFR(CMU_PERIS_PCH_CON_SLH_AXI_MI_P_PERIS_PCH, 0x3064, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_PERIS_PCH, 0x7064, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK, 0x209c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK, 0x40b0, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_SPC_PERIS_QCH, 0x3068, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_SPC_PERIS_QCH, 0x7068, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK, 0x20a0, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK, 0x40b4, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_SYSREG_PERIS_QCH, 0x306c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_SYSREG_PERIS_QCH, 0x706c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK, 0x20a4, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK, 0x40b8, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_TMU_0_QCH, 0x3070, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_TMU_0_QCH, 0x7070, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK, 0x20a8, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK, 0x40bc, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_TMU_1_QCH, 0x3074, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_TMU_1_QCH, 0x7074, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK, 0x20ac, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK, 0x40c0, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_TMU_2_QCH, 0x3078, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_TMU_2_QCH, 0x7078, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK, 0x20b0, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK, 0x40c4, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_TMU_3_QCH, 0x307c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_TMU_3_QCH, 0x707c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK, 0x20b4, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK, 0x40c8, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_WDT0_QCH, 0x3080, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_WDT0_QCH, 0x7080, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK, 0x20b8, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK, 0x40cc, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_WDT1_QCH, 0x3084, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_WDT1_QCH, 0x7084, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20bc, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40d0, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK, 0x20c0, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK, 0x40d4, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_OTP_CON_SUB_QCH, 0x3088, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_OTP_CON_SUB_QCH, 0x7088, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x20c4, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x40d8, CMU_PERIS),
    SFR(CMU_PERIS_QCH_CON_OTP_CON_TOP_QCH, 0x308c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_OTP_CON_TOP_QCH, 0x708c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK, 0x20c8, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK, 0x40dc, CMU_PERIS),
    SFR(CMU_PERIS_DMYQCH_CON_DFTMUX_PERIS_QCH, 0x3090, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_DFTMUX_PERIS_QCH, 0x7090, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK, 0x20cc, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK, 0x40e0, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK, 0x20d0, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK, 0x40e4, CMU_PERIS),
    SFR(CMU_PERIS_DMYQCH_CON_TMU_0_QCH_ICLK, 0x3094, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_TMU_0_QCH_ICLK, 0x7094, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK, 0x20d4, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK, 0x40e8, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK, 0x20d8, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK, 0x40ec, CMU_PERIS),
    SFR(CMU_PERIS_DMYQCH_CON_TMU_1_QCH_ICLK, 0x3098, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_TMU_1_QCH_ICLK, 0x7098, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK, 0x20dc, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK, 0x40f0, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK, 0x20e0, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK, 0x40f4, CMU_PERIS),
    SFR(CMU_PERIS_DMYQCH_CON_TMU_2_QCH_ICLK, 0x309c, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_TMU_2_QCH_ICLK, 0x709c, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK, 0x20e4, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK, 0x40f8, CMU_PERIS),
    SFR(CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK, 0x20e8, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK, 0x40fc, CMU_PERIS),
    SFR(CMU_PERIS_DMYQCH_CON_TMU_3_QCH_ICLK, 0x30a0, CMU_PERIS),
    SFR(CMU_PERIS_DBG_NFO_TMU_3_QCH_ICLK, 0x70a0, CMU_PERIS),
    SFR(CMU_RGBP_SPARE0_SPARE, 0xa00, CMU_RGBP),
    SFR(CMU_RGBP_SPARE1_SPARE, 0xa04, CMU_RGBP),
    SFR(CMU_RGBP_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_RGBP),
    SFR(CMU_RGBP_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_RGBP),
    SFR(CMU_RGBP_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_RGBP),
    SFR(CMU_RGBP_CLKOUT_CON_CMU_RGBP_CLKOUT0, 0x810, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_CMU_RGBP_CLKOUT0, 0x4810, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP, 0x1800, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_DIV_CLK_RGBP_NOCP, 0x5800, CMU_RGBP),
    SFR(CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER, 0x600, CMU_RGBP),
    SFR(CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOC_USER, 0x604, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_MUX_CLKCMU_RGBP_NOC_USER, 0x4600, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM, 0x2000, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM, 0x4000, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK, 0x2004, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK, 0x4004, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AST_MI_OTF_BRP_RGBP_QCH, 0x3000, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_BRP_RGBP_QCH, 0x7000, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AST_MI_OTF_BRP_RGBP_PCH, 0x3004, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_BRP_RGBP_PCH, 0x7004, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK, 0x2008, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK, 0x4008, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_DLNE_QCH, 0x3008, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBP_DLNE_QCH, 0x7008, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AST_SI_OTF_RGBP_DLNE_PCH, 0x300c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBP_DLNE_PCH, 0x700c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK, 0x200c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK, 0x400c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_MCFP_QCH, 0x3010, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBP_MCFP_QCH, 0x7010, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AST_SI_OTF_RGBP_MCFP_PCH, 0x3014, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBP_MCFP_PCH, 0x7014, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK, 0x2010, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK, 0x4010, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_LD0_BRP_RGBP_QCH, 0x3018, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_LD0_BRP_RGBP_QCH, 0x7018, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_LD0_BRP_RGBP_PCH, 0x301c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_LD0_BRP_RGBP_PCH, 0x701c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK, 0x2014, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK, 0x4014, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_LD1_BRP_RGBP_QCH, 0x3020, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_LD1_BRP_RGBP_QCH, 0x7020, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_LD1_BRP_RGBP_PCH, 0x3024, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_LD1_BRP_RGBP_PCH, 0x7024, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK, 0x2018, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK, 0x4018, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_SI_D0_RGBP_QCH, 0x3028, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D0_RGBP_QCH, 0x7028, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_SI_D0_RGBP_PCH, 0x302c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D0_RGBP_PCH, 0x702c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK, 0x201c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK, 0x401c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_SI_D1_RGBP_QCH, 0x3030, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D1_RGBP_QCH, 0x7030, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_SI_D1_RGBP_PCH, 0x3034, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D1_RGBP_PCH, 0x7034, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK, 0x2020, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK, 0x4020, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_L_SIU_RGBP_QCH, 0x3038, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_L_SIU_RGBP_QCH, 0x7038, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK, 0x2024, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK, 0x4024, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK, 0x2028, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK, 0x4028, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK, 0x202c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK, 0x402c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0, 0x2030, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0, 0x4030, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1, 0x2034, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1, 0x4034, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_RGBP_QCH, 0x303c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_RGBP_QCH, 0x703c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0, 0x3040, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_RGBP_QCH_VOTF0, 0x7040, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1, 0x3044, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_RGBP_QCH_VOTF1, 0x7044, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK, 0x2038, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK, 0x4038, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK, 0x203c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK, 0x403c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK, 0x2040, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK, 0x4040, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH, 0x3048, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SLH_AST_SI_G_PPMU_RGBP_QCH, 0x7048, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_SLH_AST_SI_G_PPMU_RGBP_PCH, 0x304c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SLH_AST_SI_G_PPMU_RGBP_PCH, 0x704c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK, 0x2044, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK, 0x4044, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0, 0x3050, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU0_RGBP_QCH_S0, 0x7050, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK, 0x2048, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK, 0x4048, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0, 0x3054, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU1_RGBP_QCH_S0, 0x7054, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK, 0x204c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK, 0x404c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_S0_RGBP_QCH_S0, 0x3058, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_S0_RGBP_QCH_S0, 0x7058, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK, 0x2050, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK, 0x4050, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_VGEN_LITE_RGBP_QCH, 0x305c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_VGEN_LITE_RGBP_QCH, 0x705c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK, 0x2054, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK, 0x4054, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK, 0x2058, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK, 0x4058, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK, 0x205c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK, 0x405c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK, 0x2060, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK, 0x4060, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_CMU_RGBP_QCH, 0x3060, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_CMU_RGBP_QCH, 0x7060, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK, 0x2064, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK, 0x4064, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH, 0x3064, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_D_TZPC_RGBP_QCH, 0x7064, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK, 0x2068, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK, 0x4068, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH, 0x3068, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_PPMU_D0_RGBP_QCH, 0x7068, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK, 0x206c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK, 0x406c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH, 0x306c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_PPMU_D1_RGBP_QCH, 0x706c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x2070, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x4070, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x2074, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x4074, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK, 0x2078, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK, 0x4078, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH, 0x3070, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_QCH, 0x7070, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_SLH_AXI_MI_P_RGBP_PCH, 0x3074, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_PCH, 0x7074, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK, 0x207c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK, 0x407c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH, 0x3078, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSREG_RGBP_QCH, 0x7078, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2080, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4080, CMU_RGBP),
    SFR(CMU_S2D_DMC_PAUSE_CMU_S2D_PAUSE_S2D, 0x4, CMU_S2D),
    SFR(CMU_S2D_DDRPHY_MODE_S2D_CMU_S2D_PHY_CLKDIV, 0x8, CMU_S2D),
    SFR(CMU_S2D_SPARE0_SPARE, 0xa00, CMU_S2D),
    SFR(CMU_S2D_SPARE1_SPARE, 0xa04, CMU_S2D),
    SFR(CMU_S2D_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_S2D),
    SFR(CMU_S2D_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_S2D),
    SFR(CMU_S2D_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_CLKBUF_S2D_SCLK, 0x2200, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_CLKBUF_S2D_SCLK, 0x7200, CMU_S2D),
    SFR(CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D, 0x600, CMU_S2D),
    SFR(CMU_S2D_PLL_CON1_CLKMUX_MIF_DDRPHY2X_S2D, 0x604, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_CLKMUX_MIF_DDRPHY2X_S2D, 0x4600, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_CLK_SHS__CLK_MIF_SHORTSTOP_S2D, 0x2000, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_CLK_SHS__CLK_MIF_SHORTSTOP_S2D, 0x4820, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_DIV_CLK_MIF_NOCD_S2D, 0x1800, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_DIV_CLK_MIF_NOCD_S2D, 0x5800, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE, 0x1000, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_MUX_CLK_S2D_CORE, 0x4000, CMU_S2D),
    SFR(CMU_S2D_PLL_CON3_PLL_MIF_S2D, 0x10c, CMU_S2D),
    SFR(CMU_S2D_PLL_CON6_PLL_MIF_S2D, 0x118, CMU_S2D),
    SFR(CMU_S2D_PLL_CON7_PLL_MIF_S2D, 0x11c, CMU_S2D),
    SFR(CMU_S2D_PLL_CON4_PLL_MIF_S2D, 0x110, CMU_S2D),
    SFR(CMU_S2D_PLL_CON0_PLL_MIF_S2D, 0x100, CMU_S2D),
    SFR(CMU_S2D_PLL_LOCKTIME_PLL_MIF_S2D, 0x0, CMU_S2D),
    SFR(CMU_S2D_PLL_CON1_PLL_MIF_S2D, 0x104, CMU_S2D),
    SFR(CMU_S2D_PLL_CON2_PLL_MIF_S2D, 0x108, CMU_S2D),
    SFR(CMU_S2D_PLL_LOCKTIME_REG_PLL_MIF_S2D, 0x80, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_PLL_MIF_S2D, 0x4100, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x2004, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x4004, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK, 0x2008, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK, 0x4008, CMU_S2D),
    SFR(CMU_S2D_QCH_CON_CMU_S2D_QCH, 0x3000, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_CMU_S2D_QCH, 0x7000, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x200c, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x400c, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, 0x2010, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, 0x4010, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK, 0x2014, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK, 0x4014, CMU_S2D),
    SFR(CMU_S2D_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH, 0x3004, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH, 0x7004, CMU_S2D),
    SFR(CMU_S2D_PCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_PCH, 0x3008, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_PCH, 0x7008, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x2018, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x4018, CMU_S2D),
    SFR(CMU_S2D_DMYQCH_CON_BIS_S2D_QCH, 0x300c, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BIS_S2D_QCH, 0x700c, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x201c, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x401c, CMU_S2D),
    SFR(CMU_SDMA_SPARE0_SPARE, 0xa00, CMU_SDMA),
    SFR(CMU_SDMA_SPARE1_SPARE, 0xa04, CMU_SDMA),
    SFR(CMU_SDMA_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_SDMA),
    SFR(CMU_SDMA_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_SDMA),
    SFR(CMU_SDMA_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_SDMA),
    SFR(CMU_SDMA_CLKOUT_CON_CMU_SDMA_CLKOUT0, 0x810, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_CMU_SDMA_CLKOUT0, 0x4810, CMU_SDMA),
    SFR(CMU_SDMA_UNDEFINED_DIV_CLK_SDMA_NOC, 0x1800, CMU_SDMA),
    SFR(CMU_SDMA_CLKDIVSTEP_CON_DIV_CLK_SDMA_NOC, 0x838, CMU_SDMA),
    SFR(CMU_SDMA_CLKDIVSTEP_DIV_CLK_SDMA_NOC, 0x830, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_DIV_CLK_SDMA_NOC, 0x5800, CMU_SDMA),
    SFR(CMU_SDMA_CLKDIVSTEP_STAT_DIV_CLK_SDMA_NOC, 0x83c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_DIV_CLK_SDMA_NOCP, 0x1804, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_DIV_CLK_SDMA_NOCP, 0x5804, CMU_SDMA),
    SFR(CMU_SDMA_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER, 0x600, CMU_SDMA),
    SFR(CMU_SDMA_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER, 0x604, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_MUX_CLKCMU_SDMA_NOC_USER, 0x4600, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM, 0x2000, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM, 0x4000, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK, 0x2004, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK, 0x4004, CMU_SDMA),
    SFR(CMU_SDMA_MEMPG_CON_IP_SDMA_0, 0x3000, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_MEMPG_CON_IP_SDMA_0, 0x7000, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_IP_SDMA_QCH, 0x3004, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_IP_SDMA_QCH, 0x7004, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2008, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4008, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH, 0x3008, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH, 0x7008, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH, 0x300c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH, 0x700c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x200c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x400c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH, 0x3010, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH, 0x7010, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH, 0x3014, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH, 0x7014, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2010, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4010, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH, 0x3018, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH, 0x7018, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH, 0x301c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH, 0x701c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2014, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4014, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH, 0x3020, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH, 0x7020, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH, 0x3024, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH, 0x7024, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2018, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4018, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH, 0x3028, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH, 0x7028, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH, 0x302c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH, 0x702c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x201c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x401c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH, 0x3030, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH, 0x7030, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH, 0x3034, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH, 0x7034, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2020, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4020, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH, 0x3038, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH, 0x7038, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH, 0x303c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH, 0x703c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2024, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4024, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH, 0x3040, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH, 0x7040, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH, 0x3044, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH, 0x7044, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2028, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4028, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH, 0x3048, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH, 0x7048, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH, 0x304c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH, 0x704c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x202c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x402c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH, 0x3050, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH, 0x7050, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH, 0x3054, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH, 0x7054, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2030, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4030, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH, 0x3058, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH, 0x7058, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH, 0x305c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH, 0x705c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2034, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4034, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH, 0x3060, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH, 0x7060, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH, 0x3064, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH, 0x7064, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2038, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4038, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH, 0x3068, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH, 0x7068, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH, 0x306c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH, 0x706c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x203c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x403c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH, 0x3070, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH, 0x7070, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH, 0x3074, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH, 0x7074, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2040, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4040, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH, 0x3078, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH, 0x7078, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH, 0x307c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH, 0x707c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x2044, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, 0x4044, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH, 0x3080, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH, 0x7080, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH, 0x3084, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH, 0x7084, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2048, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4048, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH, 0x3088, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH, 0x7088, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH, 0x308c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH, 0x708c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x204c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x404c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH, 0x3090, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH, 0x7090, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH, 0x3094, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH, 0x7094, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2050, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4050, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH, 0x3098, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH, 0x7098, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH, 0x309c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH, 0x709c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2054, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4054, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH, 0x30a0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH, 0x70a0, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH, 0x30a4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH, 0x70a4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2058, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4058, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH, 0x30a8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH, 0x70a8, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH, 0x30ac, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH, 0x70ac, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x205c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x405c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH, 0x30b0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH, 0x70b0, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH, 0x30b4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH, 0x70b4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2060, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4060, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH, 0x30b8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH, 0x70b8, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH, 0x30bc, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH, 0x70bc, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2064, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4064, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH, 0x30c0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH, 0x70c0, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH, 0x30c4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH, 0x70c4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2068, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4068, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH, 0x30c8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH, 0x70c8, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH, 0x30cc, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH, 0x70cc, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x206c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x406c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH, 0x30d0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH, 0x70d0, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH, 0x30d4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH, 0x70d4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2070, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4070, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH, 0x30d8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH, 0x70d8, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH, 0x30dc, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH, 0x70dc, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2074, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4074, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH, 0x30e0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH, 0x70e0, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH, 0x30e4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH, 0x70e4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2078, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4078, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH, 0x30e8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH, 0x70e8, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH, 0x30ec, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH, 0x70ec, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x207c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x407c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH, 0x30f0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH, 0x70f0, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH, 0x30f4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH, 0x70f4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2080, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4080, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH, 0x30f8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH, 0x70f8, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH, 0x30fc, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH, 0x70fc, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x2084, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, 0x4084, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH, 0x3100, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH, 0x7100, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH, 0x3104, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH, 0x7104, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, 0x2088, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, 0x4088, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH, 0x3108, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH, 0x7108, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_PCH, 0x310c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_PCH, 0x710c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK, 0x208c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK, 0x408c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH, 0x3110, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH, 0x7110, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_PCH, 0x3114, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_MMU_DNC_SDMA_PCH, 0x7114, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x2090, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x4090, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_TAXI_SI_D0_SDMA_NOCL1A_QCH, 0x3118, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_TAXI_SI_D0_SDMA_NOCL1A_QCH, 0x7118, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_TAXI_SI_D0_SDMA_NOCL1A_PCH, 0x311c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_TAXI_SI_D0_SDMA_NOCL1A_PCH, 0x711c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x2094, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x4094, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_TAXI_SI_D1_SDMA_NOCL1A_QCH, 0x3120, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_TAXI_SI_D1_SDMA_NOCL1A_QCH, 0x7120, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_TAXI_SI_D1_SDMA_NOCL1A_PCH, 0x3124, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_TAXI_SI_D1_SDMA_NOCL1A_PCH, 0x7124, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x2098, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x4098, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_TAXI_SI_D2_SDMA_NOCL1A_QCH, 0x3128, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_TAXI_SI_D2_SDMA_NOCL1A_QCH, 0x7128, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_TAXI_SI_D2_SDMA_NOCL1A_PCH, 0x312c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_TAXI_SI_D2_SDMA_NOCL1A_PCH, 0x712c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x209c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK, 0x409c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_LH_TAXI_SI_D3_SDMA_NOCL1A_QCH, 0x3130, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_TAXI_SI_D3_SDMA_NOCL1A_QCH, 0x7130, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_LH_TAXI_SI_D3_SDMA_NOCL1A_PCH, 0x3134, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_LH_TAXI_SI_D3_SDMA_NOCL1A_PCH, 0x7134, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK, 0x20a0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK, 0x40a0, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK, 0x20a4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK, 0x40a4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK, 0x20a8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK, 0x40a8, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK, 0x20ac, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK, 0x40ac, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK, 0x20b0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK, 0x40b0, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK, 0x20b4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK, 0x40b4, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCD_QCH, 0x3138, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_RSTNSYNC_CLK_SDMA_NOCD_QCH, 0x7138, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK, 0x20b8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK, 0x40b8, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK, 0x20bc, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK, 0x40bc, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH, 0x313c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH, 0x713c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK, 0x20c0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK, 0x40c0, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK, 0x20c4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK, 0x40c4, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SIU_G_PPMU_SDMA_QCH, 0x3140, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SIU_G_PPMU_SDMA_QCH, 0x7140, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK, 0x20c8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK, 0x40c8, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SLH_AST_SI_G_PPMU_SDMA_QCH, 0x3144, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SLH_AST_SI_G_PPMU_SDMA_QCH, 0x7144, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_SLH_AST_SI_G_PPMU_SDMA_PCH, 0x3148, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SLH_AST_SI_G_PPMU_SDMA_PCH, 0x7148, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK, 0x20cc, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK, 0x40cc, CMU_SDMA),
    SFR(CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU0_SDMA_2, 0x314c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_SDMA_2, 0x714c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU0_SDMA_QCH_S0, 0x3150, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU0_SDMA_QCH_S0, 0x7150, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK, 0x20d0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK, 0x40d0, CMU_SDMA),
    SFR(CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU1_SDMA_3, 0x3154, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_SDMA_3, 0x7154, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU1_SDMA_QCH_S0, 0x3158, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU1_SDMA_QCH_S0, 0x7158, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK, 0x20d4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK, 0x40d4, CMU_SDMA),
    SFR(CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU2_SDMA_4, 0x315c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU2_SDMA_4, 0x715c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU2_SDMA_QCH_S0, 0x3160, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU2_SDMA_QCH_S0, 0x7160, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK, 0x20d8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK, 0x40d8, CMU_SDMA),
    SFR(CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU3_SDMA_5, 0x3164, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU3_SDMA_5, 0x7164, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU3_SDMA_QCH_S0, 0x3168, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU3_SDMA_QCH_S0, 0x7168, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK, 0x20dc, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK, 0x40dc, CMU_SDMA),
    SFR(CMU_SDMA_MEMPG_CON_SYSMMU_S0_SDMA_1, 0x316c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_SDMA_1, 0x716c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SYSMMU_S0_SDMA_QCH_S0, 0x3170, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SYSMMU_S0_SDMA_QCH_S0, 0x7170, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK, 0x20e0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK, 0x40e0, CMU_SDMA),
    SFR(CMU_SDMA_MEMPG_CON_SYSMMU_S1_PMMU0_SDMA_7, 0x3174, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S1_PMMU0_SDMA_7, 0x7174, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SYSMMU_S1_PMMU0_SDMA_QCH_S0, 0x3178, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SYSMMU_S1_PMMU0_SDMA_QCH_S0, 0x7178, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK, 0x20e4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK, 0x40e4, CMU_SDMA),
    SFR(CMU_SDMA_MEMPG_CON_SYSMMU_S1_SDMA_6, 0x317c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S1_SDMA_6, 0x717c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SYSMMU_S1_SDMA_QCH_S0, 0x3180, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SYSMMU_S1_SDMA_QCH_S0, 0x7180, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK, 0x20e8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK, 0x40e8, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK, 0x20ec, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK, 0x40ec, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_VGEN_LITE_SDMA_QCH, 0x3184, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_VGEN_LITE_SDMA_QCH, 0x7184, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK, 0x20f0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK, 0x40f0, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_VGEN_SDMA_QCH, 0x3188, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_VGEN_SDMA_QCH, 0x7188, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK, 0x20f4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK, 0x40f4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK, 0x20f8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK, 0x40f8, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK, 0x20fc, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK, 0x40fc, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_CMU_SDMA_QCH, 0x318c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_CMU_SDMA_QCH, 0x718c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK, 0x2100, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK, 0x4100, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_D_TZPC_SDMA_QCH, 0x3190, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_D_TZPC_SDMA_QCH, 0x7190, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK, 0x2104, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK, 0x4104, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_ECU_SDMA_QCH, 0x3194, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_ECU_SDMA_QCH, 0x7194, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK, 0x2108, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK, 0x4108, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_PMU_SDMA_QCH, 0x3198, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_PMU_SDMA_QCH, 0x7198, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK, 0x210c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK, 0x410c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_PPMU_IPDNC_QCH, 0x319c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_PPMU_IPDNC_QCH, 0x719c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK, 0x2110, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK, 0x4110, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_PPMU_SDMA0_QCH, 0x31a0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_PPMU_SDMA0_QCH, 0x71a0, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK, 0x2114, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK, 0x4114, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_PPMU_SDMA1_QCH, 0x31a4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_PPMU_SDMA1_QCH, 0x71a4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK, 0x2118, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK, 0x4118, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_PPMU_SDMA2_QCH, 0x31a8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_PPMU_SDMA2_QCH, 0x71a8, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK, 0x211c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK, 0x411c, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_PPMU_SDMA3_QCH, 0x31ac, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_PPMU_SDMA3_QCH, 0x71ac, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK, 0x2120, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK, 0x4120, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCP_QCH, 0x31b0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_RSTNSYNC_CLK_SDMA_NOCP_QCH, 0x71b0, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK, 0x2124, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK, 0x4124, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK, 0x2128, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK, 0x4128, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH, 0x31b4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH, 0x71b4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK, 0x212c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK, 0x412c, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK, 0x2130, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK, 0x4130, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH, 0x31b8, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_QCH, 0x71b8, CMU_SDMA),
    SFR(CMU_SDMA_PCH_CON_SLH_AXI_MI_LP_DNC_SDMA_PCH, 0x31bc, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_PCH, 0x71bc, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK, 0x2134, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK, 0x4134, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_SYSREG_SDMA_QCH, 0x31c0, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_SYSREG_SDMA_QCH, 0x71c0, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK, 0x2138, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK, 0x4138, CMU_SDMA),
    SFR(CMU_SDMA_QCH_CON_TREX_D_SDMA_QCH, 0x31c4, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_TREX_D_SDMA_QCH, 0x71c4, CMU_SDMA),
    SFR(CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x213c, CMU_SDMA),
    SFR(CMU_SDMA_DBG_NFO_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x413c, CMU_SDMA),
    SFR(CMU_SNPU0_SPARE0_SPARE, 0xa00, CMU_SNPU0),
    SFR(CMU_SNPU0_SPARE1_SPARE, 0xa04, CMU_SNPU0),
    SFR(CMU_SNPU0_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_SNPU0),
    SFR(CMU_SNPU0_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_SNPU0),
    SFR(CMU_SNPU0_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_SNPU0),
    SFR(CMU_SNPU0_CLKOUT_CON_CMU_SNPU_CLKOUT0, 0x810, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_CMU_SNPU_CLKOUT0, 0x4810, CMU_SNPU0),
    SFR(CMU_SNPU0_UNDEFINED_DIV_CLK_SNPU_NOC, 0x1800, CMU_SNPU0),
    SFR(CMU_SNPU0_CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC, 0x838, CMU_SNPU0),
    SFR(CMU_SNPU0_CLKDIVSTEP_DIV_CLK_SNPU_NOC, 0x830, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_DIV_CLK_SNPU_NOC, 0x5800, CMU_SNPU0),
    SFR(CMU_SNPU0_CLKDIVSTEP_STAT_DIV_CLK_SNPU_NOC, 0x83c, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_DIV_CLK_SNPU_NOCP, 0x1804, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_DIV_CLK_SNPU_NOCP, 0x5804, CMU_SNPU0),
    SFR(CMU_SNPU0_PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER, 0x600, CMU_SNPU0),
    SFR(CMU_SNPU0_PLL_CON1_MUX_CLKCMU_SNPU_NOC_USER, 0x604, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_MUX_CLKCMU_SNPU_NOC_USER, 0x4600, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE, 0x2000, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE, 0x4000, CMU_SNPU0),
    SFR(CMU_SNPU0_MEMPG_CON_IP_SNPU_0, 0x3000, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_MEMPG_CON_IP_SNPU_0, 0x7000, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_IP_SNPU_QCH, 0x3004, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_IP_SNPU_QCH, 0x7004, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_IP_SNPU_QCH_CORE, 0x3008, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_IP_SNPU_QCH_CORE, 0x7008, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2004, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4004, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH, 0x300c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH, 0x700c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH, 0x3010, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH, 0x7010, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2008, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4008, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH, 0x3014, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH, 0x7014, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH, 0x3018, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH, 0x7018, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x200c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x400c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH, 0x301c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH, 0x701c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH, 0x3020, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH, 0x7020, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2010, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4010, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH, 0x3024, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH, 0x7024, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH, 0x3028, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH, 0x7028, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2014, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4014, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH, 0x302c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH, 0x702c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH, 0x3030, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH, 0x7030, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2018, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4018, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH, 0x3034, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH, 0x7034, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH, 0x3038, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH, 0x7038, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x201c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x401c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH, 0x303c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH, 0x703c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH, 0x3040, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH, 0x7040, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2020, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4020, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH, 0x3044, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH, 0x7044, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH, 0x3048, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH, 0x7048, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2024, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4024, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH, 0x304c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH, 0x704c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH, 0x3050, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH, 0x7050, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2028, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4028, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH, 0x3054, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH, 0x7054, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH, 0x3058, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH, 0x7058, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x202c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x402c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH, 0x305c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH, 0x705c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH, 0x3060, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH, 0x7060, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2030, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4030, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH, 0x3064, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH, 0x7064, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH, 0x3068, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH, 0x7068, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2034, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4034, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH, 0x306c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH, 0x706c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH, 0x3070, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH, 0x7070, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2038, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4038, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH, 0x3074, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH, 0x7074, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH, 0x3078, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH, 0x7078, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x203c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x403c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH, 0x307c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH, 0x707c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH, 0x3080, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH, 0x7080, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2040, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4040, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH, 0x3084, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH, 0x7084, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH, 0x3088, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH, 0x7088, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2044, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4044, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH, 0x308c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH, 0x708c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH, 0x3090, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH, 0x7090, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2048, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4048, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH, 0x3094, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH, 0x7094, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH, 0x3098, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH, 0x7098, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x204c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x404c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH, 0x309c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH, 0x709c, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH, 0x30a0, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH, 0x70a0, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2050, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4050, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH, 0x30a4, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH, 0x70a4, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH, 0x30a8, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH, 0x70a8, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2054, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4054, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH, 0x30ac, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH, 0x70ac, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH, 0x30b0, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH, 0x70b0, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2058, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4058, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH, 0x30b4, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH, 0x70b4, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH, 0x30b8, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH, 0x70b8, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x205c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x405c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH, 0x30bc, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH, 0x70bc, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH, 0x30c0, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH, 0x70c0, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2060, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4060, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH, 0x30c4, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH, 0x70c4, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH, 0x30c8, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH, 0x70c8, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2064, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4064, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH, 0x30cc, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH, 0x70cc, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH, 0x30d0, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH, 0x70d0, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2068, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4068, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH, 0x30d4, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH, 0x70d4, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH, 0x30d8, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH, 0x70d8, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x206c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x406c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH, 0x30dc, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH, 0x70dc, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH, 0x30e0, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH, 0x70e0, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2070, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4070, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH, 0x30e4, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH, 0x70e4, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH, 0x30e8, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH, 0x70e8, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK, 0x2074, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK, 0x4074, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH, 0x30ec, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH, 0x70ec, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH, 0x30f0, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH, 0x70f0, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK, 0x2078, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK, 0x4078, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH, 0x30f4, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH, 0x70f4, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH, 0x30f8, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH, 0x70f8, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK, 0x207c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK, 0x407c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH, 0x30fc, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH, 0x70fc, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH, 0x3100, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH, 0x7100, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK, 0x2080, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK, 0x4080, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH, 0x3104, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCD_QCH, 0x7104, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK, 0x2084, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK, 0x4084, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH, 0x3108, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH, 0x7108, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK, 0x2088, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK, 0x4088, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_CMU_SNPU_QCH, 0x310c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_CMU_SNPU_QCH, 0x710c, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK, 0x208c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK, 0x408c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_D_TZPC_SNPU_QCH, 0x3110, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_D_TZPC_SNPU_QCH, 0x7110, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK, 0x2090, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK, 0x4090, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_ECU_SNPU_QCH, 0x3114, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_ECU_SNPU_QCH, 0x7114, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK, 0x2094, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK, 0x4094, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_PMU_SNPU_QCH, 0x3118, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_PMU_SNPU_QCH, 0x7118, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK, 0x2098, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK, 0x4098, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH, 0x311c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCP_QCH, 0x711c, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK, 0x209c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK, 0x409c, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH, 0x3120, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH, 0x7120, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK, 0x20a0, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK, 0x40a0, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK, 0x20a4, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK, 0x40a4, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH, 0x3124, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_QCH, 0x7124, CMU_SNPU0),
    SFR(CMU_SNPU0_PCH_CON_SLH_AXI_MI_LP_DNC_SNPU_PCH, 0x3128, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_PCH, 0x7128, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK, 0x20a8, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK, 0x40a8, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_SYSREG_SNPU_QCH, 0x312c, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_SYSREG_SNPU_QCH, 0x712c, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK, 0x20ac, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK, 0x40ac, CMU_SNPU0),
    SFR(CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH, 0x3130, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_RSTNSYNC_CLK_SNPU_OSCCLK_QCH, 0x7130, CMU_SNPU0),
    SFR(CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20b0, CMU_SNPU0),
    SFR(CMU_SNPU0_DBG_NFO_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40b0, CMU_SNPU0),
    SFR(CMU_SNPU1_SPARE0_SPARE, 0xa00, CMU_SNPU1),
    SFR(CMU_SNPU1_SPARE1_SPARE, 0xa04, CMU_SNPU1),
    SFR(CMU_SNPU1_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_SNPU1),
    SFR(CMU_SNPU1_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_SNPU1),
    SFR(CMU_SNPU1_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_SNPU1),
    SFR(CMU_SNPU1_CLKOUT_CON_CMU_SNPU_CLKOUT0, 0x810, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_CMU_SNPU_CLKOUT0, 0x4810, CMU_SNPU1),
    SFR(CMU_SNPU1_UNDEFINED_DIV_CLK_SNPU_NOC, 0x1800, CMU_SNPU1),
    SFR(CMU_SNPU1_CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC, 0x838, CMU_SNPU1),
    SFR(CMU_SNPU1_CLKDIVSTEP_DIV_CLK_SNPU_NOC, 0x830, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_DIV_CLK_SNPU_NOC, 0x5800, CMU_SNPU1),
    SFR(CMU_SNPU1_CLKDIVSTEP_STAT_DIV_CLK_SNPU_NOC, 0x83c, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_DIV_CLK_SNPU_NOCP, 0x1804, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_DIV_CLK_SNPU_NOCP, 0x5804, CMU_SNPU1),
    SFR(CMU_SNPU1_PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER, 0x600, CMU_SNPU1),
    SFR(CMU_SNPU1_PLL_CON1_MUX_CLKCMU_SNPU_NOC_USER, 0x604, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_MUX_CLKCMU_SNPU_NOC_USER, 0x4600, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE, 0x2000, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE, 0x4000, CMU_SNPU1),
    SFR(CMU_SNPU1_MEMPG_CON_IP_SNPU_0, 0x3000, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_MEMPG_CON_IP_SNPU_0, 0x7000, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_IP_SNPU_QCH, 0x3004, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_IP_SNPU_QCH, 0x7004, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_IP_SNPU_QCH_CORE, 0x3008, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_IP_SNPU_QCH_CORE, 0x7008, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2004, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4004, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH, 0x300c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH, 0x700c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH, 0x3010, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH, 0x7010, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2008, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4008, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH, 0x3014, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH, 0x7014, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH, 0x3018, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH, 0x7018, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x200c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x400c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH, 0x301c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH, 0x701c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH, 0x3020, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH, 0x7020, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2010, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4010, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH, 0x3024, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH, 0x7024, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH, 0x3028, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH, 0x7028, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2014, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4014, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH, 0x302c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH, 0x702c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH, 0x3030, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH, 0x7030, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2018, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4018, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH, 0x3034, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH, 0x7034, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH, 0x3038, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH, 0x7038, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x201c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x401c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH, 0x303c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH, 0x703c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH, 0x3040, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH, 0x7040, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2020, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4020, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH, 0x3044, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH, 0x7044, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH, 0x3048, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH, 0x7048, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2024, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4024, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH, 0x304c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH, 0x704c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH, 0x3050, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH, 0x7050, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2028, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4028, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH, 0x3054, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH, 0x7054, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH, 0x3058, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH, 0x7058, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x202c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x402c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH, 0x305c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH, 0x705c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH, 0x3060, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH, 0x7060, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2030, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4030, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH, 0x3064, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH, 0x7064, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH, 0x3068, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH, 0x7068, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2034, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4034, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH, 0x306c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH, 0x706c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH, 0x3070, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH, 0x7070, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x2038, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, 0x4038, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH, 0x3074, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH, 0x7074, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH, 0x3078, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH, 0x7078, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x203c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x403c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH, 0x307c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH, 0x707c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH, 0x3080, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH, 0x7080, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2040, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4040, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH, 0x3084, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH, 0x7084, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH, 0x3088, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH, 0x7088, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2044, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4044, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH, 0x308c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH, 0x708c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH, 0x3090, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH, 0x7090, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2048, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4048, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH, 0x3094, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH, 0x7094, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH, 0x3098, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH, 0x7098, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x204c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x404c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH, 0x309c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH, 0x709c, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH, 0x30a0, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH, 0x70a0, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2050, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4050, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH, 0x30a4, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH, 0x70a4, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH, 0x30a8, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH, 0x70a8, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2054, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4054, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH, 0x30ac, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH, 0x70ac, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH, 0x30b0, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH, 0x70b0, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2058, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4058, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH, 0x30b4, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH, 0x70b4, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH, 0x30b8, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH, 0x70b8, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x205c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x405c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH, 0x30bc, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH, 0x70bc, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH, 0x30c0, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH, 0x70c0, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2060, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4060, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH, 0x30c4, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH, 0x70c4, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH, 0x30c8, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH, 0x70c8, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2064, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4064, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH, 0x30cc, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH, 0x70cc, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH, 0x30d0, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH, 0x70d0, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2068, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4068, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH, 0x30d4, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH, 0x70d4, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH, 0x30d8, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH, 0x70d8, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x206c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x406c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH, 0x30dc, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH, 0x70dc, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH, 0x30e0, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH, 0x70e0, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2070, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4070, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH, 0x30e4, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH, 0x70e4, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH, 0x30e8, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH, 0x70e8, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK, 0x2074, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK, 0x4074, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH, 0x30ec, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH, 0x70ec, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH, 0x30f0, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH, 0x70f0, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK, 0x2078, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK, 0x4078, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH, 0x30f4, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH, 0x70f4, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH, 0x30f8, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH, 0x70f8, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK, 0x207c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK, 0x407c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH, 0x30fc, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH, 0x70fc, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH, 0x3100, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH, 0x7100, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK, 0x2080, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK, 0x4080, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH, 0x3104, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCD_QCH, 0x7104, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK, 0x2084, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK, 0x4084, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH, 0x3108, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH, 0x7108, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK, 0x2088, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK, 0x4088, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_CMU_SNPU_QCH, 0x310c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_CMU_SNPU_QCH, 0x710c, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK, 0x208c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK, 0x408c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_D_TZPC_SNPU_QCH, 0x3110, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_D_TZPC_SNPU_QCH, 0x7110, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK, 0x2090, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK, 0x4090, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_ECU_SNPU_QCH, 0x3114, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_ECU_SNPU_QCH, 0x7114, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK, 0x2094, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK, 0x4094, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_PMU_SNPU_QCH, 0x3118, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_PMU_SNPU_QCH, 0x7118, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK, 0x2098, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK, 0x4098, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH, 0x311c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCP_QCH, 0x711c, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK, 0x209c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK, 0x409c, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH, 0x3120, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH, 0x7120, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK, 0x20a0, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK, 0x40a0, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK, 0x20a4, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK, 0x40a4, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH, 0x3124, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_QCH, 0x7124, CMU_SNPU1),
    SFR(CMU_SNPU1_PCH_CON_SLH_AXI_MI_LP_DNC_SNPU_PCH, 0x3128, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_PCH, 0x7128, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK, 0x20a8, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK, 0x40a8, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_SYSREG_SNPU_QCH, 0x312c, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_SYSREG_SNPU_QCH, 0x712c, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK, 0x20ac, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK, 0x40ac, CMU_SNPU1),
    SFR(CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH, 0x3130, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_RSTNSYNC_CLK_SNPU_OSCCLK_QCH, 0x7130, CMU_SNPU1),
    SFR(CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20b0, CMU_SNPU1),
    SFR(CMU_SNPU1_DBG_NFO_BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40b0, CMU_SNPU1),
    SFR(CMU_SSP_SPARE0_SPARE, 0xa00, CMU_SSP),
    SFR(CMU_SSP_SPARE1_SPARE, 0xa04, CMU_SSP),
    SFR(CMU_SSP_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_SSP),
    SFR(CMU_SSP_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_SSP),
    SFR(CMU_SSP_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_CLKBUF_CLKSSP_STRONG_NOCP, 0x2200, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_CLKBUF_CLKSSP_STRONG_NOCP, 0x7200, CMU_SSP),
    SFR(CMU_SSP_CLKOUT_CON_CMU_SSP_CLKOUT0, 0x810, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_CMU_SSP_CLKOUT0, 0x4810, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_DIV_CLK_SSP_NOCP, 0x1800, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_DIV_CLK_SSP_NOCP, 0x5800, CMU_SSP),
    SFR(CMU_SSP_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER, 0x600, CMU_SSP),
    SFR(CMU_SSP_PLL_CON1_MUX_CLKCMU_SSP_NOC_USER, 0x604, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_MUX_CLKCMU_SSP_NOC_USER, 0x4600, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM, 0x2000, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM, 0x4000, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK, 0x2004, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK, 0x4004, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_LH_ACEL_SI_D_SSP_QCH, 0x3000, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_LH_ACEL_SI_D_SSP_QCH, 0x7000, CMU_SSP),
    SFR(CMU_SSP_PCH_CON_LH_ACEL_SI_D_SSP_PCH, 0x3004, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_LH_ACEL_SI_D_SSP_PCH, 0x7004, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK, 0x2008, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK, 0x4008, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_LH_AXI_MI_ID_PSP_SSP_QCH, 0x3008, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_LH_AXI_MI_ID_PSP_SSP_QCH, 0x7008, CMU_SSP),
    SFR(CMU_SSP_PCH_CON_LH_AXI_MI_ID_PSP_SSP_PCH, 0x300c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_LH_AXI_MI_ID_PSP_SSP_PCH, 0x700c, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK, 0x200c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK, 0x400c, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_LH_AXI_MI_ID_STRONG_SSP_QCH, 0x3010, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_LH_AXI_MI_ID_STRONG_SSP_QCH, 0x7010, CMU_SSP),
    SFR(CMU_SSP_PCH_CON_LH_AXI_MI_ID_STRONG_SSP_PCH, 0x3014, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_LH_AXI_MI_ID_STRONG_SSP_PCH, 0x7014, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK, 0x2010, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK, 0x4010, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK, 0x2014, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK, 0x4014, CMU_SSP),
    SFR(CMU_SSP_DMYQCH_CON_OTP_DESERIAL_PUF_QCH, 0x3018, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_OTP_DESERIAL_PUF_QCH, 0x7018, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK, 0x2018, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK, 0x4018, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK, 0x201c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK, 0x401c, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_RSTNSYNC_CLK_SSP_CM35P_QCH, 0x301c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_RSTNSYNC_CLK_SSP_CM35P_QCH, 0x701c, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK, 0x2020, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK, 0x4020, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK, 0x2024, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK, 0x4024, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK, 0x2028, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK, 0x4028, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK, 0x202c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK, 0x402c, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_S2MPU_S0_PMMU0_SSP_QCH, 0x3020, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_S2MPU_S0_PMMU0_SSP_QCH, 0x7020, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK, 0x2030, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK, 0x4030, CMU_SSP),
    SFR(CMU_SSP_MEMPG_CON_S2MPU_S0_SSP_0, 0x3024, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_MEMPG_CON_S2MPU_S0_SSP_0, 0x7024, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_S2MPU_S0_SSP_QCH, 0x3028, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_S2MPU_S0_SSP_QCH, 0x7028, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK, 0x2034, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK, 0x4034, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SLH_AST_SI_G_PPMU_SSP_QCH, 0x302c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SLH_AST_SI_G_PPMU_SSP_QCH, 0x702c, CMU_SSP),
    SFR(CMU_SSP_PCH_CON_SLH_AST_SI_G_PPMU_SSP_PCH, 0x3030, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SLH_AST_SI_G_PPMU_SSP_PCH, 0x7030, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK, 0x2038, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK, 0x4038, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK, 0x203c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK, 0x403c, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN, 0x2040, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN, 0x4040, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK, 0x2044, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK, 0x4044, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK, 0x2048, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK, 0x4048, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK, 0x204c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK, 0x404c, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK, 0x2050, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK, 0x4050, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK, 0x2054, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK, 0x4054, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK, 0x2058, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK, 0x4058, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK, 0x205c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK, 0x405c, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK, 0x2060, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK, 0x4060, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK, 0x2064, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK, 0x4064, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK, 0x2068, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK, 0x4068, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK, 0x206c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK, 0x406c, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_BAAW, 0x3034, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_BAAW, 0x7034, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_CM35P, 0x3038, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_CM35P, 0x7038, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_DBG, 0x303c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_DBG, 0x703c, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_FPU, 0x3040, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_FPU, 0x7040, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_LH_D, 0x3044, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_LH_D, 0x7044, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_LH_P, 0x3048, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_LH_P, 0x7048, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_MB_AP, 0x304c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_MB_AP, 0x704c, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_MB_CP, 0x3050, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_MB_CP, 0x7050, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_SC, 0x3054, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_SC, 0x7054, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SS_PSP_QCH_SYSREG, 0x3058, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_SYSREG, 0x7058, CMU_SSP),
    SFR(CMU_SSP_PCH_CON_SS_PSP_PCH_LH_D, 0x305c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_PCH_LH_D, 0x705c, CMU_SSP),
    SFR(CMU_SSP_PCH_CON_SS_PSP_PCH_LH_P, 0x3060, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_PCH_LH_P, 0x7060, CMU_SSP),
    SFR(CMU_SSP_DMYQCH_CON_SS_PSP_QCH_DAP, 0x3064, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SS_PSP_QCH_DAP, 0x7064, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK, 0x2070, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK, 0x4070, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK, 0x2074, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK, 0x4074, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK, 0x2078, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK, 0x4078, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_CMU_SSP_QCH, 0x3068, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_CMU_SSP_QCH, 0x7068, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK, 0x207c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK, 0x407c, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_D_TZPC_SSP_QCH, 0x306c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_D_TZPC_SSP_QCH, 0x706c, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK, 0x2080, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK, 0x4080, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_LH_AXI_SI_IP_PSP_SSP_QCH, 0x3070, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_LH_AXI_SI_IP_PSP_SSP_QCH, 0x7070, CMU_SSP),
    SFR(CMU_SSP_PCH_CON_LH_AXI_SI_IP_PSP_SSP_PCH, 0x3074, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_LH_AXI_SI_IP_PSP_SSP_PCH, 0x7074, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK, 0x2084, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK, 0x4084, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_PPMU_SSP_QCH, 0x3078, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_PPMU_SSP_QCH, 0x7078, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK, 0x2088, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK, 0x4088, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK, 0x208c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK, 0x408c, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK, 0x2090, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK, 0x4090, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_RTIC_QCH, 0x307c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_RTIC_QCH, 0x707c, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK, 0x2094, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK, 0x4094, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SLH_AXI_MI_P_SSP_QCH, 0x3080, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SLH_AXI_MI_P_SSP_QCH, 0x7080, CMU_SSP),
    SFR(CMU_SSP_PCH_CON_SLH_AXI_MI_P_SSP_PCH, 0x3084, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SLH_AXI_MI_P_SSP_PCH, 0x7084, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK, 0x2098, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK, 0x4098, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_SYSREG_SSP_QCH, 0x3088, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_SYSREG_SSP_QCH, 0x7088, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK, 0x209c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK, 0x409c, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_VGEN_LITE_SSP_QCH, 0x308c, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_VGEN_LITE_SSP_QCH, 0x708c, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK, 0x20a0, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK, 0x40a0, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK, 0x20a4, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK, 0x40a4, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK, 0x20a8, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK, 0x40a8, CMU_SSP),
    SFR(CMU_SSP_QCH_CON_RSTNSYNC_SR_CLK_SSP_PUF_QCH, 0x3090, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_RSTNSYNC_SR_CLK_SSP_PUF_QCH, 0x7090, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20ac, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40ac, CMU_SSP),
    SFR(CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK, 0x20b0, CMU_SSP),
    SFR(CMU_SSP_DBG_NFO_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK, 0x40b0, CMU_SSP),
    SFR(CMU_STRONG_SPARE0_SPARE, 0xa00, CMU_STRONG),
    SFR(CMU_STRONG_SPARE1_SPARE, 0xa04, CMU_STRONG),
    SFR(CMU_STRONG_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_STRONG),
    SFR(CMU_STRONG_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_STRONG),
    SFR(CMU_STRONG_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_STRONG),
    SFR(CMU_STRONG_CLK_CON_BUF_CLKSSP_STRONG_NOCP, 0x2200, CMU_STRONG),
    SFR(CMU_STRONG_DBG_NFO_BUF_CLKSSP_STRONG_NOCP, 0x7200, CMU_STRONG),
    SFR(CMU_STRONG_CLKOUT_CON_CMU_STRONG_CLKOUT0, 0x810, CMU_STRONG),
    SFR(CMU_STRONG_DBG_NFO_CMU_STRONG_CLKOUT0, 0x4810, CMU_STRONG),
    SFR(CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK, 0x2000, CMU_STRONG),
    SFR(CMU_STRONG_DBG_NFO_BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK, 0x4000, CMU_STRONG),
    SFR(CMU_STRONG_QCH_CON_CMU_STRONG_QCH, 0x3000, CMU_STRONG),
    SFR(CMU_STRONG_DBG_NFO_CMU_STRONG_QCH, 0x7000, CMU_STRONG),
    SFR(CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_STRONG),
    SFR(CMU_STRONG_DBG_NFO_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK, 0x4004, CMU_STRONG),
    SFR(CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH, 0x3004, CMU_STRONG),
    SFR(CMU_STRONG_DBG_NFO_RSTNSYNC_CLK_STRONG_OSCCLK_QCH, 0x7004, CMU_STRONG),
    SFR(CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK, 0x2008, CMU_STRONG),
    SFR(CMU_STRONG_DBG_NFO_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK, 0x4008, CMU_STRONG),
    SFR(CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH, 0x3008, CMU_STRONG),
    SFR(CMU_STRONG_DBG_NFO_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH, 0x7008, CMU_STRONG),
    SFR(CMU_STRONG_PCH_CON_STRONG_PCH, 0x300c, CMU_STRONG),
    SFR(CMU_STRONG_DBG_NFO_STRONG_PCH, 0x700c, CMU_STRONG),
    SFR(CMU_UFD_SPARE0_SPARE, 0xa00, CMU_UFD),
    SFR(CMU_UFD_SPARE1_SPARE, 0xa04, CMU_UFD),
    SFR(CMU_UFD_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_UFD),
    SFR(CMU_UFD_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_UFD),
    SFR(CMU_UFD_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_UFD),
    SFR(CMU_UFD_CLKOUT_CON_CMU_UFD_CLKOUT0, 0x810, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_CMU_UFD_CLKOUT0, 0x4810, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_DIV_CLK_UFD_I2C, 0x1800, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_DIV_CLK_UFD_I2C, 0x5800, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_DIV_CLK_UFD_NOC, 0x1804, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_DIV_CLK_UFD_NOC, 0x5804, CMU_UFD),
    SFR(CMU_UFD_PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER, 0x600, CMU_UFD),
    SFR(CMU_UFD_PLL_CON1_MUX_CLKALIVE_UFD_NOC_USER, 0x604, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_MUX_CLKALIVE_UFD_NOC_USER, 0x4600, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_MUX_CLK_UFD_I2C, 0x1000, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_MUX_CLK_UFD_I2C, 0x4000, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK, 0x2000, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK, 0x4004, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK, 0x2004, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK, 0x4008, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK, 0x2008, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK, 0x400c, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_I3C_UFD0_QCH_PCLK, 0x3000, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_I3C_UFD0_QCH_PCLK, 0x7000, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_I3C_UFD0_QCH_SCLK, 0x3004, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_I3C_UFD0_QCH_SCLK, 0x7004, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK, 0x200c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK, 0x4010, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_I3C_UFD1_QCH_PCLK, 0x3008, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_I3C_UFD1_QCH_PCLK, 0x7008, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_I3C_UFD1_QCH_SCLK, 0x300c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_I3C_UFD1_QCH_SCLK, 0x700c, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK, 0x2010, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK, 0x4014, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK, 0x2014, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK, 0x4018, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK, 0x2018, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK, 0x401c, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BAAW_D_UFDUNPU_IPCLKPORT_I_PCLK, 0x201c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_BAAW_D_UFDUNPU_IPCLKPORT_I_PCLK, 0x4020, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_BAAW_D_UFDUNPU_QCH, 0x3010, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BAAW_D_UFDUNPU_QCH, 0x7010, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK, 0x2020, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK, 0x4024, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_CMU_UFD_QCH, 0x3014, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_CMU_UFD_QCH, 0x7014, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK, 0x2024, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK, 0x4028, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_D_TZPC_UFD_QCH, 0x3018, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_D_TZPC_UFD_QCH, 0x7018, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK, 0x2028, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK, 0x402c, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_I2C_UFD0_QCH, 0x301c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_I2C_UFD0_QCH, 0x701c, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK, 0x202c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK, 0x4030, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_I2C_UFD1_QCH, 0x3020, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_I2C_UFD1_QCH, 0x7020, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK, 0x2030, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK, 0x4034, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK, 0x2034, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK, 0x4038, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK, 0x2038, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK, 0x403c, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_LH_AST_SI_OTF_UFD_UNPU_IPCLKPORT_I_CLK, 0x203c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_LH_AST_SI_OTF_UFD_UNPU_IPCLKPORT_I_CLK, 0x4040, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_LH_AST_SI_OTF_UFD_UNPU_QCH, 0x3024, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_LH_AST_SI_OTF_UFD_UNPU_QCH, 0x7024, CMU_UFD),
    SFR(CMU_UFD_PCH_CON_LH_AST_SI_OTF_UFD_UNPU_PCH, 0x3028, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_LH_AST_SI_OTF_UFD_UNPU_PCH, 0x7028, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK, 0x2040, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK, 0x4044, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_PDMA_UFD_QCH, 0x302c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_PDMA_UFD_QCH, 0x702c, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK, 0x2044, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK, 0x4048, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK, 0x2048, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK, 0x404c, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_PPMU_D_UFD_QCH, 0x3030, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_PPMU_D_UFD_QCH, 0x7030, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK, 0x204c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK, 0x4050, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK, 0x2050, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK, 0x4054, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_IPCLKPORT_CLK, 0x2054, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_IPCLKPORT_CLK, 0x4058, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH, 0x3034, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH, 0x7034, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK, 0x2058, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK, 0x405c, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH, 0x3038, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH, 0x7038, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK, 0x205c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK, 0x4060, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH, 0x303c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH, 0x703c, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK, 0x2060, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK, 0x4064, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_S2PC_UFD_QCH, 0x3040, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_S2PC_UFD_QCH, 0x7040, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK, 0x2064, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK, 0x4068, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SLH_AST_MI_OTF_CSIS_UFD_QCH, 0x3044, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AST_MI_OTF_CSIS_UFD_QCH, 0x7044, CMU_UFD),
    SFR(CMU_UFD_PCH_CON_SLH_AST_MI_OTF_CSIS_UFD_PCH, 0x3048, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AST_MI_OTF_CSIS_UFD_PCH, 0x7048, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK, 0x2068, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK, 0x406c, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH, 0x304c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AST_SI_G_PPMU_UFD_QCH, 0x704c, CMU_UFD),
    SFR(CMU_UFD_PCH_CON_SLH_AST_SI_G_PPMU_UFD_PCH, 0x3050, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AST_SI_G_PPMU_UFD_PCH, 0x7050, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK, 0x206c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK, 0x4070, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SLH_AXI_MI_LP_CMGP_UFD_QCH, 0x3054, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AXI_MI_LP_CMGP_UFD_QCH, 0x7054, CMU_UFD),
    SFR(CMU_UFD_PCH_CON_SLH_AXI_MI_LP_CMGP_UFD_PCH, 0x3058, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AXI_MI_LP_CMGP_UFD_PCH, 0x7058, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK, 0x2070, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK, 0x4074, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SLH_AXI_SI_D_UFD_QCH, 0x305c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AXI_SI_D_UFD_QCH, 0x705c, CMU_UFD),
    SFR(CMU_UFD_PCH_CON_SLH_AXI_SI_D_UFD_PCH, 0x3060, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AXI_SI_D_UFD_PCH, 0x7060, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LD_UFD_UNPU_IPCLKPORT_I_CLK, 0x2074, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_SI_LD_UFD_UNPU_IPCLKPORT_I_CLK, 0x4078, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SLH_AXI_SI_LD_UFD_UNPU_QCH, 0x3064, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AXI_SI_LD_UFD_UNPU_QCH, 0x7064, CMU_UFD),
    SFR(CMU_UFD_PCH_CON_SLH_AXI_SI_LD_UFD_UNPU_PCH, 0x3068, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AXI_SI_LD_UFD_UNPU_PCH, 0x7068, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK, 0x2078, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK, 0x407c, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SLH_AXI_SI_LP_UFD_CSIS_QCH, 0x306c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AXI_SI_LP_UFD_CSIS_QCH, 0x706c, CMU_UFD),
    SFR(CMU_UFD_PCH_CON_SLH_AXI_SI_LP_UFD_CSIS_PCH, 0x3070, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SLH_AXI_SI_LP_UFD_CSIS_PCH, 0x7070, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK, 0x207c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK, 0x4080, CMU_UFD),
    SFR(CMU_UFD_MEMPG_CON_SRAM_MIU_UFD_0, 0x3074, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_MEMPG_CON_SRAM_MIU_UFD_0, 0x7074, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SRAM_MIU_UFD_QCH, 0x3078, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SRAM_MIU_UFD_QCH, 0x7078, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK, 0x2080, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK, 0x4084, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SYSMMU_S0_PMMU0_UFD_QCH_S0, 0x307c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SYSMMU_S0_PMMU0_UFD_QCH_S0, 0x707c, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK, 0x2084, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK, 0x4088, CMU_UFD),
    SFR(CMU_UFD_MEMPG_CON_SYSMMU_S0_UFD_2, 0x3080, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_UFD_2, 0x7080, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SYSMMU_S0_UFD_QCH_S0, 0x3084, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SYSMMU_S0_UFD_QCH_S0, 0x7084, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK, 0x2088, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK, 0x408c, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SYSREG_UFD_QCH, 0x3088, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SYSREG_UFD_QCH, 0x7088, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK, 0x208c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK, 0x4090, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_SYSREG_UFD_SECURE_QCH, 0x308c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_SYSREG_UFD_SECURE_QCH, 0x708c, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK, 0x2090, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK, 0x4094, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_VGEN_LITE_D_UFD_QCH, 0x3090, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_VGEN_LITE_D_UFD_QCH, 0x7090, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK, 0x2094, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK, 0x4098, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK, 0x2098, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK, 0x409c, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK, 0x209c, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK, 0x40a0, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_UFD_IPCLKPORT_CLK, 0x20a0, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_UFD_IPCLKPORT_CLK, 0x40a4, CMU_UFD),
    SFR(CMU_UFD_MEMPG_CON_UFD_1, 0x3094, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_MEMPG_CON_UFD_1, 0x7094, CMU_UFD),
    SFR(CMU_UFD_QCH_CON_UFD_QCH, 0x3098, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_UFD_QCH, 0x7098, CMU_UFD),
    SFR(CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20a4, CMU_UFD),
    SFR(CMU_UFD_DBG_NFO_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40a8, CMU_UFD),
    SFR(CMU_UFS_SPARE0_SPARE, 0xa00, CMU_UFS),
    SFR(CMU_UFS_SPARE1_SPARE, 0xa04, CMU_UFS),
    SFR(CMU_UFS_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_UFS),
    SFR(CMU_UFS_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_UFS),
    SFR(CMU_UFS_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_UFS),
    SFR(CMU_UFS_CLKOUT_CON_CMU_UFS_CLKOUT0, 0x810, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_CMU_UFS_CLKOUT0, 0x4810, CMU_UFS),
    SFR(CMU_UFS_PLL_CON0_MUX_CLKCMU_MMC_CARD_USER, 0x600, CMU_UFS),
    SFR(CMU_UFS_PLL_CON1_MUX_CLKCMU_MMC_CARD_USER, 0x604, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_MUX_CLKCMU_MMC_CARD_USER, 0x4600, CMU_UFS),
    SFR(CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_NOC_USER, 0x610, CMU_UFS),
    SFR(CMU_UFS_PLL_CON1_MUX_CLKCMU_UFS_NOC_USER, 0x614, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_MUX_CLKCMU_UFS_NOC_USER, 0x4604, CMU_UFS),
    SFR(CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_UFS_EMBD_USER, 0x620, CMU_UFS),
    SFR(CMU_UFS_PLL_CON1_MUX_CLKCMU_UFS_UFS_EMBD_USER, 0x624, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_MUX_CLKCMU_UFS_UFS_EMBD_USER, 0x4608, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x2000, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x4000, CMU_UFS),
    SFR(CMU_UFS_MEMPG_CON_MMC_CARD_2, 0x3000, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_MEMPG_CON_MMC_CARD_2, 0x7000, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_MMC_CARD_QCH, 0x3004, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_MMC_CARD_QCH, 0x7004, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK, 0x2004, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK, 0x4004, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK, 0x2008, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK, 0x4008, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_CMU_UFS_QCH, 0x3008, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_CMU_UFS_QCH, 0x7008, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK, 0x200c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK, 0x400c, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_D_TZPC_UFS_QCH, 0x300c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_D_TZPC_UFS_QCH, 0x700c, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK, 0x2010, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK, 0x4010, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_ECU_UFS_QCH, 0x3010, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_ECU_UFS_QCH, 0x7010, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK, 0x2014, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK, 0x4014, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_GPIO_HSI1UFS_QCH, 0x3014, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_GPIO_HSI1UFS_QCH, 0x7014, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK, 0x2018, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK, 0x4018, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_GPIO_UFS_QCH, 0x3018, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_GPIO_UFS_QCH, 0x7018, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK, 0x201c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK, 0x401c, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_LH_ACEL_SI_D_UFS_QCH, 0x301c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_LH_ACEL_SI_D_UFS_QCH, 0x701c, CMU_UFS),
    SFR(CMU_UFS_PCH_CON_LH_ACEL_SI_D_UFS_PCH, 0x3020, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_LH_ACEL_SI_D_UFS_PCH, 0x7020, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x2020, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x4020, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK, 0x2024, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK, 0x4024, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK, 0x2028, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK, 0x4028, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_PPMU_UFS_QCH, 0x3024, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_PPMU_UFS_QCH, 0x7024, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK, 0x202c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK, 0x402c, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK, 0x2030, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK, 0x4030, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK, 0x2034, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK, 0x4034, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_S2MPU_S0_PMMU_UFS_QCH_S0, 0x3028, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_S2MPU_S0_PMMU_UFS_QCH_S0, 0x7028, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK, 0x2038, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK, 0x4038, CMU_UFS),
    SFR(CMU_UFS_MEMPG_CON_S2MPU_S0_UFS_0, 0x302c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_MEMPG_CON_S2MPU_S0_UFS_0, 0x702c, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_S2MPU_S0_UFS_QCH_S0, 0x3030, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_S2MPU_S0_UFS_QCH_S0, 0x7030, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK, 0x203c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK, 0x403c, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_SLH_AST_SI_G_PPMU_UFS_QCH, 0x3034, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_SLH_AST_SI_G_PPMU_UFS_QCH, 0x7034, CMU_UFS),
    SFR(CMU_UFS_PCH_CON_SLH_AST_SI_G_PPMU_UFS_PCH, 0x3038, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_SLH_AST_SI_G_PPMU_UFS_PCH, 0x7038, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK, 0x2040, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK, 0x4040, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_SLH_AXI_MI_P_UFS_QCH, 0x303c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_SLH_AXI_MI_P_UFS_QCH, 0x703c, CMU_UFS),
    SFR(CMU_UFS_PCH_CON_SLH_AXI_MI_P_UFS_PCH, 0x3040, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_SLH_AXI_MI_P_UFS_PCH, 0x7040, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK, 0x2044, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK, 0x4044, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_SPC_UFS_QCH, 0x3044, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_SPC_UFS_QCH, 0x7044, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK, 0x2048, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK, 0x4048, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_SYSREG_UFS_QCH, 0x3048, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_SYSREG_UFS_QCH, 0x7048, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK, 0x204c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK, 0x404c, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, 0x2050, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, 0x4050, CMU_UFS),
    SFR(CMU_UFS_MEMPG_CON_UFS_EMBD_4, 0x304c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_MEMPG_CON_UFS_EMBD_4, 0x704c, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_UFS_EMBD_QCH, 0x3050, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_UFS_EMBD_QCH, 0x7050, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_UFS_EMBD_QCH_FMP, 0x3054, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_UFS_EMBD_QCH_FMP, 0x7054, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK, 0x2054, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK, 0x4054, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_VGEN_LITE_UFS_QCH, 0x3058, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_VGEN_LITE_UFS_QCH, 0x7058, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK, 0x2058, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK, 0x4058, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK, 0x205c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK, 0x405c, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK, 0x2060, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK, 0x4060, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK, 0x2064, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK, 0x4064, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, 0x2068, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, 0x4068, CMU_UFS),
    SFR(CMU_UFS_MEMPG_CON_UFS_EMBD_3, 0x305c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_MEMPG_CON_UFS_EMBD_3, 0x705c, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_UFS_EMBD_QCH_FPC, 0x3060, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_UFS_EMBD_QCH_FPC, 0x7060, CMU_UFS),
    SFR(CMU_UFS_QCH_CON_UFS_EMBD_QCH_PCS, 0x3064, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_UFS_EMBD_QCH_PCS, 0x7064, CMU_UFS),
    SFR(CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x206c, CMU_UFS),
    SFR(CMU_UFS_DBG_NFO_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x406c, CMU_UFS),
    SFR(CMU_UNPU_SPARE0_SPARE, 0xa00, CMU_UNPU),
    SFR(CMU_UNPU_SPARE1_SPARE, 0xa04, CMU_UNPU),
    SFR(CMU_UNPU_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_UNPU),
    SFR(CMU_UNPU_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_UNPU),
    SFR(CMU_UNPU_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_UNPU),
    SFR(CMU_UNPU_CLKOUT_CON_CMU_UNPU_CLKOUT0, 0x810, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_CMU_UNPU_CLKOUT0, 0x4810, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_DIV_CLK_UNPU_NOCP, 0x1800, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_DIV_CLK_UNPU_NOCP, 0x5800, CMU_UNPU),
    SFR(CMU_UNPU_PLL_CON0_MUX_CLKALIVE_UNPU_NOC_USER, 0x600, CMU_UNPU),
    SFR(CMU_UNPU_PLL_CON1_MUX_CLKALIVE_UNPU_NOC_USER, 0x604, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_MUX_CLKALIVE_UNPU_NOC_USER, 0x4600, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU, 0x2000, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU, 0x4000, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK, 0x2004, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK, 0x4004, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_CMU_UNPU_QCH, 0x3000, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_CMU_UNPU_QCH, 0x7000, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK, 0x2008, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK, 0x4008, CMU_UNPU),
    SFR(CMU_UNPU_MEMPG_CON_IP_UNPU_1, 0x3004, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_MEMPG_CON_IP_UNPU_1, 0x7004, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK, 0x200c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK, 0x400c, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK, 0x2010, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK, 0x4010, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE, 0x2014, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE, 0x4014, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0, 0x2018, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0, 0x4018, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1, 0x201c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1, 0x401c, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN, 0x2020, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN, 0x4020, CMU_UNPU),
    SFR(CMU_UNPU_MEMPG_CON_IP_UNPU_0, 0x3008, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_MEMPG_CON_IP_UNPU_0, 0x7008, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK, 0x2024, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK, 0x4024, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK, 0x2028, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK, 0x4028, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_IP_UNPU_QCH, 0x300c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_IP_UNPU_QCH, 0x700c, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_IP_UNPU_QCH_CLKIN, 0x3010, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_IP_UNPU_QCH_CLKIN, 0x7010, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_IP_UNPU_QCH_DBGCLK, 0x3014, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_IP_UNPU_QCH_DBGCLK, 0x7014, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_IP_UNPU_QCH_SNPU, 0x3018, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_IP_UNPU_QCH_SNPU, 0x7018, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, 0x202c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, 0x402c, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH, 0x301c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH, 0x701c, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH, 0x3020, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH, 0x7020, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, 0x2030, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, 0x4030, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH, 0x3024, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH, 0x7024, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH, 0x3028, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH, 0x7028, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_OTF_UFD_UNPU_IPCLKPORT_I_CLK, 0x2034, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_MI_OTF_UFD_UNPU_IPCLKPORT_I_CLK, 0x4034, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_LH_AST_MI_OTF_UFD_UNPU_QCH, 0x302c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_MI_OTF_UFD_UNPU_QCH, 0x702c, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_LH_AST_MI_OTF_UFD_UNPU_PCH, 0x3030, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_MI_OTF_UFD_UNPU_PCH, 0x7030, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, 0x2038, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, 0x4038, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH, 0x3034, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH, 0x7034, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH, 0x3038, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH, 0x7038, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, 0x203c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, 0x403c, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH, 0x303c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH, 0x703c, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH, 0x3040, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH, 0x7040, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK, 0x2040, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK, 0x4040, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH, 0x3044, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH, 0x7044, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_PCH, 0x3048, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU1_UNPU_PCH, 0x7048, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK, 0x2044, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK, 0x4044, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU0_UNPU_QCH, 0x304c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU0_UNPU_QCH, 0x704c, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_LH_AXI_SI_ID_IPUNPU0_UNPU_PCH, 0x3050, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU0_UNPU_PCH, 0x7050, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK, 0x2048, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK, 0x4048, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK, 0x204c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK, 0x404c, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LD_UFD_UNPU_IPCLKPORT_I_CLK, 0x2050, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SLH_AXI_MI_LD_UFD_UNPU_IPCLKPORT_I_CLK, 0x4050, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_SLH_AXI_MI_LD_UFD_UNPU_QCH, 0x3054, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_SLH_AXI_MI_LD_UFD_UNPU_QCH, 0x7054, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_SLH_AXI_MI_LD_UFD_UNPU_PCH, 0x3058, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_SLH_AXI_MI_LD_UFD_UNPU_PCH, 0x7058, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK, 0x2054, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK, 0x4054, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_BAAW_UNPUALIVE_QCH, 0x305c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BAAW_UNPUALIVE_QCH, 0x705c, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK, 0x2058, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK, 0x4058, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_D_TZPC_UNPU_QCH, 0x3060, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_D_TZPC_UNPU_QCH, 0x7060, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK, 0x205c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK, 0x405c, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU0_UNPU_QCH, 0x3064, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU0_UNPU_QCH, 0x7064, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_LH_AXI_MI_ID_IPUNPU0_UNPU_PCH, 0x3068, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU0_UNPU_PCH, 0x7068, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK, 0x2060, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK, 0x4060, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH, 0x306c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH, 0x706c, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_PCH, 0x3070, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU1_UNPU_PCH, 0x7070, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK, 0x2064, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK, 0x4064, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK, 0x2068, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK, 0x4068, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK, 0x206c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK, 0x406c, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_QCH, 0x3074, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_SLH_AXI_MI_LP_ALIVE_UNPU_QCH, 0x7074, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_PCH, 0x3078, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_SLH_AXI_MI_LP_ALIVE_UNPU_PCH, 0x7078, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK, 0x2070, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK, 0x4070, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_SLH_AXI_SI_LP_UNPU_ALIVE_QCH, 0x307c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_SLH_AXI_SI_LP_UNPU_ALIVE_QCH, 0x707c, CMU_UNPU),
    SFR(CMU_UNPU_PCH_CON_SLH_AXI_SI_LP_UNPU_ALIVE_PCH, 0x3080, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_SLH_AXI_SI_LP_UNPU_ALIVE_PCH, 0x7080, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK, 0x2074, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK, 0x4074, CMU_UNPU),
    SFR(CMU_UNPU_QCH_CON_SYSREG_UNPU_QCH, 0x3084, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_SYSREG_UNPU_QCH, 0x7084, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK, 0x2078, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK, 0x4078, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK, 0x207c, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK, 0x407c, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK, 0x2080, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK, 0x4080, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK, 0x2084, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK, 0x4084, CMU_UNPU),
    SFR(CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2088, CMU_UNPU),
    SFR(CMU_UNPU_DBG_NFO_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4088, CMU_UNPU),
    SFR(CMU_VTS_SPARE0_SPARE, 0xa00, CMU_VTS),
    SFR(CMU_VTS_SPARE1_SPARE, 0xa04, CMU_VTS),
    SFR(CMU_VTS_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_VTS),
    SFR(CMU_VTS_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_VTS),
    SFR(CMU_VTS_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_VTS),
    SFR(CMU_VTS_CLKOUT_CON_CMU_VTS_CLKOUT0, 0x810, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_CMU_VTS_CLKOUT0, 0x4810, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_AUD_DMIC, 0x1800, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_AUD_DMIC, 0x5800, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_CPU, 0x1804, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_CPU, 0x5804, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF, 0x1808, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF, 0x5808, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2, 0x180c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF_DIV2, 0x580c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC, 0x1810, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_NOC, 0x5810, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF, 0x1814, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF, 0x5814, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE, 0x1818, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_CORE, 0x5818, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX, 0x181c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_US_PROX, 0x581c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE, 0x1820, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE, 0x5820, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_GATE_CLK_VTS_AUD_DMIC, 0x2000, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_GATE_CLK_VTS_AUD_DMIC, 0x4000, CMU_VTS),
    SFR(CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_NOC_USER, 0x600, CMU_VTS),
    SFR(CMU_VTS_PLL_CON1_MUX_CLKCHUBVTS_VTS_NOC_USER, 0x604, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLKCHUBVTS_VTS_NOC_USER, 0x4600, CMU_VTS),
    SFR(CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_RCO_USER, 0x610, CMU_VTS),
    SFR(CMU_VTS_PLL_CON1_MUX_CLKCHUBVTS_VTS_RCO_USER, 0x614, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLKCHUBVTS_VTS_RCO_USER, 0x4604, CMU_VTS),
    SFR(CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER, 0x620, CMU_VTS),
    SFR(CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_DMIC_USER, 0x624, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLKCMU_VTS_DMIC_USER, 0x4608, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC, 0x1000, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLK_VTS_DMIC, 0x4004, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC, 0x1004, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLK_VTS_NOC, 0x4008, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK, 0x2004, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK, 0x400c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK, 0x2008, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK, 0x4010, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK, 0x200c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK, 0x4014, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK, 0x2010, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK, 0x4018, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, 0x2014, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, 0x401c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x2018, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x4020, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_DMIC_IF0_QCH_DMIC, 0x3000, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF0_QCH_DMIC, 0x7000, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x201c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x4024, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_DMIC_IF1_QCH_DMIC, 0x3004, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF1_QCH_DMIC, 0x7004, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x2020, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x4028, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_DMIC_IF2_QCH_DMIC, 0x3008, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF2_QCH_DMIC, 0x7008, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK, 0x2024, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK, 0x402c, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_PDM_DELAY_REMOVER_QCH, 0x300c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_PDM_DELAY_REMOVER_QCH, 0x700c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0, 0x2028, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0, 0x4030, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1, 0x202c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1, 0x4034, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2, 0x2030, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2, 0x4038, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0, 0x3010, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD0, 0x7010, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1, 0x3014, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD1, 0x7014, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2, 0x3018, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD2, 0x7018, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK, 0x2034, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK, 0x403c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_BAAW_VTS_QCH, 0x301c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BAAW_VTS_QCH, 0x701c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK, 0x2038, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK, 0x4040, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_CMU_VTS_QCH, 0x3020, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_CMU_VTS_QCH, 0x7020, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK, 0x203c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK, 0x4044, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK, 0x3024, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF0_QCH_PCLK, 0x7024, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK, 0x2040, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK, 0x4048, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK, 0x3028, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF1_QCH_PCLK, 0x7028, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK, 0x2044, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK, 0x404c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_DMIC_IF2_QCH_PCLK, 0x302c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF2_QCH_PCLK, 0x702c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, 0x2048, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, 0x4050, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_GPIO_VTS_QCH, 0x3030, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_GPIO_VTS_QCH, 0x7030, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK, 0x204c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK, 0x4054, CMU_VTS),
    SFR(CMU_VTS_MEMPG_CON_INTMEM_CODE_0, 0x3034, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_CODE_0, 0x7034, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK, 0x2050, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK, 0x4058, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_INTMEM_CODE_QCH, 0x3038, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_INTMEM_CODE_QCH, 0x7038, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK, 0x2054, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK, 0x405c, CMU_VTS),
    SFR(CMU_VTS_MEMPG_CON_INTMEM_DATA0_3, 0x303c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_3, 0x703c, CMU_VTS),
    SFR(CMU_VTS_MEMPG_CON_INTMEM_DATA0_4, 0x3040, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_4, 0x7040, CMU_VTS),
    SFR(CMU_VTS_MEMPG_CON_INTMEM_DATA0_5, 0x3044, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_5, 0x7044, CMU_VTS),
    SFR(CMU_VTS_MEMPG_CON_INTMEM_DATA0_6, 0x3048, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_6, 0x7048, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK, 0x2058, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK, 0x4060, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_INTMEM_DATA0_QCH, 0x304c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_INTMEM_DATA0_QCH, 0x704c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK, 0x205c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK, 0x4064, CMU_VTS),
    SFR(CMU_VTS_MEMPG_CON_INTMEM_DATA1_7, 0x3050, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA1_7, 0x7050, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK, 0x2060, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK, 0x4068, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_INTMEM_DATA1_QCH, 0x3054, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_INTMEM_DATA1_QCH, 0x7054, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK, 0x2064, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK, 0x406c, CMU_VTS),
    SFR(CMU_VTS_MEMPG_CON_INTMEM_PCM_1, 0x3058, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_PCM_1, 0x7058, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK, 0x2068, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK, 0x4070, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_INTMEM_PCM_QCH, 0x305c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_INTMEM_PCM_QCH, 0x705c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK, 0x206c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK, 0x4074, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH, 0x3060, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH, 0x7060, CMU_VTS),
    SFR(CMU_VTS_PCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_PCH, 0x3064, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_LH_AXI_MI_IP_VC2VTS_CHUBVTS_PCH, 0x7064, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK, 0x2070, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK, 0x4078, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH, 0x3068, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH, 0x7068, CMU_VTS),
    SFR(CMU_VTS_PCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_PCH, 0x306c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_LH_AXI_SI_ID_VTS2VC_CHUBVTS_PCH, 0x706c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, 0x2074, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, 0x407c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH, 0x3070, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MAILBOX_ABOX_VTS_QCH, 0x7070, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, 0x2078, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, 0x4080, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH, 0x3074, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MAILBOX_AP_VTS_QCH, 0x7074, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK, 0x207c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK, 0x4084, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_MAILBOX_UNPU_VTS_QCH, 0x3078, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MAILBOX_UNPU_VTS_QCH, 0x7078, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK, 0x2080, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK, 0x4088, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK, 0x2084, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK, 0x408c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK, 0x2088, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK, 0x4090, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK, 0x208c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK, 0x4094, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK, 0x307c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_ACLK, 0x707c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK, 0x3080, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_PCLK, 0x7080, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK, 0x2090, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK, 0x4098, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK, 0x2094, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK, 0x409c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_ACLK, 0x3084, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_ACLK, 0x7084, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_PCLK, 0x3088, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_PCLK, 0x7088, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, 0x2098, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, 0x40a0, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SYSREG_VTS_QCH, 0x308c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SYSREG_VTS_QCH, 0x708c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK, 0x209c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK, 0x40a4, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_TIMER_QCH, 0x3090, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_TIMER_QCH, 0x7090, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, 0x20a0, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, 0x40a8, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_WDT_VTS_QCH, 0x3094, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_WDT_VTS_QCH, 0x7094, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK, 0x20a4, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK, 0x40ac, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK, 0x20a8, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK, 0x40b0, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20ac, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40b4, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK, 0x20b0, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK, 0x40b8, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK, 0x20b4, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK, 0x40bc, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_BCLK, 0x3098, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_BCLK, 0x7098, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x20b8, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x40c0, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK, 0x20bc, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK, 0x40c4, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_CCLK, 0x309c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_CCLK, 0x709c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK, 0x20c0, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK, 0x40c8, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK, 0x20c4, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK, 0x40cc, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK, 0x30a0, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK, 0x70a0, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK, 0x20c8, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK, 0x40d0, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK, 0x20cc, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK, 0x40d4, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK, 0x30a4, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_CCLK, 0x70a4, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK, 0x20d0, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK, 0x40d8, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT, 0x30a8, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT, 0x70a8, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK, 0x20d4, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK, 0x40dc, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK, 0x20d8, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK, 0x40e0, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU, 0x20dc, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU, 0x40e4, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN, 0x20e0, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN, 0x40e8, CMU_VTS),
    SFR(CMU_VTS_MEMPG_CON_YAMIN_MCU_VTS_2, 0x30ac, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MEMPG_CON_YAMIN_MCU_VTS_2, 0x70ac, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK, 0x20e4, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK, 0x40ec, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK, 0x20e8, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK, 0x40f0, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN, 0x30b0, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_YAMIN_MCU_VTS_QCH_CLKIN, 0x70b0, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK, 0x30b4, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_YAMIN_MCU_VTS_QCH_DBGCLK, 0x70b4, CMU_VTS),
    SFR(CMU_YUVP_SPARE0_SPARE, 0xa00, CMU_YUVP),
    SFR(CMU_YUVP_SPARE1_SPARE, 0xa04, CMU_YUVP),
    SFR(CMU_YUVP_CONTROLLER_OPTION0_CMU_CTRL, 0x800, CMU_YUVP),
    SFR(CMU_YUVP_CONTROLLER_OPTION1_CMU_CTRL, 0x804, CMU_YUVP),
    SFR(CMU_YUVP_QUEUE_CTRL_SFRNOQUEUE_APB, 0x3c00, CMU_YUVP),
    SFR(CMU_YUVP_CLKOUT_CON_CMU_YUVP_CLKOUT0, 0x810, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_CMU_YUVP_CLKOUT0, 0x4810, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP, 0x1800, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_DIV_CLK_YUVP_NOCP, 0x5800, CMU_YUVP),
    SFR(CMU_YUVP_PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER, 0x600, CMU_YUVP),
    SFR(CMU_YUVP_PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER, 0x604, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_MUX_CLKCMU_YUVP_NOC_USER, 0x4600, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM, 0x2000, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM, 0x4000, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK, 0x2004, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK, 0x4004, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_LH_AST_MI_OTF_MCFP_YUVP_QCH, 0x3000, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_MCFP_YUVP_QCH, 0x7000, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_LH_AST_MI_OTF_MCFP_YUVP_PCH, 0x3004, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_MCFP_YUVP_PCH, 0x7004, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK, 0x2008, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK, 0x4008, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCFP_QCH, 0x3008, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCFP_QCH, 0x7008, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_LH_AST_SI_OTF_YUVP_MCFP_PCH, 0x300c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCFP_PCH, 0x700c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, 0x200c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, 0x400c, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCSC_QCH, 0x3010, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCSC_QCH, 0x7010, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_LH_AST_SI_OTF_YUVP_MCSC_PCH, 0x3014, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCSC_PCH, 0x7014, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_MI_LD_MCSC_YUVP_IPCLKPORT_I_CLK, 0x2010, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AXI_MI_LD_MCSC_YUVP_IPCLKPORT_I_CLK, 0x4010, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_LH_AXI_MI_LD_MCSC_YUVP_QCH, 0x3018, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AXI_MI_LD_MCSC_YUVP_QCH, 0x7018, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_LH_AXI_MI_LD_MCSC_YUVP_PCH, 0x301c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AXI_MI_LD_MCSC_YUVP_PCH, 0x701c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK, 0x2014, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK, 0x4014, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_LH_AXI_SI_D0_YUVP_QCH, 0x3020, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AXI_SI_D0_YUVP_QCH, 0x7020, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_LH_AXI_SI_D0_YUVP_PCH, 0x3024, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AXI_SI_D0_YUVP_PCH, 0x7024, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK, 0x2018, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK, 0x4018, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_LH_AXI_SI_D1_YUVP_QCH, 0x3028, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AXI_SI_D1_YUVP_QCH, 0x7028, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_LH_AXI_SI_D1_YUVP_PCH, 0x302c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AXI_SI_D1_YUVP_PCH, 0x702c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK, 0x201c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK, 0x401c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK, 0x2020, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK, 0x4020, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x2024, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x4024, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x2028, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x4028, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK, 0x202c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK, 0x402c, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SIU_G_PPMU_YUVP_QCH, 0x3030, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SIU_G_PPMU_YUVP_QCH, 0x7030, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK, 0x2030, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK, 0x4030, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH, 0x3034, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SLH_AST_SI_G_PPMU_YUVP_QCH, 0x7034, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_SLH_AST_SI_G_PPMU_YUVP_PCH, 0x3038, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SLH_AST_SI_G_PPMU_YUVP_PCH, 0x7038, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK, 0x2034, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK, 0x4034, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0, 0x303c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SYSMMU_S0_PMMU0_YUVP_QCH_S0, 0x703c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK, 0x2038, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK, 0x4038, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU1_YUVP_QCH_S0, 0x3040, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SYSMMU_S0_PMMU1_YUVP_QCH_S0, 0x7040, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK, 0x203c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK, 0x403c, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SYSMMU_S0_YUVP_QCH_S0, 0x3044, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SYSMMU_S0_YUVP_QCH_S0, 0x7044, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK, 0x2040, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK, 0x4040, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_VGEN_LITE_YUVP_QCH, 0x3048, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_VGEN_LITE_YUVP_QCH, 0x7048, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK, 0x2044, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK, 0x4044, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK, 0x2048, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK, 0x4048, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK, 0x204c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK, 0x404c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK, 0x2050, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK, 0x4050, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0, 0x2054, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0, 0x4054, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_YUVP_QCH, 0x304c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_YUVP_QCH, 0x704c, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0, 0x3050, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_YUVP_QCH_VOTF0, 0x7050, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK, 0x2058, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK, 0x4058, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_CMU_YUVP_QCH, 0x3054, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_CMU_YUVP_QCH, 0x7054, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK, 0x205c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK, 0x405c, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH, 0x3058, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_D_TZPC_YUVP_QCH, 0x7058, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK, 0x2060, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK, 0x4060, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_PPMU_D0_YUVP_QCH, 0x305c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_PPMU_D0_YUVP_QCH, 0x705c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK, 0x2064, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK, 0x4064, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_PPMU_D1_YUVP_QCH, 0x3060, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_PPMU_D1_YUVP_QCH, 0x7060, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x2068, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x4068, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x206c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x406c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK, 0x2070, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK, 0x4070, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH, 0x3064, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_QCH, 0x7064, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_SLH_AXI_MI_P_YUVP_PCH, 0x3068, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_PCH, 0x7068, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK, 0x2074, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK, 0x4074, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH, 0x306c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SYSREG_YUVP_QCH, 0x706c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2078, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4078, CMU_YUVP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0, 0x3004, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1, 0x3008, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2, 0x300c, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3, 0x3010, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4, 0x3014, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5, 0x3018, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6, 0x301c, CMU_TOP),
};
unsigned int cmucal_sfr_size = ARRAY_SIZE(cmucal_sfr_list);

struct sfr_access cmucal_sfr_access_list[] = {
    SFR_ACCESS(PLL_SHARED0__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED1__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED2__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED3__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED3),
    SFR_ACCESS(PLL_SHARED3__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED3),
    SFR_ACCESS(PLL_SHARED3__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED3),
    SFR_ACCESS(PLL_SHARED3__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED3),
    SFR_ACCESS(PLL_SHARED3__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED3),
    SFR_ACCESS(PLL_SHARED4__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED4),
    SFR_ACCESS(PLL_SHARED4__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED4),
    SFR_ACCESS(PLL_SHARED4__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED4),
    SFR_ACCESS(PLL_SHARED4__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED4),
    SFR_ACCESS(PLL_SHARED4__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED4),
    SFR_ACCESS(PLL_SHARED4_F, 0, 32, CMU_TOP_PLL_CON8_PLL_SHARED4),
    SFR_ACCESS(PLL_SHARED5__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED5),
    SFR_ACCESS(PLL_SHARED5__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED5),
    SFR_ACCESS(PLL_SHARED5__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED5),
    SFR_ACCESS(PLL_SHARED5__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED5),
    SFR_ACCESS(PLL_SHARED5__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED5),
    SFR_ACCESS(PLL_SHARED_MIF__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED_MIF),
    SFR_ACCESS(PLL_SHARED_MIF__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED_MIF),
    SFR_ACCESS(PLL_SHARED_MIF__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED_MIF),
    SFR_ACCESS(PLL_SHARED_MIF__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED_MIF),
    SFR_ACCESS(PLL_SHARED_MIF__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED_MIF),
    SFR_ACCESS(PLL_MMC__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_MMC),
    SFR_ACCESS(PLL_MMC__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_MMC),
    SFR_ACCESS(PLL_MMC__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_MMC),
    SFR_ACCESS(PLL_MMC__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_MMC),
    SFR_ACCESS(PLL_MMC__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_MMC),
    SFR_ACCESS(CMU_CUSTOM_TOP_MUX_CMUREF__SELECT, 0, 1, CMU_TOP_CLK_CON_CMU_CUSTOM_TOP_MUX_CMUREF),
    SFR_ACCESS(CMU_CUSTOM_TOP_MUX_CMUREF__BUSY, 16, 1, CMU_TOP_CLK_CON_CMU_CUSTOM_TOP_MUX_CMUREF),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK0__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK2__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK2__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK3__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK3__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK4__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK4__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK5__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK5__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK6__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK6),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK6__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK6),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK6),
    SFR_ACCESS(CMU_TOP_CLKOUT0__BUSY, 16, 1, CMU_TOP_CLKOUT_CON_CMU_TOP_CLKOUT0),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_DCPHY__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_DCPHY),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_DCPHY__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_DCPHY),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_DCPHY),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_OIS_MCU__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_OIS_MCU),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_OIS_MCU__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_OIS_MCU),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_OIS_MCU),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF0__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF0),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF0),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF0),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF1__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF1),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF1),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF1),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST),
    SFR_ACCESS(MUX_CLKCMU_MIF_BOOST__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_BOOST),
    SFR_ACCESS(MUX_CLKCMU_MIF_BOOST__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_BOOST),
    SFR_ACCESS(MUX_CLKCMU_MIF_BOOST__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_BOOST),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_DBG_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_DBG_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_HTU__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_HTU),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_HTU__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_HTU),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_HTU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_HTU),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1H_SWITCH__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1H_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1H_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1H_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1H_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1H_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1L_SWITCH__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1L_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1L_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1L_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1L_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1L_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL2_SWITCH__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL2_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL2_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL2_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL2_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_DNC_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_NOC),
    SFR_ACCESS(MUX_CLKCMU_DNC_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_NOC),
    SFR_ACCESS(MUX_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_NOC),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC_A1__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_DPUF_NOC_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_DPUF_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_DPUF_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_DPUF_NOC_A1__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_DPUF_NOC_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_DPUF_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC_A1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOCP__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP),
    SFR_ACCESS(MUX_CLKCMU_G3D_SWITCH__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_G3D_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_NOC_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_XMAA_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_XMAA_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A0),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_NOC_A1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_NOC_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_XMAA_A1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_XMAA_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_A1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_A1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A1),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A1),
    SFR_ACCESS(MUX_CLKCMU_NPUMEM_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_NPUMEM_NOC),
    SFR_ACCESS(MUX_CLKCMU_NPUMEM_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NPUMEM_NOC),
    SFR_ACCESS(MUX_CLKCMU_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NPUMEM_NOC),
    SFR_ACCESS(MUX_CLKCMU_SNPU0_NOC_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_SNPU0_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_SNPU0_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_SNPU0_NOC_A1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_SNPU0_NOC_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_SNPU0_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_SNPU1_NOC_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_SNPU1_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_SNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A0),
    SFR_ACCESS(MUX_CLKCMU_SNPU1_NOC_A1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_SNPU1_NOC_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_SNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A1),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPGTC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPGTC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPGTC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPGTC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPGTC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPGTC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPOSC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPOSC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPOSC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPOSC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPOSC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPOSC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_USB32DRD__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_USB32DRD),
    SFR_ACCESS(MUX_CLKCMU_HSI0_USB32DRD__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_USB32DRD),
    SFR_ACCESS(MUX_CLKCMU_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_USB32DRD),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC_PCIE__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC_PCIE),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC_PCIE__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC_PCIE),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC_PCIE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC_PCIE),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0_A0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0_A1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A1),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A1),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A1),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC1__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC1),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC1),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC1),
    SFR_ACCESS(MUX_CLKCMU_LME_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_LME_NOC),
    SFR_ACCESS(MUX_CLKCMU_LME_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_LME_NOC),
    SFR_ACCESS(MUX_CLKCMU_LME_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_LME_NOC),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG),
    SFR_ACCESS(MUX_CLKCMU_M2M_JSQZ__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JSQZ),
    SFR_ACCESS(MUX_CLKCMU_M2M_JSQZ__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JSQZ),
    SFR_ACCESS(MUX_CLKCMU_M2M_JSQZ__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JSQZ),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC),
    SFR_ACCESS(MUX_CLKCMU_MFC_MFC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_MFC),
    SFR_ACCESS(MUX_CLKCMU_MFC_MFC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_MFC),
    SFR_ACCESS(MUX_CLKCMU_MFC_MFC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_MFC),
    SFR_ACCESS(MUX_CLKCMU_MFC_WFD__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_WFD),
    SFR_ACCESS(MUX_CLKCMU_MFC_WFD__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_WFD),
    SFR_ACCESS(MUX_CLKCMU_MFC_WFD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_WFD),
    SFR_ACCESS(MUX_CLKCMU_MFD_MFD__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_MFD),
    SFR_ACCESS(MUX_CLKCMU_MFD_MFD__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_MFD),
    SFR_ACCESS(MUX_CLKCMU_MFD_MFD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_MFD),
    SFR_ACCESS(MUX_CLKCMU_MFD_FG__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_FG),
    SFR_ACCESS(MUX_CLKCMU_MFD_FG__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_FG),
    SFR_ACCESS(MUX_CLKCMU_MFD_FG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_FG),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP),
    SFR_ACCESS(MUX_CLKCMU_MIF_SWITCH__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_MIF_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL1B_NOC0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1B_NOC0),
    SFR_ACCESS(MUX_CLKCMU_NOCL1B_NOC0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1B_NOC0),
    SFR_ACCESS(MUX_CLKCMU_NOCL1B_NOC0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1B_NOC0),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM0__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM0),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM0),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM0),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM1__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM1),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM1),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM1),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM2__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM2),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM2__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM2),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM2),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM3__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM3),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM3__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM3),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_CAM3),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP0__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP0),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP0),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP0),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP1__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP1),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP1),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP1),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP0__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP0),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP0),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP0),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP1__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP1),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP1),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP1),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP0__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP0),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP0),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP0),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP1__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP1),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP1),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP1),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIS_GIC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC),
    SFR_ACCESS(MUX_CLKCMU_PERIS_GIC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC),
    SFR_ACCESS(MUX_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC),
    SFR_ACCESS(MUX_CLKCMU_PERIS_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIS_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERIS_TMU__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_TMU),
    SFR_ACCESS(MUX_CLKCMU_PERIS_TMU__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_TMU),
    SFR_ACCESS(MUX_CLKCMU_PERIS_TMU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_TMU),
    SFR_ACCESS(MUX_CLKCMU_SDMA_NOC__SELECT, 0, 3, CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC),
    SFR_ACCESS(MUX_CLKCMU_SDMA_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC),
    SFR_ACCESS(MUX_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC),
    SFR_ACCESS(MUX_CLKCMU_SSP_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_SSP_NOC),
    SFR_ACCESS(MUX_CLKCMU_SSP_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SSP_NOC),
    SFR_ACCESS(MUX_CLKCMU_SSP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SSP_NOC),
    SFR_ACCESS(MUX_CLKCMU_UFS_MMC_CARD__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_MMC_CARD),
    SFR_ACCESS(MUX_CLKCMU_UFS_MMC_CARD__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_MMC_CARD),
    SFR_ACCESS(MUX_CLKCMU_UFS_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_MMC_CARD),
    SFR_ACCESS(MUX_CLKCMU_UFS_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_NOC),
    SFR_ACCESS(MUX_CLKCMU_UFS_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_NOC),
    SFR_ACCESS(MUX_CLKCMU_UFS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_NOC),
    SFR_ACCESS(MUX_CLKCMU_UFS_UFS_EMBD__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_UFS_EMBD),
    SFR_ACCESS(MUX_CLKCMU_UFS_UFS_EMBD__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_UFS_EMBD),
    SFR_ACCESS(MUX_CLKCMU_UFS_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_UFS_EMBD),
    SFR_ACCESS(MUX_CLKCMU_VTS_DMIC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_VTS_DMIC),
    SFR_ACCESS(MUX_CLKCMU_VTS_DMIC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_VTS_DMIC),
    SFR_ACCESS(MUX_CLKCMU_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_VTS_DMIC),
    SFR_ACCESS(MUX_CP_HISPEEDY_CLK__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CP_HISPEEDY_CLK),
    SFR_ACCESS(MUX_CP_HISPEEDY_CLK__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CP_HISPEEDY_CLK),
    SFR_ACCESS(MUX_CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CP_HISPEEDY_CLK),
    SFR_ACCESS(MUX_CP_SHARED0_CLK__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CP_SHARED0_CLK),
    SFR_ACCESS(MUX_CP_SHARED0_CLK__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CP_SHARED0_CLK),
    SFR_ACCESS(MUX_CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CP_SHARED0_CLK),
    SFR_ACCESS(MUX_CP_SHARED1_CLK__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CP_SHARED1_CLK),
    SFR_ACCESS(MUX_CP_SHARED1_CLK__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CP_SHARED1_CLK),
    SFR_ACCESS(MUX_CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CP_SHARED1_CLK),
    SFR_ACCESS(MUX_CP_SHARED2_CLK__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CP_SHARED2_CLK),
    SFR_ACCESS(MUX_CP_SHARED2_CLK__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CP_SHARED2_CLK),
    SFR_ACCESS(MUX_CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CP_SHARED2_CLK),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC),
    SFR_ACCESS(MUX_CLKCMU_DPUF_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC),
    SFR_ACCESS(MUX_CLKCMU_DPUF_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC),
    SFR_ACCESS(MUX_CLKCMU_DPUF_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_XMAA__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_XMAA__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA),
    SFR_ACCESS(MUX_CLKCMU_GNPU1_XMAA__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA),
    SFR_ACCESS(MUX_CLKCMU_SNPU0_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC),
    SFR_ACCESS(MUX_CLKCMU_SNPU0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC),
    SFR_ACCESS(MUX_CLKCMU_SNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC),
    SFR_ACCESS(MUX_CLKCMU_SNPU1_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC),
    SFR_ACCESS(MUX_CLKCMU_SNPU1_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC),
    SFR_ACCESS(MUX_CLKCMU_SNPU1_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK0__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK1__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK2__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK2__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK3__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK3__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK4__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK4__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK5__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK5),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK5__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK5),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK6__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK6),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK6__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK6),
    SFR_ACCESS(DIV_CLKCMU_ALIVE_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(DIV_CLKCMU_ALIVE_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(DIV_CLKCMU_AOCCSIS_DCPHY__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_DCPHY),
    SFR_ACCESS(DIV_CLKCMU_AOCCSIS_DCPHY__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_DCPHY),
    SFR_ACCESS(DIV_CLKCMU_AOCCSIS_OIS_MCU__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_OIS_MCU),
    SFR_ACCESS(DIV_CLKCMU_AOCCSIS_OIS_MCU__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_OIS_MCU),
    SFR_ACCESS(DIV_CLKCMU_AUD_AUDIF0__DIVRATIO, 0, 6, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF0),
    SFR_ACCESS(DIV_CLKCMU_AUD_AUDIF0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF0),
    SFR_ACCESS(DIV_CLKCMU_AUD_AUDIF1__DIVRATIO, 0, 6, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF1),
    SFR_ACCESS(DIV_CLKCMU_AUD_AUDIF1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF1),
    SFR_ACCESS(DIV_CLKCMU_AUD_CPU__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU),
    SFR_ACCESS(DIV_CLKCMU_AUD_CPU__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU),
    SFR_ACCESS(DIV_CLKCMU_AUD_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC),
    SFR_ACCESS(DIV_CLKCMU_AUD_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST),
    SFR_ACCESS(DIV_CLKCMU_MIF_BOOST__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_BOOST),
    SFR_ACCESS(DIV_CLKCMU_MIF_BOOST__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_BOOST),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_DBG_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_DBG_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_HTU__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_HTU),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_HTU__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_HTU),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_NOCP__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL1H_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1H_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL1H_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1H_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL1L_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1L_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL1L_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1L_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL2_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL2_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_DNC_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_NOC),
    SFR_ACCESS(DIV_CLKCMU_DNC_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_NOC),
    SFR_ACCESS(DIV_CLKCMU_DPUB_NOC_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_DPUB_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_DPUB_NOC_A1__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A1),
    SFR_ACCESS(DIV_CLKCMU_DPUB_NOC_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A1),
    SFR_ACCESS(DIV_CLKCMU_DPUF_NOC_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_DPUF_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_DPUF_NOC_A1__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A1),
    SFR_ACCESS(DIV_CLKCMU_DPUF_NOC_A1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A1),
    SFR_ACCESS(DIV_CLKCMU_DSP_NOC_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DSP_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_DSP_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DSP_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_DSU_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_DSU_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_G3D_NOCP__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCP),
    SFR_ACCESS(DIV_CLKCMU_G3D_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCP),
    SFR_ACCESS(DIV_CLKCMU_G3D_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_G3D_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_GNPU1_NOC_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_GNPU1_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_GNPU1_XMAA_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_XMAA_A0),
    SFR_ACCESS(DIV_CLKCMU_GNPU1_XMAA_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_XMAA_A0),
    SFR_ACCESS(DIV_CLKCMU_GNPU_NOC_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_GNPU_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_GNPU_XMAA_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_XMAA_A0),
    SFR_ACCESS(DIV_CLKCMU_GNPU_XMAA_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_XMAA_A0),
    SFR_ACCESS(DIV_CLKCMU_NPUMEM_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NPUMEM_NOC),
    SFR_ACCESS(DIV_CLKCMU_NPUMEM_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NPUMEM_NOC),
    SFR_ACCESS(DIV_CLKCMU_SNPU0_NOC_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU0_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_SNPU0_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU0_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_SNPU1_NOC_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU1_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_SNPU1_NOC_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU1_NOC_A0),
    SFR_ACCESS(DIV_CLKCMU_HSI0_DPGTC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
    SFR_ACCESS(DIV_CLKCMU_HSI0_DPGTC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
    SFR_ACCESS(DIV_CLKCMU_HSI0_DPOSC__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPOSC),
    SFR_ACCESS(DIV_CLKCMU_HSI0_DPOSC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPOSC),
    SFR_ACCESS(DIV_CLKCMU_HSI0_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_NOC),
    SFR_ACCESS(DIV_CLKCMU_HSI0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_NOC),
    SFR_ACCESS(DIV_CLKCMU_HSI0_USB32DRD__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_USB32DRD),
    SFR_ACCESS(DIV_CLKCMU_HSI0_USB32DRD__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_USB32DRD),
    SFR_ACCESS(DIV_CLKCMU_HSI1_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC),
    SFR_ACCESS(DIV_CLKCMU_HSI1_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC),
    SFR_ACCESS(DIV_CLKCMU_HSI1_NOC_PCIE__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC_PCIE),
    SFR_ACCESS(DIV_CLKCMU_HSI1_NOC_PCIE__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC_PCIE),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOC0_A0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC0_A0),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOC0_A0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC0_A0),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOC1__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC1),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOC1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC1),
    SFR_ACCESS(DIV_CLKCMU_LME_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_LME_NOC),
    SFR_ACCESS(DIV_CLKCMU_LME_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_LME_NOC),
    SFR_ACCESS(DIV_CLKCMU_M2M_JPEG__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG),
    SFR_ACCESS(DIV_CLKCMU_M2M_JPEG__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG),
    SFR_ACCESS(DIV_CLKCMU_M2M_JSQZ__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JSQZ),
    SFR_ACCESS(DIV_CLKCMU_M2M_JSQZ__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JSQZ),
    SFR_ACCESS(DIV_CLKCMU_M2M_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC),
    SFR_ACCESS(DIV_CLKCMU_M2M_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC),
    SFR_ACCESS(DIV_CLKCMU_MFC_MFC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_MFC),
    SFR_ACCESS(DIV_CLKCMU_MFC_MFC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_MFC),
    SFR_ACCESS(DIV_CLKCMU_MFC_WFD__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_WFD),
    SFR_ACCESS(DIV_CLKCMU_MFC_WFD__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_WFD),
    SFR_ACCESS(DIV_CLKCMU_MFD_MFD__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_MFD_MFD),
    SFR_ACCESS(DIV_CLKCMU_MFD_MFD__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MFD_MFD),
    SFR_ACCESS(DIV_CLKCMU_MFD_FG__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_MFD_FG),
    SFR_ACCESS(DIV_CLKCMU_MFD_FG__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MFD_FG),
    SFR_ACCESS(DIV_CLKCMU_MIF_NOCP__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP),
    SFR_ACCESS(DIV_CLKCMU_MIF_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP),
    SFR_ACCESS(DIV_CLKCMU_NOCL0_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL1A_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL1A_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL1B_NOC0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1B_NOC0),
    SFR_ACCESS(DIV_CLKCMU_NOCL1B_NOC0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1B_NOC0),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_CAM0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM0),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_CAM0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM0),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_CAM1__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM1),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_CAM1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM1),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_CAM2__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM2),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_CAM2__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM2),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_CAM3__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM3),
    SFR_ACCESS(DIV_CLKCMU_NOCL2A_CAM3__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_CAM3),
    SFR_ACCESS(DIV_CLKCMU_PERIC0_IP0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP0),
    SFR_ACCESS(DIV_CLKCMU_PERIC0_IP0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP0),
    SFR_ACCESS(DIV_CLKCMU_PERIC0_IP1__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP1),
    SFR_ACCESS(DIV_CLKCMU_PERIC0_IP1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP1),
    SFR_ACCESS(DIV_CLKCMU_PERIC0_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERIC0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERIC1_IP0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP0),
    SFR_ACCESS(DIV_CLKCMU_PERIC1_IP0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP0),
    SFR_ACCESS(DIV_CLKCMU_PERIC1_IP1__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP1),
    SFR_ACCESS(DIV_CLKCMU_PERIC1_IP1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP1),
    SFR_ACCESS(DIV_CLKCMU_PERIC1_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERIC1_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERIC2_IP0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP0),
    SFR_ACCESS(DIV_CLKCMU_PERIC2_IP0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP0),
    SFR_ACCESS(DIV_CLKCMU_PERIC2_IP1__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP1),
    SFR_ACCESS(DIV_CLKCMU_PERIC2_IP1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP1),
    SFR_ACCESS(DIV_CLKCMU_PERIC2_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERIC2_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERIS_GIC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_GIC),
    SFR_ACCESS(DIV_CLKCMU_PERIS_GIC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_GIC),
    SFR_ACCESS(DIV_CLKCMU_PERIS_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERIS_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERIS_TMU__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_TMU),
    SFR_ACCESS(DIV_CLKCMU_PERIS_TMU__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_TMU),
    SFR_ACCESS(DIV_CLKCMU_SDMA_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_SDMA_NOC),
    SFR_ACCESS(DIV_CLKCMU_SDMA_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_SDMA_NOC),
    SFR_ACCESS(DIV_CLKCMU_SSP_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_SSP_NOC),
    SFR_ACCESS(DIV_CLKCMU_SSP_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_SSP_NOC),
    SFR_ACCESS(DIV_CLKCMU_UFS_MMC_CARD__DIVRATIO, 0, 9, CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_MMC_CARD),
    SFR_ACCESS(DIV_CLKCMU_UFS_MMC_CARD__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_MMC_CARD),
    SFR_ACCESS(DIV_CLKCMU_UFS_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_NOC),
    SFR_ACCESS(DIV_CLKCMU_UFS_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_NOC),
    SFR_ACCESS(DIV_CLKCMU_UFS_UFS_EMBD__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_UFS_EMBD),
    SFR_ACCESS(DIV_CLKCMU_UFS_UFS_EMBD__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_UFS_EMBD),
    SFR_ACCESS(DIV_CLKCMU_VTS_DMIC__DIVRATIO, 0, 6, CMU_TOP_CLK_CON_DIV_CLKCMU_VTS_DMIC),
    SFR_ACCESS(DIV_CLKCMU_VTS_DMIC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_VTS_DMIC),
    SFR_ACCESS(DIV_CP_HISPEEDY_CLK__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CP_HISPEEDY_CLK),
    SFR_ACCESS(DIV_CP_HISPEEDY_CLK__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CP_HISPEEDY_CLK),
    SFR_ACCESS(DIV_CP_SHARED0_CLK__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CP_SHARED0_CLK),
    SFR_ACCESS(DIV_CP_SHARED0_CLK__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CP_SHARED0_CLK),
    SFR_ACCESS(DIV_CP_SHARED1_CLK__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CP_SHARED1_CLK),
    SFR_ACCESS(DIV_CP_SHARED1_CLK__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CP_SHARED1_CLK),
    SFR_ACCESS(DIV_CP_SHARED2_CLK__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CP_SHARED2_CLK),
    SFR_ACCESS(DIV_CP_SHARED2_CLK__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CP_SHARED2_CLK),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK2__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK2__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK3__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK3__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK4__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK4__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK5__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK5__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK6__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK6__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6),
    SFR_ACCESS(GATE_CLKCMU_ALIVE_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(GATE_CLKCMU_ALIVE_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(GATE_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(GATE_CLKCMU_AOCCSIS_DCPHY__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_DCPHY),
    SFR_ACCESS(GATE_CLKCMU_AOCCSIS_DCPHY__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_DCPHY),
    SFR_ACCESS(GATE_CLKCMU_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_DCPHY),
    SFR_ACCESS(GATE_CLKCMU_AOCCSIS_OIS_MCU__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_OIS_MCU),
    SFR_ACCESS(GATE_CLKCMU_AOCCSIS_OIS_MCU__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_OIS_MCU),
    SFR_ACCESS(GATE_CLKCMU_AOCCSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_OIS_MCU),
    SFR_ACCESS(GATE_CLKCMU_AUD_AUDIF0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF0),
    SFR_ACCESS(GATE_CLKCMU_AUD_AUDIF0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF0),
    SFR_ACCESS(GATE_CLKCMU_AUD_AUDIF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF0),
    SFR_ACCESS(GATE_CLKCMU_AUD_AUDIF1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF1),
    SFR_ACCESS(GATE_CLKCMU_AUD_AUDIF1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF1),
    SFR_ACCESS(GATE_CLKCMU_AUD_AUDIF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF1),
    SFR_ACCESS(GATE_CLKCMU_AUD_CPU__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
    SFR_ACCESS(GATE_CLKCMU_AUD_CPU__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
    SFR_ACCESS(GATE_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
    SFR_ACCESS(GATE_CLKCMU_AUD_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC),
    SFR_ACCESS(GATE_CLKCMU_AUD_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC),
    SFR_ACCESS(GATE_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
    SFR_ACCESS(GATE_CLKCMU_MIF_BOOST__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_BOOST),
    SFR_ACCESS(GATE_CLKCMU_MIF_BOOST__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_BOOST),
    SFR_ACCESS(GATE_CLKCMU_MIF_BOOST__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_BOOST),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_DBG_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_DBG_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_HTU__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_HTU),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_HTU__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_HTU),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_HTU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_HTU),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_NOCP__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_NOCP__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL1H_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1H_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL1H_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1H_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL1H_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1H_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL1L_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1L_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL1L_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1L_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL1L_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1L_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL2_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL2_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_DNC_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC),
    SFR_ACCESS(GATE_CLKCMU_DNC_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC),
    SFR_ACCESS(GATE_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC),
    SFR_ACCESS(GATE_CLKCMU_DPUB_NOC_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_DPUB_NOC_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_DPUB_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_DPUB_NOC_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_DPUB_NOC_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_DPUB_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_DPUF_NOC_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_DPUF_NOC_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_DPUF_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_DPUF_NOC_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_DPUF_NOC_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_DPUF_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_DSP_NOC_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_DSP_NOC_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_DSP_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_DSP_NOC_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_DSP_NOC_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_DSP_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_DSU_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_DSU_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_G3D_NOCP__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP),
    SFR_ACCESS(GATE_CLKCMU_G3D_NOCP__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP),
    SFR_ACCESS(GATE_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP),
    SFR_ACCESS(GATE_CLKCMU_G3D_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_G3D_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_NOC_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_NOC_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_NOC_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_NOC_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_XMAA_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_XMAA_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_XMAA_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_XMAA_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU_NOC_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU_NOC_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU_NOC_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU_NOC_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU_XMAA_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU_XMAA_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A0),
    SFR_ACCESS(GATE_CLKCMU_GNPU_XMAA_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU_XMAA_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A1),
    SFR_ACCESS(GATE_CLKCMU_GNPU_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A1),
    SFR_ACCESS(GATE_CLKCMU_NPUMEM_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC),
    SFR_ACCESS(GATE_CLKCMU_NPUMEM_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC),
    SFR_ACCESS(GATE_CLKCMU_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC),
    SFR_ACCESS(GATE_CLKCMU_SNPU0_NOC_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_SNPU0_NOC_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_SNPU0_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_SNPU1_NOC_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_SNPU1_NOC_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_SNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A0),
    SFR_ACCESS(GATE_CLKCMU_SNPU0_NOC_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_SNPU0_NOC_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_SNPU0_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_SNPU1_NOC_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_SNPU1_NOC_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_SNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A1),
    SFR_ACCESS(GATE_CLKCMU_HSI0_DPGTC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
    SFR_ACCESS(GATE_CLKCMU_HSI0_DPGTC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
    SFR_ACCESS(GATE_CLKCMU_HSI0_DPGTC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
    SFR_ACCESS(GATE_CLKCMU_HSI0_DPOSC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC),
    SFR_ACCESS(GATE_CLKCMU_HSI0_DPOSC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC),
    SFR_ACCESS(GATE_CLKCMU_HSI0_DPOSC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC),
    SFR_ACCESS(GATE_CLKCMU_HSI0_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC),
    SFR_ACCESS(GATE_CLKCMU_HSI0_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC),
    SFR_ACCESS(GATE_CLKCMU_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC),
    SFR_ACCESS(GATE_CLKCMU_HSI0_USB32DRD__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD),
    SFR_ACCESS(GATE_CLKCMU_HSI0_USB32DRD__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD),
    SFR_ACCESS(GATE_CLKCMU_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD),
    SFR_ACCESS(GATE_CLKCMU_HSI1_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC),
    SFR_ACCESS(GATE_CLKCMU_HSI1_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC),
    SFR_ACCESS(GATE_CLKCMU_HSI1_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC),
    SFR_ACCESS(GATE_CLKCMU_HSI1_NOC_PCIE__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_PCIE),
    SFR_ACCESS(GATE_CLKCMU_HSI1_NOC_PCIE__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_PCIE),
    SFR_ACCESS(GATE_CLKCMU_HSI1_NOC_PCIE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_PCIE),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC0_A0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A0),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC0_A0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A0),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC0_A0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A0),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC0_A1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A1),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC0_A1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A1),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC0_A1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A1),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC1),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC1),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC1),
    SFR_ACCESS(GATE_CLKCMU_LME_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_LME_NOC),
    SFR_ACCESS(GATE_CLKCMU_LME_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_LME_NOC),
    SFR_ACCESS(GATE_CLKCMU_LME_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_LME_NOC),
    SFR_ACCESS(GATE_CLKCMU_M2M_JPEG__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG),
    SFR_ACCESS(GATE_CLKCMU_M2M_JPEG__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG),
    SFR_ACCESS(GATE_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG),
    SFR_ACCESS(GATE_CLKCMU_M2M_JSQZ__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JSQZ),
    SFR_ACCESS(GATE_CLKCMU_M2M_JSQZ__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JSQZ),
    SFR_ACCESS(GATE_CLKCMU_M2M_JSQZ__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JSQZ),
    SFR_ACCESS(GATE_CLKCMU_M2M_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC),
    SFR_ACCESS(GATE_CLKCMU_M2M_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC),
    SFR_ACCESS(GATE_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC),
    SFR_ACCESS(GATE_CLKCMU_MFC_MFC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
    SFR_ACCESS(GATE_CLKCMU_MFC_MFC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
    SFR_ACCESS(GATE_CLKCMU_MFC_MFC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
    SFR_ACCESS(GATE_CLKCMU_MFC_WFD__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
    SFR_ACCESS(GATE_CLKCMU_MFC_WFD__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
    SFR_ACCESS(GATE_CLKCMU_MFC_WFD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
    SFR_ACCESS(GATE_CLKCMU_MFD_MFD__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_MFD),
    SFR_ACCESS(GATE_CLKCMU_MFD_MFD__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_MFD),
    SFR_ACCESS(GATE_CLKCMU_MFD_MFD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_MFD),
    SFR_ACCESS(GATE_CLKCMU_MFD_FG__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_FG),
    SFR_ACCESS(GATE_CLKCMU_MFD_FG__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_FG),
    SFR_ACCESS(GATE_CLKCMU_MFD_FG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_FG),
    SFR_ACCESS(GATE_CLKCMU_MIF_NOCP__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
    SFR_ACCESS(GATE_CLKCMU_MIF_NOCP__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
    SFR_ACCESS(GATE_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
    SFR_ACCESS(GATE_CLKCMU_MIF_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_MIF_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_NOCL0_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL0_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL1A_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL1A_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL1B_NOC0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC0),
    SFR_ACCESS(GATE_CLKCMU_NOCL1B_NOC0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC0),
    SFR_ACCESS(GATE_CLKCMU_NOCL1B_NOC0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC0),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM0),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM0),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM0),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM1),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM1),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM1),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM2__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM2),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM2__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM2),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM2),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM3__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM3),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM3__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM3),
    SFR_ACCESS(GATE_CLKCMU_NOCL2A_CAM3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_CAM3),
    SFR_ACCESS(GATE_CLKCMU_PERIC0_IP0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP0),
    SFR_ACCESS(GATE_CLKCMU_PERIC0_IP0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP0),
    SFR_ACCESS(GATE_CLKCMU_PERIC0_IP0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP0),
    SFR_ACCESS(GATE_CLKCMU_PERIC0_IP1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP1),
    SFR_ACCESS(GATE_CLKCMU_PERIC0_IP1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP1),
    SFR_ACCESS(GATE_CLKCMU_PERIC0_IP1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP1),
    SFR_ACCESS(GATE_CLKCMU_PERIC0_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIC0_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIC0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIC1_IP0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP0),
    SFR_ACCESS(GATE_CLKCMU_PERIC1_IP0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP0),
    SFR_ACCESS(GATE_CLKCMU_PERIC1_IP0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP0),
    SFR_ACCESS(GATE_CLKCMU_PERIC1_IP1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP1),
    SFR_ACCESS(GATE_CLKCMU_PERIC1_IP1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP1),
    SFR_ACCESS(GATE_CLKCMU_PERIC1_IP1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP1),
    SFR_ACCESS(GATE_CLKCMU_PERIC1_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIC1_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIC1_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIC2_IP0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP0),
    SFR_ACCESS(GATE_CLKCMU_PERIC2_IP0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP0),
    SFR_ACCESS(GATE_CLKCMU_PERIC2_IP0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP0),
    SFR_ACCESS(GATE_CLKCMU_PERIC2_IP1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP1),
    SFR_ACCESS(GATE_CLKCMU_PERIC2_IP1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP1),
    SFR_ACCESS(GATE_CLKCMU_PERIC2_IP1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP1),
    SFR_ACCESS(GATE_CLKCMU_PERIC2_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIC2_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIC2_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIS_GIC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_GIC),
    SFR_ACCESS(GATE_CLKCMU_PERIS_GIC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_GIC),
    SFR_ACCESS(GATE_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_GIC),
    SFR_ACCESS(GATE_CLKCMU_PERIS_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIS_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERIS_TMU__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_TMU),
    SFR_ACCESS(GATE_CLKCMU_PERIS_TMU__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_TMU),
    SFR_ACCESS(GATE_CLKCMU_PERIS_TMU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_TMU),
    SFR_ACCESS(GATE_CLKCMU_SDMA_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC),
    SFR_ACCESS(GATE_CLKCMU_SDMA_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC),
    SFR_ACCESS(GATE_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC),
    SFR_ACCESS(GATE_CLKCMU_SSP_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC),
    SFR_ACCESS(GATE_CLKCMU_SSP_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC),
    SFR_ACCESS(GATE_CLKCMU_SSP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC),
    SFR_ACCESS(GATE_CLKCMU_UFS_MMC_CARD__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_MMC_CARD),
    SFR_ACCESS(GATE_CLKCMU_UFS_MMC_CARD__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_MMC_CARD),
    SFR_ACCESS(GATE_CLKCMU_UFS_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_MMC_CARD),
    SFR_ACCESS(GATE_CLKCMU_UFS_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_NOC),
    SFR_ACCESS(GATE_CLKCMU_UFS_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_NOC),
    SFR_ACCESS(GATE_CLKCMU_UFS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_NOC),
    SFR_ACCESS(GATE_CLKCMU_UFS_UFS_EMBD__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_UFS_EMBD),
    SFR_ACCESS(GATE_CLKCMU_UFS_UFS_EMBD__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_UFS_EMBD),
    SFR_ACCESS(GATE_CLKCMU_UFS_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_UFS_EMBD),
    SFR_ACCESS(GATE_CLKCMU_VTS_DMIC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_VTS_DMIC),
    SFR_ACCESS(GATE_CLKCMU_VTS_DMIC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_VTS_DMIC),
    SFR_ACCESS(GATE_CLKCMU_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_VTS_DMIC),
    SFR_ACCESS(GATE_CP_HISPEEDY_CLK__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_HISPEEDY_CLK),
    SFR_ACCESS(GATE_CP_HISPEEDY_CLK__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_HISPEEDY_CLK),
    SFR_ACCESS(GATE_CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_HISPEEDY_CLK),
    SFR_ACCESS(GATE_CP_SHARED0_CLK__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED0_CLK),
    SFR_ACCESS(GATE_CP_SHARED0_CLK__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED0_CLK),
    SFR_ACCESS(GATE_CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED0_CLK),
    SFR_ACCESS(GATE_CP_SHARED1_CLK__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED1_CLK),
    SFR_ACCESS(GATE_CP_SHARED1_CLK__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED1_CLK),
    SFR_ACCESS(GATE_CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED1_CLK),
    SFR_ACCESS(GATE_CP_SHARED2_CLK__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED2_CLK),
    SFR_ACCESS(GATE_CP_SHARED2_CLK__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED2_CLK),
    SFR_ACCESS(GATE_CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED2_CLK),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC_USER__MUX_SEL, 4, 1, CMU_ALIVE_PLL_CON0_MUX_CLKCMU_ALIVE_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC_USER__MUX_BUSY, 16, 1, CMU_ALIVE_PLL_CON0_MUX_CLKCMU_ALIVE_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_PLL_CON1_MUX_CLKCMU_ALIVE_NOC_USER),
    SFR_ACCESS(MUX_CLK_RCO_ALIVE_USER__MUX_SEL, 4, 1, CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_USER),
    SFR_ACCESS(MUX_CLK_RCO_ALIVE_USER__MUX_BUSY, 16, 1, CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_USER),
    SFR_ACCESS(MUX_CLK_RCO_ALIVE_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_USER),
    SFR_ACCESS(CLK_ALIVE_CLKOUT0__BUSY, 16, 1, CMU_ALIVE_CLKOUT_CON_CLK_ALIVE_CLKOUT0),
    SFR_ACCESS(MUX_CLKALIVE_CHUBVTS_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLKALIVE_CHUBVTS_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLKALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLKALIVE_CSIS_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CSIS_NOC),
    SFR_ACCESS(MUX_CLKALIVE_CSIS_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CSIS_NOC),
    SFR_ACCESS(MUX_CLKALIVE_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CSIS_NOC),
    SFR_ACCESS(MUX_CLKALIVE_UFD_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UFD_NOC),
    SFR_ACCESS(MUX_CLKALIVE_UFD_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UFD_NOC),
    SFR_ACCESS(MUX_CLKALIVE_UFD_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UFD_NOC),
    SFR_ACCESS(MUX_CLKALIVE_UNPU_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UNPU_NOC),
    SFR_ACCESS(MUX_CLKALIVE_UNPU_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UNPU_NOC),
    SFR_ACCESS(MUX_CLKALIVE_UNPU_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UNPU_NOC),
    SFR_ACCESS(MUX_CLKCMU_CMGP_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC),
    SFR_ACCESS(MUX_CLKCMU_CMGP_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC),
    SFR_ACCESS(MUX_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC),
    SFR_ACCESS(MUX_CLK_ALIVE_DBGCORE_UART__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(MUX_CLK_ALIVE_DBGCORE_UART__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(MUX_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(MUX_CLK_ALIVE_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC),
    SFR_ACCESS(MUX_CLK_ALIVE_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC),
    SFR_ACCESS(MUX_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC),
    SFR_ACCESS(MUX_CLK_ALIVE_SPMI__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI),
    SFR_ACCESS(MUX_CLK_ALIVE_SPMI__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI),
    SFR_ACCESS(MUX_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI),
    SFR_ACCESS(MUX_CLK_ALIVE_TIMER__SELECT, 0, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER),
    SFR_ACCESS(MUX_CLK_ALIVE_TIMER__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER),
    SFR_ACCESS(MUX_CLK_ALIVE_TIMER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER),
    SFR_ACCESS(MUX_CLK_ALIVE_TIMER_ASM__SELECT, 0, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_ASM),
    SFR_ACCESS(MUX_CLK_ALIVE_TIMER_ASM__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_ASM),
    SFR_ACCESS(MUX_CLK_ALIVE_TIMER_ASM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_ASM),
    SFR_ACCESS(DIV_CLKALIVE_CHUBVTS_NOC__DIVRATIO, 0, 3, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLKALIVE_CHUBVTS_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLKALIVE_CMGP_NOC__DIVRATIO, 0, 3, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CMGP_NOC),
    SFR_ACCESS(DIV_CLKALIVE_CMGP_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CMGP_NOC),
    SFR_ACCESS(DIV_CLKALIVE_CSIS_NOC__DIVRATIO, 0, 3, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CSIS_NOC),
    SFR_ACCESS(DIV_CLKALIVE_CSIS_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CSIS_NOC),
    SFR_ACCESS(DIV_CLKALIVE_DBGCORE_NOC__DIVRATIO, 0, 3, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_DBGCORE_NOC),
    SFR_ACCESS(DIV_CLKALIVE_DBGCORE_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_DBGCORE_NOC),
    SFR_ACCESS(DIV_CLKALIVE_UFD_NOC__DIVRATIO, 0, 3, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UFD_NOC),
    SFR_ACCESS(DIV_CLKALIVE_UFD_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UFD_NOC),
    SFR_ACCESS(DIV_CLKALIVE_UNPU_NOC__DIVRATIO, 0, 3, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UNPU_NOC),
    SFR_ACCESS(DIV_CLKALIVE_UNPU_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UNPU_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_DBGCORE_UART__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(DIV_CLK_ALIVE_DBGCORE_UART__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(DIV_CLK_ALIVE_NOC__DIVRATIO, 0, 3, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_NOC_DIV2__DIVRATIO, 0, 3, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC_DIV2),
    SFR_ACCESS(DIV_CLK_ALIVE_NOC_DIV2__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC_DIV2),
    SFR_ACCESS(DIV_CLK_ALIVE_SPMI__DIVRATIO, 0, 5, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI),
    SFR_ACCESS(DIV_CLK_ALIVE_SPMI__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI),
    SFR_ACCESS(GATE_CLKALIVE_CHUBVTS_NOC__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_NOC),
    SFR_ACCESS(GATE_CLKALIVE_CHUBVTS_NOC__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_NOC),
    SFR_ACCESS(GATE_CLKALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_NOC),
    SFR_ACCESS(GATE_CLKALIVE_CHUBVTS_RCO__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_RCO),
    SFR_ACCESS(GATE_CLKALIVE_CHUBVTS_RCO__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_RCO),
    SFR_ACCESS(GATE_CLKALIVE_CHUBVTS_RCO__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_RCO),
    SFR_ACCESS(GATE_CLKALIVE_CMGP_NOC__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CMGP_NOC),
    SFR_ACCESS(GATE_CLKALIVE_CMGP_NOC__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CMGP_NOC),
    SFR_ACCESS(GATE_CLKALIVE_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CMGP_NOC),
    SFR_ACCESS(GATE_CLKALIVE_CSIS_NOC__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CSIS_NOC),
    SFR_ACCESS(GATE_CLKALIVE_CSIS_NOC__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CSIS_NOC),
    SFR_ACCESS(GATE_CLKALIVE_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CSIS_NOC),
    SFR_ACCESS(GATE_CLKALIVE_DBGCORE_NOC__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_DBGCORE_NOC),
    SFR_ACCESS(GATE_CLKALIVE_DBGCORE_NOC__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_DBGCORE_NOC),
    SFR_ACCESS(GATE_CLKALIVE_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_DBGCORE_NOC),
    SFR_ACCESS(GATE_CLKALIVE_UFD_NOC__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UFD_NOC),
    SFR_ACCESS(GATE_CLKALIVE_UFD_NOC__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UFD_NOC),
    SFR_ACCESS(GATE_CLKALIVE_UFD_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UFD_NOC),
    SFR_ACCESS(GATE_CLKALIVE_UNPU_NOC__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UNPU_NOC),
    SFR_ACCESS(GATE_CLKALIVE_UNPU_NOC__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UNPU_NOC),
    SFR_ACCESS(GATE_CLKALIVE_UNPU_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UNPU_NOC),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN),
    SFR_ACCESS(BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN),
    SFR_ACCESS(BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN),
    SFR_ACCESS(BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK),
    SFR_ACCESS(BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK),
    SFR_ACCESS(BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK),
    SFR_ACCESS(BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK),
    SFR_ACCESS(BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK),
    SFR_ACCESS(BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(APBIF_GPIO_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH),
    SFR_ACCESS(APBIF_GPIO_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH),
    SFR_ACCESS(APBIF_GPIO_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2AP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2AP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2AP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2APM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2APM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2APM_1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_1_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2APM_1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_1_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2APM_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_1_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2AP_1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_1_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2AP_1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_1_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2AP_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_1_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2PMU_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2PMU_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2PMU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2PMU_1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_1_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2PMU_1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_1_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2PMU_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_1_QCH),
    SFR_ACCESS(APBIF_PMU_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH),
    SFR_ACCESS(APBIF_PMU_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH),
    SFR_ACCESS(APBIF_PMU_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH),
    SFR_ACCESS(APM_DTA_QCH_APB__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB),
    SFR_ACCESS(APM_DTA_QCH_APB__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB),
    SFR_ACCESS(APM_DTA_QCH_APB__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB),
    SFR_ACCESS(ASM_ISRAMC_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_ASM_ISRAMC_QCH),
    SFR_ACCESS(ASM_ISRAMC_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_ASM_ISRAMC_QCH),
    SFR_ACCESS(ASM_ISRAMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_ASM_ISRAMC_QCH),
    SFR_ACCESS(ASYNCAHB_MI_ASM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_ASM_QCH),
    SFR_ACCESS(ASYNCAHB_MI_ASM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_ASM_QCH),
    SFR_ACCESS(ASYNCAHB_MI_ASM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_ASM_QCH),
    SFR_ACCESS(ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM),
    SFR_ACCESS(ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM),
    SFR_ACCESS(ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM),
    SFR_ACCESS(BAAW_ASM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_BAAW_ASM_QCH),
    SFR_ACCESS(BAAW_ASM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_BAAW_ASM_QCH),
    SFR_ACCESS(BAAW_ASM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_BAAW_ASM_QCH),
    SFR_ACCESS(CLKMON_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_CLKMON_QCH),
    SFR_ACCESS(CLKMON_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_CLKMON_QCH),
    SFR_ACCESS(CLKMON_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_CLKMON_QCH),
    SFR_ACCESS(CMU_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH),
    SFR_ACCESS(CMU_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH),
    SFR_ACCESS(CMU_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH),
    SFR_ACCESS(DBGCORE_UART_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH),
    SFR_ACCESS(DBGCORE_UART_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH),
    SFR_ACCESS(DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH),
    SFR_ACCESS(D_TZPC_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH),
    SFR_ACCESS(D_TZPC_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH),
    SFR_ACCESS(D_TZPC_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH),
    SFR_ACCESS(ECU_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH),
    SFR_ACCESS(ECU_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH),
    SFR_ACCESS(ECU_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH),
    SFR_ACCESS(GREBEINTEGRATION0_QCH_S_DBG__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_DBG),
    SFR_ACCESS(GREBEINTEGRATION0_QCH_S_DBG__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_DBG),
    SFR_ACCESS(GREBEINTEGRATION0_QCH_S_DBG__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_DBG),
    SFR_ACCESS(GREBEINTEGRATION0_QCH_S_GREBE__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_GREBE),
    SFR_ACCESS(GREBEINTEGRATION0_QCH_S_GREBE__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_GREBE),
    SFR_ACCESS(GREBEINTEGRATION0_QCH_S_GREBE__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_GREBE),
    SFR_ACCESS(GREBEINTEGRATION1_QCH_S_DBG__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_DBG),
    SFR_ACCESS(GREBEINTEGRATION1_QCH_S_DBG__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_DBG),
    SFR_ACCESS(GREBEINTEGRATION1_QCH_S_DBG__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_DBG),
    SFR_ACCESS(GREBEINTEGRATION1_QCH_S_GREBE__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_GREBE),
    SFR_ACCESS(GREBEINTEGRATION1_QCH_S_GREBE__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_GREBE),
    SFR_ACCESS(GREBEINTEGRATION1_QCH_S_GREBE__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_S_GREBE),
    SFR_ACCESS(HW_SCANDUMP_CLKSTOP_CTRL_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
    SFR_ACCESS(HW_SCANDUMP_CLKSTOP_CTRL_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
    SFR_ACCESS(HW_SCANDUMP_CLKSTOP_CTRL_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
    SFR_ACCESS(INTMEM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_INTMEM_QCH),
    SFR_ACCESS(INTMEM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_INTMEM_QCH),
    SFR_ACCESS(INTMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_INTMEM_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ASYNC_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ASYNC_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_ASYNC_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_ID_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_ASYNC_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_ID_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_ID_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH),
    SFR_ACCESS(MAILBOX_APM0_APM1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM0_APM1_QCH),
    SFR_ACCESS(MAILBOX_APM0_APM1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM0_APM1_QCH),
    SFR_ACCESS(MAILBOX_APM0_APM1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM0_APM1_QCH),
    SFR_ACCESS(MAILBOX_APM_AP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH),
    SFR_ACCESS(MAILBOX_APM_AP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH),
    SFR_ACCESS(MAILBOX_APM_AP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH),
    SFR_ACCESS(MAILBOX_APM_ASM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_ASM_QCH),
    SFR_ACCESS(MAILBOX_APM_ASM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_ASM_QCH),
    SFR_ACCESS(MAILBOX_APM_ASM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_ASM_QCH),
    SFR_ACCESS(MAILBOX_APM_AUD_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH),
    SFR_ACCESS(MAILBOX_APM_AUD_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH),
    SFR_ACCESS(MAILBOX_APM_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH),
    SFR_ACCESS(MAILBOX_APM_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH),
    SFR_ACCESS(MAILBOX_APM_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH),
    SFR_ACCESS(MAILBOX_APM_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH),
    SFR_ACCESS(MAILBOX_APM_GNSS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH),
    SFR_ACCESS(MAILBOX_APM_GNSS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH),
    SFR_ACCESS(MAILBOX_APM_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH),
    SFR_ACCESS(MAILBOX_APM_VTS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH),
    SFR_ACCESS(MAILBOX_APM_VTS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH),
    SFR_ACCESS(MAILBOX_APM_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH),
    SFR_ACCESS(MAILBOX_AP_ASM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_ASM_QCH),
    SFR_ACCESS(MAILBOX_AP_ASM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_ASM_QCH),
    SFR_ACCESS(MAILBOX_AP_ASM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_ASM_QCH),
    SFR_ACCESS(MAILBOX_AP_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_AP_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_AP_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_S_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_S_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_S_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH),
    SFR_ACCESS(MAILBOX_AP_DBGCORE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH),
    SFR_ACCESS(MAILBOX_AP_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH),
    SFR_ACCESS(MAILBOX_AP_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH),
    SFR_ACCESS(MAILBOX_AP_GNSS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_AP_GNSS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_AP_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_ASM_APM1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_ASM_APM1_QCH),
    SFR_ACCESS(MAILBOX_ASM_APM1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_ASM_APM1_QCH),
    SFR_ACCESS(MAILBOX_ASM_APM1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_ASM_APM1_QCH),
    SFR_ACCESS(MAILBOX_ASM_CP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_ASM_CP_QCH),
    SFR_ACCESS(MAILBOX_ASM_CP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_ASM_CP_QCH),
    SFR_ACCESS(MAILBOX_ASM_CP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_ASM_CP_QCH),
    SFR_ACCESS(MAILBOX_CP_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_CP_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_CP_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_CP_GNSS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_CP_GNSS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_CP_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_GNSS_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH),
    SFR_ACCESS(MAILBOX_GNSS_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH),
    SFR_ACCESS(MAILBOX_GNSS_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH),
    SFR_ACCESS(MAILBOX_SHARED_SRAM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH),
    SFR_ACCESS(MAILBOX_SHARED_SRAM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH),
    SFR_ACCESS(MAILBOX_SHARED_SRAM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH),
    SFR_ACCESS(MCT_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH),
    SFR_ACCESS(MCT_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH),
    SFR_ACCESS(MCT_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH),
    SFR_ACCESS(PMU_QCH_PMU__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_PMU_QCH_PMU),
    SFR_ACCESS(PMU_QCH_PMU__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_PMU_QCH_PMU),
    SFR_ACCESS(PMU_QCH_PMU__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_PMU_QCH_PMU),
    SFR_ACCESS(QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH),
    SFR_ACCESS(QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH),
    SFR_ACCESS(QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_D_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_D_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_D_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_P_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_ALIVE_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_P_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_ALIVE_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_P_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_ALIVE_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_P_APM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_APM_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_P_APM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_APM_QCH),
    SFR_ACCESS(QCH_ADAPTER_XIU_P_APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_APM_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_APM0_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_APM0_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_APM0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_APM1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM1_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_APM1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM1_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_APM1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM1_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_ASM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_ASM_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_ASM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_ASM_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_ASM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_ASM_QCH),
    SFR_ACCESS(S2PC_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH),
    SFR_ACCESS(S2PC_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH),
    SFR_ACCESS(S2PC_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_GNSS_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_GNSS_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_GNSS_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_MODEM_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_MODEM_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_MODEM_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_UNPU_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_UNPU_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_UNPU_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_UNPU_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_UNPU_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_ALIVE_CMGP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_ALIVE_CMGP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_ALIVE_UNPU_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_ALIVE_UNPU_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_UNPU_QCH),
    SFR_ACCESS(SPC_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SPC_ALIVE_QCH),
    SFR_ACCESS(SPC_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SPC_ALIVE_QCH),
    SFR_ACCESS(SPC_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SPC_ALIVE_QCH),
    SFR_ACCESS(SYSREG_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH),
    SFR_ACCESS(SYSREG_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH),
    SFR_ACCESS(SYSREG_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH),
    SFR_ACCESS(TIMER_ASM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_TIMER_ASM_QCH),
    SFR_ACCESS(TIMER_ASM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_TIMER_ASM_QCH),
    SFR_ACCESS(TIMER_ASM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_TIMER_ASM_QCH),
    SFR_ACCESS(VGEN_LITE_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH),
    SFR_ACCESS(VGEN_LITE_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH),
    SFR_ACCESS(VGEN_LITE_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH),
    SFR_ACCESS(WDT_APM0_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_WDT_APM0_QCH),
    SFR_ACCESS(WDT_APM0_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_WDT_APM0_QCH),
    SFR_ACCESS(WDT_APM0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_WDT_APM0_QCH),
    SFR_ACCESS(WDT_APM1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_WDT_APM1_QCH),
    SFR_ACCESS(WDT_APM1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_WDT_APM1_QCH),
    SFR_ACCESS(WDT_APM1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_WDT_APM1_QCH),
    SFR_ACCESS(WDT_ASM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_WDT_ASM_QCH),
    SFR_ACCESS(WDT_ASM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_WDT_ASM_QCH),
    SFR_ACCESS(WDT_ASM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_WDT_ASM_QCH),
    SFR_ACCESS(YAMIN_MCU_ASM_QCH_CLKIN__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN),
    SFR_ACCESS(YAMIN_MCU_ASM_QCH_CLKIN__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN),
    SFR_ACCESS(YAMIN_MCU_ASM_QCH_CLKIN__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN),
    SFR_ACCESS(YAMIN_MCU_ASM_QCH_DBGCLK__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK),
    SFR_ACCESS(YAMIN_MCU_ASM_QCH_DBGCLK__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK),
    SFR_ACCESS(YAMIN_MCU_ASM_QCH_DBGCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK),
    SFR_ACCESS(LH_AXI_MI_ID_ASYNC_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_ASYNC_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_D_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_D_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_D_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_D_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_D_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ASYNC_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ASYNC_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNC_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNC_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(ASYNCAHB_MI_APM0_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM0_QCH),
    SFR_ACCESS(ASYNCAHB_MI_APM0_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM0_QCH),
    SFR_ACCESS(ASYNCAHB_MI_APM0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM0_QCH),
    SFR_ACCESS(ASYNCAHB_MI_APM1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM1_QCH),
    SFR_ACCESS(ASYNCAHB_MI_APM1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM1_QCH),
    SFR_ACCESS(ASYNCAHB_MI_APM1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM1_QCH),
    SFR_ACCESS(RTC_0_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RTC_0_QCH),
    SFR_ACCESS(RTC_0_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RTC_0_QCH),
    SFR_ACCESS(RTC_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RTC_0_QCH),
    SFR_ACCESS(RTC_1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RTC_1_QCH),
    SFR_ACCESS(RTC_1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RTC_1_QCH),
    SFR_ACCESS(RTC_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RTC_1_QCH),
    SFR_ACCESS(RTC_S_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RTC_S_QCH),
    SFR_ACCESS(RTC_S_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RTC_S_QCH),
    SFR_ACCESS(RTC_S_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RTC_S_QCH),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_P__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_P__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_S__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_S__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S),
    SFR_ACCESS(SPMI_MASTER_PMIC_1_QCH_P__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P),
    SFR_ACCESS(SPMI_MASTER_PMIC_1_QCH_P__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P),
    SFR_ACCESS(SPMI_MASTER_PMIC_1_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P),
    SFR_ACCESS(SPMI_MASTER_PMIC_1_QCH_S__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_S),
    SFR_ACCESS(SPMI_MASTER_PMIC_1_QCH_S__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_S),
    SFR_ACCESS(SPMI_MASTER_PMIC_1_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_S),
    SFR_ACCESS(MUX_CLKALIVE_AOCCSIS_NOC_USER__MUX_SEL, 4, 1, CMU_AOCCSIS_PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_AOCCSIS_NOC_USER__MUX_BUSY, 16, 1, CMU_AOCCSIS_PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_AOCCSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_PLL_CON1_MUX_CLKALIVE_AOCCSIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_DCPHY_USER__MUX_SEL, 4, 1, CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_DCPHY_USER__MUX_BUSY, 16, 1, CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_DCPHY_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_DCPHY_USER),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_NOC_USER__MUX_SEL, 4, 1, CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_NOC_USER__MUX_BUSY, 16, 1, CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__MUX_SEL, 4, 1, CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__MUX_BUSY, 16, 1, CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER),
    SFR_ACCESS(MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER),
    SFR_ACCESS(CLK_AOCCSIS_CLKOUT0__BUSY, 16, 1, CMU_AOCCSIS_CLKOUT_CON_CLK_AOCCSIS_CLKOUT0),
    SFR_ACCESS(MUX_CLK_AOCCSIS_DCPHY__SELECT, 0, 1, CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_DCPHY),
    SFR_ACCESS(MUX_CLK_AOCCSIS_DCPHY__BUSY, 16, 1, CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_DCPHY),
    SFR_ACCESS(MUX_CLK_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_DCPHY),
    SFR_ACCESS(MUX_CLK_AOCCSIS_NOC__SELECT, 0, 1, CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_NOC),
    SFR_ACCESS(MUX_CLK_AOCCSIS_NOC__BUSY, 16, 1, CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_NOC),
    SFR_ACCESS(MUX_CLK_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_NOC),
    SFR_ACCESS(DIV_CLKAOCCISIS_DCPHY__DIVRATIO, 0, 2, CMU_AOCCSIS_CLK_CON_DIV_CLKAOCCISIS_DCPHY),
    SFR_ACCESS(DIV_CLKAOCCISIS_DCPHY__BUSY, 16, 1, CMU_AOCCSIS_CLK_CON_DIV_CLKAOCCISIS_DCPHY),
    SFR_ACCESS(DIV_CLK_AOCCSIS_NOCP__DIVRATIO, 0, 3, CMU_AOCCSIS_CLK_CON_DIV_CLK_AOCCSIS_NOCP),
    SFR_ACCESS(DIV_CLK_AOCCSIS_NOCP__BUSY, 16, 1, CMU_AOCCSIS_CLK_CON_DIV_CLK_AOCCSIS_NOCP),
    SFR_ACCESS(GATE_CLKAOCCSIS_CSIS_NOCD__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCD),
    SFR_ACCESS(GATE_CLKAOCCSIS_CSIS_NOCD__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCD),
    SFR_ACCESS(GATE_CLKAOCCSIS_CSIS_NOCD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCD),
    SFR_ACCESS(GATE_CLKAOCCSIS_CSIS_NOCP__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCP),
    SFR_ACCESS(GATE_CLKAOCCSIS_CSIS_NOCP__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCP),
    SFR_ACCESS(GATE_CLKAOCCSIS_CSIS_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCP),
    SFR_ACCESS(GATE_CLKAOCCSIS_CSIS_OIS_MCU__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_OIS_MCU),
    SFR_ACCESS(GATE_CLKAOCCSIS_CSIS_OIS_MCU__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_OIS_MCU),
    SFR_ACCESS(GATE_CLKAOCCSIS_CSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_OIS_MCU),
    SFR_ACCESS(BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6),
    SFR_ACCESS(BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_UFD__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_UFD__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_UFD__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD),
    SFR_ACCESS(SLH_AST_SI_OTF_CSIS_UFD_QCH__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_SLH_AST_SI_OTF_CSIS_UFD_QCH),
    SFR_ACCESS(SLH_AST_SI_OTF_CSIS_UFD_QCH__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_SLH_AST_SI_OTF_CSIS_UFD_QCH),
    SFR_ACCESS(SLH_AST_SI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_SLH_AST_SI_OTF_CSIS_UFD_QCH),
    SFR_ACCESS(CMU_AOCCSIS_QCH__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_CMU_AOCCSIS_QCH),
    SFR_ACCESS(CMU_AOCCSIS_QCH__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_CMU_AOCCSIS_QCH),
    SFR_ACCESS(CMU_AOCCSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_CMU_AOCCSIS_QCH),
    SFR_ACCESS(D_TZPC_AOCCSIS_QCH__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_D_TZPC_AOCCSIS_QCH),
    SFR_ACCESS(D_TZPC_AOCCSIS_QCH__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_D_TZPC_AOCCSIS_QCH),
    SFR_ACCESS(D_TZPC_AOCCSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_D_TZPC_AOCCSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_P0P1_CSIS_QCH__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_LH_AXI_MI_IP_P0P1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_P0P1_CSIS_QCH__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_LH_AXI_MI_IP_P0P1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_LH_AXI_MI_IP_P0P1_CSIS_QCH),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS0__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS0__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS1__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS1__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS2__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS2__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS3__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS3__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS3__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS4__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS4__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS4__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS5__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS5__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS5__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS6__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS6__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
    SFR_ACCESS(MIPI_PHY_LINK_WRAP_QCH_CSIS6__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
    SFR_ACCESS(SLH_AXI_MI_LP_UFD_CSIS_QCH__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_SLH_AXI_MI_LP_UFD_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_UFD_CSIS_QCH__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_SLH_AXI_MI_LP_UFD_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_SLH_AXI_MI_LP_UFD_CSIS_QCH),
    SFR_ACCESS(SYSREG_AOCCSIS_QCH__QCH_EN, 0, 1, CMU_AOCCSIS_QCH_CON_SYSREG_AOCCSIS_QCH),
    SFR_ACCESS(SYSREG_AOCCSIS_QCH__CLK_REQ, 1, 1, CMU_AOCCSIS_QCH_CON_SYSREG_AOCCSIS_QCH),
    SFR_ACCESS(SYSREG_AOCCSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AOCCSIS_QCH_CON_SYSREG_AOCCSIS_QCH),
    SFR_ACCESS(PLL_AUD__LOCKTIME, 0, 20, CMU_AUD_PLL_LOCKTIME_PLL_AUD),
    SFR_ACCESS(PLL_AUD__ENABLE, 31, 1, CMU_AUD_PLL_CON3_PLL_AUD),
    SFR_ACCESS(PLL_AUD__MDIV, 16, 10, CMU_AUD_PLL_CON3_PLL_AUD),
    SFR_ACCESS(PLL_AUD__PDIV, 8, 6, CMU_AUD_PLL_CON3_PLL_AUD),
    SFR_ACCESS(PLL_AUD__SDIV, 0, 3, CMU_AUD_PLL_CON3_PLL_AUD),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF0_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF0_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF0_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_AUDIF0_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF1_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF1_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_AUDIF1_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_AUDIF1_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER),
    SFR_ACCESS(MUX_CLKVTS_AUD_DMIC_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CLKVTS_AUD_DMIC_USER),
    SFR_ACCESS(MUX_CLKVTS_AUD_DMIC_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CLKVTS_AUD_DMIC_USER),
    SFR_ACCESS(MUX_CLKVTS_AUD_DMIC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CLKVTS_AUD_DMIC_USER),
    SFR_ACCESS(MUX_CLK_AUD_RCO_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CLK_AUD_RCO_USER),
    SFR_ACCESS(MUX_CLK_AUD_RCO_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CLK_AUD_RCO_USER),
    SFR_ACCESS(MUX_CLK_AUD_RCO_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CLK_AUD_RCO_USER),
    SFR_ACCESS(MUX_CP_PCMC_CLK_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CP_PCMC_CLK_USER),
    SFR_ACCESS(MUX_CP_PCMC_CLK_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CP_PCMC_CLK_USER),
    SFR_ACCESS(MUX_CP_PCMC_CLK_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CP_PCMC_CLK_USER),
    SFR_ACCESS(CMU_AUD_CLKOUT0__BUSY, 16, 1, CMU_AUD_CLKOUT_CON_CMU_AUD_CLKOUT0),
    SFR_ACCESS(MUX_CLK_AUD_AUDIF__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF),
    SFR_ACCESS(MUX_CLK_AUD_AUDIF__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF),
    SFR_ACCESS(MUX_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF),
    SFR_ACCESS(MUX_CLK_AUD_CPU__SELECT, 0, 2, CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU),
    SFR_ACCESS(MUX_CLK_AUD_CPU__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU),
    SFR_ACCESS(MUX_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU),
    SFR_ACCESS(MUX_CLK_AUD_DSIF__SELECT, 0, 3, CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF),
    SFR_ACCESS(MUX_CLK_AUD_DSIF__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF),
    SFR_ACCESS(MUX_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF),
    SFR_ACCESS(MUX_CLK_AUD_NOC__SELECT, 0, 2, CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC),
    SFR_ACCESS(MUX_CLK_AUD_NOC__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC),
    SFR_ACCESS(MUX_CLK_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC),
    SFR_ACCESS(MUX_CLK_AUD_PCMC__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC),
    SFR_ACCESS(MUX_CLK_AUD_PCMC__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC),
    SFR_ACCESS(MUX_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC),
    SFR_ACCESS(MUX_CLK_AUD_SCLK__SELECT, 0, 2, CMU_AUD_CLK_CON_MUX_CLK_AUD_SCLK),
    SFR_ACCESS(MUX_CLK_AUD_SCLK__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_SCLK),
    SFR_ACCESS(MUX_CLK_AUD_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_SCLK),
    SFR_ACCESS(MUX_CLK_AUD_SERIAL_LIF__SELECT, 0, 2, CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF),
    SFR_ACCESS(MUX_CLK_AUD_SERIAL_LIF__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF),
    SFR_ACCESS(MUX_CLK_AUD_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF),
    SFR_ACCESS(MUX_CLK_AUD_SERIAL_LIF_CORE__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE),
    SFR_ACCESS(MUX_CLK_AUD_SERIAL_LIF_CORE__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE),
    SFR_ACCESS(MUX_CLK_AUD_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE),
    SFR_ACCESS(MUX_CLK_AUD_UAIF0__SELECT, 0, 3, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0),
    SFR_ACCESS(MUX_CLK_AUD_UAIF0__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0),
    SFR_ACCESS(MUX_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0),
    SFR_ACCESS(MUX_CLK_AUD_UAIF1__SELECT, 0, 3, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1),
    SFR_ACCESS(MUX_CLK_AUD_UAIF1__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1),
    SFR_ACCESS(MUX_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1),
    SFR_ACCESS(MUX_CLK_AUD_UAIF2__SELECT, 0, 3, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2),
    SFR_ACCESS(MUX_CLK_AUD_UAIF2__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2),
    SFR_ACCESS(MUX_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2),
    SFR_ACCESS(MUX_CLK_AUD_UAIF3__SELECT, 0, 3, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3),
    SFR_ACCESS(MUX_CLK_AUD_UAIF3__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3),
    SFR_ACCESS(MUX_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3),
    SFR_ACCESS(MUX_CLK_AUD_UAIF4__SELECT, 0, 2, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4),
    SFR_ACCESS(MUX_CLK_AUD_UAIF4__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4),
    SFR_ACCESS(MUX_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4),
    SFR_ACCESS(MUX_CLK_AUD_UAIF5__SELECT, 0, 2, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5),
    SFR_ACCESS(MUX_CLK_AUD_UAIF5__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5),
    SFR_ACCESS(MUX_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5),
    SFR_ACCESS(MUX_CLK_AUD_UAIF6__SELECT, 0, 3, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6),
    SFR_ACCESS(MUX_CLK_AUD_UAIF6__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6),
    SFR_ACCESS(MUX_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6),
    SFR_ACCESS(MUX_HCHGEN_CLK_AUD_CPU__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU),
    SFR_ACCESS(MUX_HCHGEN_CLK_AUD_CPU__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU),
    SFR_ACCESS(MUX_HCHGEN_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU),
    SFR_ACCESS(DIV_CLKAUD_HSI0_NOC__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLKAUD_HSI0_NOC),
    SFR_ACCESS(DIV_CLKAUD_HSI0_NOC__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLKAUD_HSI0_NOC),
    SFR_ACCESS(DIV_CLK_AUD_AUDIF__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF),
    SFR_ACCESS(DIV_CLK_AUD_AUDIF__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF),
    SFR_ACCESS(DIV_CLK_AUD_CNT__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT),
    SFR_ACCESS(DIV_CLK_AUD_CNT__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT),
    SFR_ACCESS(DIV_CLK_AUD_CPU_ACLK__DIVRATIO, 0, 3, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACLK),
    SFR_ACCESS(DIV_CLK_AUD_CPU_ACLK__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACLK),
    SFR_ACCESS(DIV_CLK_AUD_CPU_ACP__DIVRATIO, 0, 3, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP),
    SFR_ACCESS(DIV_CLK_AUD_CPU_ACP__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP),
    SFR_ACCESS(DIV_CLK_AUD_CPU_PCLKDBG__DIVRATIO, 0, 3, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG),
    SFR_ACCESS(DIV_CLK_AUD_CPU_PCLKDBG__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG),
    SFR_ACCESS(DIV_CLK_AUD_DSIF__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF),
    SFR_ACCESS(DIV_CLK_AUD_DSIF__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF),
    SFR_ACCESS(DIV_CLK_AUD_MCLK__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK),
    SFR_ACCESS(DIV_CLK_AUD_MCLK__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK),
    SFR_ACCESS(DIV_CLK_AUD_NOC__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOC),
    SFR_ACCESS(DIV_CLK_AUD_NOC__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOC),
    SFR_ACCESS(DIV_CLK_AUD_NOCP__DIVRATIO, 0, 2, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP),
    SFR_ACCESS(DIV_CLK_AUD_NOCP__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP),
    SFR_ACCESS(DIV_CLK_AUD_PCMC__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC),
    SFR_ACCESS(DIV_CLK_AUD_PCMC__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF_CORE__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF_CORE__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE),
    SFR_ACCESS(DIV_CLK_AUD_UAIF0__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0),
    SFR_ACCESS(DIV_CLK_AUD_UAIF0__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0),
    SFR_ACCESS(DIV_CLK_AUD_UAIF1__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1),
    SFR_ACCESS(DIV_CLK_AUD_UAIF1__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1),
    SFR_ACCESS(DIV_CLK_AUD_UAIF2__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2),
    SFR_ACCESS(DIV_CLK_AUD_UAIF2__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2),
    SFR_ACCESS(DIV_CLK_AUD_UAIF3__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3),
    SFR_ACCESS(DIV_CLK_AUD_UAIF3__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3),
    SFR_ACCESS(DIV_CLK_AUD_UAIF4__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4),
    SFR_ACCESS(DIV_CLK_AUD_UAIF4__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4),
    SFR_ACCESS(DIV_CLK_AUD_UAIF5__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5),
    SFR_ACCESS(DIV_CLK_AUD_UAIF5__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5),
    SFR_ACCESS(DIV_CLK_AUD_UAIF6__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6),
    SFR_ACCESS(DIV_CLK_AUD_UAIF6__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6),
    SFR_ACCESS(GATE_CLKAUD_HSI0_NOC__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_GATE_CLKAUD_HSI0_NOC),
    SFR_ACCESS(GATE_CLKAUD_HSI0_NOC__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_GATE_CLKAUD_HSI0_NOC),
    SFR_ACCESS(GATE_CLKAUD_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_GATE_CLKAUD_HSI0_NOC),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
    SFR_ACCESS(BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
    SFR_ACCESS(BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(ABOX_QCH_CNT__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CNT),
    SFR_ACCESS(ABOX_QCH_CNT__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CNT),
    SFR_ACCESS(ABOX_QCH_CNT__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CNT),
    SFR_ACCESS(ABOX_QCH_CCLK_ASB__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB),
    SFR_ACCESS(ABOX_QCH_CCLK_ASB__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB),
    SFR_ACCESS(ABOX_QCH_CCLK_ASB__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB),
    SFR_ACCESS(ABOX_QCH_CCLK_ACP__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP),
    SFR_ACCESS(ABOX_QCH_CCLK_ACP__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP),
    SFR_ACCESS(ABOX_QCH_CCLK_ACP__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP),
    SFR_ACCESS(ABOX_QCH_CPU0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU0),
    SFR_ACCESS(ABOX_QCH_CPU0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU0),
    SFR_ACCESS(ABOX_QCH_CPU0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU0),
    SFR_ACCESS(ABOX_QCH_CPU1__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU1),
    SFR_ACCESS(ABOX_QCH_CPU1__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU1),
    SFR_ACCESS(ABOX_QCH_CPU1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU1),
    SFR_ACCESS(ABOX_QCH_CPU2__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU2),
    SFR_ACCESS(ABOX_QCH_CPU2__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU2),
    SFR_ACCESS(ABOX_QCH_CPU2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU2),
    SFR_ACCESS(ABOX_QCH_L2__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_L2),
    SFR_ACCESS(ABOX_QCH_L2__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_L2),
    SFR_ACCESS(ABOX_QCH_L2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_L2),
    SFR_ACCESS(ABOX_QCH_NEON0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON0),
    SFR_ACCESS(ABOX_QCH_NEON0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON0),
    SFR_ACCESS(ABOX_QCH_NEON0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON0),
    SFR_ACCESS(ABOX_QCH_NEON1__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON1),
    SFR_ACCESS(ABOX_QCH_NEON1__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON1),
    SFR_ACCESS(ABOX_QCH_NEON1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON1),
    SFR_ACCESS(ABOX_QCH_NEON2__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON2),
    SFR_ACCESS(ABOX_QCH_NEON2__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON2),
    SFR_ACCESS(ABOX_QCH_NEON2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON2),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU_DBG_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_DBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU_DBG_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_DBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU_DBG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_DBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
    SFR_ACCESS(ABOX_QCH_BCLK_DSIF__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF),
    SFR_ACCESS(ABOX_QCH_BCLK_DSIF__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF),
    SFR_ACCESS(ABOX_QCH_BCLK_DSIF__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF),
    SFR_ACCESS(ABOX_QCH_ACLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK),
    SFR_ACCESS(ABOX_QCH_ACLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK),
    SFR_ACCESS(ABOX_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK),
    SFR_ACCESS(ABOX_QCH_ACLK_ACP__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP),
    SFR_ACCESS(ABOX_QCH_ACLK_ACP__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP),
    SFR_ACCESS(ABOX_QCH_ACLK_ACP__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP),
    SFR_ACCESS(ABOX_QCH_ACLK_ASB__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB),
    SFR_ACCESS(ABOX_QCH_ACLK_ASB__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB),
    SFR_ACCESS(ABOX_QCH_ACLK_ASB__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB),
    SFR_ACCESS(ABOX_QCH_C2A0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A0),
    SFR_ACCESS(ABOX_QCH_C2A0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A0),
    SFR_ACCESS(ABOX_QCH_C2A0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A0),
    SFR_ACCESS(ABOX_QCH_C2A1__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A1),
    SFR_ACCESS(ABOX_QCH_C2A1__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A1),
    SFR_ACCESS(ABOX_QCH_C2A1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A1),
    SFR_ACCESS(ABOX_QCH_XCLK0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_XCLK0),
    SFR_ACCESS(ABOX_QCH_XCLK0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_XCLK0),
    SFR_ACCESS(ABOX_QCH_XCLK0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_XCLK0),
    SFR_ACCESS(CMU_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_CMU_AUD_QCH),
    SFR_ACCESS(CMU_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_CMU_AUD_QCH),
    SFR_ACCESS(CMU_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_CMU_AUD_QCH),
    SFR_ACCESS(DMAILBOX_AUD_QCH_ACLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_ACLK),
    SFR_ACCESS(DMAILBOX_AUD_QCH_ACLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_ACLK),
    SFR_ACCESS(DMAILBOX_AUD_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_ACLK),
    SFR_ACCESS(DMAILBOX_AUD_QCH_PCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_PCLK),
    SFR_ACCESS(DMAILBOX_AUD_QCH_PCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_PCLK),
    SFR_ACCESS(DMAILBOX_AUD_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD0_QCH_PCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD0_QCH_PCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD1_QCH_PCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD1_QCH_PCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD1_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD2_QCH_PCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_DMIC_AUD2_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD2_QCH_PCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_DMIC_AUD2_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD2_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_DMIC_AUD2_QCH_PCLK),
    SFR_ACCESS(LH_ACEL_SI_D_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_LH_ACEL_SI_D_AUD_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_LH_ACEL_SI_D_AUD_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_LH_ACEL_SI_D_AUD_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_PERI_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_LH_AXI_MI_IP_PERI_AUD_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_PERI_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_LH_AXI_MI_IP_PERI_AUD_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_LH_AXI_MI_IP_PERI_AUD_QCH),
    SFR_ACCESS(MAILBOX_AUD0_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH),
    SFR_ACCESS(MAILBOX_AUD0_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH),
    SFR_ACCESS(MAILBOX_AUD0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH),
    SFR_ACCESS(MAILBOX_AUD1_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH),
    SFR_ACCESS(MAILBOX_AUD1_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH),
    SFR_ACCESS(MAILBOX_AUD1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH),
    SFR_ACCESS(MAILBOX_AUD2_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_MAILBOX_AUD2_QCH),
    SFR_ACCESS(MAILBOX_AUD2_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_MAILBOX_AUD2_QCH),
    SFR_ACCESS(MAILBOX_AUD2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_MAILBOX_AUD2_QCH),
    SFR_ACCESS(MAILBOX_AUD3_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_MAILBOX_AUD3_QCH),
    SFR_ACCESS(MAILBOX_AUD3_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_MAILBOX_AUD3_QCH),
    SFR_ACCESS(MAILBOX_AUD3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_MAILBOX_AUD3_QCH),
    SFR_ACCESS(PPMU_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_PPMU_AUD_QCH),
    SFR_ACCESS(PPMU_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_PPMU_AUD_QCH),
    SFR_ACCESS(PPMU_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_PPMU_AUD_QCH),
    SFR_ACCESS(SERIAL_LIF_QCH_ACLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_QCH_ACLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_QCH_PCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_QCH_PCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_PCLK),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH),
    SFR_ACCESS(SYSMMU_S0_AUD_QCH_S0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SYSMMU_S0_AUD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_AUD_QCH_S0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SYSMMU_S0_AUD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_AUD_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SYSMMU_S0_AUD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_AUD_QCH_S0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_AUD_QCH_S0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_AUD_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_S0),
    SFR_ACCESS(SYSREG_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SYSREG_AUD_QCH),
    SFR_ACCESS(SYSREG_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SYSREG_AUD_QCH),
    SFR_ACCESS(SYSREG_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SYSREG_AUD_QCH),
    SFR_ACCESS(VGEN_LITE_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH),
    SFR_ACCESS(VGEN_LITE_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH),
    SFR_ACCESS(VGEN_LITE_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH),
    SFR_ACCESS(WDT_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_WDT_AUD_QCH),
    SFR_ACCESS(WDT_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_WDT_AUD_QCH),
    SFR_ACCESS(WDT_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_WDT_AUD_QCH),
    SFR_ACCESS(BAAW_D_AUDCHUBVTS_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_BAAW_D_AUDCHUBVTS_QCH),
    SFR_ACCESS(BAAW_D_AUDCHUBVTS_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_BAAW_D_AUDCHUBVTS_QCH),
    SFR_ACCESS(BAAW_D_AUDCHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_BAAW_D_AUDCHUBVTS_QCH),
    SFR_ACCESS(D_TZPC_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_D_TZPC_AUD_QCH),
    SFR_ACCESS(D_TZPC_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_D_TZPC_AUD_QCH),
    SFR_ACCESS(D_TZPC_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_D_TZPC_AUD_QCH),
    SFR_ACCESS(ECU_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ECU_AUD_QCH),
    SFR_ACCESS(ECU_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ECU_AUD_QCH),
    SFR_ACCESS(ECU_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ECU_AUD_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_PERI_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_LH_AXI_SI_IP_PERI_AUD_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_PERI_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_LH_AXI_SI_IP_PERI_AUD_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_LH_AXI_SI_IP_PERI_AUD_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH),
    SFR_ACCESS(DMAILBOX_AUD_QCH_CCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_CCLK),
    SFR_ACCESS(DMAILBOX_AUD_QCH_CCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_CCLK),
    SFR_ACCESS(DMAILBOX_AUD_QCH_CCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_CCLK),
    SFR_ACCESS(ABOX_QCH_PCMC_CLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK),
    SFR_ACCESS(ABOX_QCH_PCMC_CLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK),
    SFR_ACCESS(ABOX_QCH_PCMC_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK),
    SFR_ACCESS(SERIAL_LIF_QCH_BCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_BCLK),
    SFR_ACCESS(SERIAL_LIF_QCH_BCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_BCLK),
    SFR_ACCESS(SERIAL_LIF_QCH_BCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_BCLK),
    SFR_ACCESS(SERIAL_LIF_QCH_CCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_QCH_CCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_QCH_CCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SERIAL_LIF_QCH_CCLK),
    SFR_ACCESS(ABOX_QCH_BCLK0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK0),
    SFR_ACCESS(ABOX_QCH_BCLK0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK0),
    SFR_ACCESS(ABOX_QCH_BCLK0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK0),
    SFR_ACCESS(ABOX_QCH_BCLK1__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK1),
    SFR_ACCESS(ABOX_QCH_BCLK1__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK1),
    SFR_ACCESS(ABOX_QCH_BCLK1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK1),
    SFR_ACCESS(ABOX_QCH_BCLK2__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK2),
    SFR_ACCESS(ABOX_QCH_BCLK2__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK2),
    SFR_ACCESS(ABOX_QCH_BCLK2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK2),
    SFR_ACCESS(ABOX_QCH_BCLK3__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK3),
    SFR_ACCESS(ABOX_QCH_BCLK3__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK3),
    SFR_ACCESS(ABOX_QCH_BCLK3__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK3),
    SFR_ACCESS(ABOX_QCH_BCLK4__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK4),
    SFR_ACCESS(ABOX_QCH_BCLK4__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK4),
    SFR_ACCESS(ABOX_QCH_BCLK4__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK4),
    SFR_ACCESS(ABOX_QCH_BCLK5__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK5),
    SFR_ACCESS(ABOX_QCH_BCLK5__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK5),
    SFR_ACCESS(ABOX_QCH_BCLK5__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK5),
    SFR_ACCESS(ABOX_QCH_BCLK6__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK6),
    SFR_ACCESS(ABOX_QCH_BCLK6__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK6),
    SFR_ACCESS(ABOX_QCH_BCLK6__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK6),
    SFR_ACCESS(MUX_CLKCMU_BRP_NOC_USER__MUX_SEL, 4, 1, CMU_BRP_PLL_CON0_MUX_CLKCMU_BRP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_BRP_NOC_USER__MUX_BUSY, 16, 1, CMU_BRP_PLL_CON0_MUX_CLKCMU_BRP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_BRP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_PLL_CON1_MUX_CLKCMU_BRP_NOC_USER),
    SFR_ACCESS(CMU_BRP_CLKOUT0__BUSY, 16, 1, CMU_BRP_CLKOUT_CON_CMU_BRP_CLKOUT0),
    SFR_ACCESS(DIV_CLK_BRP_NOCP__DIVRATIO, 0, 3, CMU_BRP_CLK_CON_DIV_CLK_BRP_NOCP),
    SFR_ACCESS(DIV_CLK_BRP_NOCP__BUSY, 16, 1, CMU_BRP_CLK_CON_DIV_CLK_BRP_NOCP),
    SFR_ACCESS(BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_BRP_UID_BYRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_BYRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_BRP_CLK_CON_GAT_BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BYRP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_BYRP_QCH),
    SFR_ACCESS(BYRP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_BYRP_QCH),
    SFR_ACCESS(BYRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_BYRP_QCH),
    SFR_ACCESS(BYRP_QCH_VOTF1__QCH_EN, 0, 1, CMU_BRP_QCH_CON_BYRP_QCH_VOTF1),
    SFR_ACCESS(BYRP_QCH_VOTF1__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_BYRP_QCH_VOTF1),
    SFR_ACCESS(BYRP_QCH_VOTF1__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_BYRP_QCH_VOTF1),
    SFR_ACCESS(LH_AST_SI_OTF_BRP_RGBP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_LH_AST_SI_OTF_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_BRP_RGBP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_LH_AST_SI_OTF_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_LH_AST_SI_OTF_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_D_BRP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_LH_AXI_SI_D_BRP_QCH),
    SFR_ACCESS(LH_AXI_SI_D_BRP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_LH_AXI_SI_D_BRP_QCH),
    SFR_ACCESS(LH_AXI_SI_D_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_LH_AXI_SI_D_BRP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD0_BRP_RGBP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_LH_AXI_SI_LD0_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD0_BRP_RGBP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_LH_AXI_SI_LD0_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD0_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_LH_AXI_SI_LD0_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD1_BRP_RGBP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_LH_AXI_SI_LD1_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD1_BRP_RGBP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_LH_AXI_SI_LD1_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD1_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_LH_AXI_SI_LD1_BRP_RGBP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_BRP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_BRP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH),
    SFR_ACCESS(SYSMMU_S0_BRP_QCH_S0__QCH_EN, 0, 1, CMU_BRP_QCH_CON_SYSMMU_S0_BRP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_BRP_QCH_S0__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_SYSMMU_S0_BRP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_BRP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_SYSMMU_S0_BRP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_BRP_QCH_S0__QCH_EN, 0, 1, CMU_BRP_QCH_CON_SYSMMU_S0_PMMU0_BRP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_BRP_QCH_S0__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_SYSMMU_S0_PMMU0_BRP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_BRP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_SYSMMU_S0_PMMU0_BRP_QCH_S0),
    SFR_ACCESS(VGEN_LITE_BYRP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_VGEN_LITE_BYRP_QCH),
    SFR_ACCESS(VGEN_LITE_BYRP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_VGEN_LITE_BYRP_QCH),
    SFR_ACCESS(VGEN_LITE_BYRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_VGEN_LITE_BYRP_QCH),
    SFR_ACCESS(CMU_BRP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_CMU_BRP_QCH),
    SFR_ACCESS(CMU_BRP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_CMU_BRP_QCH),
    SFR_ACCESS(CMU_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_CMU_BRP_QCH),
    SFR_ACCESS(D_TZPC_BRP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_D_TZPC_BRP_QCH),
    SFR_ACCESS(D_TZPC_BRP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_D_TZPC_BRP_QCH),
    SFR_ACCESS(D_TZPC_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_D_TZPC_BRP_QCH),
    SFR_ACCESS(PPMU_D_BRP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_PPMU_D_BRP_QCH),
    SFR_ACCESS(PPMU_D_BRP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_PPMU_D_BRP_QCH),
    SFR_ACCESS(PPMU_D_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_PPMU_D_BRP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_BRP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_SLH_AXI_MI_P_BRP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_BRP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_SLH_AXI_MI_P_BRP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_SLH_AXI_MI_P_BRP_QCH),
    SFR_ACCESS(SYSREG_BRP_QCH__QCH_EN, 0, 1, CMU_BRP_QCH_CON_SYSREG_BRP_QCH),
    SFR_ACCESS(SYSREG_BRP_QCH__CLK_REQ, 1, 1, CMU_BRP_QCH_CON_SYSREG_BRP_QCH),
    SFR_ACCESS(SYSREG_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_BRP_QCH_CON_SYSREG_BRP_QCH),
    SFR_ACCESS(MUX_CLKCHUBVTS_CHUB_NOC_USER__MUX_SEL, 4, 1, CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_NOC_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_CHUB_NOC_USER__MUX_BUSY, 16, 1, CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_NOC_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_CHUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_PLL_CON1_MUX_CLKCHUBVTS_CHUB_NOC_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_CHUB_RCO_USER__MUX_SEL, 4, 1, CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_RCO_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_CHUB_RCO_USER__MUX_BUSY, 16, 1, CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_RCO_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_CHUB_RCO_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_PLL_CON1_MUX_CLKCHUBVTS_CHUB_RCO_USER),
    SFR_ACCESS(CMU_CHUB_CLKOUT0__BUSY, 16, 1, CMU_CHUB_CLKOUT_CON_CMU_CHUB_CLKOUT0),
    SFR_ACCESS(MUX_CLK_CHUB_I2C__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C),
    SFR_ACCESS(MUX_CLK_CHUB_I2C__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C),
    SFR_ACCESS(MUX_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C),
    SFR_ACCESS(MUX_CLK_CHUB_NOC__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC),
    SFR_ACCESS(MUX_CLK_CHUB_NOC__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC),
    SFR_ACCESS(MUX_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC),
    SFR_ACCESS(MUX_CLK_CHUB_SERIAL_LIF_US_PROX__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX),
    SFR_ACCESS(MUX_CLK_CHUB_SERIAL_LIF_US_PROX__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX),
    SFR_ACCESS(MUX_CLK_CHUB_SERIAL_LIF_US_PROX__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX),
    SFR_ACCESS(MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE),
    SFR_ACCESS(MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE),
    SFR_ACCESS(MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE),
    SFR_ACCESS(MUX_CLK_CHUB_SPI_I2C0__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C0),
    SFR_ACCESS(MUX_CLK_CHUB_SPI_I2C0__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C0),
    SFR_ACCESS(MUX_CLK_CHUB_SPI_I2C0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C0),
    SFR_ACCESS(MUX_CLK_CHUB_SPI_I2C1__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C1),
    SFR_ACCESS(MUX_CLK_CHUB_SPI_I2C1__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C1),
    SFR_ACCESS(MUX_CLK_CHUB_SPI_I2C1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C1),
    SFR_ACCESS(MUX_CLK_CHUB_SPI_MS_CTRL__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_CHUB_SPI_MS_CTRL__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_CHUB_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_CHUB_TIMER__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER),
    SFR_ACCESS(MUX_CLK_CHUB_TIMER__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER),
    SFR_ACCESS(MUX_CLK_CHUB_TIMER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER),
    SFR_ACCESS(MUX_CLK_CHUB_USI0__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0),
    SFR_ACCESS(MUX_CLK_CHUB_USI0__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0),
    SFR_ACCESS(MUX_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0),
    SFR_ACCESS(MUX_CLK_CHUB_USI1__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1),
    SFR_ACCESS(MUX_CLK_CHUB_USI1__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1),
    SFR_ACCESS(MUX_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1),
    SFR_ACCESS(MUX_CLK_CHUB_USI2__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2),
    SFR_ACCESS(MUX_CLK_CHUB_USI2__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2),
    SFR_ACCESS(MUX_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2),
    SFR_ACCESS(MUX_CLK_CHUB_USI3__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3),
    SFR_ACCESS(MUX_CLK_CHUB_USI3__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3),
    SFR_ACCESS(MUX_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3),
    SFR_ACCESS(DIV_CLK_CHUB_I2C__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C),
    SFR_ACCESS(DIV_CLK_CHUB_I2C__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C),
    SFR_ACCESS(DIV_CLK_CHUB_NOC__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC),
    SFR_ACCESS(DIV_CLK_CHUB_NOC__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC),
    SFR_ACCESS(DIV_CLK_CHUB_SERIAL_LIF_US_PROX__DIVRATIO, 0, 7, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX),
    SFR_ACCESS(DIV_CLK_CHUB_SERIAL_LIF_US_PROX__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX),
    SFR_ACCESS(DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__DIVRATIO, 0, 7, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE),
    SFR_ACCESS(DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE),
    SFR_ACCESS(DIV_CLK_CHUB_SPI_I2C0__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C0),
    SFR_ACCESS(DIV_CLK_CHUB_SPI_I2C0__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C0),
    SFR_ACCESS(DIV_CLK_CHUB_SPI_I2C1__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C1),
    SFR_ACCESS(DIV_CLK_CHUB_SPI_I2C1__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C1),
    SFR_ACCESS(DIV_CLK_CHUB_SPI_MS_CTRL__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_MS_CTRL),
    SFR_ACCESS(DIV_CLK_CHUB_SPI_MS_CTRL__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_MS_CTRL),
    SFR_ACCESS(DIV_CLK_CHUB_USI0__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0),
    SFR_ACCESS(DIV_CLK_CHUB_USI0__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0),
    SFR_ACCESS(DIV_CLK_CHUB_USI1__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1),
    SFR_ACCESS(DIV_CLK_CHUB_USI1__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1),
    SFR_ACCESS(DIV_CLK_CHUB_USI2__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2),
    SFR_ACCESS(DIV_CLK_CHUB_USI2__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2),
    SFR_ACCESS(DIV_CLK_CHUB_USI3__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3),
    SFR_ACCESS(DIV_CLK_CHUB_USI3__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
    SFR_ACCESS(BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
    SFR_ACCESS(BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
    SFR_ACCESS(BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK),
    SFR_ACCESS(I3C_CHUB0_QCH_P__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_P),
    SFR_ACCESS(I3C_CHUB0_QCH_P__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_P),
    SFR_ACCESS(I3C_CHUB0_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_P),
    SFR_ACCESS(I3C_CHUB0_QCH_S__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_S),
    SFR_ACCESS(I3C_CHUB0_QCH_S__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_S),
    SFR_ACCESS(I3C_CHUB0_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_S),
    SFR_ACCESS(I3C_CHUB1_QCH_P__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_P),
    SFR_ACCESS(I3C_CHUB1_QCH_P__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_P),
    SFR_ACCESS(I3C_CHUB1_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_P),
    SFR_ACCESS(I3C_CHUB1_QCH_S__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_S),
    SFR_ACCESS(I3C_CHUB1_QCH_S__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_S),
    SFR_ACCESS(I3C_CHUB1_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I3C_CHUB1_QCH_S),
    SFR_ACCESS(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH),
    SFR_ACCESS(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH),
    SFR_ACCESS(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH),
    SFR_ACCESS(CMU_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_CMU_CHUB_QCH),
    SFR_ACCESS(CMU_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_CMU_CHUB_QCH),
    SFR_ACCESS(CMU_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_CMU_CHUB_QCH),
    SFR_ACCESS(I2C_CHUB0_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I2C_CHUB0_QCH),
    SFR_ACCESS(I2C_CHUB0_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I2C_CHUB0_QCH),
    SFR_ACCESS(I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I2C_CHUB0_QCH),
    SFR_ACCESS(I2C_CHUB1_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I2C_CHUB1_QCH),
    SFR_ACCESS(I2C_CHUB1_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I2C_CHUB1_QCH),
    SFR_ACCESS(I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I2C_CHUB1_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH),
    SFR_ACCESS(MAILBOX_CHUB_ABOX_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_MAILBOX_CHUB_ABOX_QCH),
    SFR_ACCESS(MAILBOX_CHUB_ABOX_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_MAILBOX_CHUB_ABOX_QCH),
    SFR_ACCESS(MAILBOX_CHUB_ABOX_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_MAILBOX_CHUB_ABOX_QCH),
    SFR_ACCESS(MAILBOX_CHUB_UNPU_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_MAILBOX_CHUB_UNPU_QCH),
    SFR_ACCESS(MAILBOX_CHUB_UNPU_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_MAILBOX_CHUB_UNPU_QCH),
    SFR_ACCESS(MAILBOX_CHUB_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_MAILBOX_CHUB_UNPU_QCH),
    SFR_ACCESS(PWM_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_PWM_CHUB_QCH),
    SFR_ACCESS(PWM_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_PWM_CHUB_QCH),
    SFR_ACCESS(PWM_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_PWM_CHUB_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK),
    SFR_ACCESS(SPI_I2C_CHUB0_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SPI_I2C_CHUB0_QCH),
    SFR_ACCESS(SPI_I2C_CHUB0_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SPI_I2C_CHUB0_QCH),
    SFR_ACCESS(SPI_I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SPI_I2C_CHUB0_QCH),
    SFR_ACCESS(SPI_I2C_CHUB1_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SPI_I2C_CHUB1_QCH),
    SFR_ACCESS(SPI_I2C_CHUB1_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SPI_I2C_CHUB1_QCH),
    SFR_ACCESS(SPI_I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SPI_I2C_CHUB1_QCH),
    SFR_ACCESS(SYSREG_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH),
    SFR_ACCESS(SYSREG_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH),
    SFR_ACCESS(SYSREG_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2AP_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2AP_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2AP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2APM_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2APM_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH),
    SFR_ACCESS(TIMER_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_TIMER_CHUB_QCH),
    SFR_ACCESS(TIMER_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_TIMER_CHUB_QCH),
    SFR_ACCESS(TIMER_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_TIMER_CHUB_QCH),
    SFR_ACCESS(USI_CHUB0_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_USI_CHUB0_QCH),
    SFR_ACCESS(USI_CHUB0_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_USI_CHUB0_QCH),
    SFR_ACCESS(USI_CHUB0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_USI_CHUB0_QCH),
    SFR_ACCESS(USI_CHUB1_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_USI_CHUB1_QCH),
    SFR_ACCESS(USI_CHUB1_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_USI_CHUB1_QCH),
    SFR_ACCESS(USI_CHUB1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_USI_CHUB1_QCH),
    SFR_ACCESS(USI_CHUB2_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_USI_CHUB2_QCH),
    SFR_ACCESS(USI_CHUB2_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_USI_CHUB2_QCH),
    SFR_ACCESS(USI_CHUB2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_USI_CHUB2_QCH),
    SFR_ACCESS(USI_CHUB3_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_USI_CHUB3_QCH),
    SFR_ACCESS(USI_CHUB3_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_USI_CHUB3_QCH),
    SFR_ACCESS(USI_CHUB3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_USI_CHUB3_QCH),
    SFR_ACCESS(WDT_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_WDT_CHUB_QCH),
    SFR_ACCESS(WDT_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_WDT_CHUB_QCH),
    SFR_ACCESS(WDT_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_WDT_CHUB_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH),
    SFR_ACCESS(MUX_CLKALIVE_CHUBVTS_NOC_USER__MUX_SEL, 4, 1, CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_CHUBVTS_NOC_USER__MUX_BUSY, 16, 1, CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_CHUBVTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_PLL_CON1_MUX_CLKALIVE_CHUBVTS_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_CHUBVTS_RCO_USER__MUX_SEL, 4, 1, CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_RCO_USER),
    SFR_ACCESS(MUX_CLKALIVE_CHUBVTS_RCO_USER__MUX_BUSY, 16, 1, CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_RCO_USER),
    SFR_ACCESS(MUX_CLKALIVE_CHUBVTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_PLL_CON1_MUX_CLKALIVE_CHUBVTS_RCO_USER),
    SFR_ACCESS(CMU_CHUBVTS_CLKOUT0__BUSY, 16, 1, CMU_CHUBVTS_CLKOUT_CON_CMU_CHUBVTS_CLKOUT0),
    SFR_ACCESS(MUX_CLK_CHUBVTS_DMAILBOX_CCLK__SELECT, 0, 1, CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_DMAILBOX_CCLK),
    SFR_ACCESS(MUX_CLK_CHUBVTS_DMAILBOX_CCLK__BUSY, 16, 1, CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_DMAILBOX_CCLK),
    SFR_ACCESS(MUX_CLK_CHUBVTS_DMAILBOX_CCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_DMAILBOX_CCLK),
    SFR_ACCESS(MUX_CLK_CHUBVTS_NOC__SELECT, 0, 1, CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLK_CHUBVTS_NOC__BUSY, 16, 1, CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLK_CHUBVTS_DMAILBOX_CCLK__DIVRATIO, 0, 5, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_DMAILBOX_CCLK),
    SFR_ACCESS(DIV_CLK_CHUBVTS_DMAILBOX_CCLK__BUSY, 16, 1, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_DMAILBOX_CCLK),
    SFR_ACCESS(DIV_CLK_CHUBVTS_NOC__DIVRATIO, 0, 3, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLK_CHUBVTS_NOC__BUSY, 16, 1, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC),
    SFR_ACCESS(BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(DMAILBOX_CHUBVTS_QCH_CCLK__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK),
    SFR_ACCESS(DMAILBOX_CHUBVTS_QCH_CCLK__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK),
    SFR_ACCESS(DMAILBOX_CHUBVTS_QCH_CCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK),
    SFR_ACCESS(APBIF_GPIO_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_APBIF_GPIO_CHUBVTS_QCH),
    SFR_ACCESS(APBIF_GPIO_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_APBIF_GPIO_CHUBVTS_QCH),
    SFR_ACCESS(APBIF_GPIO_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_APBIF_GPIO_CHUBVTS_QCH),
    SFR_ACCESS(APB_SEMA_DMAILBOX_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_APB_SEMA_DMAILBOX_QCH),
    SFR_ACCESS(APB_SEMA_DMAILBOX_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_APB_SEMA_DMAILBOX_QCH),
    SFR_ACCESS(APB_SEMA_DMAILBOX_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_APB_SEMA_DMAILBOX_QCH),
    SFR_ACCESS(BAAW_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH),
    SFR_ACCESS(BAAW_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH),
    SFR_ACCESS(BAAW_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH),
    SFR_ACCESS(BAAW_LD_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_BAAW_LD_CHUBVTS_QCH),
    SFR_ACCESS(BAAW_LD_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_BAAW_LD_CHUBVTS_QCH),
    SFR_ACCESS(BAAW_LD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_BAAW_LD_CHUBVTS_QCH),
    SFR_ACCESS(CHUB_ALV_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_CHUB_ALV_QCH),
    SFR_ACCESS(CHUB_ALV_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_CHUB_ALV_QCH),
    SFR_ACCESS(CHUB_ALV_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_CHUB_ALV_QCH),
    SFR_ACCESS(CMU_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH),
    SFR_ACCESS(CMU_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH),
    SFR_ACCESS(CMU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH),
    SFR_ACCESS(DMAILBOX_CHUBVTS_QCH_ACLK__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK),
    SFR_ACCESS(DMAILBOX_CHUBVTS_QCH_ACLK__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK),
    SFR_ACCESS(DMAILBOX_CHUBVTS_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK),
    SFR_ACCESS(DMAILBOX_CHUBVTS_QCH_PCLK__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK),
    SFR_ACCESS(DMAILBOX_CHUBVTS_QCH_PCLK__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK),
    SFR_ACCESS(DMAILBOX_CHUBVTS_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK),
    SFR_ACCESS(D_TZPC_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH),
    SFR_ACCESS(D_TZPC_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH),
    SFR_ACCESS(D_TZPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH),
    SFR_ACCESS(ECU_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH),
    SFR_ACCESS(ECU_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH),
    SFR_ACCESS(ECU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH),
    SFR_ACCESS(MAILBOX_CHUB_VTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_MAILBOX_CHUB_VTS_QCH),
    SFR_ACCESS(MAILBOX_CHUB_VTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_MAILBOX_CHUB_VTS_QCH),
    SFR_ACCESS(MAILBOX_CHUB_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_MAILBOX_CHUB_VTS_QCH),
    SFR_ACCESS(S2PC_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH),
    SFR_ACCESS(S2PC_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH),
    SFR_ACCESS(S2PC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH),
    SFR_ACCESS(SWEEPER_LD_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_SWEEPER_LD_CHUBVTS_QCH),
    SFR_ACCESS(SWEEPER_LD_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_SWEEPER_LD_CHUBVTS_QCH),
    SFR_ACCESS(SWEEPER_LD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_SWEEPER_LD_CHUBVTS_QCH),
    SFR_ACCESS(SYSREG_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH),
    SFR_ACCESS(SYSREG_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH),
    SFR_ACCESS(SYSREG_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH),
    SFR_ACCESS(VGEN_LITE_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH),
    SFR_ACCESS(VGEN_LITE_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH),
    SFR_ACCESS(VGEN_LITE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH),
    SFR_ACCESS(CHUB_RTC_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_CHUB_RTC_QCH),
    SFR_ACCESS(CHUB_RTC_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_CHUB_RTC_QCH),
    SFR_ACCESS(CHUB_RTC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_CHUB_RTC_QCH),
    SFR_ACCESS(MUX_CLKALIVE_CMGP_NOC_USER__MUX_SEL, 4, 1, CMU_CMGP_PLL_CON0_MUX_CLKALIVE_CMGP_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_CMGP_NOC_USER__MUX_BUSY, 16, 1, CMU_CMGP_PLL_CON0_MUX_CLKALIVE_CMGP_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_CMGP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_PLL_CON1_MUX_CLKALIVE_CMGP_NOC_USER),
    SFR_ACCESS(CMU_CMGP_CLKOUT0__BUSY, 16, 1, CMU_CMGP_CLKOUT_CON_CMU_CMGP_CLKOUT0),
    SFR_ACCESS(MUX_CLK_CMGP_I2C__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C),
    SFR_ACCESS(MUX_CLK_CMGP_I2C__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C),
    SFR_ACCESS(MUX_CLK_CMGP_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C),
    SFR_ACCESS(MUX_CLK_CMGP_NOC__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC),
    SFR_ACCESS(MUX_CLK_CMGP_NOC__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC),
    SFR_ACCESS(MUX_CLK_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC),
    SFR_ACCESS(MUX_CLK_CMGP_SPI_I2C0__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C0),
    SFR_ACCESS(MUX_CLK_CMGP_SPI_I2C0__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C0),
    SFR_ACCESS(MUX_CLK_CMGP_SPI_I2C0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C0),
    SFR_ACCESS(MUX_CLK_CMGP_SPI_I2C1__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C1),
    SFR_ACCESS(MUX_CLK_CMGP_SPI_I2C1__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C1),
    SFR_ACCESS(MUX_CLK_CMGP_SPI_I2C1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C1),
    SFR_ACCESS(MUX_CLK_CMGP_SPI_MS_CTRL__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_CMGP_SPI_MS_CTRL__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_CMGP_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_CMGP_USI0__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0),
    SFR_ACCESS(MUX_CLK_CMGP_USI0__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0),
    SFR_ACCESS(MUX_CLK_CMGP_USI0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0),
    SFR_ACCESS(MUX_CLK_CMGP_USI1__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1),
    SFR_ACCESS(MUX_CLK_CMGP_USI1__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1),
    SFR_ACCESS(MUX_CLK_CMGP_USI1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1),
    SFR_ACCESS(MUX_CLK_CMGP_USI2__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2),
    SFR_ACCESS(MUX_CLK_CMGP_USI2__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2),
    SFR_ACCESS(MUX_CLK_CMGP_USI2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2),
    SFR_ACCESS(MUX_CLK_CMGP_USI3__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3),
    SFR_ACCESS(MUX_CLK_CMGP_USI3__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3),
    SFR_ACCESS(MUX_CLK_CMGP_USI3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3),
    SFR_ACCESS(MUX_CLK_CMGP_USI4__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4),
    SFR_ACCESS(MUX_CLK_CMGP_USI4__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4),
    SFR_ACCESS(MUX_CLK_CMGP_USI4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4),
    SFR_ACCESS(MUX_CLK_CMGP_USI5__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5),
    SFR_ACCESS(MUX_CLK_CMGP_USI5__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5),
    SFR_ACCESS(MUX_CLK_CMGP_USI5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5),
    SFR_ACCESS(MUX_CLK_CMGP_USI6__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6),
    SFR_ACCESS(MUX_CLK_CMGP_USI6__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6),
    SFR_ACCESS(MUX_CLK_CMGP_USI6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6),
    SFR_ACCESS(DIV_CLK_CMGP_I2C__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_I2C),
    SFR_ACCESS(DIV_CLK_CMGP_I2C__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_I2C),
    SFR_ACCESS(DIV_CLK_CMGP_NOC__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_NOC),
    SFR_ACCESS(DIV_CLK_CMGP_NOC__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_NOC),
    SFR_ACCESS(DIV_CLK_CMGP_SPI_I2C0__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C0),
    SFR_ACCESS(DIV_CLK_CMGP_SPI_I2C0__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C0),
    SFR_ACCESS(DIV_CLK_CMGP_SPI_I2C1__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C1),
    SFR_ACCESS(DIV_CLK_CMGP_SPI_I2C1__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C1),
    SFR_ACCESS(DIV_CLK_CMGP_SPI_MS_CTRL__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_MS_CTRL),
    SFR_ACCESS(DIV_CLK_CMGP_SPI_MS_CTRL__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_MS_CTRL),
    SFR_ACCESS(DIV_CLK_CMGP_USI0__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI0),
    SFR_ACCESS(DIV_CLK_CMGP_USI0__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI0),
    SFR_ACCESS(DIV_CLK_CMGP_USI1__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI1),
    SFR_ACCESS(DIV_CLK_CMGP_USI1__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI1),
    SFR_ACCESS(DIV_CLK_CMGP_USI2__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI2),
    SFR_ACCESS(DIV_CLK_CMGP_USI2__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI2),
    SFR_ACCESS(DIV_CLK_CMGP_USI3__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI3),
    SFR_ACCESS(DIV_CLK_CMGP_USI3__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI3),
    SFR_ACCESS(DIV_CLK_CMGP_USI4__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI4),
    SFR_ACCESS(DIV_CLK_CMGP_USI4__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI4),
    SFR_ACCESS(DIV_CLK_CMGP_USI5__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI5),
    SFR_ACCESS(DIV_CLK_CMGP_USI5__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI5),
    SFR_ACCESS(DIV_CLK_CMGP_USI6__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI6),
    SFR_ACCESS(DIV_CLK_CMGP_USI6__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI6),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(APBIF_GPIO_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH),
    SFR_ACCESS(APBIF_GPIO_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH),
    SFR_ACCESS(APBIF_GPIO_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH),
    SFR_ACCESS(CMU_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_CMU_CMGP_QCH),
    SFR_ACCESS(CMU_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_CMU_CMGP_QCH),
    SFR_ACCESS(CMU_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_CMU_CMGP_QCH),
    SFR_ACCESS(D_TZPC_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH),
    SFR_ACCESS(D_TZPC_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH),
    SFR_ACCESS(D_TZPC_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH),
    SFR_ACCESS(I2C_CMGP2_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP2_QCH),
    SFR_ACCESS(I2C_CMGP2_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP2_QCH),
    SFR_ACCESS(I2C_CMGP2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP2_QCH),
    SFR_ACCESS(I2C_CMGP3_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP3_QCH),
    SFR_ACCESS(I2C_CMGP3_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP3_QCH),
    SFR_ACCESS(I2C_CMGP3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP3_QCH),
    SFR_ACCESS(I2C_CMGP4_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP4_QCH),
    SFR_ACCESS(I2C_CMGP4_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP4_QCH),
    SFR_ACCESS(I2C_CMGP4_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP4_QCH),
    SFR_ACCESS(I2C_CMGP5_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP5_QCH),
    SFR_ACCESS(I2C_CMGP5_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP5_QCH),
    SFR_ACCESS(I2C_CMGP5_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP5_QCH),
    SFR_ACCESS(I2C_CMGP6_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP6_QCH),
    SFR_ACCESS(I2C_CMGP6_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP6_QCH),
    SFR_ACCESS(I2C_CMGP6_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP6_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_ALIVE_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_ALIVE_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_CMGP_UFD_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SLH_AXI_SI_LP_CMGP_UFD_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_CMGP_UFD_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SLH_AXI_SI_LP_CMGP_UFD_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SLH_AXI_SI_LP_CMGP_UFD_QCH),
    SFR_ACCESS(SPI_I2C_CMGP0_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SPI_I2C_CMGP0_QCH),
    SFR_ACCESS(SPI_I2C_CMGP0_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SPI_I2C_CMGP0_QCH),
    SFR_ACCESS(SPI_I2C_CMGP0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SPI_I2C_CMGP0_QCH),
    SFR_ACCESS(SPI_I2C_CMGP1_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SPI_I2C_CMGP1_QCH),
    SFR_ACCESS(SPI_I2C_CMGP1_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SPI_I2C_CMGP1_QCH),
    SFR_ACCESS(SPI_I2C_CMGP1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SPI_I2C_CMGP1_QCH),
    SFR_ACCESS(SYSREG_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH),
    SFR_ACCESS(SYSREG_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH),
    SFR_ACCESS(SYSREG_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH),
    SFR_ACCESS(SYSREG_CMGP2APM_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH),
    SFR_ACCESS(SYSREG_CMGP2APM_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH),
    SFR_ACCESS(SYSREG_CMGP2APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH),
    SFR_ACCESS(SYSREG_CMGP2CHUB_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH),
    SFR_ACCESS(SYSREG_CMGP2CHUB_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH),
    SFR_ACCESS(SYSREG_CMGP2CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH),
    SFR_ACCESS(SYSREG_CMGP2CP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH),
    SFR_ACCESS(SYSREG_CMGP2CP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH),
    SFR_ACCESS(SYSREG_CMGP2CP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH),
    SFR_ACCESS(SYSREG_CMGP2GNSS_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH),
    SFR_ACCESS(SYSREG_CMGP2GNSS_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH),
    SFR_ACCESS(SYSREG_CMGP2GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH),
    SFR_ACCESS(SYSREG_CMGP2PMU_AP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
    SFR_ACCESS(SYSREG_CMGP2PMU_AP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
    SFR_ACCESS(SYSREG_CMGP2PMU_AP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
    SFR_ACCESS(USI_CMGP0_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP0_QCH),
    SFR_ACCESS(USI_CMGP0_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP0_QCH),
    SFR_ACCESS(USI_CMGP0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP0_QCH),
    SFR_ACCESS(USI_CMGP1_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP1_QCH),
    SFR_ACCESS(USI_CMGP1_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP1_QCH),
    SFR_ACCESS(USI_CMGP1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP1_QCH),
    SFR_ACCESS(USI_CMGP2_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP2_QCH),
    SFR_ACCESS(USI_CMGP2_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP2_QCH),
    SFR_ACCESS(USI_CMGP2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP2_QCH),
    SFR_ACCESS(USI_CMGP3_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP3_QCH),
    SFR_ACCESS(USI_CMGP3_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP3_QCH),
    SFR_ACCESS(USI_CMGP3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP3_QCH),
    SFR_ACCESS(USI_CMGP4_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP4_QCH),
    SFR_ACCESS(USI_CMGP4_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP4_QCH),
    SFR_ACCESS(USI_CMGP4_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP4_QCH),
    SFR_ACCESS(USI_CMGP5_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP5_QCH),
    SFR_ACCESS(USI_CMGP5_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP5_QCH),
    SFR_ACCESS(USI_CMGP5_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP5_QCH),
    SFR_ACCESS(USI_CMGP6_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP6_QCH),
    SFR_ACCESS(USI_CMGP6_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP6_QCH),
    SFR_ACCESS(USI_CMGP6_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP6_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__MUX_SEL, 4, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__MUX_BUSY, 16, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_HTU_USER__MUX_SEL, 4, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_HTU_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_HTU_USER__MUX_BUSY, 16, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_HTU_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_HTU_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_HTU_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_SEL, 4, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_BUSY, 16, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_NOCP_USER),
    SFR_ACCESS(CMU_CPUCL0_GLB_CLKOUT0__BUSY, 16, 1, CMU_CPUCL0_GLB_CLKOUT_CON_CMU_CPUCL0_GLB_CLKOUT0),
    SFR_ACCESS(DIV_CLK_CPUCL0_DBG_NOC__DIVRATIO, 0, 3, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_NOC),
    SFR_ACCESS(DIV_CLK_CPUCL0_DBG_NOC__BUSY, 16, 1, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_NOC),
    SFR_ACCESS(DIV_CLK_CPUCL0_DBG_PCLKDBG__DIVRATIO, 0, 3, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG),
    SFR_ACCESS(DIV_CLK_CPUCL0_DBG_PCLKDBG__BUSY, 16, 1, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_AXI2APB_CPUCL0_0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_CPUCL0_0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_AXI2APB_CPUCL0_0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_CPUCL0_0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_AXI2APB_CPUCL0_0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_CPUCL0_0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ID_COMP_P0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ID_COMP_P0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ID_COMP_P0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ID_COMP_P0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ID_COMP_P0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ID_COMP_P0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_T_BDU_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_BDU_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_T_BDU_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_BDU_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_BDU_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_STM_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_STM_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_STM_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_STM_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_STM_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_ETR_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_ETR_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_ETR_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_ETR_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_ETR_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_CSSYS_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_CSSYS_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_ETR_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_ETR_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_ETR_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_ETR_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_ETR_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_G_CSSYS_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_G_CSSYS_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(CSSYS_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_CSSYS_QCH),
    SFR_ACCESS(CSSYS_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_CSSYS_QCH),
    SFR_ACCESS(CSSYS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_CSSYS_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_CSSYS_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_CSSYS_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(SECJTAG_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SECJTAG_QCH),
    SFR_ACCESS(SECJTAG_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SECJTAG_QCH),
    SFR_ACCESS(SECJTAG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SECJTAG_QCH),
    SFR_ACCESS(HTU_CPUCL0_QCH_CLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL0_QCH_CLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL0_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_0_QCH_CLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_0_QCH_CLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_0_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_1_QCH_CLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_1_QCH_CLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_1_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_2_QCH_CLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_2_QCH_CLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_2_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_3_QCH_CLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_3_QCH_CLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_3_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_4_QCH_CLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_4_QCH_CLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_4_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL2_QCH_CLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL2_QCH_CLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL2_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_CLK),
    SFR_ACCESS(BPS_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH),
    SFR_ACCESS(BPS_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH),
    SFR_ACCESS(BPS_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH),
    SFR_ACCESS(BUSIF_DDC_CPUCL0_0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_0_QCH),
    SFR_ACCESS(BUSIF_DDC_CPUCL0_0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_0_QCH),
    SFR_ACCESS(BUSIF_DDC_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_0_QCH),
    SFR_ACCESS(BUSIF_DDC_CPUCL0_1_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_1_QCH),
    SFR_ACCESS(BUSIF_DDC_CPUCL0_1_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_1_QCH),
    SFR_ACCESS(BUSIF_DDC_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_1_QCH),
    SFR_ACCESS(CFM_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_CFM_CPUCL0_QCH),
    SFR_ACCESS(CFM_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_CFM_CPUCL0_QCH),
    SFR_ACCESS(CFM_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_CFM_CPUCL0_QCH),
    SFR_ACCESS(CMU_CPUCL0_GLB_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH),
    SFR_ACCESS(CMU_CPUCL0_GLB_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH),
    SFR_ACCESS(CMU_CPUCL0_GLB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH),
    SFR_ACCESS(DLDO_SM_BIG0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_BIG0_QCH),
    SFR_ACCESS(DLDO_SM_BIG0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_BIG0_QCH),
    SFR_ACCESS(DLDO_SM_BIG0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_BIG0_QCH),
    SFR_ACCESS(DLDO_SM_MID0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID0_QCH),
    SFR_ACCESS(DLDO_SM_MID0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID0_QCH),
    SFR_ACCESS(DLDO_SM_MID0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID0_QCH),
    SFR_ACCESS(DLDO_SM_MID1_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID1_QCH),
    SFR_ACCESS(DLDO_SM_MID1_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID1_QCH),
    SFR_ACCESS(DLDO_SM_MID1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID1_QCH),
    SFR_ACCESS(DLDO_SM_MID2_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID2_QCH),
    SFR_ACCESS(DLDO_SM_MID2_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID2_QCH),
    SFR_ACCESS(DLDO_SM_MID2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID2_QCH),
    SFR_ACCESS(DLDO_SM_MID3_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID3_QCH),
    SFR_ACCESS(DLDO_SM_MID3_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID3_QCH),
    SFR_ACCESS(DLDO_SM_MID3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID3_QCH),
    SFR_ACCESS(DLDO_SM_MID4_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID4_QCH),
    SFR_ACCESS(DLDO_SM_MID4_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID4_QCH),
    SFR_ACCESS(DLDO_SM_MID4_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID4_QCH),
    SFR_ACCESS(D_TZPC_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH),
    SFR_ACCESS(D_TZPC_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH),
    SFR_ACCESS(D_TZPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH),
    SFR_ACCESS(ECU_CPUCL0_0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_0_QCH),
    SFR_ACCESS(ECU_CPUCL0_0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_0_QCH),
    SFR_ACCESS(ECU_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_0_QCH),
    SFR_ACCESS(ECU_CPUCL0_1_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_1_QCH),
    SFR_ACCESS(ECU_CPUCL0_1_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_1_QCH),
    SFR_ACCESS(ECU_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_1_QCH),
    SFR_ACCESS(HTU_CPUCL0_QCH_PCLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL0_QCH_PCLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_0_QCH_PCLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_0_QCH_PCLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_1_QCH_PCLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_1_QCH_PCLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_1_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_2_QCH_PCLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_2_QCH_PCLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_2_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_3_QCH_PCLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_3_QCH_PCLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_3_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_4_QCH_PCLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_4_QCH_PCLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_4_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL2_QCH_PCLK__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL2_QCH_PCLK__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL2_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_QCH_PCLK),
    SFR_ACCESS(LH_AXI_SI_IG_STM_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_STM_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_STM_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_STM_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_STM_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH),
    SFR_ACCESS(PMU_PCSM_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_PMU_PCSM_QCH),
    SFR_ACCESS(PMU_PCSM_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_PMU_PCSM_QCH),
    SFR_ACCESS(PMU_PCSM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_PMU_PCSM_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_1_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_1_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_2_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_2_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_2_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_2_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_2_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_1_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_1_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_2_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_2_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_2_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_2_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_2_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
    SFR_ACCESS(SYSREG_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH),
    SFR_ACCESS(SYSREG_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH),
    SFR_ACCESS(SYSREG_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH),
    SFR_ACCESS(TREX_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_TREX_CPUCL0_QCH),
    SFR_ACCESS(TREX_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_TREX_CPUCL0_QCH),
    SFR_ACCESS(TREX_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_TREX_CPUCL0_QCH),
    SFR_ACCESS(PLL_CPUCL0__LOCKTIME, 0, 20, CMU_CPUCL0_PLL_LOCKTIME_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__ENABLE, 31, 1, CMU_CPUCL0_PLL_CON3_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__MDIV, 16, 10, CMU_CPUCL0_PLL_CON3_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__PDIV, 8, 6, CMU_CPUCL0_PLL_CON3_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__SDIV, 0, 3, CMU_CPUCL0_PLL_CON3_PLL_CPUCL0),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_SEL, 4, 1, CMU_CPUCL0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_BUSY, 16, 1, CMU_CPUCL0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER),
    SFR_ACCESS(CMU_CPUCL0_CLKOUT0__BUSY, 16, 1, CMU_CPUCL0_CLKOUT_CON_CMU_CPUCL0_CLKOUT0),
    SFR_ACCESS(MUX_CLK_CPUCL0_IDLECLKDOWN__SELECT, 0, 2, CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_IDLECLKDOWN),
    SFR_ACCESS(MUX_CLK_CPUCL0_IDLECLKDOWN__BUSY, 16, 1, CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_IDLECLKDOWN),
    SFR_ACCESS(MUX_CLK_CPUCL0_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_IDLECLKDOWN),
    SFR_ACCESS(DIV_CLK_CPUCL0_CORE__BUSY, 16, 1, CMU_CPUCL0_UNDEFINED_DIV_CLK_CPUCL0_CORE),
    SFR_ACCESS(BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(CLUSTER0_QCH_COMPLEX0__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX0),
    SFR_ACCESS(CLUSTER0_QCH_COMPLEX0__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX0),
    SFR_ACCESS(CLUSTER0_QCH_COMPLEX0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX0),
    SFR_ACCESS(CLUSTER0_QCH_CORE0__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE0),
    SFR_ACCESS(CLUSTER0_QCH_CORE0__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE0),
    SFR_ACCESS(CLUSTER0_QCH_CORE0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE0),
    SFR_ACCESS(CLUSTER0_QCH_CORE1__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE1),
    SFR_ACCESS(CLUSTER0_QCH_CORE1__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE1),
    SFR_ACCESS(CLUSTER0_QCH_CORE1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE1),
    SFR_ACCESS(CLUSTER0_QCH_COMPLEX1__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX1),
    SFR_ACCESS(CLUSTER0_QCH_COMPLEX1__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX1),
    SFR_ACCESS(CLUSTER0_QCH_COMPLEX1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX1),
    SFR_ACCESS(CLUSTER0_QCH_CORE2__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE2),
    SFR_ACCESS(CLUSTER0_QCH_CORE2__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE2),
    SFR_ACCESS(CLUSTER0_QCH_CORE2__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE2),
    SFR_ACCESS(CLUSTER0_QCH_CORE3__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE3),
    SFR_ACCESS(CLUSTER0_QCH_CORE3__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE3),
    SFR_ACCESS(CLUSTER0_QCH_CORE3__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE3),
    SFR_ACCESS(CMU_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH),
    SFR_ACCESS(CMU_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH),
    SFR_ACCESS(CMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH),
    SFR_ACCESS(PLL_CPUCL1H__LOCKTIME, 0, 20, CMU_CPUCL1H_PLL_LOCKTIME_PLL_CPUCL1H),
    SFR_ACCESS(PLL_CPUCL1H__ENABLE, 31, 1, CMU_CPUCL1H_PLL_CON3_PLL_CPUCL1H),
    SFR_ACCESS(PLL_CPUCL1H__MDIV, 16, 10, CMU_CPUCL1H_PLL_CON3_PLL_CPUCL1H),
    SFR_ACCESS(PLL_CPUCL1H__PDIV, 8, 6, CMU_CPUCL1H_PLL_CON3_PLL_CPUCL1H),
    SFR_ACCESS(PLL_CPUCL1H__SDIV, 0, 3, CMU_CPUCL1H_PLL_CON3_PLL_CPUCL1H),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1H_SWITCH_USER__MUX_SEL, 4, 1, CMU_CPUCL1H_PLL_CON0_MUX_CLKCMU_CPUCL1H_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1H_SWITCH_USER__MUX_BUSY, 16, 1, CMU_CPUCL1H_PLL_CON0_MUX_CLKCMU_CPUCL1H_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1H_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_PLL_CON1_MUX_CLKCMU_CPUCL1H_SWITCH_USER),
    SFR_ACCESS(CMU_CPUCL1H_CLKOUT0__BUSY, 16, 1, CMU_CPUCL1H_CLKOUT_CON_CMU_CPUCL1H_CLKOUT0),
    SFR_ACCESS(MUX_CLK_CPUCL1H_ATB_0__SELECT, 0, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_0),
    SFR_ACCESS(MUX_CLK_CPUCL1H_ATB_0__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_0),
    SFR_ACCESS(MUX_CLK_CPUCL1H_ATB_0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_0),
    SFR_ACCESS(MUX_CLK_CPUCL1H_ATB_1__SELECT, 0, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_1),
    SFR_ACCESS(MUX_CLK_CPUCL1H_ATB_1__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_1),
    SFR_ACCESS(MUX_CLK_CPUCL1H_ATB_1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_ATB_1),
    SFR_ACCESS(MUX_CLK_CPUCL1H_IDLECLKDOWN_0__SELECT, 0, 2, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_0),
    SFR_ACCESS(MUX_CLK_CPUCL1H_IDLECLKDOWN_0__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_0),
    SFR_ACCESS(MUX_CLK_CPUCL1H_IDLECLKDOWN_0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_0),
    SFR_ACCESS(MUX_CLK_CPUCL1H_IDLECLKDOWN_1__SELECT, 0, 2, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_1),
    SFR_ACCESS(MUX_CLK_CPUCL1H_IDLECLKDOWN_1__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_1),
    SFR_ACCESS(MUX_CLK_CPUCL1H_IDLECLKDOWN_1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_IDLECLKDOWN_1),
    SFR_ACCESS(MUX_CLK_CPUCL1H_POWERIP__SELECT, 0, 2, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_POWERIP),
    SFR_ACCESS(MUX_CLK_CPUCL1H_POWERIP__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_POWERIP),
    SFR_ACCESS(MUX_CLK_CPUCL1H_POWERIP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_MUX_CLK_CPUCL1H_POWERIP),
    SFR_ACCESS(DIV_CLK_CPUCL1H_ADD_CH_CLK__DIVRATIO, 0, 5, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ADD_CH_CLK),
    SFR_ACCESS(DIV_CLK_CPUCL1H_ADD_CH_CLK__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ADD_CH_CLK),
    SFR_ACCESS(DIV_CLK_CPUCL1H_ATB_0__DIVRATIO, 0, 4, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ATB_0),
    SFR_ACCESS(DIV_CLK_CPUCL1H_ATB_0__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ATB_0),
    SFR_ACCESS(DIV_CLK_CPUCL1H_ATB_1__DIVRATIO, 0, 4, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ATB_1),
    SFR_ACCESS(DIV_CLK_CPUCL1H_ATB_1__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_ATB_1),
    SFR_ACCESS(DIV_CLK_CPUCL1H_CORE_0__DIVRATIO, 0, 1, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_CORE_0),
    SFR_ACCESS(DIV_CLK_CPUCL1H_CORE_0__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_CORE_0),
    SFR_ACCESS(DIV_CLK_CPUCL1H_CORE_1__DIVRATIO, 0, 1, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_CORE_1),
    SFR_ACCESS(DIV_CLK_CPUCL1H_CORE_1__BUSY, 16, 1, CMU_CPUCL1H_CLK_CON_DIV_CLK_CPUCL1H_CORE_1),
    SFR_ACCESS(BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK__CGVAL, 21, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK__MANUAL, 20, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE__CGVAL, 21, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE__MANUAL, 20, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1H_CLK_CON_GAT_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(CLUSTER_QCH_CORE7__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE7),
    SFR_ACCESS(CLUSTER_QCH_CORE7__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE7),
    SFR_ACCESS(CLUSTER_QCH_CORE7__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE7),
    SFR_ACCESS(CLUSTER_QCH_CORE8__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE8),
    SFR_ACCESS(CLUSTER_QCH_CORE8__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE8),
    SFR_ACCESS(CLUSTER_QCH_CORE8__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_CLUSTER_QCH_CORE8),
    SFR_ACCESS(DDC_CPUCL1H_ATB_0_QCH__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_0_QCH),
    SFR_ACCESS(DDC_CPUCL1H_ATB_0_QCH__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_0_QCH),
    SFR_ACCESS(DDC_CPUCL1H_ATB_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_0_QCH),
    SFR_ACCESS(DDC_CPUCL1H_ATB_1_QCH__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_1_QCH),
    SFR_ACCESS(DDC_CPUCL1H_ATB_1_QCH__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_1_QCH),
    SFR_ACCESS(DDC_CPUCL1H_ATB_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_DDC_CPUCL1H_ATB_1_QCH),
    SFR_ACCESS(DDC_QCH_GCPM_CORE7__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE7),
    SFR_ACCESS(DDC_QCH_GCPM_CORE7__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE7),
    SFR_ACCESS(DDC_QCH_GCPM_CORE7__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE7),
    SFR_ACCESS(DDC_QCH_GCPM_CORE8__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE8),
    SFR_ACCESS(DDC_QCH_GCPM_CORE8__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE8),
    SFR_ACCESS(DDC_QCH_GCPM_CORE8__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_DDC_QCH_GCPM_CORE8),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH),
    SFR_ACCESS(CMU_CPUCL1H_QCH__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_CMU_CPUCL1H_QCH),
    SFR_ACCESS(CMU_CPUCL1H_QCH__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_CMU_CPUCL1H_QCH),
    SFR_ACCESS(CMU_CPUCL1H_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_CMU_CPUCL1H_QCH),
    SFR_ACCESS(BUSIF_ADD_CPUCL0_1H_QCH__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_BUSIF_ADD_CPUCL0_1H_QCH),
    SFR_ACCESS(BUSIF_ADD_CPUCL0_1H_QCH__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_BUSIF_ADD_CPUCL0_1H_QCH),
    SFR_ACCESS(BUSIF_ADD_CPUCL0_1H_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_BUSIF_ADD_CPUCL0_1H_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH__QCH_EN, 0, 1, CMU_CPUCL1H_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH__CLK_REQ, 1, 1, CMU_CPUCL1H_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1H_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_QCH),
    SFR_ACCESS(PLL_CPUCL1L__LOCKTIME, 0, 20, CMU_CPUCL1L_PLL_LOCKTIME_PLL_CPUCL1L),
    SFR_ACCESS(PLL_CPUCL1L__ENABLE, 31, 1, CMU_CPUCL1L_PLL_CON3_PLL_CPUCL1L),
    SFR_ACCESS(PLL_CPUCL1L__MDIV, 16, 10, CMU_CPUCL1L_PLL_CON3_PLL_CPUCL1L),
    SFR_ACCESS(PLL_CPUCL1L__PDIV, 8, 6, CMU_CPUCL1L_PLL_CON3_PLL_CPUCL1L),
    SFR_ACCESS(PLL_CPUCL1L__SDIV, 0, 3, CMU_CPUCL1L_PLL_CON3_PLL_CPUCL1L),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1L_SWITCH_USER__MUX_SEL, 4, 1, CMU_CPUCL1L_PLL_CON0_MUX_CLKCMU_CPUCL1L_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1L_SWITCH_USER__MUX_BUSY, 16, 1, CMU_CPUCL1L_PLL_CON0_MUX_CLKCMU_CPUCL1L_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1L_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_PLL_CON1_MUX_CLKCMU_CPUCL1L_SWITCH_USER),
    SFR_ACCESS(CMU_CPUCL1L_CLKOUT0__BUSY, 16, 1, CMU_CPUCL1L_CLKOUT_CON_CMU_CPUCL1L_CLKOUT0),
    SFR_ACCESS(MUX_CLK_CPUCL1L_ATB_0__SELECT, 0, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_0),
    SFR_ACCESS(MUX_CLK_CPUCL1L_ATB_0__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_0),
    SFR_ACCESS(MUX_CLK_CPUCL1L_ATB_0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_0),
    SFR_ACCESS(MUX_CLK_CPUCL1L_ATB_1__SELECT, 0, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_1),
    SFR_ACCESS(MUX_CLK_CPUCL1L_ATB_1__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_1),
    SFR_ACCESS(MUX_CLK_CPUCL1L_ATB_1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_1),
    SFR_ACCESS(MUX_CLK_CPUCL1L_ATB_2__SELECT, 0, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_2),
    SFR_ACCESS(MUX_CLK_CPUCL1L_ATB_2__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_2),
    SFR_ACCESS(MUX_CLK_CPUCL1L_ATB_2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_ATB_2),
    SFR_ACCESS(MUX_CLK_CPUCL1L_IDLECLKDOWN_0__SELECT, 0, 2, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_0),
    SFR_ACCESS(MUX_CLK_CPUCL1L_IDLECLKDOWN_0__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_0),
    SFR_ACCESS(MUX_CLK_CPUCL1L_IDLECLKDOWN_0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_0),
    SFR_ACCESS(MUX_CLK_CPUCL1L_IDLECLKDOWN_1__SELECT, 0, 2, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_1),
    SFR_ACCESS(MUX_CLK_CPUCL1L_IDLECLKDOWN_1__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_1),
    SFR_ACCESS(MUX_CLK_CPUCL1L_IDLECLKDOWN_1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_1),
    SFR_ACCESS(MUX_CLK_CPUCL1L_IDLECLKDOWN_2__SELECT, 0, 2, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_2),
    SFR_ACCESS(MUX_CLK_CPUCL1L_IDLECLKDOWN_2__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_2),
    SFR_ACCESS(MUX_CLK_CPUCL1L_IDLECLKDOWN_2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_IDLECLKDOWN_2),
    SFR_ACCESS(MUX_CLK_CPUCL1L_POWERIP__SELECT, 0, 2, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_POWERIP),
    SFR_ACCESS(MUX_CLK_CPUCL1L_POWERIP__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_POWERIP),
    SFR_ACCESS(MUX_CLK_CPUCL1L_POWERIP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_MUX_CLK_CPUCL1L_POWERIP),
    SFR_ACCESS(DIV_CLK_CPUCL1L_ADD_CH_CLK__DIVRATIO, 0, 5, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ADD_CH_CLK),
    SFR_ACCESS(DIV_CLK_CPUCL1L_ADD_CH_CLK__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ADD_CH_CLK),
    SFR_ACCESS(DIV_CLK_CPUCL1L_ATB_0__DIVRATIO, 0, 4, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_0),
    SFR_ACCESS(DIV_CLK_CPUCL1L_ATB_0__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_0),
    SFR_ACCESS(DIV_CLK_CPUCL1L_ATB_1__DIVRATIO, 0, 4, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_1),
    SFR_ACCESS(DIV_CLK_CPUCL1L_ATB_1__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_1),
    SFR_ACCESS(DIV_CLK_CPUCL1L_ATB_2__DIVRATIO, 0, 4, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_2),
    SFR_ACCESS(DIV_CLK_CPUCL1L_ATB_2__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_ATB_2),
    SFR_ACCESS(DIV_CLK_CPUCL1L_CORE_0__DIVRATIO, 0, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_0),
    SFR_ACCESS(DIV_CLK_CPUCL1L_CORE_0__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_0),
    SFR_ACCESS(DIV_CLK_CPUCL1L_CORE_1__DIVRATIO, 0, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_1),
    SFR_ACCESS(DIV_CLK_CPUCL1L_CORE_1__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_1),
    SFR_ACCESS(DIV_CLK_CPUCL1L_CORE_2__DIVRATIO, 0, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_2),
    SFR_ACCESS(DIV_CLK_CPUCL1L_CORE_2__BUSY, 16, 1, CMU_CPUCL1L_CLK_CON_DIV_CLK_CPUCL1L_CORE_2),
    SFR_ACCESS(BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK__CGVAL, 21, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK__MANUAL, 20, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE__CGVAL, 21, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE__MANUAL, 20, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1L_CLK_CON_GAT_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(CLUSTER_QCH_CORE4__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE4),
    SFR_ACCESS(CLUSTER_QCH_CORE4__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE4),
    SFR_ACCESS(CLUSTER_QCH_CORE4__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE4),
    SFR_ACCESS(CLUSTER_QCH_CORE5__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE5),
    SFR_ACCESS(CLUSTER_QCH_CORE5__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE5),
    SFR_ACCESS(CLUSTER_QCH_CORE5__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE5),
    SFR_ACCESS(CLUSTER_QCH_CORE6__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE6),
    SFR_ACCESS(CLUSTER_QCH_CORE6__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE6),
    SFR_ACCESS(CLUSTER_QCH_CORE6__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_CLUSTER_QCH_CORE6),
    SFR_ACCESS(DDC_CPUCL1L_ATB_0_QCH__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_0_QCH),
    SFR_ACCESS(DDC_CPUCL1L_ATB_0_QCH__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_0_QCH),
    SFR_ACCESS(DDC_CPUCL1L_ATB_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_0_QCH),
    SFR_ACCESS(DDC_CPUCL1L_ATB_1_QCH__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_1_QCH),
    SFR_ACCESS(DDC_CPUCL1L_ATB_1_QCH__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_1_QCH),
    SFR_ACCESS(DDC_CPUCL1L_ATB_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_1_QCH),
    SFR_ACCESS(DDC_CPUCL1L_ATB_2_QCH__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_2_QCH),
    SFR_ACCESS(DDC_CPUCL1L_ATB_2_QCH__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_2_QCH),
    SFR_ACCESS(DDC_CPUCL1L_ATB_2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_DDC_CPUCL1L_ATB_2_QCH),
    SFR_ACCESS(DDC_QCH_GCPM_CORE4__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE4),
    SFR_ACCESS(DDC_QCH_GCPM_CORE4__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE4),
    SFR_ACCESS(DDC_QCH_GCPM_CORE4__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE4),
    SFR_ACCESS(DDC_QCH_GCPM_CORE5__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE5),
    SFR_ACCESS(DDC_QCH_GCPM_CORE5__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE5),
    SFR_ACCESS(DDC_QCH_GCPM_CORE5__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE5),
    SFR_ACCESS(DDC_QCH_GCPM_CORE6__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE6),
    SFR_ACCESS(DDC_QCH_GCPM_CORE6__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE6),
    SFR_ACCESS(DDC_QCH_GCPM_CORE6__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_DDC_QCH_GCPM_CORE6),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH),
    SFR_ACCESS(CMU_CPUCL1L_QCH__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_CMU_CPUCL1L_QCH),
    SFR_ACCESS(CMU_CPUCL1L_QCH__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_CMU_CPUCL1L_QCH),
    SFR_ACCESS(CMU_CPUCL1L_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_CMU_CPUCL1L_QCH),
    SFR_ACCESS(BUSIF_ADD_CPUCL0_1L_QCH__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_BUSIF_ADD_CPUCL0_1L_QCH),
    SFR_ACCESS(BUSIF_ADD_CPUCL0_1L_QCH__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_BUSIF_ADD_CPUCL0_1L_QCH),
    SFR_ACCESS(BUSIF_ADD_CPUCL0_1L_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_BUSIF_ADD_CPUCL0_1L_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH__QCH_EN, 0, 1, CMU_CPUCL1L_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH__CLK_REQ, 1, 1, CMU_CPUCL1L_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1L_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_QCH),
    SFR_ACCESS(PLL_CPUCL2__LOCKTIME, 0, 20, CMU_CPUCL2_PLL_LOCKTIME_PLL_CPUCL2),
    SFR_ACCESS(PLL_CPUCL2__ENABLE, 31, 1, CMU_CPUCL2_PLL_CON3_PLL_CPUCL2),
    SFR_ACCESS(PLL_CPUCL2__MDIV, 16, 10, CMU_CPUCL2_PLL_CON3_PLL_CPUCL2),
    SFR_ACCESS(PLL_CPUCL2__PDIV, 8, 6, CMU_CPUCL2_PLL_CON3_PLL_CPUCL2),
    SFR_ACCESS(PLL_CPUCL2__SDIV, 0, 3, CMU_CPUCL2_PLL_CON3_PLL_CPUCL2),
    SFR_ACCESS(MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_SEL, 4, 1, CMU_CPUCL2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_BUSY, 16, 1, CMU_CPUCL2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL2_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER),
    SFR_ACCESS(CMU_CPUCL2_CLKOUT0__BUSY, 16, 1, CMU_CPUCL2_CLKOUT_CON_CMU_CPUCL2_CLKOUT0),
    SFR_ACCESS(MUX_CLK_CPUCL2_ATB__SELECT, 0, 1, CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_ATB),
    SFR_ACCESS(MUX_CLK_CPUCL2_ATB__BUSY, 16, 1, CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_ATB),
    SFR_ACCESS(MUX_CLK_CPUCL2_ATB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_ATB),
    SFR_ACCESS(MUX_CLK_CPUCL2_IDLECLKDOWN__SELECT, 0, 2, CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_IDLECLKDOWN),
    SFR_ACCESS(MUX_CLK_CPUCL2_IDLECLKDOWN__BUSY, 16, 1, CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_IDLECLKDOWN),
    SFR_ACCESS(MUX_CLK_CPUCL2_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_IDLECLKDOWN),
    SFR_ACCESS(MUX_CLK_CPUCL2_POWERIP__SELECT, 0, 2, CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_POWERIP),
    SFR_ACCESS(MUX_CLK_CPUCL2_POWERIP__BUSY, 16, 1, CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_POWERIP),
    SFR_ACCESS(MUX_CLK_CPUCL2_POWERIP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_POWERIP),
    SFR_ACCESS(DIV_CLK_CPUCL2_ADD_CH_CLK__DIVRATIO, 0, 5, CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ADD_CH_CLK),
    SFR_ACCESS(DIV_CLK_CPUCL2_ADD_CH_CLK__BUSY, 16, 1, CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ADD_CH_CLK),
    SFR_ACCESS(DIV_CLK_CPUCL2_ATB__DIVRATIO, 0, 4, CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ATB),
    SFR_ACCESS(DIV_CLK_CPUCL2_ATB__BUSY, 16, 1, CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ATB),
    SFR_ACCESS(DIV_CLK_CPUCL2_CORE__DIVRATIO, 0, 1, CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_CORE),
    SFR_ACCESS(DIV_CLK_CPUCL2_CORE__BUSY, 16, 1, CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_CORE),
    SFR_ACCESS(BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK__CGVAL, 21, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK__MANUAL, 20, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE__CGVAL, 21, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE__MANUAL, 20, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(CLUSTER_QCH_CORE9__QCH_EN, 0, 1, CMU_CPUCL2_QCH_CON_CLUSTER_QCH_CORE9),
    SFR_ACCESS(CLUSTER_QCH_CORE9__CLK_REQ, 1, 1, CMU_CPUCL2_QCH_CON_CLUSTER_QCH_CORE9),
    SFR_ACCESS(CLUSTER_QCH_CORE9__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL2_QCH_CON_CLUSTER_QCH_CORE9),
    SFR_ACCESS(DDC_CPUCL2_ATB_QCH__QCH_EN, 0, 1, CMU_CPUCL2_QCH_CON_DDC_CPUCL2_ATB_QCH),
    SFR_ACCESS(DDC_CPUCL2_ATB_QCH__CLK_REQ, 1, 1, CMU_CPUCL2_QCH_CON_DDC_CPUCL2_ATB_QCH),
    SFR_ACCESS(DDC_CPUCL2_ATB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL2_QCH_CON_DDC_CPUCL2_ATB_QCH),
    SFR_ACCESS(DDC_QCH_GCPM_CORE9__QCH_EN, 0, 1, CMU_CPUCL2_QCH_CON_DDC_QCH_GCPM_CORE9),
    SFR_ACCESS(DDC_QCH_GCPM_CORE9__CLK_REQ, 1, 1, CMU_CPUCL2_QCH_CON_DDC_QCH_GCPM_CORE9),
    SFR_ACCESS(DDC_QCH_GCPM_CORE9__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL2_QCH_CON_DDC_QCH_GCPM_CORE9),
    SFR_ACCESS(LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL2_QCH_CON_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL2_QCH_CON_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL2_QCH_CON_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH),
    SFR_ACCESS(CMU_CPUCL2_QCH__QCH_EN, 0, 1, CMU_CPUCL2_QCH_CON_CMU_CPUCL2_QCH),
    SFR_ACCESS(CMU_CPUCL2_QCH__CLK_REQ, 1, 1, CMU_CPUCL2_QCH_CON_CMU_CPUCL2_QCH),
    SFR_ACCESS(CMU_CPUCL2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL2_QCH_CON_CMU_CPUCL2_QCH),
    SFR_ACCESS(BUSIF_ADD_CPUCL0_2_QCH__QCH_EN, 0, 1, CMU_CPUCL2_QCH_CON_BUSIF_ADD_CPUCL0_2_QCH),
    SFR_ACCESS(BUSIF_ADD_CPUCL0_2_QCH__CLK_REQ, 1, 1, CMU_CPUCL2_QCH_CON_BUSIF_ADD_CPUCL0_2_QCH),
    SFR_ACCESS(BUSIF_ADD_CPUCL0_2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL2_QCH_CON_BUSIF_ADD_CPUCL0_2_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__QCH_EN, 0, 1, CMU_CPUCL2_QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__CLK_REQ, 1, 1, CMU_CPUCL2_QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL2_QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH),
    SFR_ACCESS(MUX_CLKAOCCSIS_CSIS_NOCD_USER__MUX_SEL, 4, 1, CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER),
    SFR_ACCESS(MUX_CLKAOCCSIS_CSIS_NOCD_USER__MUX_BUSY, 16, 1, CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER),
    SFR_ACCESS(MUX_CLKAOCCSIS_CSIS_NOCD_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_NOCD_USER),
    SFR_ACCESS(MUX_CLKAOCCSIS_CSIS_NOCP_USER__MUX_SEL, 4, 1, CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER),
    SFR_ACCESS(MUX_CLKAOCCSIS_CSIS_NOCP_USER__MUX_BUSY, 16, 1, CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER),
    SFR_ACCESS(MUX_CLKAOCCSIS_CSIS_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_NOCP_USER),
    SFR_ACCESS(MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__MUX_SEL, 4, 1, CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER),
    SFR_ACCESS(MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__MUX_BUSY, 16, 1, CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER),
    SFR_ACCESS(MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER),
    SFR_ACCESS(CMU_CSIS_CLKOUT0__BUSY, 16, 1, CMU_CSIS_CLKOUT_CON_CMU_CSIS_CLKOUT0),
    SFR_ACCESS(BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(CSIS_PDP_QCH_CSIS_TOP__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_CSIS_TOP),
    SFR_ACCESS(CSIS_PDP_QCH_CSIS_TOP__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_CSIS_TOP),
    SFR_ACCESS(CSIS_PDP_QCH_CSIS_TOP__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_CSIS_TOP),
    SFR_ACCESS(CSIS_PDP_QCH_DMA__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA),
    SFR_ACCESS(CSIS_PDP_QCH_DMA__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA),
    SFR_ACCESS(CSIS_PDP_QCH_DMA__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA),
    SFR_ACCESS(CSIS_PDP_QCH_PDP__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP),
    SFR_ACCESS(CSIS_PDP_QCH_PDP__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP),
    SFR_ACCESS(CSIS_PDP_QCH_PDP__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP),
    SFR_ACCESS(CSIS_PDP_QCH_PDP_VOTF__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_VOTF),
    SFR_ACCESS(CSIS_PDP_QCH_PDP_VOTF__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_VOTF),
    SFR_ACCESS(CSIS_PDP_QCH_PDP_VOTF__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_VOTF),
    SFR_ACCESS(CSIS_PDP_QCH_VOTF0__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0),
    SFR_ACCESS(CSIS_PDP_QCH_VOTF0__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0),
    SFR_ACCESS(CSIS_PDP_QCH_VOTF0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0),
    SFR_ACCESS(CSIS_PDP_QCH_VOTF1__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF1),
    SFR_ACCESS(CSIS_PDP_QCH_VOTF1__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF1),
    SFR_ACCESS(CSIS_PDP_QCH_VOTF1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF1),
    SFR_ACCESS(LH_AST_SI_OTF0_CSIS_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_CSIS_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_CSIS_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_CSIS_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_CSIS_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_CSIS_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF3_CSIS_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF3_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF3_CSIS_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF3_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF3_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF3_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D2_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D2_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D2_CSIS_QCH),
    SFR_ACCESS(SIU_G_PPMU_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SIU_G_PPMU_CSIS_QCH),
    SFR_ACCESS(SIU_G_PPMU_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SIU_G_PPMU_CSIS_QCH),
    SFR_ACCESS(SIU_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SIU_G_PPMU_CSIS_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH),
    SFR_ACCESS(SYSMMU_S0_CSIS_QCH_S0__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_CSIS_QCH_S0__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_CSIS_QCH_S0__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU0_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_CSIS_QCH_S0__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU0_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU0_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_CSIS_QCH_S0__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU1_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_CSIS_QCH_S0__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU1_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_CSIS_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU1_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_CSIS_QCH_S0__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU2_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_CSIS_QCH_S0__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU2_CSIS_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_CSIS_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU2_CSIS_QCH_S0),
    SFR_ACCESS(VGEN_LITE_D0_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_VGEN_LITE_D0_QCH),
    SFR_ACCESS(VGEN_LITE_D0_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_VGEN_LITE_D0_QCH),
    SFR_ACCESS(VGEN_LITE_D0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_VGEN_LITE_D0_QCH),
    SFR_ACCESS(VGEN_LITE_D1_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_VGEN_LITE_D1_QCH),
    SFR_ACCESS(VGEN_LITE_D1_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_VGEN_LITE_D1_QCH),
    SFR_ACCESS(VGEN_LITE_D1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_VGEN_LITE_D1_QCH),
    SFR_ACCESS(CMU_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CMU_CSIS_QCH),
    SFR_ACCESS(CMU_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CMU_CSIS_QCH),
    SFR_ACCESS(CMU_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CMU_CSIS_QCH),
    SFR_ACCESS(D_TZPC_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH),
    SFR_ACCESS(D_TZPC_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH),
    SFR_ACCESS(D_TZPC_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_P0OIS_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_P0OIS_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_P0P1_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0P1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_P0P1_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0P1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0P1_CSIS_QCH),
    SFR_ACCESS(PPMU_D0_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH),
    SFR_ACCESS(PPMU_D0_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH),
    SFR_ACCESS(PPMU_D0_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH),
    SFR_ACCESS(PPMU_D1_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH),
    SFR_ACCESS(PPMU_D1_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH),
    SFR_ACCESS(PPMU_D1_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH),
    SFR_ACCESS(PPMU_D2_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_PPMU_D2_CSIS_QCH),
    SFR_ACCESS(PPMU_D2_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_PPMU_D2_CSIS_QCH),
    SFR_ACCESS(PPMU_D2_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_PPMU_D2_CSIS_QCH),
    SFR_ACCESS(QE_CSIS_WDMA0_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA0_QCH),
    SFR_ACCESS(QE_CSIS_WDMA0_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA0_QCH),
    SFR_ACCESS(QE_CSIS_WDMA0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA0_QCH),
    SFR_ACCESS(QE_CSIS_WDMA1_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA1_QCH),
    SFR_ACCESS(QE_CSIS_WDMA1_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA1_QCH),
    SFR_ACCESS(QE_CSIS_WDMA1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA1_QCH),
    SFR_ACCESS(QE_CSIS_WDMA2_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA2_QCH),
    SFR_ACCESS(QE_CSIS_WDMA2_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA2_QCH),
    SFR_ACCESS(QE_CSIS_WDMA2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA2_QCH),
    SFR_ACCESS(QE_CSIS_WDMA3_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA3_QCH),
    SFR_ACCESS(QE_CSIS_WDMA3_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA3_QCH),
    SFR_ACCESS(QE_CSIS_WDMA3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA3_QCH),
    SFR_ACCESS(QE_CSIS_WDMA4_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA4_QCH),
    SFR_ACCESS(QE_CSIS_WDMA4_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA4_QCH),
    SFR_ACCESS(QE_CSIS_WDMA4_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_CSIS_WDMA4_QCH),
    SFR_ACCESS(QE_PDP_D0_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_PDP_D0_QCH),
    SFR_ACCESS(QE_PDP_D0_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_PDP_D0_QCH),
    SFR_ACCESS(QE_PDP_D0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_PDP_D0_QCH),
    SFR_ACCESS(QE_PDP_D1_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_PDP_D1_QCH),
    SFR_ACCESS(QE_PDP_D1_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_PDP_D1_QCH),
    SFR_ACCESS(QE_PDP_D1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_PDP_D1_QCH),
    SFR_ACCESS(QE_PDP_D2_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_PDP_D2_QCH),
    SFR_ACCESS(QE_PDP_D2_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_PDP_D2_QCH),
    SFR_ACCESS(QE_PDP_D2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_PDP_D2_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH),
    SFR_ACCESS(SYSREG_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH),
    SFR_ACCESS(SYSREG_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH),
    SFR_ACCESS(SYSREG_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_P0OIS_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_P0OIS_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_QCH),
    SFR_ACCESS(OIS_MCU_TOP_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH),
    SFR_ACCESS(OIS_MCU_TOP_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH),
    SFR_ACCESS(OIS_MCU_TOP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_CSIS_PERIC2_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_CSIS_PERIC2_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_NOC_USER__MUX_SEL, 4, 1, CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_NOC_USER__MUX_BUSY, 16, 1, CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_PLL_CON1_MUX_CLKCMU_CSTAT_NOC_USER),
    SFR_ACCESS(CMU_CSTAT_CLKOUT0__BUSY, 16, 1, CMU_CSTAT_CLKOUT_CON_CMU_CSTAT_CLKOUT0),
    SFR_ACCESS(DIV_CLK_CSTAT_NOCP__DIVRATIO, 0, 3, CMU_CSTAT_CLK_CON_DIV_CLK_CSTAT_NOCP),
    SFR_ACCESS(DIV_CLK_CSTAT_NOCP__BUSY, 16, 1, CMU_CSTAT_CLK_CON_DIV_CLK_CSTAT_NOCP),
    SFR_ACCESS(BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1),
    SFR_ACCESS(BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AST_MI_OTF0_CSIS_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_CSIS_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_CSIS_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_CSIS_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_CSIS_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_CSIS_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF3_CSIS_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF3_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF3_CSIS_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF3_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF3_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF3_CSIS_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_SI_D_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AXI_SI_D_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_SI_D_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AXI_SI_D_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_SI_D_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AXI_SI_D_CSTAT_QCH),
    SFR_ACCESS(SIPU_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH),
    SFR_ACCESS(SIPU_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH),
    SFR_ACCESS(SIPU_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH),
    SFR_ACCESS(SIPU_CSTAT_QCH_VOTF_R0__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_R0),
    SFR_ACCESS(SIPU_CSTAT_QCH_VOTF_R0__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_R0),
    SFR_ACCESS(SIPU_CSTAT_QCH_VOTF_R0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_R0),
    SFR_ACCESS(SIPU_CSTAT_QCH_VOTF_W0__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W0),
    SFR_ACCESS(SIPU_CSTAT_QCH_VOTF_W0__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W0),
    SFR_ACCESS(SIPU_CSTAT_QCH_VOTF_W0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W0),
    SFR_ACCESS(SIPU_CSTAT_QCH_VOTF_W1__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W1),
    SFR_ACCESS(SIPU_CSTAT_QCH_VOTF_W1__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W1),
    SFR_ACCESS(SIPU_CSTAT_QCH_VOTF_W1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_VOTF_W1),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH),
    SFR_ACCESS(SYSMMU_S0_CSTAT_QCH_S0__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SYSMMU_S0_CSTAT_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_CSTAT_QCH_S0__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SYSMMU_S0_CSTAT_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SYSMMU_S0_CSTAT_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_CSTAT_QCH_S0__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SYSMMU_S0_PMMU0_CSTAT_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_CSTAT_QCH_S0__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SYSMMU_S0_PMMU0_CSTAT_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SYSMMU_S0_PMMU0_CSTAT_QCH_S0),
    SFR_ACCESS(VGEN_LITE_CSTAT0_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT0_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT0_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT0_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT0_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT1_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT1_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT1_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT1_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT1_QCH),
    SFR_ACCESS(CMU_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH),
    SFR_ACCESS(CMU_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH),
    SFR_ACCESS(CMU_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH),
    SFR_ACCESS(D_TZPC_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH),
    SFR_ACCESS(D_TZPC_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH),
    SFR_ACCESS(D_TZPC_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH),
    SFR_ACCESS(PPMU_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_PPMU_CSTAT_QCH),
    SFR_ACCESS(PPMU_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_PPMU_CSTAT_QCH),
    SFR_ACCESS(PPMU_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_PPMU_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH),
    SFR_ACCESS(SYSREG_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH),
    SFR_ACCESS(SYSREG_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH),
    SFR_ACCESS(SYSREG_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_USER__MUX_SEL, 4, 1, CMU_DBGCORE_PLL_CON0_MUX_CLKCMU_DBGCORE_USER),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_USER__MUX_BUSY, 16, 1, CMU_DBGCORE_PLL_CON0_MUX_CLKCMU_DBGCORE_USER),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_PLL_CON1_MUX_CLKCMU_DBGCORE_USER),
    SFR_ACCESS(CMU_DBGCORE_CLKOUT0__BUSY, 16, 1, CMU_DBGCORE_CLKOUT_CON_CMU_DBGCORE_CLKOUT0),
    SFR_ACCESS(MUX_CLK_DBGCORE_NOC__BUSY, 16, 1, CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC),
    SFR_ACCESS(MUX_CLK_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC),
    SFR_ACCESS(MUX_OSCCLK_DBGCORE__BUSY, 16, 1, CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE),
    SFR_ACCESS(MUX_OSCCLK_DBGCORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE),
    SFR_ACCESS(MUX_OSCCLK_DBGCORE_CMU__BUSY, 16, 1, CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE_CMU),
    SFR_ACCESS(MUX_OSCCLK_DBGCORE_CMU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE_CMU),
    SFR_ACCESS(DIV_CLK_DBGCORE_NOC_DIV2__DIVRATIO, 0, 4, CMU_DBGCORE_CLK_CON_DIV_CLK_DBGCORE_NOC_DIV2),
    SFR_ACCESS(DIV_CLK_DBGCORE_NOC_DIV2__BUSY, 16, 1, CMU_DBGCORE_CLK_CON_DIV_CLK_DBGCORE_NOC_DIV2),
    SFR_ACCESS(BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(APBIF_S2D_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH),
    SFR_ACCESS(APBIF_S2D_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH),
    SFR_ACCESS(APBIF_S2D_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH),
    SFR_ACCESS(CMU_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH),
    SFR_ACCESS(CMU_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH),
    SFR_ACCESS(CMU_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH),
    SFR_ACCESS(D_TZPC_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH),
    SFR_ACCESS(D_TZPC_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH),
    SFR_ACCESS(D_TZPC_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_S_DBG__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_DBG),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_S_DBG__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_DBG),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_S_DBG__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_DBG),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE),
    SFR_ACCESS(LH_AXI_MI_IP_ALIVE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ALIVE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH),
    SFR_ACCESS(MDIS_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH),
    SFR_ACCESS(MDIS_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH),
    SFR_ACCESS(MDIS_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DBGCORE_GREBE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DBGCORE_GREBE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DBGCORE_GREBE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_CORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_CORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_CORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH),
    SFR_ACCESS(WDT_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH),
    SFR_ACCESS(WDT_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH),
    SFR_ACCESS(WDT_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH),
    SFR_ACCESS(APBIF_CSSYS_ALIVE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH),
    SFR_ACCESS(APBIF_CSSYS_ALIVE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH),
    SFR_ACCESS(APBIF_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH),
    SFR_ACCESS(MDIS_DBGCORE_QCH_OSC__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC),
    SFR_ACCESS(MDIS_DBGCORE_QCH_OSC__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC),
    SFR_ACCESS(MDIS_DBGCORE_QCH_OSC__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC),
    SFR_ACCESS(MUX_CLKCMU_DLFE_NOC_USER__MUX_SEL, 4, 1, CMU_DLFE_PLL_CON0_MUX_CLKCMU_DLFE_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DLFE_NOC_USER__MUX_BUSY, 16, 1, CMU_DLFE_PLL_CON0_MUX_CLKCMU_DLFE_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DLFE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_PLL_CON1_MUX_CLKCMU_DLFE_NOC_USER),
    SFR_ACCESS(CMU_DLFE_CLKOUT0__BUSY, 16, 1, CMU_DLFE_CLKOUT_CON_CMU_DLFE_CLKOUT0),
    SFR_ACCESS(DIV_CLK_DLFE_NOCP__DIVRATIO, 0, 3, CMU_DLFE_CLK_CON_DIV_CLK_DLFE_NOCP),
    SFR_ACCESS(DIV_CLK_DLFE_NOCP__BUSY, 16, 1, CMU_DLFE_CLK_CON_DIV_CLK_DLFE_NOCP),
    SFR_ACCESS(BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(DLFE_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_DLFE_QCH),
    SFR_ACCESS(DLFE_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_DLFE_QCH),
    SFR_ACCESS(DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_DLFE_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_MCFP_DLFE_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_LH_AST_MI_OTF0_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_MCFP_DLFE_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_LH_AST_MI_OTF0_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_LH_AST_MI_OTF0_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_MCFP_DLFE_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_LH_AST_MI_OTF1_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_MCFP_DLFE_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_LH_AST_MI_OTF1_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_LH_AST_MI_OTF1_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_DLFE_MCFP_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_LH_AST_SI_OTF_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_DLFE_MCFP_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_LH_AST_SI_OTF_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_LH_AST_SI_OTF_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DLFE_MCFP_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_LH_AXI_SI_LD_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DLFE_MCFP_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_LH_AXI_SI_LD_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_LH_AXI_SI_LD_DLFE_MCFP_QCH),
    SFR_ACCESS(VGEN_LITE_DLFE_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_VGEN_LITE_DLFE_QCH),
    SFR_ACCESS(VGEN_LITE_DLFE_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_VGEN_LITE_DLFE_QCH),
    SFR_ACCESS(VGEN_LITE_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_VGEN_LITE_DLFE_QCH),
    SFR_ACCESS(CMU_DLFE_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_CMU_DLFE_QCH),
    SFR_ACCESS(CMU_DLFE_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_CMU_DLFE_QCH),
    SFR_ACCESS(CMU_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_CMU_DLFE_QCH),
    SFR_ACCESS(D_TZPC_DLFE_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_D_TZPC_DLFE_QCH),
    SFR_ACCESS(D_TZPC_DLFE_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_D_TZPC_DLFE_QCH),
    SFR_ACCESS(D_TZPC_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_D_TZPC_DLFE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DLFE_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_SLH_AXI_MI_P_DLFE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DLFE_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_SLH_AXI_MI_P_DLFE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_SLH_AXI_MI_P_DLFE_QCH),
    SFR_ACCESS(SYSREG_DLFE_QCH__QCH_EN, 0, 1, CMU_DLFE_QCH_CON_SYSREG_DLFE_QCH),
    SFR_ACCESS(SYSREG_DLFE_QCH__CLK_REQ, 1, 1, CMU_DLFE_QCH_CON_SYSREG_DLFE_QCH),
    SFR_ACCESS(SYSREG_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLFE_QCH_CON_SYSREG_DLFE_QCH),
    SFR_ACCESS(MUX_CLKCMU_DLNE_NOC_USER__MUX_SEL, 4, 1, CMU_DLNE_PLL_CON0_MUX_CLKCMU_DLNE_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DLNE_NOC_USER__MUX_BUSY, 16, 1, CMU_DLNE_PLL_CON0_MUX_CLKCMU_DLNE_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DLNE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_PLL_CON1_MUX_CLKCMU_DLNE_NOC_USER),
    SFR_ACCESS(CMU_DLNE_CLKOUT0__BUSY, 16, 1, CMU_DLNE_CLKOUT_CON_CMU_DLNE_CLKOUT0),
    SFR_ACCESS(DIV_CLK_DLNE_NOCP__DIVRATIO, 0, 3, CMU_DLNE_CLK_CON_DIV_CLK_DLNE_NOCP),
    SFR_ACCESS(DIV_CLK_DLNE_NOCP__BUSY, 16, 1, CMU_DLNE_CLK_CON_DIV_CLK_DLNE_NOCP),
    SFR_ACCESS(BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DLNE_UID_DLNE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_DLNE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DLNE_CLK_CON_GAT_BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_DLNE_QCH),
    SFR_ACCESS(DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_DLNE_QCH),
    SFR_ACCESS(DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_DLNE_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_RGBP_DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_LH_AST_MI_OTF_RGBP_DLNE_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_RGBP_DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_LH_AST_MI_OTF_RGBP_DLNE_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_RGBP_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_LH_AST_MI_OTF_RGBP_DLNE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_DLNE_MCFP_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_LH_AST_SI_OTF_DLNE_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_DLNE_MCFP_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_LH_AST_SI_OTF_DLNE_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_DLNE_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_LH_AST_SI_OTF_DLNE_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_D_DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_LH_AXI_SI_D_DLNE_QCH),
    SFR_ACCESS(LH_AXI_SI_D_DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_LH_AXI_SI_D_DLNE_QCH),
    SFR_ACCESS(LH_AXI_SI_D_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_LH_AXI_SI_D_DLNE_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_SLH_AST_SI_G_PPMU_DLNE_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_SLH_AST_SI_G_PPMU_DLNE_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_SLH_AST_SI_G_PPMU_DLNE_QCH),
    SFR_ACCESS(SYSMMU_S0_DLNE_QCH_S0__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_SYSMMU_S0_DLNE_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_DLNE_QCH_S0__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_SYSMMU_S0_DLNE_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_DLNE_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_SYSMMU_S0_DLNE_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_DLNE_QCH_S0__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_SYSMMU_S0_PMMU0_DLNE_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_DLNE_QCH_S0__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_SYSMMU_S0_PMMU0_DLNE_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_DLNE_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_SYSMMU_S0_PMMU0_DLNE_QCH_S0),
    SFR_ACCESS(VGEN_LITE_D_DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_VGEN_LITE_D_DLNE_QCH),
    SFR_ACCESS(VGEN_LITE_D_DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_VGEN_LITE_D_DLNE_QCH),
    SFR_ACCESS(VGEN_LITE_D_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_VGEN_LITE_D_DLNE_QCH),
    SFR_ACCESS(CMU_DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_CMU_DLNE_QCH),
    SFR_ACCESS(CMU_DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_CMU_DLNE_QCH),
    SFR_ACCESS(CMU_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_CMU_DLNE_QCH),
    SFR_ACCESS(D_TZPC_DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_D_TZPC_DLNE_QCH),
    SFR_ACCESS(D_TZPC_DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_D_TZPC_DLNE_QCH),
    SFR_ACCESS(D_TZPC_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_D_TZPC_DLNE_QCH),
    SFR_ACCESS(PPMU_D_DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_PPMU_D_DLNE_QCH),
    SFR_ACCESS(PPMU_D_DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_PPMU_D_DLNE_QCH),
    SFR_ACCESS(PPMU_D_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_PPMU_D_DLNE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_SLH_AXI_MI_P_DLNE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_SLH_AXI_MI_P_DLNE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_SLH_AXI_MI_P_DLNE_QCH),
    SFR_ACCESS(SYSREG_DLNE_QCH__QCH_EN, 0, 1, CMU_DLNE_QCH_CON_SYSREG_DLNE_QCH),
    SFR_ACCESS(SYSREG_DLNE_QCH__CLK_REQ, 1, 1, CMU_DLNE_QCH_CON_SYSREG_DLNE_QCH),
    SFR_ACCESS(SYSREG_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DLNE_QCH_CON_SYSREG_DLNE_QCH),
    SFR_ACCESS(MUX_CLKCMU_DNC_NOC_USER__MUX_SEL, 4, 1, CMU_DNC_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DNC_NOC_USER__MUX_BUSY, 16, 1, CMU_DNC_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DNC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER),
    SFR_ACCESS(CMU_DNC_CLKOUT0__BUSY, 16, 1, CMU_DNC_CLKOUT_CON_CMU_DNC_CLKOUT0),
    SFR_ACCESS(DIV_CLK_DNC_NOC__BUSY, 16, 1, CMU_DNC_UNDEFINED_DIV_CLK_DNC_NOC),
    SFR_ACCESS(DIV_CLK_DNC_NOCP__DIVRATIO, 0, 3, CMU_DNC_CLK_CON_DIV_CLK_DNC_NOCP),
    SFR_ACCESS(DIV_CLK_DNC_NOCP__BUSY, 16, 1, CMU_DNC_CLK_CON_DIV_CLK_DNC_NOCP),
    SFR_ACCESS(BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM),
    SFR_ACCESS(BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM),
    SFR_ACCESS(BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM),
    SFR_ACCESS(BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK),
    SFR_ACCESS(BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK),
    SFR_ACCESS(BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(IP_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_IP_DNC_QCH),
    SFR_ACCESS(IP_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_IP_DNC_QCH),
    SFR_ACCESS(IP_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_IP_DNC_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_IPDNC_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_ID_IPDNC_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_IPDNC_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_ID_IPDNC_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_ID_IPDNC_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH),
    SFR_ACCESS(SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH),
    SFR_ACCESS(CMU_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_CMU_DNC_QCH),
    SFR_ACCESS(CMU_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_CMU_DNC_QCH),
    SFR_ACCESS(CMU_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_CMU_DNC_QCH),
    SFR_ACCESS(D_TZPC_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_D_TZPC_DNC_QCH),
    SFR_ACCESS(D_TZPC_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_D_TZPC_DNC_QCH),
    SFR_ACCESS(D_TZPC_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_D_TZPC_DNC_QCH),
    SFR_ACCESS(HTU_DNC_QCH_PCLK__QCH_EN, 0, 1, CMU_DNC_QCH_CON_HTU_DNC_QCH_PCLK),
    SFR_ACCESS(HTU_DNC_QCH_PCLK__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_HTU_DNC_QCH_PCLK),
    SFR_ACCESS(HTU_DNC_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_HTU_DNC_QCH_PCLK),
    SFR_ACCESS(LH_AXI_SI_ID_IPDNC_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_LH_AXI_SI_ID_IPDNC_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_IPDNC_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_LH_AXI_SI_ID_IPDNC_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_LH_AXI_SI_ID_IPDNC_DNC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SLH_AXI_MI_P_DNC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SLH_AXI_MI_P_DNC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SLH_AXI_MI_P_DNC_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_DSP_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_DSP_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_GNPU0_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_GNPU0_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_GNPU1_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_GNPU1_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_NPUMEM_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_SDMA_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_SDMA_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_SNPU0_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_SNPU0_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_SNPU1_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_SNPU1_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_QCH),
    SFR_ACCESS(SYSREG_DNC_QCH__QCH_EN, 0, 1, CMU_DNC_QCH_CON_SYSREG_DNC_QCH),
    SFR_ACCESS(SYSREG_DNC_QCH__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_SYSREG_DNC_QCH),
    SFR_ACCESS(SYSREG_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_SYSREG_DNC_QCH),
    SFR_ACCESS(HTU_DNC_QCH_CLK__QCH_EN, 0, 1, CMU_DNC_QCH_CON_HTU_DNC_QCH_CLK),
    SFR_ACCESS(HTU_DNC_QCH_CLK__CLK_REQ, 1, 1, CMU_DNC_QCH_CON_HTU_DNC_QCH_CLK),
    SFR_ACCESS(HTU_DNC_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DNC_QCH_CON_HTU_DNC_QCH_CLK),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC_USER__MUX_SEL, 4, 1, CMU_DPUB_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC_USER__MUX_BUSY, 16, 1, CMU_DPUB_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DPUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER),
    SFR_ACCESS(CMU_DPUB_CLKOUT0__BUSY, 16, 1, CMU_DPUB_CLKOUT_CON_CMU_DPUB_CLKOUT0),
    SFR_ACCESS(DIV_CLK_DPUB_NOCP__DIVRATIO, 0, 3, CMU_DPUB_CLK_CON_DIV_CLK_DPUB_NOCP),
    SFR_ACCESS(DIV_CLK_DPUB_NOCP__BUSY, 16, 1, CMU_DPUB_CLK_CON_DIV_CLK_DPUB_NOCP),
    SFR_ACCESS(DIV_CLK_DPUB_OSCCLK_DSIM__DIVRATIO, 0, 4, CMU_DPUB_CLK_CON_DIV_CLK_DPUB_OSCCLK_DSIM),
    SFR_ACCESS(DIV_CLK_DPUB_OSCCLK_DSIM__BUSY, 16, 1, CMU_DPUB_CLK_CON_DIV_CLK_DPUB_OSCCLK_DSIM),
    SFR_ACCESS(BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2),
    SFR_ACCESS(BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2),
    SFR_ACCESS(BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(DPUB_QCH_DECON__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_DPUB_QCH_DECON),
    SFR_ACCESS(DPUB_QCH_DECON__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_DPUB_QCH_DECON),
    SFR_ACCESS(DPUB_QCH_DECON__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_DPUB_QCH_DECON),
    SFR_ACCESS(CMU_DPUB_QCH__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_CMU_DPUB_QCH),
    SFR_ACCESS(CMU_DPUB_QCH__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_CMU_DPUB_QCH),
    SFR_ACCESS(CMU_DPUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_CMU_DPUB_QCH),
    SFR_ACCESS(D_TZPC_DPUB_QCH__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_D_TZPC_DPUB_QCH),
    SFR_ACCESS(D_TZPC_DPUB_QCH__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_D_TZPC_DPUB_QCH),
    SFR_ACCESS(D_TZPC_DPUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_D_TZPC_DPUB_QCH),
    SFR_ACCESS(ECU_DPUB_QCH__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_ECU_DPUB_QCH),
    SFR_ACCESS(ECU_DPUB_QCH__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_ECU_DPUB_QCH),
    SFR_ACCESS(ECU_DPUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_ECU_DPUB_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DPUB_QCH__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_SLH_AXI_MI_P_DPUB_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DPUB_QCH__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_SLH_AXI_MI_P_DPUB_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DPUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_SLH_AXI_MI_P_DPUB_QCH),
    SFR_ACCESS(SYSREG_DPUB_QCH__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_SYSREG_DPUB_QCH),
    SFR_ACCESS(SYSREG_DPUB_QCH__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_SYSREG_DPUB_QCH),
    SFR_ACCESS(SYSREG_DPUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_SYSREG_DPUB_QCH),
    SFR_ACCESS(DPUB_QCH_ALV_DSIM0__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM0),
    SFR_ACCESS(DPUB_QCH_ALV_DSIM0__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM0),
    SFR_ACCESS(DPUB_QCH_ALV_DSIM0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM0),
    SFR_ACCESS(DPUB_QCH_ALV_DSIM1__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM1),
    SFR_ACCESS(DPUB_QCH_ALV_DSIM1__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM1),
    SFR_ACCESS(DPUB_QCH_ALV_DSIM1__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM1),
    SFR_ACCESS(DPUB_QCH_ALV_DSIM2__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM2),
    SFR_ACCESS(DPUB_QCH_ALV_DSIM2__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM2),
    SFR_ACCESS(DPUB_QCH_ALV_DSIM2__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM2),
    SFR_ACCESS(DPUB_QCH_OSC_DSIM0__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM0),
    SFR_ACCESS(DPUB_QCH_OSC_DSIM0__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM0),
    SFR_ACCESS(DPUB_QCH_OSC_DSIM0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM0),
    SFR_ACCESS(DPUB_QCH_OSC_DSIM1__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM1),
    SFR_ACCESS(DPUB_QCH_OSC_DSIM1__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM1),
    SFR_ACCESS(DPUB_QCH_OSC_DSIM1__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM1),
    SFR_ACCESS(DPUB_QCH_OSC_DSIM2__QCH_EN, 0, 1, CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM2),
    SFR_ACCESS(DPUB_QCH_OSC_DSIM2__CLK_REQ, 1, 1, CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM2),
    SFR_ACCESS(DPUB_QCH_OSC_DSIM2__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM2),
    SFR_ACCESS(MUX_CLKCMU_DPUF0_NOC_USER__MUX_SEL, 4, 1, CMU_DPUF0_PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DPUF0_NOC_USER__MUX_BUSY, 16, 1, CMU_DPUF0_PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DPUF0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_PLL_CON1_MUX_CLKCMU_DPUF0_NOC_USER),
    SFR_ACCESS(CMU_DPUF0_CLKOUT0__BUSY, 16, 1, CMU_DPUF0_CLKOUT_CON_CMU_DPUF0_CLKOUT0),
    SFR_ACCESS(DIV_CLK_DPUF0_NOCP__DIVRATIO, 0, 3, CMU_DPUF0_CLK_CON_DIV_CLK_DPUF0_NOCP),
    SFR_ACCESS(DIV_CLK_DPUF0_NOCP__BUSY, 16, 1, CMU_DPUF0_CLK_CON_DIV_CLK_DPUF0_NOCP),
    SFR_ACCESS(BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF),
    SFR_ACCESS(BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF),
    SFR_ACCESS(BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF),
    SFR_ACCESS(BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC),
    SFR_ACCESS(BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC),
    SFR_ACCESS(BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC),
    SFR_ACCESS(BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(DPUF0_QCH_DPUF__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_DPUF0_QCH_DPUF),
    SFR_ACCESS(DPUF0_QCH_DPUF__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_DPUF0_QCH_DPUF),
    SFR_ACCESS(DPUF0_QCH_DPUF__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_DPUF0_QCH_DPUF),
    SFR_ACCESS(DPUF0_QCH_SRAMC__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_DPUF0_QCH_SRAMC),
    SFR_ACCESS(DPUF0_QCH_SRAMC__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_DPUF0_QCH_SRAMC),
    SFR_ACCESS(DPUF0_QCH_SRAMC__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_DPUF0_QCH_SRAMC),
    SFR_ACCESS(DPUF0_QCH_VOTF__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_DPUF0_QCH_VOTF),
    SFR_ACCESS(DPUF0_QCH_VOTF__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_DPUF0_QCH_VOTF),
    SFR_ACCESS(DPUF0_QCH_VOTF__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_DPUF0_QCH_VOTF),
    SFR_ACCESS(LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_LH_AXI_SI_D0_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_LH_AXI_SI_D0_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_LH_AXI_SI_D0_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_LH_AXI_SI_D1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_LH_AXI_SI_D1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_LH_AXI_SI_D1_DPUF0_QCH),
    SFR_ACCESS(SIU_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SIU_DPUF0_QCH),
    SFR_ACCESS(SIU_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SIU_DPUF0_QCH),
    SFR_ACCESS(SIU_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SIU_DPUF0_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH),
    SFR_ACCESS(SYSMMU_S0_DPUF_QCH_S0__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_DPUF_QCH_S0__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_DPUF_QCH_S0__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_DPUF_QCH_S0__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_DPUF_QCH_S0__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_DPUF_QCH_S0__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_DPUF_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_DPUF_QCH_S0__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_DPUF_QCH_S0__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_DPUF_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU3_DPUF_QCH_S0__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU3_DPUF_QCH_S0__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU3_DPUF_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_S0),
    SFR_ACCESS(CMU_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_CMU_DPUF0_QCH),
    SFR_ACCESS(CMU_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_CMU_DPUF0_QCH),
    SFR_ACCESS(CMU_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_CMU_DPUF0_QCH),
    SFR_ACCESS(D_TZPC_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_D_TZPC_DPUF0_QCH),
    SFR_ACCESS(D_TZPC_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_D_TZPC_DPUF0_QCH),
    SFR_ACCESS(D_TZPC_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_D_TZPC_DPUF0_QCH),
    SFR_ACCESS(ECU_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_ECU_DPUF0_QCH),
    SFR_ACCESS(ECU_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_ECU_DPUF0_QCH),
    SFR_ACCESS(ECU_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_ECU_DPUF0_QCH),
    SFR_ACCESS(PPMU_D0_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_PPMU_D0_DPUF0_QCH),
    SFR_ACCESS(PPMU_D0_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_PPMU_D0_DPUF0_QCH),
    SFR_ACCESS(PPMU_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_PPMU_D0_DPUF0_QCH),
    SFR_ACCESS(PPMU_D0_DPUF1_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_PPMU_D0_DPUF1_QCH),
    SFR_ACCESS(PPMU_D0_DPUF1_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_PPMU_D0_DPUF1_QCH),
    SFR_ACCESS(PPMU_D0_DPUF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_PPMU_D0_DPUF1_QCH),
    SFR_ACCESS(PPMU_D1_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_PPMU_D1_DPUF0_QCH),
    SFR_ACCESS(PPMU_D1_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_PPMU_D1_DPUF0_QCH),
    SFR_ACCESS(PPMU_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_PPMU_D1_DPUF0_QCH),
    SFR_ACCESS(PPMU_D1_DPUF1_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_PPMU_D1_DPUF1_QCH),
    SFR_ACCESS(PPMU_D1_DPUF1_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_PPMU_D1_DPUF1_QCH),
    SFR_ACCESS(PPMU_D1_DPUF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_PPMU_D1_DPUF1_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SLH_AXI_MI_P_DPUF0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SLH_AXI_MI_P_DPUF0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SLH_AXI_MI_P_DPUF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH),
    SFR_ACCESS(SYSREG_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF0_QCH_CON_SYSREG_DPUF0_QCH),
    SFR_ACCESS(SYSREG_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF0_QCH_CON_SYSREG_DPUF0_QCH),
    SFR_ACCESS(SYSREG_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF0_QCH_CON_SYSREG_DPUF0_QCH),
    SFR_ACCESS(MUX_CLKCMU_DPUF1_NOC_USER__MUX_SEL, 4, 1, CMU_DPUF1_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DPUF1_NOC_USER__MUX_BUSY, 16, 1, CMU_DPUF1_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DPUF1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER),
    SFR_ACCESS(CMU_DPUF1_CLKOUT0__BUSY, 16, 1, CMU_DPUF1_CLKOUT_CON_CMU_DPUF1_CLKOUT0),
    SFR_ACCESS(DIV_CLK_DPUF1_NOCP__DIVRATIO, 0, 3, CMU_DPUF1_CLK_CON_DIV_CLK_DPUF1_NOCP),
    SFR_ACCESS(DIV_CLK_DPUF1_NOCP__BUSY, 16, 1, CMU_DPUF1_CLK_CON_DIV_CLK_DPUF1_NOCP),
    SFR_ACCESS(BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF),
    SFR_ACCESS(BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF),
    SFR_ACCESS(BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF),
    SFR_ACCESS(BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC),
    SFR_ACCESS(BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC),
    SFR_ACCESS(BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC),
    SFR_ACCESS(BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(DPUF1_QCH_DPUF__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_DPUF1_QCH_DPUF),
    SFR_ACCESS(DPUF1_QCH_DPUF__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_DPUF1_QCH_DPUF),
    SFR_ACCESS(DPUF1_QCH_DPUF__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_DPUF1_QCH_DPUF),
    SFR_ACCESS(DPUF1_QCH_SRAMC__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_DPUF1_QCH_SRAMC),
    SFR_ACCESS(DPUF1_QCH_SRAMC__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_DPUF1_QCH_SRAMC),
    SFR_ACCESS(DPUF1_QCH_SRAMC__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_DPUF1_QCH_SRAMC),
    SFR_ACCESS(DPUF1_QCH_VOTF__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_DPUF1_QCH_VOTF),
    SFR_ACCESS(DPUF1_QCH_VOTF__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_DPUF1_QCH_VOTF),
    SFR_ACCESS(DPUF1_QCH_VOTF__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_DPUF1_QCH_VOTF),
    SFR_ACCESS(LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH),
    SFR_ACCESS(CMU_DPUF1_QCH__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_CMU_DPUF1_QCH),
    SFR_ACCESS(CMU_DPUF1_QCH__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_CMU_DPUF1_QCH),
    SFR_ACCESS(CMU_DPUF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_CMU_DPUF1_QCH),
    SFR_ACCESS(D_TZPC_DPUF1_QCH__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_D_TZPC_DPUF1_QCH),
    SFR_ACCESS(D_TZPC_DPUF1_QCH__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_D_TZPC_DPUF1_QCH),
    SFR_ACCESS(D_TZPC_DPUF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_D_TZPC_DPUF1_QCH),
    SFR_ACCESS(ECU_DPUF1_QCH__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_ECU_DPUF1_QCH),
    SFR_ACCESS(ECU_DPUF1_QCH__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_ECU_DPUF1_QCH),
    SFR_ACCESS(ECU_DPUF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_ECU_DPUF1_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH),
    SFR_ACCESS(SYSREG_DPUF1_QCH__QCH_EN, 0, 1, CMU_DPUF1_QCH_CON_SYSREG_DPUF1_QCH),
    SFR_ACCESS(SYSREG_DPUF1_QCH__CLK_REQ, 1, 1, CMU_DPUF1_QCH_CON_SYSREG_DPUF1_QCH),
    SFR_ACCESS(SYSREG_DPUF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPUF1_QCH_CON_SYSREG_DPUF1_QCH),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC_USER__MUX_SEL, 4, 1, CMU_DSP_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC_USER__MUX_BUSY, 16, 1, CMU_DSP_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER),
    SFR_ACCESS(CMU_DSP_CLKOUT0__BUSY, 16, 1, CMU_DSP_CLKOUT_CON_CMU_DSP_CLKOUT0),
    SFR_ACCESS(DIV_CLK_DSP_NOC__BUSY, 16, 1, CMU_DSP_UNDEFINED_DIV_CLK_DSP_NOC),
    SFR_ACCESS(DIV_CLK_DSP_NOCP__DIVRATIO, 0, 3, CMU_DSP_CLK_CON_DIV_CLK_DSP_NOCP),
    SFR_ACCESS(DIV_CLK_DSP_NOCP__BUSY, 16, 1, CMU_DSP_CLK_CON_DIV_CLK_DSP_NOCP),
    SFR_ACCESS(BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(IP_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_IP_DSP_QCH),
    SFR_ACCESS(IP_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_IP_DSP_QCH),
    SFR_ACCESS(IP_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_IP_DSP_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DSP_NOCD_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DSP_NOCD_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_DSP_NOCD_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_DSP_NOCD_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCD_QCH),
    SFR_ACCESS(CMU_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_CMU_DSP_QCH),
    SFR_ACCESS(CMU_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_CMU_DSP_QCH),
    SFR_ACCESS(CMU_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_CMU_DSP_QCH),
    SFR_ACCESS(D_TZPC_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_D_TZPC_DSP_QCH),
    SFR_ACCESS(D_TZPC_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_D_TZPC_DSP_QCH),
    SFR_ACCESS(D_TZPC_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_D_TZPC_DSP_QCH),
    SFR_ACCESS(ECU_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_ECU_DSP_QCH),
    SFR_ACCESS(ECU_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_ECU_DSP_QCH),
    SFR_ACCESS(ECU_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_ECU_DSP_QCH),
    SFR_ACCESS(PMU_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_PMU_DSP_QCH),
    SFR_ACCESS(PMU_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_PMU_DSP_QCH),
    SFR_ACCESS(PMU_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_PMU_DSP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DSP_NOCP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DSP_NOCP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_DSP_NOCP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_DSP_NOCP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH),
    SFR_ACCESS(SYSREG_DSP_QCH__QCH_EN, 0, 1, CMU_DSP_QCH_CON_SYSREG_DSP_QCH),
    SFR_ACCESS(SYSREG_DSP_QCH__CLK_REQ, 1, 1, CMU_DSP_QCH_CON_SYSREG_DSP_QCH),
    SFR_ACCESS(SYSREG_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSP_QCH_CON_SYSREG_DSP_QCH),
    SFR_ACCESS(PLL_DSU__LOCKTIME, 0, 20, CMU_DSU_PLL_LOCKTIME_PLL_DSU),
    SFR_ACCESS(PLL_DSU__ENABLE, 31, 1, CMU_DSU_PLL_CON3_PLL_DSU),
    SFR_ACCESS(PLL_DSU__MDIV, 16, 10, CMU_DSU_PLL_CON3_PLL_DSU),
    SFR_ACCESS(PLL_DSU__PDIV, 8, 6, CMU_DSU_PLL_CON3_PLL_DSU),
    SFR_ACCESS(PLL_DSU__SDIV, 0, 3, CMU_DSU_PLL_CON3_PLL_DSU),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH_USER__MUX_SEL, 4, 1, CMU_DSU_PLL_CON0_MUX_CLKCMU_DSU_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH_USER__MUX_BUSY, 16, 1, CMU_DSU_PLL_CON0_MUX_CLKCMU_DSU_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_PLL_CON1_MUX_CLKCMU_DSU_SWITCH_USER),
    SFR_ACCESS(CMU_DSU_CLKOUT0__BUSY, 16, 1, CMU_DSU_CLKOUT_CON_CMU_DSU_CLKOUT0),
    SFR_ACCESS(MUX_CLK_DSU_PLL__SELECT, 0, 2, CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL),
    SFR_ACCESS(MUX_CLK_DSU_PLL__BUSY, 16, 1, CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL),
    SFR_ACCESS(MUX_CLK_DSU_PLL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL),
    SFR_ACCESS(DIV_CLK_CLUSTER_ATCLK__DIVRATIO, 0, 4, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_ATCLK__BUSY, 16, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_MPACTCLK__DIVRATIO, 0, 4, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_MPACTCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_MPACTCLK__BUSY, 16, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_MPACTCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK),
    SFR_ACCESS(BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0),
    SFR_ACCESS(BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0),
    SFR_ACCESS(BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK),
    SFR_ACCESS(BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK),
    SFR_ACCESS(BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK),
    SFR_ACCESS(BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DSU_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DSU_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK),
    SFR_ACCESS(BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK),
    SFR_ACCESS(BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK),
    SFR_ACCESS(BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(CLUSTER0_QCH_ATCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK),
    SFR_ACCESS(CLUSTER0_QCH_ATCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK),
    SFR_ACCESS(CLUSTER0_QCH_ATCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK),
    SFR_ACCESS(CLUSTER0_QCH_GIC__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC),
    SFR_ACCESS(CLUSTER0_QCH_GIC__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC),
    SFR_ACCESS(CLUSTER0_QCH_GIC__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC),
    SFR_ACCESS(CLUSTER0_QCH_PCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK),
    SFR_ACCESS(CLUSTER0_QCH_PCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK),
    SFR_ACCESS(CLUSTER0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK),
    SFR_ACCESS(CLUSTER0_QCH_PDBGCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK),
    SFR_ACCESS(CLUSTER0_QCH_PDBGCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK),
    SFR_ACCESS(CLUSTER0_QCH_PDBGCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK),
    SFR_ACCESS(CLUSTER0_QCH_PERIPHCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PERIPHCLK),
    SFR_ACCESS(CLUSTER0_QCH_PERIPHCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PERIPHCLK),
    SFR_ACCESS(CLUSTER0_QCH_PERIPHCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PERIPHCLK),
    SFR_ACCESS(CLUSTER0_QCH_SCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK),
    SFR_ACCESS(CLUSTER0_QCH_SCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK),
    SFR_ACCESS(CLUSTER0_QCH_SCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK),
    SFR_ACCESS(CLUSTER0_QCH_PPUCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PPUCLK),
    SFR_ACCESS(CLUSTER0_QCH_PPUCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PPUCLK),
    SFR_ACCESS(CLUSTER0_QCH_PPUCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PPUCLK),
    SFR_ACCESS(LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH),
    SFR_ACCESS(LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH),
    SFR_ACCESS(LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH),
    SFR_ACCESS(LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH),
    SFR_ACCESS(LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH),
    SFR_ACCESS(CMU_DSU_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CMU_DSU_QCH),
    SFR_ACCESS(CMU_DSU_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CMU_DSU_QCH),
    SFR_ACCESS(CMU_DSU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CMU_DSU_QCH),
    SFR_ACCESS(ADM_APB_G_CLUSTER0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_ADM_APB_G_CLUSTER0_QCH),
    SFR_ACCESS(ADM_APB_G_CLUSTER0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_ADM_APB_G_CLUSTER0_QCH),
    SFR_ACCESS(ADM_APB_G_CLUSTER0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_ADM_APB_G_CLUSTER0_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(PLL_G3D__LOCKTIME, 0, 20, CMU_G3DCORE_PLL_LOCKTIME_PLL_G3D),
    SFR_ACCESS(PLL_G3D__ENABLE, 31, 1, CMU_G3DCORE_PLL_CON3_PLL_G3D),
    SFR_ACCESS(PLL_G3D__MDIV, 16, 10, CMU_G3DCORE_PLL_CON3_PLL_G3D),
    SFR_ACCESS(PLL_G3D__PDIV, 8, 6, CMU_G3DCORE_PLL_CON3_PLL_G3D),
    SFR_ACCESS(PLL_G3D__SDIV, 0, 3, CMU_G3DCORE_PLL_CON3_PLL_G3D),
    SFR_ACCESS(PLL_G3D1__LOCKTIME, 0, 20, CMU_G3DCORE_PLL_LOCKTIME_PLL_G3D1),
    SFR_ACCESS(PLL_G3D1__ENABLE, 31, 1, CMU_G3DCORE_PLL_CON3_PLL_G3D1),
    SFR_ACCESS(PLL_G3D1__MDIV, 16, 10, CMU_G3DCORE_PLL_CON3_PLL_G3D1),
    SFR_ACCESS(PLL_G3D1__PDIV, 8, 6, CMU_G3DCORE_PLL_CON3_PLL_G3D1),
    SFR_ACCESS(PLL_G3D1__SDIV, 0, 3, CMU_G3DCORE_PLL_CON3_PLL_G3D1),
    SFR_ACCESS(MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_SEL, 4, 1, CMU_G3DCORE_PLL_CON0_MUX_CLKCMU_G3DCORE_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_BUSY, 16, 1, CMU_G3DCORE_PLL_CON0_MUX_CLKCMU_G3DCORE_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_G3DCORE_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_PLL_CON1_MUX_CLKCMU_G3DCORE_SWITCH_USER),
    SFR_ACCESS(CMU_G3DCORE_CLKOUT0__BUSY, 16, 1, CMU_G3DCORE_CLKOUT_CON_CMU_G3DCORE_CLKOUT0),
    SFR_ACCESS(MUX_CLK_G3DCORE_ATB__SELECT, 0, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_ATB),
    SFR_ACCESS(MUX_CLK_G3DCORE_ATB__BUSY, 16, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_ATB),
    SFR_ACCESS(MUX_CLK_G3DCORE_ATB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_ATB),
    SFR_ACCESS(MUX_CLK_G3DCORE_IDLECLKDOWN__SELECT, 0, 2, CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_IDLECLKDOWN),
    SFR_ACCESS(MUX_CLK_G3DCORE_IDLECLKDOWN__BUSY, 16, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_IDLECLKDOWN),
    SFR_ACCESS(MUX_CLK_G3DCORE_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_IDLECLKDOWN),
    SFR_ACCESS(MUX_CLK_G3DCORE_POWERIP__SELECT, 0, 2, CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_POWERIP),
    SFR_ACCESS(MUX_CLK_G3DCORE_POWERIP__BUSY, 16, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_POWERIP),
    SFR_ACCESS(MUX_CLK_G3DCORE_POWERIP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_POWERIP),
    SFR_ACCESS(MUX_CLK_G3D_PLL__SELECT, 0, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3D_PLL),
    SFR_ACCESS(MUX_CLK_G3D_PLL__BUSY, 16, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3D_PLL),
    SFR_ACCESS(MUX_CLK_G3D_PLL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3D_PLL),
    SFR_ACCESS(MUX_CLK_G3D_STRMUX__BUSY, 16, 1, CMU_G3DCORE_CLK_CON_MUX_CLK_G3D_STRMUX),
    SFR_ACCESS(DIV_CLK_G3DCORE_ADD_CH_CLK__DIVRATIO, 0, 5, CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_ADD_CH_CLK),
    SFR_ACCESS(DIV_CLK_G3DCORE_ADD_CH_CLK__BUSY, 16, 1, CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_ADD_CH_CLK),
    SFR_ACCESS(DIV_CLK_G3DCORE_ATB__DIVRATIO, 0, 4, CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_ATB),
    SFR_ACCESS(DIV_CLK_G3DCORE_ATB__BUSY, 16, 1, CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_ATB),
    SFR_ACCESS(DIV_CLK_G3DCORE_CORE__DIVRATIO, 0, 1, CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_CORE),
    SFR_ACCESS(DIV_CLK_G3DCORE_CORE__BUSY, 16, 1, CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_CORE),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CH_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CH_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CH_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM),
    SFR_ACCESS(BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM),
    SFR_ACCESS(BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM),
    SFR_ACCESS(BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0),
    SFR_ACCESS(BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0),
    SFR_ACCESS(BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0),
    SFR_ACCESS(BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3DCORE_UID_XIU_P_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_XIU_P_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_G3DCORE_UID_XIU_P_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_XIU_P_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_G3DCORE_UID_XIU_P_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_XIU_P_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADD_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE__CGVAL, 21, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE__MANUAL, 20, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(ASB_G3D_QCH_LH0__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH0),
    SFR_ACCESS(ASB_G3D_QCH_LH0__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH0),
    SFR_ACCESS(ASB_G3D_QCH_LH0__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH0),
    SFR_ACCESS(ASB_G3D_QCH_LH1__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH1),
    SFR_ACCESS(ASB_G3D_QCH_LH1__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH1),
    SFR_ACCESS(ASB_G3D_QCH_LH1__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH1),
    SFR_ACCESS(ASB_G3D_QCH_LH2__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH2),
    SFR_ACCESS(ASB_G3D_QCH_LH2__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH2),
    SFR_ACCESS(ASB_G3D_QCH_LH2__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH2),
    SFR_ACCESS(ASB_G3D_QCH_LH3__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH3),
    SFR_ACCESS(ASB_G3D_QCH_LH3__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH3),
    SFR_ACCESS(ASB_G3D_QCH_LH3__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH3),
    SFR_ACCESS(ASB_G3D_QCH_LH_P__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH_P),
    SFR_ACCESS(ASB_G3D_QCH_LH_P__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH_P),
    SFR_ACCESS(ASB_G3D_QCH_LH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH_P),
    SFR_ACCESS(DDC_G3D_ATB_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_DDC_G3D_ATB_QCH),
    SFR_ACCESS(DDC_G3D_ATB_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_DDC_G3D_ATB_QCH),
    SFR_ACCESS(DDC_G3D_ATB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_DDC_G3D_ATB_QCH),
    SFR_ACCESS(DDC_QCH_GCPM_G3D__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_DDC_QCH_GCPM_G3D),
    SFR_ACCESS(DDC_QCH_GCPM_G3D__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_DDC_QCH_GCPM_G3D),
    SFR_ACCESS(DDC_QCH_GCPM_G3D__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_DDC_QCH_GCPM_G3D),
    SFR_ACCESS(LH_ATB_SI_T_DDCG3D_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_LH_ATB_SI_T_DDCG3D_QCH),
    SFR_ACCESS(LH_ATB_SI_T_DDCG3D_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_LH_ATB_SI_T_DDCG3D_QCH),
    SFR_ACCESS(LH_ATB_SI_T_DDCG3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_LH_ATB_SI_T_DDCG3D_QCH),
    SFR_ACCESS(BUSIF_DDC_G3D_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_BUSIF_DDC_G3D_QCH),
    SFR_ACCESS(BUSIF_DDC_G3D_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_BUSIF_DDC_G3D_QCH),
    SFR_ACCESS(BUSIF_DDC_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_BUSIF_DDC_G3D_QCH),
    SFR_ACCESS(CMU_G3DCORE_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_CMU_G3DCORE_QCH),
    SFR_ACCESS(CMU_G3DCORE_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_CMU_G3DCORE_QCH),
    SFR_ACCESS(CMU_G3DCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_CMU_G3DCORE_QCH),
    SFR_ACCESS(HTU_G3D_QCH_PCLK__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_PCLK),
    SFR_ACCESS(HTU_G3D_QCH_PCLK__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_PCLK),
    SFR_ACCESS(HTU_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_PCLK),
    SFR_ACCESS(RSTNSYNC_CLK_G3DCORE_NOCP_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3DCORE_NOCP_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P1_G3D_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_SLH_AXI_MI_P1_G3D_QCH),
    SFR_ACCESS(SLH_AXI_MI_P1_G3D_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_SLH_AXI_MI_P1_G3D_QCH),
    SFR_ACCESS(SLH_AXI_MI_P1_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_SLH_AXI_MI_P1_G3D_QCH),
    SFR_ACCESS(STR_MUX_G3D_QCH_PCLK__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_PCLK),
    SFR_ACCESS(STR_MUX_G3D_QCH_PCLK__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_PCLK),
    SFR_ACCESS(STR_MUX_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_PCLK),
    SFR_ACCESS(RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH),
    SFR_ACCESS(ADD_APBIF_G3D_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_ADD_APBIF_G3D_QCH),
    SFR_ACCESS(ADD_APBIF_G3D_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_ADD_APBIF_G3D_QCH),
    SFR_ACCESS(ADD_APBIF_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_ADD_APBIF_G3D_QCH),
    SFR_ACCESS(HTU_G3D_QCH_CLK__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_CLK),
    SFR_ACCESS(HTU_G3D_QCH_CLK__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_CLK),
    SFR_ACCESS(HTU_G3D_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_CLK),
    SFR_ACCESS(RSTNSYNC_CLK_G3DCORE_POWERIP_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3DCORE_POWERIP_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3DCORE_POWERIP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_QCH),
    SFR_ACCESS(STR_MUX_G3D_QCH_CORE__QCH_EN, 0, 1, CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_CORE),
    SFR_ACCESS(STR_MUX_G3D_QCH_CORE__CLK_REQ, 1, 1, CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_CORE),
    SFR_ACCESS(STR_MUX_G3D_QCH_CORE__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3DCORE_QCH_CON_STR_MUX_G3D_QCH_CORE),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOCP_USER__MUX_SEL, 4, 1, CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOCP_USER__MUX_BUSY, 16, 1, CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER),
    SFR_ACCESS(CMU_G3D_CLKOUT0__BUSY, 16, 1, CMU_G3D_CLKOUT_CON_CMU_G3D_CLKOUT0),
    SFR_ACCESS(BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BG3D_PWRCTL_QCH__QCH_EN, 0, 1, CMU_G3D_DMYQCH_CON_BG3D_PWRCTL_QCH),
    SFR_ACCESS(BG3D_PWRCTL_QCH__CLK_REQ, 1, 1, CMU_G3D_DMYQCH_CON_BG3D_PWRCTL_QCH),
    SFR_ACCESS(BG3D_PWRCTL_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_DMYQCH_CON_BG3D_PWRCTL_QCH),
    SFR_ACCESS(CFM_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_CFM_G3D_QCH),
    SFR_ACCESS(CFM_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_CFM_G3D_QCH),
    SFR_ACCESS(CFM_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_CFM_G3D_QCH),
    SFR_ACCESS(CMU_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_CMU_G3D_QCH),
    SFR_ACCESS(CMU_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_CMU_G3D_QCH),
    SFR_ACCESS(CMU_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_CMU_G3D_QCH),
    SFR_ACCESS(D_TZPC_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_D_TZPC_G3D_QCH),
    SFR_ACCESS(D_TZPC_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_D_TZPC_G3D_QCH),
    SFR_ACCESS(D_TZPC_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_D_TZPC_G3D_QCH),
    SFR_ACCESS(ECU_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_ECU_G3D_QCH),
    SFR_ACCESS(ECU_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_ECU_G3D_QCH),
    SFR_ACCESS(ECU_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_ECU_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_LH_AXI_SI_IP_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_LH_AXI_SI_IP_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_LH_AXI_SI_IP_G3D_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3D_NOCP_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3D_NOCP_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3D_NOCP_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3D_NOCP_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P0_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_SLH_AXI_MI_P0_G3D_QCH),
    SFR_ACCESS(SLH_AXI_MI_P0_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_SLH_AXI_MI_P0_G3D_QCH),
    SFR_ACCESS(SLH_AXI_MI_P0_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_SLH_AXI_MI_P0_G3D_QCH),
    SFR_ACCESS(SYSREG_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_SYSREG_G3D_QCH),
    SFR_ACCESS(SYSREG_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_SYSREG_G3D_QCH),
    SFR_ACCESS(SYSREG_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_SYSREG_G3D_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3D_OSCCLK_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3D_OSCCLK_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_USER__MUX_SEL, 4, 1, CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_USER__MUX_BUSY, 16, 1, CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_USER__MUX_SEL, 4, 1, CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_USER__MUX_BUSY, 16, 1, CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER),
    SFR_ACCESS(CMU_GNPU_CLKOUT0__BUSY, 16, 1, CMU_GNPU0_CLKOUT_CON_CMU_GNPU_CLKOUT0),
    SFR_ACCESS(DIV_CLK_GNPU_NOC__BUSY, 16, 1, CMU_GNPU0_UNDEFINED_DIV_CLK_GNPU_NOC),
    SFR_ACCESS(DIV_CLK_GNPU_NOCP__DIVRATIO, 0, 3, CMU_GNPU0_CLK_CON_DIV_CLK_GNPU_NOCP),
    SFR_ACCESS(DIV_CLK_GNPU_NOCP__BUSY, 16, 1, CMU_GNPU0_CLK_CON_DIV_CLK_GNPU_NOCP),
    SFR_ACCESS(DIV_CLK_GNPU_XMAA__BUSY, 16, 1, CMU_GNPU0_UNDEFINED_DIV_CLK_GNPU_XMAA),
    SFR_ACCESS(BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0),
    SFR_ACCESS(BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0),
    SFR_ACCESS(BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0),
    SFR_ACCESS(BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1),
    SFR_ACCESS(BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1),
    SFR_ACCESS(BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1),
    SFR_ACCESS(BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH),
    SFR_ACCESS(CMU_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_CMU_GNPU_QCH),
    SFR_ACCESS(CMU_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_CMU_GNPU_QCH),
    SFR_ACCESS(CMU_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_CMU_GNPU_QCH),
    SFR_ACCESS(D_TZPC_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_D_TZPC_GNPU_QCH),
    SFR_ACCESS(D_TZPC_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_D_TZPC_GNPU_QCH),
    SFR_ACCESS(D_TZPC_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_D_TZPC_GNPU_QCH),
    SFR_ACCESS(ECU_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_ECU_GNPU_QCH),
    SFR_ACCESS(ECU_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_ECU_GNPU_QCH),
    SFR_ACCESS(ECU_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_ECU_GNPU_QCH),
    SFR_ACCESS(HTU_GNPU_QCH_PCLK__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_PCLK),
    SFR_ACCESS(HTU_GNPU_QCH_PCLK__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_PCLK),
    SFR_ACCESS(HTU_GNPU_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_PCLK),
    SFR_ACCESS(PMU_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_PMU_GNPU_QCH),
    SFR_ACCESS(PMU_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_PMU_GNPU_QCH),
    SFR_ACCESS(PMU_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_PMU_GNPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_GNPU_NOCP_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_GNPU_NOCP_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH),
    SFR_ACCESS(SYSREG_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_SYSREG_GNPU_QCH),
    SFR_ACCESS(SYSREG_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_SYSREG_GNPU_QCH),
    SFR_ACCESS(SYSREG_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_SYSREG_GNPU_QCH),
    SFR_ACCESS(HTU_GNPU_QCH_CLK__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_CLK),
    SFR_ACCESS(HTU_GNPU_QCH_CLK__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_CLK),
    SFR_ACCESS(HTU_GNPU_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_HTU_GNPU_QCH_CLK),
    SFR_ACCESS(IP_NPUCORE_QCH_CORE__QCH_EN, 0, 1, CMU_GNPU0_QCH_CON_IP_NPUCORE_QCH_CORE),
    SFR_ACCESS(IP_NPUCORE_QCH_CORE__CLK_REQ, 1, 1, CMU_GNPU0_QCH_CON_IP_NPUCORE_QCH_CORE),
    SFR_ACCESS(IP_NPUCORE_QCH_CORE__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU0_QCH_CON_IP_NPUCORE_QCH_CORE),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_USER__MUX_SEL, 4, 1, CMU_GNPU1_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_USER__MUX_BUSY, 16, 1, CMU_GNPU1_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_USER__MUX_SEL, 4, 1, CMU_GNPU1_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_USER__MUX_BUSY, 16, 1, CMU_GNPU1_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER),
    SFR_ACCESS(MUX_CLKCMU_GNPU_XMAA_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER),
    SFR_ACCESS(CMU_GNPU_CLKOUT0__BUSY, 16, 1, CMU_GNPU1_CLKOUT_CON_CMU_GNPU_CLKOUT0),
    SFR_ACCESS(DIV_CLK_GNPU_NOC__BUSY, 16, 1, CMU_GNPU1_UNDEFINED_DIV_CLK_GNPU_NOC),
    SFR_ACCESS(DIV_CLK_GNPU_NOCP__DIVRATIO, 0, 3, CMU_GNPU1_CLK_CON_DIV_CLK_GNPU_NOCP),
    SFR_ACCESS(DIV_CLK_GNPU_NOCP__BUSY, 16, 1, CMU_GNPU1_CLK_CON_DIV_CLK_GNPU_NOCP),
    SFR_ACCESS(DIV_CLK_GNPU_XMAA__BUSY, 16, 1, CMU_GNPU1_UNDEFINED_DIV_CLK_GNPU_XMAA),
    SFR_ACCESS(BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0),
    SFR_ACCESS(BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0),
    SFR_ACCESS(BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0),
    SFR_ACCESS(BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1),
    SFR_ACCESS(BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1),
    SFR_ACCESS(BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1),
    SFR_ACCESS(BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_GNPU1_CLK_CON_GAT_BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH),
    SFR_ACCESS(CMU_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_CMU_GNPU_QCH),
    SFR_ACCESS(CMU_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_CMU_GNPU_QCH),
    SFR_ACCESS(CMU_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_CMU_GNPU_QCH),
    SFR_ACCESS(D_TZPC_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_D_TZPC_GNPU_QCH),
    SFR_ACCESS(D_TZPC_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_D_TZPC_GNPU_QCH),
    SFR_ACCESS(D_TZPC_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_D_TZPC_GNPU_QCH),
    SFR_ACCESS(ECU_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_ECU_GNPU_QCH),
    SFR_ACCESS(ECU_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_ECU_GNPU_QCH),
    SFR_ACCESS(ECU_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_ECU_GNPU_QCH),
    SFR_ACCESS(HTU_GNPU_QCH_PCLK__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_PCLK),
    SFR_ACCESS(HTU_GNPU_QCH_PCLK__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_PCLK),
    SFR_ACCESS(HTU_GNPU_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_PCLK),
    SFR_ACCESS(PMU_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_PMU_GNPU_QCH),
    SFR_ACCESS(PMU_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_PMU_GNPU_QCH),
    SFR_ACCESS(PMU_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_PMU_GNPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_GNPU_NOCP_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_GNPU_NOCP_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH),
    SFR_ACCESS(SYSREG_GNPU_QCH__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_SYSREG_GNPU_QCH),
    SFR_ACCESS(SYSREG_GNPU_QCH__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_SYSREG_GNPU_QCH),
    SFR_ACCESS(SYSREG_GNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_SYSREG_GNPU_QCH),
    SFR_ACCESS(HTU_GNPU_QCH_CLK__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_CLK),
    SFR_ACCESS(HTU_GNPU_QCH_CLK__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_CLK),
    SFR_ACCESS(HTU_GNPU_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_HTU_GNPU_QCH_CLK),
    SFR_ACCESS(IP_NPUCORE_QCH_CORE__QCH_EN, 0, 1, CMU_GNPU1_QCH_CON_IP_NPUCORE_QCH_CORE),
    SFR_ACCESS(IP_NPUCORE_QCH_CORE__CLK_REQ, 1, 1, CMU_GNPU1_QCH_CON_IP_NPUCORE_QCH_CORE),
    SFR_ACCESS(IP_NPUCORE_QCH_CORE__IGNORE_FORCE_PM_EN, 2, 1, CMU_GNPU1_QCH_CON_IP_NPUCORE_QCH_CORE),
    SFR_ACCESS(MUX_CLKAUD_HSI0_NOC__MUX_SEL, 4, 1, CMU_HSI0_PLL_CON0_MUX_CLKAUD_HSI0_NOC),
    SFR_ACCESS(MUX_CLKAUD_HSI0_NOC__MUX_BUSY, 16, 1, CMU_HSI0_PLL_CON0_MUX_CLKAUD_HSI0_NOC),
    SFR_ACCESS(MUX_CLKAUD_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_PLL_CON1_MUX_CLKAUD_HSI0_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPGTC_USER__MUX_SEL, 4, 1, CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPGTC_USER__MUX_BUSY, 16, 1, CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPGTC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPOSC_USER__MUX_SEL, 4, 1, CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPOSC_USER__MUX_BUSY, 16, 1, CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_DPOSC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_DPOSC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_NOC_USER__MUX_SEL, 4, 1, CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_NOC_USER__MUX_BUSY, 16, 1, CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_USB32DRD_USER__MUX_SEL, 4, 1, CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_USB32DRD_USER__MUX_BUSY, 16, 1, CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI0_USB32DRD_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_USB32DRD_USER),
    SFR_ACCESS(CMU_HSI0_CLKOUT0__BUSY, 16, 1, CMU_HSI0_CLKOUT_CON_CMU_HSI0_CLKOUT0),
    SFR_ACCESS(MUX_CLK_HSI0_NOC__SELECT, 0, 1, CMU_HSI0_CLK_CON_MUX_CLK_HSI0_NOC),
    SFR_ACCESS(MUX_CLK_HSI0_NOC__BUSY, 16, 1, CMU_HSI0_CLK_CON_MUX_CLK_HSI0_NOC),
    SFR_ACCESS(MUX_CLK_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_MUX_CLK_HSI0_NOC),
    SFR_ACCESS(MUX_CLK_HSI0_RTCCLK__SELECT, 0, 1, CMU_HSI0_CLK_CON_MUX_CLK_HSI0_RTCCLK),
    SFR_ACCESS(MUX_CLK_HSI0_RTCCLK__BUSY, 16, 1, CMU_HSI0_CLK_CON_MUX_CLK_HSI0_RTCCLK),
    SFR_ACCESS(MUX_CLK_HSI0_RTCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_MUX_CLK_HSI0_RTCCLK),
    SFR_ACCESS(MUX_CLK_HSI0_USB32DRD__SELECT, 0, 1, CMU_HSI0_CLK_CON_MUX_CLK_HSI0_USB32DRD),
    SFR_ACCESS(MUX_CLK_HSI0_USB32DRD__BUSY, 16, 1, CMU_HSI0_CLK_CON_MUX_CLK_HSI0_USB32DRD),
    SFR_ACCESS(MUX_CLK_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_MUX_CLK_HSI0_USB32DRD),
    SFR_ACCESS(DIV_CLK_HSI0_EUSB__DIVRATIO, 0, 3, CMU_HSI0_CLK_CON_DIV_CLK_HSI0_EUSB),
    SFR_ACCESS(DIV_CLK_HSI0_EUSB__BUSY, 16, 1, CMU_HSI0_CLK_CON_DIV_CLK_HSI0_EUSB),
    SFR_ACCESS(BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
    SFR_ACCESS(BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
    SFR_ACCESS(BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
    SFR_ACCESS(BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK),
    SFR_ACCESS(BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK),
    SFR_ACCESS(BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK),
    SFR_ACCESS(BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK),
    SFR_ACCESS(BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK),
    SFR_ACCESS(BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40),
    SFR_ACCESS(BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40),
    SFR_ACCESS(BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK),
    SFR_ACCESS(DP_LINK_QCH_GTC_CLK__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_DP_LINK_QCH_GTC_CLK),
    SFR_ACCESS(DP_LINK_QCH_GTC_CLK__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_DP_LINK_QCH_GTC_CLK),
    SFR_ACCESS(DP_LINK_QCH_GTC_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_DP_LINK_QCH_GTC_CLK),
    SFR_ACCESS(DP_LINK_QCH_OSC_CLK__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_DP_LINK_QCH_OSC_CLK),
    SFR_ACCESS(DP_LINK_QCH_OSC_CLK__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_DP_LINK_QCH_OSC_CLK),
    SFR_ACCESS(DP_LINK_QCH_OSC_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_DP_LINK_QCH_OSC_CLK),
    SFR_ACCESS(DP_LINK_QCH_PCLK__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_DP_LINK_QCH_PCLK),
    SFR_ACCESS(DP_LINK_QCH_PCLK__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_DP_LINK_QCH_PCLK),
    SFR_ACCESS(DP_LINK_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_DP_LINK_QCH_PCLK),
    SFR_ACCESS(USB32DRD_QCH_S_EUSBPHY__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBPHY),
    SFR_ACCESS(USB32DRD_QCH_S_EUSBPHY__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBPHY),
    SFR_ACCESS(USB32DRD_QCH_S_EUSBPHY__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBPHY),
    SFR_ACCESS(CMU_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_CMU_HSI0_QCH),
    SFR_ACCESS(CMU_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_CMU_HSI0_QCH),
    SFR_ACCESS(CMU_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_CMU_HSI0_QCH),
    SFR_ACCESS(D_TZPC_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_D_TZPC_HSI0_QCH),
    SFR_ACCESS(D_TZPC_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_D_TZPC_HSI0_QCH),
    SFR_ACCESS(D_TZPC_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_D_TZPC_HSI0_QCH),
    SFR_ACCESS(ECU_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_ECU_HSI0_QCH),
    SFR_ACCESS(ECU_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_ECU_HSI0_QCH),
    SFR_ACCESS(ECU_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_ECU_HSI0_QCH),
    SFR_ACCESS(PPMU_HSI0_BUS1_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_PPMU_HSI0_BUS1_QCH),
    SFR_ACCESS(PPMU_HSI0_BUS1_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_PPMU_HSI0_BUS1_QCH),
    SFR_ACCESS(PPMU_HSI0_BUS1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_PPMU_HSI0_BUS1_QCH),
    SFR_ACCESS(S2MPU_S0_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_S2MPU_S0_HSI0_QCH),
    SFR_ACCESS(S2MPU_S0_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_S2MPU_S0_HSI0_QCH),
    SFR_ACCESS(S2MPU_S0_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_S2MPU_S0_HSI0_QCH),
    SFR_ACCESS(S2MPU_S0_PMMU0_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_S2MPU_S0_PMMU0_HSI0_QCH),
    SFR_ACCESS(S2MPU_S0_PMMU0_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_S2MPU_S0_PMMU0_HSI0_QCH),
    SFR_ACCESS(S2MPU_S0_PMMU0_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_S2MPU_S0_PMMU0_HSI0_QCH),
    SFR_ACCESS(SLH_ACEL_SI_D_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_SLH_ACEL_SI_D_HSI0_QCH),
    SFR_ACCESS(SLH_ACEL_SI_D_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_SLH_ACEL_SI_D_HSI0_QCH),
    SFR_ACCESS(SLH_ACEL_SI_D_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_SLH_ACEL_SI_D_HSI0_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH),
    SFR_ACCESS(SPC_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_SPC_HSI0_QCH),
    SFR_ACCESS(SPC_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_SPC_HSI0_QCH),
    SFR_ACCESS(SPC_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_SPC_HSI0_QCH),
    SFR_ACCESS(SYSREG_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_SYSREG_HSI0_QCH),
    SFR_ACCESS(SYSREG_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_SYSREG_HSI0_QCH),
    SFR_ACCESS(SYSREG_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_SYSREG_HSI0_QCH),
    SFR_ACCESS(USB32DRD_QCH_S_CTRL__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_CTRL),
    SFR_ACCESS(USB32DRD_QCH_S_CTRL__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_CTRL),
    SFR_ACCESS(USB32DRD_QCH_S_CTRL__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_CTRL),
    SFR_ACCESS(USB32DRD_QCH_S_EUSBCTL__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBCTL),
    SFR_ACCESS(USB32DRD_QCH_S_EUSBCTL__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBCTL),
    SFR_ACCESS(USB32DRD_QCH_S_EUSBCTL__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBCTL),
    SFR_ACCESS(USB32DRD_QCH_S_LINK__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_LINK),
    SFR_ACCESS(USB32DRD_QCH_S_LINK__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_LINK),
    SFR_ACCESS(USB32DRD_QCH_S_LINK__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_LINK),
    SFR_ACCESS(USB32DRD_QCH_S_SUBCTRL__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_SUBCTRL),
    SFR_ACCESS(USB32DRD_QCH_S_SUBCTRL__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_SUBCTRL),
    SFR_ACCESS(USB32DRD_QCH_S_SUBCTRL__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_SUBCTRL),
    SFR_ACCESS(USB32DRD_QCH_S_TCA__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_TCA),
    SFR_ACCESS(USB32DRD_QCH_S_TCA__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_TCA),
    SFR_ACCESS(USB32DRD_QCH_S_TCA__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_USB32DRD_QCH_S_TCA),
    SFR_ACCESS(VGEN_LITE_HSI0_QCH__QCH_EN, 0, 1, CMU_HSI0_QCH_CON_VGEN_LITE_HSI0_QCH),
    SFR_ACCESS(VGEN_LITE_HSI0_QCH__CLK_REQ, 1, 1, CMU_HSI0_QCH_CON_VGEN_LITE_HSI0_QCH),
    SFR_ACCESS(VGEN_LITE_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI0_QCH_CON_VGEN_LITE_HSI0_QCH),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC_PCIE_USER__MUX_SEL, 4, 1, CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_PCIE_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC_PCIE_USER__MUX_BUSY, 16, 1, CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_PCIE_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC_PCIE_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_PLL_CON1_MUX_CLKCMU_HSI1_NOC_PCIE_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC_USER__MUX_SEL, 4, 1, CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC_USER__MUX_BUSY, 16, 1, CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER),
    SFR_ACCESS(CMU_HSI1_CLKOUT0__BUSY, 16, 1, CMU_HSI1_CLKOUT_CON_CMU_HSI1_CLKOUT0),
    SFR_ACCESS(BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(CMU_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_CMU_HSI1_QCH),
    SFR_ACCESS(CMU_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_CMU_HSI1_QCH),
    SFR_ACCESS(CMU_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_CMU_HSI1_QCH),
    SFR_ACCESS(D_TZPC_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_D_TZPC_HSI1_QCH),
    SFR_ACCESS(D_TZPC_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_D_TZPC_HSI1_QCH),
    SFR_ACCESS(D_TZPC_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_D_TZPC_HSI1_QCH),
    SFR_ACCESS(ECU_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_ECU_HSI1_QCH),
    SFR_ACCESS(ECU_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_ECU_HSI1_QCH),
    SFR_ACCESS(ECU_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_ECU_HSI1_QCH),
    SFR_ACCESS(GPIO_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_GPIO_HSI1_QCH),
    SFR_ACCESS(GPIO_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_GPIO_HSI1_QCH),
    SFR_ACCESS(GPIO_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_GPIO_HSI1_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_LH_ACEL_SI_D_HSI1_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_LH_ACEL_SI_D_HSI1_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_LH_ACEL_SI_D_HSI1_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH),
    SFR_ACCESS(PPMU_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_PPMU_HSI1_QCH),
    SFR_ACCESS(PPMU_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_PPMU_HSI1_QCH),
    SFR_ACCESS(PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_PPMU_HSI1_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_SLH_AXI_MI_P_HSI1_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_SLH_AXI_MI_P_HSI1_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_SLH_AXI_MI_P_HSI1_QCH),
    SFR_ACCESS(SYSMMU_S0_HSI1_QCH_S0__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_SYSMMU_S0_HSI1_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_HSI1_QCH_S0__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_SYSMMU_S0_HSI1_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_SYSMMU_S0_HSI1_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_HSI1_QCH_S0__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_HSI1_QCH_S0__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0),
    SFR_ACCESS(SYSREG_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_SYSREG_HSI1_QCH),
    SFR_ACCESS(SYSREG_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_SYSREG_HSI1_QCH),
    SFR_ACCESS(SYSREG_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_SYSREG_HSI1_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH),
    SFR_ACCESS(PCIE_GEN4_2L_0_QCH_APB__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_APB),
    SFR_ACCESS(PCIE_GEN4_2L_0_QCH_APB__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_APB),
    SFR_ACCESS(PCIE_GEN4_2L_0_QCH_APB__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_APB),
    SFR_ACCESS(PCIE_GEN4_2L_0_QCH_AXI__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_AXI),
    SFR_ACCESS(PCIE_GEN4_2L_0_QCH_AXI__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_AXI),
    SFR_ACCESS(PCIE_GEN4_2L_0_QCH_AXI__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_AXI),
    SFR_ACCESS(PCIE_GEN4_2L_0_QCH_DBI__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_DBI),
    SFR_ACCESS(PCIE_GEN4_2L_0_QCH_DBI__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_DBI),
    SFR_ACCESS(PCIE_GEN4_2L_0_QCH_DBI__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_DBI),
    SFR_ACCESS(PCIE_IA__DEBUG_0_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_0_QCH),
    SFR_ACCESS(PCIE_IA__DEBUG_0_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_0_QCH),
    SFR_ACCESS(PCIE_IA__DEBUG_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_0_QCH),
    SFR_ACCESS(PCIE_IA__DEBUG_1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_1_QCH),
    SFR_ACCESS(PCIE_IA__DEBUG_1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_1_QCH),
    SFR_ACCESS(PCIE_IA__DEBUG_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_1_QCH),
    SFR_ACCESS(PCIE_IA__DEBUG_2_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_2_QCH),
    SFR_ACCESS(PCIE_IA__DEBUG_2_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_2_QCH),
    SFR_ACCESS(PCIE_IA__DEBUG_2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_2_QCH),
    SFR_ACCESS(VGEN_LITE_HSI1_QCH__QCH_EN, 0, 1, CMU_HSI1_QCH_CON_VGEN_LITE_HSI1_QCH),
    SFR_ACCESS(VGEN_LITE_HSI1_QCH__CLK_REQ, 1, 1, CMU_HSI1_QCH_CON_VGEN_LITE_HSI1_QCH),
    SFR_ACCESS(VGEN_LITE_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI1_QCH_CON_VGEN_LITE_HSI1_QCH),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0_USER__MUX_SEL, 4, 1, CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC0_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0_USER__MUX_BUSY, 16, 1, CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC0_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC0_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC0_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC1_USER__MUX_SEL, 4, 1, CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC1_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC1_USER__MUX_BUSY, 16, 1, CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC1_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC1_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC1_USER),
    SFR_ACCESS(CMU_ICPU_CLKOUT0__BUSY, 16, 1, CMU_ICPU_CLKOUT_CON_CMU_ICPU_CLKOUT0),
    SFR_ACCESS(DIV_CLK_ICPU_NOCP__DIVRATIO, 0, 3, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP),
    SFR_ACCESS(DIV_CLK_ICPU_NOCP__BUSY, 16, 1, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP),
    SFR_ACCESS(DIV_CLK_ICPU_PCLKDBG__DIVRATIO, 0, 3, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG),
    SFR_ACCESS(DIV_CLK_ICPU_PCLKDBG__BUSY, 16, 1, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(ICPU_QCH_CPU0__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU0),
    SFR_ACCESS(ICPU_QCH_CPU0__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU0),
    SFR_ACCESS(ICPU_QCH_CPU0__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU0),
    SFR_ACCESS(ICPU_QCH_CPU_SI__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI),
    SFR_ACCESS(ICPU_QCH_CPU_SI__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI),
    SFR_ACCESS(ICPU_QCH_CPU_SI__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI),
    SFR_ACCESS(ICPU_QCH_L2__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_L2),
    SFR_ACCESS(ICPU_QCH_L2__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_L2),
    SFR_ACCESS(ICPU_QCH_L2__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_L2),
    SFR_ACCESS(ICPU_QCH_NEON__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_NEON),
    SFR_ACCESS(ICPU_QCH_NEON__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_NEON),
    SFR_ACCESS(ICPU_QCH_NEON__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_NEON),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CORE_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CORE_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPUPO_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPUPO_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPUPO_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH),
    SFR_ACCESS(ICPU_QCH_PERI__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI),
    SFR_ACCESS(ICPU_QCH_PERI__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI),
    SFR_ACCESS(ICPU_QCH_PERI__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI),
    SFR_ACCESS(ICPU_QCH_PERI_MI__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI),
    SFR_ACCESS(ICPU_QCH_PERI_MI__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI),
    SFR_ACCESS(ICPU_QCH_PERI_MI__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI),
    SFR_ACCESS(LH_AXI_MI_IP_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_LH_AXI_MI_IP_ICPU_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_LH_AXI_MI_IP_ICPU_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_LH_AXI_MI_IP_ICPU_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_ID_ICPU_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_ID_ICPU_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_ID_ICPU_QCH),
    SFR_ACCESS(CMU_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_CMU_ICPU_QCH),
    SFR_ACCESS(CMU_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_CMU_ICPU_QCH),
    SFR_ACCESS(CMU_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_CMU_ICPU_QCH),
    SFR_ACCESS(D_TZPC_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH),
    SFR_ACCESS(D_TZPC_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH),
    SFR_ACCESS(D_TZPC_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_LH_ACEL_SI_D_ICPU_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_LH_ACEL_SI_D_ICPU_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_LH_ACEL_SI_D_ICPU_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_LH_AXI_MI_ID_ICPU_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_LH_AXI_MI_ID_ICPU_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_LH_AXI_MI_ID_ICPU_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_IP_ICPU_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_IP_ICPU_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_IP_ICPU_QCH),
    SFR_ACCESS(PPMU_D_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH),
    SFR_ACCESS(PPMU_D_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH),
    SFR_ACCESS(PPMU_D_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH),
    SFR_ACCESS(SYSMMU_S0_ICPU_QCH_S0__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_SYSMMU_S0_ICPU_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_ICPU_QCH_S0__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_SYSMMU_S0_ICPU_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_SYSMMU_S0_ICPU_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_ICPU_QCH_S0__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_SYSMMU_S0_PMMU0_ICPU_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_ICPU_QCH_S0__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_SYSMMU_S0_PMMU0_ICPU_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_SYSMMU_S0_PMMU0_ICPU_QCH_S0),
    SFR_ACCESS(SYSREG_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH),
    SFR_ACCESS(SYSREG_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH),
    SFR_ACCESS(SYSREG_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH),
    SFR_ACCESS(VGEN_LITE_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH),
    SFR_ACCESS(VGEN_LITE_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH),
    SFR_ACCESS(VGEN_LITE_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH),
    SFR_ACCESS(MUX_CLKCMU_LME_NOC_USER__MUX_SEL, 4, 1, CMU_LME_PLL_CON0_MUX_CLKCMU_LME_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_LME_NOC_USER__MUX_BUSY, 16, 1, CMU_LME_PLL_CON0_MUX_CLKCMU_LME_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_LME_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_PLL_CON1_MUX_CLKCMU_LME_NOC_USER),
    SFR_ACCESS(CMU_LME_CLKOUT0__BUSY, 16, 1, CMU_LME_CLKOUT_CON_CMU_LME_CLKOUT0),
    SFR_ACCESS(DIV_CLK_LME_NOCP__DIVRATIO, 0, 3, CMU_LME_CLK_CON_DIV_CLK_LME_NOCP),
    SFR_ACCESS(DIV_CLK_LME_NOCP__BUSY, 16, 1, CMU_LME_CLK_CON_DIV_CLK_LME_NOCP),
    SFR_ACCESS(BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M),
    SFR_ACCESS(BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M),
    SFR_ACCESS(BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M),
    SFR_ACCESS(BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S),
    SFR_ACCESS(BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S),
    SFR_ACCESS(BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S),
    SFR_ACCESS(BLK_LME_UID_GDC_M_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_GDC_M_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_GDC_M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M),
    SFR_ACCESS(BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M),
    SFR_ACCESS(BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M),
    SFR_ACCESS(BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S),
    SFR_ACCESS(BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S),
    SFR_ACCESS(BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S),
    SFR_ACCESS(BLK_LME_UID_GDC_O_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_GDC_O_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_GDC_O_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_LME_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_LME_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_LME_CLK_CON_GAT_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(GDC_M_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_GDC_M_QCH),
    SFR_ACCESS(GDC_M_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_GDC_M_QCH),
    SFR_ACCESS(GDC_M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_GDC_M_QCH),
    SFR_ACCESS(GDC_M_QCH_C2_M__QCH_EN, 0, 1, CMU_LME_QCH_CON_GDC_M_QCH_C2_M),
    SFR_ACCESS(GDC_M_QCH_C2_M__CLK_REQ, 1, 1, CMU_LME_QCH_CON_GDC_M_QCH_C2_M),
    SFR_ACCESS(GDC_M_QCH_C2_M__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_GDC_M_QCH_C2_M),
    SFR_ACCESS(GDC_M_QCH_C2_S__QCH_EN, 0, 1, CMU_LME_QCH_CON_GDC_M_QCH_C2_S),
    SFR_ACCESS(GDC_M_QCH_C2_S__CLK_REQ, 1, 1, CMU_LME_QCH_CON_GDC_M_QCH_C2_S),
    SFR_ACCESS(GDC_M_QCH_C2_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_GDC_M_QCH_C2_S),
    SFR_ACCESS(GDC_O_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_GDC_O_QCH),
    SFR_ACCESS(GDC_O_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_GDC_O_QCH),
    SFR_ACCESS(GDC_O_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_GDC_O_QCH),
    SFR_ACCESS(GDC_O_QCH_C2_M__QCH_EN, 0, 1, CMU_LME_QCH_CON_GDC_O_QCH_C2_M),
    SFR_ACCESS(GDC_O_QCH_C2_M__CLK_REQ, 1, 1, CMU_LME_QCH_CON_GDC_O_QCH_C2_M),
    SFR_ACCESS(GDC_O_QCH_C2_M__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_GDC_O_QCH_C2_M),
    SFR_ACCESS(GDC_O_QCH_C2_S__QCH_EN, 0, 1, CMU_LME_QCH_CON_GDC_O_QCH_C2_S),
    SFR_ACCESS(GDC_O_QCH_C2_S__CLK_REQ, 1, 1, CMU_LME_QCH_CON_GDC_O_QCH_C2_S),
    SFR_ACCESS(GDC_O_QCH_C2_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_GDC_O_QCH_C2_S),
    SFR_ACCESS(LH_ACEL_SI_D0_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_LH_ACEL_SI_D0_LME_QCH),
    SFR_ACCESS(LH_ACEL_SI_D0_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_LH_ACEL_SI_D0_LME_QCH),
    SFR_ACCESS(LH_ACEL_SI_D0_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_LH_ACEL_SI_D0_LME_QCH),
    SFR_ACCESS(LH_ACEL_SI_D1_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_LH_ACEL_SI_D1_LME_QCH),
    SFR_ACCESS(LH_ACEL_SI_D1_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_LH_ACEL_SI_D1_LME_QCH),
    SFR_ACCESS(LH_ACEL_SI_D1_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_LH_ACEL_SI_D1_LME_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_LME_MFC_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_LH_AST_SI_OTF0_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_LME_MFC_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_LH_AST_SI_OTF0_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_LH_AST_SI_OTF0_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_LME_MFC_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_LH_AST_SI_OTF1_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_LME_MFC_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_LH_AST_SI_OTF1_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_LH_AST_SI_OTF1_LME_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_LH_AXI_SI_D2_LME_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_LH_AXI_SI_D2_LME_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_LH_AXI_SI_D2_LME_QCH),
    SFR_ACCESS(LME_QCH_0__QCH_EN, 0, 1, CMU_LME_QCH_CON_LME_QCH_0),
    SFR_ACCESS(LME_QCH_0__CLK_REQ, 1, 1, CMU_LME_QCH_CON_LME_QCH_0),
    SFR_ACCESS(LME_QCH_0__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_LME_QCH_0),
    SFR_ACCESS(SIU_G_PPMU_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_SIU_G_PPMU_LME_QCH),
    SFR_ACCESS(SIU_G_PPMU_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_SIU_G_PPMU_LME_QCH),
    SFR_ACCESS(SIU_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_SIU_G_PPMU_LME_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH),
    SFR_ACCESS(SYSMMU_S0_LME_QCH_S0__QCH_EN, 0, 1, CMU_LME_QCH_CON_SYSMMU_S0_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_LME_QCH_S0__CLK_REQ, 1, 1, CMU_LME_QCH_CON_SYSMMU_S0_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_LME_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_SYSMMU_S0_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_LME_QCH_S0__QCH_EN, 0, 1, CMU_LME_QCH_CON_SYSMMU_S0_PMMU0_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_LME_QCH_S0__CLK_REQ, 1, 1, CMU_LME_QCH_CON_SYSMMU_S0_PMMU0_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_LME_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_SYSMMU_S0_PMMU0_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_LME_QCH_S0__QCH_EN, 0, 1, CMU_LME_QCH_CON_SYSMMU_S0_PMMU1_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_LME_QCH_S0__CLK_REQ, 1, 1, CMU_LME_QCH_CON_SYSMMU_S0_PMMU1_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_LME_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_SYSMMU_S0_PMMU1_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_LME_QCH_S0__QCH_EN, 0, 1, CMU_LME_QCH_CON_SYSMMU_S0_PMMU2_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_LME_QCH_S0__CLK_REQ, 1, 1, CMU_LME_QCH_CON_SYSMMU_S0_PMMU2_LME_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_LME_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_SYSMMU_S0_PMMU2_LME_QCH_S0),
    SFR_ACCESS(VGEN_LITE_LME0_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_VGEN_LITE_LME0_QCH),
    SFR_ACCESS(VGEN_LITE_LME0_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_VGEN_LITE_LME0_QCH),
    SFR_ACCESS(VGEN_LITE_LME0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_VGEN_LITE_LME0_QCH),
    SFR_ACCESS(VGEN_LITE_LME1_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_VGEN_LITE_LME1_QCH),
    SFR_ACCESS(VGEN_LITE_LME1_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_VGEN_LITE_LME1_QCH),
    SFR_ACCESS(VGEN_LITE_LME1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_VGEN_LITE_LME1_QCH),
    SFR_ACCESS(VGEN_LITE_LME2_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_VGEN_LITE_LME2_QCH),
    SFR_ACCESS(VGEN_LITE_LME2_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_VGEN_LITE_LME2_QCH),
    SFR_ACCESS(VGEN_LITE_LME2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_VGEN_LITE_LME2_QCH),
    SFR_ACCESS(CMU_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_CMU_LME_QCH),
    SFR_ACCESS(CMU_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_CMU_LME_QCH),
    SFR_ACCESS(CMU_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_CMU_LME_QCH),
    SFR_ACCESS(D_TZPC_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_D_TZPC_LME_QCH),
    SFR_ACCESS(D_TZPC_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_D_TZPC_LME_QCH),
    SFR_ACCESS(D_TZPC_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_D_TZPC_LME_QCH),
    SFR_ACCESS(PPMU_D0_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_PPMU_D0_LME_QCH),
    SFR_ACCESS(PPMU_D0_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_PPMU_D0_LME_QCH),
    SFR_ACCESS(PPMU_D0_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_PPMU_D0_LME_QCH),
    SFR_ACCESS(PPMU_D1_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_PPMU_D1_LME_QCH),
    SFR_ACCESS(PPMU_D1_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_PPMU_D1_LME_QCH),
    SFR_ACCESS(PPMU_D1_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_PPMU_D1_LME_QCH),
    SFR_ACCESS(PPMU_D2_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_PPMU_D2_LME_QCH),
    SFR_ACCESS(PPMU_D2_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_PPMU_D2_LME_QCH),
    SFR_ACCESS(PPMU_D2_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_PPMU_D2_LME_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_SLH_AXI_MI_P_LME_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_SLH_AXI_MI_P_LME_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_SLH_AXI_MI_P_LME_QCH),
    SFR_ACCESS(SYSREG_LME_QCH__QCH_EN, 0, 1, CMU_LME_QCH_CON_SYSREG_LME_QCH),
    SFR_ACCESS(SYSREG_LME_QCH__CLK_REQ, 1, 1, CMU_LME_QCH_CON_SYSREG_LME_QCH),
    SFR_ACCESS(SYSREG_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_LME_QCH_CON_SYSREG_LME_QCH),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG_USER__MUX_SEL, 4, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG_USER__MUX_BUSY, 16, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_JSQZ_USER__MUX_SEL, 4, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JSQZ_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_JSQZ_USER__MUX_BUSY, 16, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JSQZ_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_JSQZ_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JSQZ_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC_USER__MUX_SEL, 4, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC_USER__MUX_BUSY, 16, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER),
    SFR_ACCESS(CMU_M2M_CLKOUT0__BUSY, 16, 1, CMU_M2M_CLKOUT_CON_CMU_M2M_CLKOUT0),
    SFR_ACCESS(DIV_CLK_M2M_NOCP__DIVRATIO, 0, 3, CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP),
    SFR_ACCESS(DIV_CLK_M2M_NOCP__BUSY, 16, 1, CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK),
    SFR_ACCESS(BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK),
    SFR_ACCESS(BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK),
    SFR_ACCESS(BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK),
    SFR_ACCESS(BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK),
    SFR_ACCESS(BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(JPEG0_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_JPEG0_QCH),
    SFR_ACCESS(JPEG0_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_JPEG0_QCH),
    SFR_ACCESS(JPEG0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_JPEG0_QCH),
    SFR_ACCESS(JPEG1_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_JPEG1_QCH),
    SFR_ACCESS(JPEG1_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_JPEG1_QCH),
    SFR_ACCESS(JPEG1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_JPEG1_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_JPEG0_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG0_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_JPEG0_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG0_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG0_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_JPEG1_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG1_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_JPEG1_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG1_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG1_M2M_QCH),
    SFR_ACCESS(FRC_MC_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_FRC_MC_QCH),
    SFR_ACCESS(FRC_MC_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_FRC_MC_QCH),
    SFR_ACCESS(FRC_MC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_FRC_MC_QCH),
    SFR_ACCESS(JSQZ_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_JSQZ_QCH),
    SFR_ACCESS(JSQZ_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_JSQZ_QCH),
    SFR_ACCESS(JSQZ_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_JSQZ_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_FRCMC_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_FRCMC_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_FRCMC_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_FRCMC_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_FRCMC_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_JSQZ_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_JSQZ_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_JSQZ_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_JSQZ_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_SI_ID_JSQZ_M2M_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_ACEL_SI_D_M2M_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_ACEL_SI_D_M2M_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_ACEL_SI_D_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_FRCMC_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_FRCMC_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_FRCMC_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_FRCMC_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_FRCMC_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_JPEG0_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG0_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_JPEG0_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG0_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG0_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_JPEG1_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG1_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_JPEG1_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG1_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG1_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_JSQZ_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_JSQZ_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_JSQZ_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_JSQZ_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_MI_ID_JSQZ_M2M_QCH),
    SFR_ACCESS(M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_M2M_QCH),
    SFR_ACCESS(M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_M2M_QCH),
    SFR_ACCESS(M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_M2M_QCH),
    SFR_ACCESS(M2M_QCH_VOTF__QCH_EN, 0, 1, CMU_M2M_QCH_CON_M2M_QCH_VOTF),
    SFR_ACCESS(M2M_QCH_VOTF__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_M2M_QCH_VOTF),
    SFR_ACCESS(M2M_QCH_VOTF__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_M2M_QCH_VOTF),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH),
    SFR_ACCESS(SYSMMU_S0_M2M_QCH_S0__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SYSMMU_S0_M2M_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_M2M_QCH_S0__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SYSMMU_S0_M2M_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_M2M_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SYSMMU_S0_M2M_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_M2M_QCH_S0__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_M2M_QCH_S0__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_M2M_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_S0),
    SFR_ACCESS(VGEN_LITE_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_VGEN_LITE_M2M_QCH),
    SFR_ACCESS(VGEN_LITE_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_VGEN_LITE_M2M_QCH),
    SFR_ACCESS(VGEN_LITE_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_VGEN_LITE_M2M_QCH),
    SFR_ACCESS(CMU_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_CMU_M2M_QCH),
    SFR_ACCESS(CMU_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_CMU_M2M_QCH),
    SFR_ACCESS(CMU_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_CMU_M2M_QCH),
    SFR_ACCESS(D_TZPC_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_D_TZPC_M2M_QCH),
    SFR_ACCESS(D_TZPC_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_D_TZPC_M2M_QCH),
    SFR_ACCESS(D_TZPC_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_D_TZPC_M2M_QCH),
    SFR_ACCESS(PPMU_D_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_PPMU_D_M2M_QCH),
    SFR_ACCESS(PPMU_D_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_PPMU_D_M2M_QCH),
    SFR_ACCESS(PPMU_D_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_PPMU_D_M2M_QCH),
    SFR_ACCESS(QE_FRC_MC_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_QE_FRC_MC_QCH),
    SFR_ACCESS(QE_FRC_MC_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_QE_FRC_MC_QCH),
    SFR_ACCESS(QE_FRC_MC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_QE_FRC_MC_QCH),
    SFR_ACCESS(QE_JPEG0_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_QE_JPEG0_QCH),
    SFR_ACCESS(QE_JPEG0_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_QE_JPEG0_QCH),
    SFR_ACCESS(QE_JPEG0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_QE_JPEG0_QCH),
    SFR_ACCESS(QE_JPEG1_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_QE_JPEG1_QCH),
    SFR_ACCESS(QE_JPEG1_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_QE_JPEG1_QCH),
    SFR_ACCESS(QE_JPEG1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_QE_JPEG1_QCH),
    SFR_ACCESS(QE_JSQZ_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_QE_JSQZ_QCH),
    SFR_ACCESS(QE_JSQZ_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_QE_JSQZ_QCH),
    SFR_ACCESS(QE_JSQZ_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_QE_JSQZ_QCH),
    SFR_ACCESS(QE_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_QE_M2M_QCH),
    SFR_ACCESS(QE_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_QE_M2M_QCH),
    SFR_ACCESS(QE_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_QE_M2M_QCH),
    SFR_ACCESS(QE_VOTF_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_QE_VOTF_QCH),
    SFR_ACCESS(QE_VOTF_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_QE_VOTF_QCH),
    SFR_ACCESS(QE_VOTF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_QE_VOTF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH),
    SFR_ACCESS(SYSREG_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SYSREG_M2M_QCH),
    SFR_ACCESS(SYSREG_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SYSREG_M2M_QCH),
    SFR_ACCESS(SYSREG_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SYSREG_M2M_QCH),
    SFR_ACCESS(MUX_CLKCMU_MCFP_NOC_USER__MUX_SEL, 4, 1, CMU_MCFP_PLL_CON0_MUX_CLKCMU_MCFP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_MCFP_NOC_USER__MUX_BUSY, 16, 1, CMU_MCFP_PLL_CON0_MUX_CLKCMU_MCFP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_MCFP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_PLL_CON1_MUX_CLKCMU_MCFP_NOC_USER),
    SFR_ACCESS(CMU_MCFP_CLKOUT0__BUSY, 16, 1, CMU_MCFP_CLKOUT_CON_CMU_MCFP_CLKOUT0),
    SFR_ACCESS(DIV_CLK_MCFP_NOCP__DIVRATIO, 0, 3, CMU_MCFP_CLK_CON_DIV_CLK_MCFP_NOCP),
    SFR_ACCESS(DIV_CLK_MCFP_NOCP__BUSY, 16, 1, CMU_MCFP_CLK_CON_DIV_CLK_MCFP_NOCP),
    SFR_ACCESS(BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCFP_CLK_CON_GAT_BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_ACEL_SI_D0_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_ACEL_SI_D0_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D0_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_ACEL_SI_D0_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D0_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_ACEL_SI_D0_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D3_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_ACEL_SI_D3_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D3_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_ACEL_SI_D3_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D3_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_ACEL_SI_D3_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D4_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_ACEL_SI_D4_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D4_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_ACEL_SI_D4_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D4_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_ACEL_SI_D4_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_DLFE_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_DLFE_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_DLNE_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLNE_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_DLNE_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLNE_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_DLNE_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_DLNE_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_RGBP_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_RGBP_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_RGBP_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_RGBP_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_RGBP_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_RGBP_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_YUVP_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_YUVP_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_YUVP_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_YUVP_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_YUVP_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AST_MI_OTF_YUVP_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_MCFP_DLFE_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AST_SI_OTF0_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_MCFP_DLFE_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AST_SI_OTF0_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AST_SI_OTF0_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_MCFP_DLFE_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AST_SI_OTF1_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_MCFP_DLFE_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AST_SI_OTF1_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AST_SI_OTF1_MCFP_DLFE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_MCFP_YUVP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AST_SI_OTF_MCFP_YUVP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_MCFP_YUVP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AST_SI_OTF_MCFP_YUVP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_MCFP_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AST_SI_OTF_MCFP_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD0_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD0_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD0_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD0_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD0_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD0_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD1_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD1_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD1_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD1_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD1_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD1_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD2_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD2_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD2_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD2_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD2_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD2_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD3_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD3_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD3_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD3_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD3_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD3_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD4_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD4_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD4_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD4_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD4_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD4_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD5_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD5_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD5_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD5_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD5_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD5_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD6_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD6_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD6_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD6_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD6_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD6_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD7_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD7_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD7_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD7_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD7_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD7_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DLFE_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DLFE_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_MI_LD_DLFE_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_SI_D1_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_SI_D1_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_SI_D1_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_LH_AXI_SI_D2_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_LH_AXI_SI_D2_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_LH_AXI_SI_D2_MCFP_QCH),
    SFR_ACCESS(MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_MCFP_QCH),
    SFR_ACCESS(MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_MCFP_QCH),
    SFR_ACCESS(MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_MCFP_QCH),
    SFR_ACCESS(SIU_G_PPMU_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SIU_G_PPMU_MCFP_QCH),
    SFR_ACCESS(SIU_G_PPMU_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SIU_G_PPMU_MCFP_QCH),
    SFR_ACCESS(SIU_G_PPMU_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SIU_G_PPMU_MCFP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH),
    SFR_ACCESS(SYSMMU_S0_MCFP_QCH_S0__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_MCFP_QCH_S0__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_MCFP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MCFP_QCH_S0__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU0_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MCFP_QCH_S0__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU0_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MCFP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU0_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_MCFP_QCH_S0__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU1_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_MCFP_QCH_S0__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU1_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_MCFP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU1_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_MCFP_QCH_S0__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU2_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_MCFP_QCH_S0__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU2_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_MCFP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU2_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU3_MCFP_QCH_S0__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU3_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU3_MCFP_QCH_S0__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU3_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU3_MCFP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU3_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU4_MCFP_QCH_S0__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU4_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU4_MCFP_QCH_S0__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU4_MCFP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU4_MCFP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SYSMMU_S0_PMMU4_MCFP_QCH_S0),
    SFR_ACCESS(VGEN_LITE_D0_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_VGEN_LITE_D0_MCFP_QCH),
    SFR_ACCESS(VGEN_LITE_D0_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_VGEN_LITE_D0_MCFP_QCH),
    SFR_ACCESS(VGEN_LITE_D0_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_VGEN_LITE_D0_MCFP_QCH),
    SFR_ACCESS(VGEN_LITE_D1_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_VGEN_LITE_D1_MCFP_QCH),
    SFR_ACCESS(VGEN_LITE_D1_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_VGEN_LITE_D1_MCFP_QCH),
    SFR_ACCESS(VGEN_LITE_D1_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_VGEN_LITE_D1_MCFP_QCH),
    SFR_ACCESS(CMU_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_CMU_MCFP_QCH),
    SFR_ACCESS(CMU_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_CMU_MCFP_QCH),
    SFR_ACCESS(CMU_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_CMU_MCFP_QCH),
    SFR_ACCESS(D_TZPC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_D_TZPC_MCFP_QCH),
    SFR_ACCESS(D_TZPC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_D_TZPC_MCFP_QCH),
    SFR_ACCESS(D_TZPC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_D_TZPC_MCFP_QCH),
    SFR_ACCESS(PPMU_D0_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_PPMU_D0_MCFP_QCH),
    SFR_ACCESS(PPMU_D0_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_PPMU_D0_MCFP_QCH),
    SFR_ACCESS(PPMU_D0_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_PPMU_D0_MCFP_QCH),
    SFR_ACCESS(PPMU_D1_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_PPMU_D1_MCFP_QCH),
    SFR_ACCESS(PPMU_D1_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_PPMU_D1_MCFP_QCH),
    SFR_ACCESS(PPMU_D1_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_PPMU_D1_MCFP_QCH),
    SFR_ACCESS(PPMU_D2_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_PPMU_D2_MCFP_QCH),
    SFR_ACCESS(PPMU_D2_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_PPMU_D2_MCFP_QCH),
    SFR_ACCESS(PPMU_D2_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_PPMU_D2_MCFP_QCH),
    SFR_ACCESS(PPMU_D3_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_PPMU_D3_MCFP_QCH),
    SFR_ACCESS(PPMU_D3_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_PPMU_D3_MCFP_QCH),
    SFR_ACCESS(PPMU_D3_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_PPMU_D3_MCFP_QCH),
    SFR_ACCESS(PPMU_D4_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_PPMU_D4_MCFP_QCH),
    SFR_ACCESS(PPMU_D4_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_PPMU_D4_MCFP_QCH),
    SFR_ACCESS(PPMU_D4_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_PPMU_D4_MCFP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SLH_AXI_MI_P_MCFP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SLH_AXI_MI_P_MCFP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SLH_AXI_MI_P_MCFP_QCH),
    SFR_ACCESS(SYSREG_MCFP_QCH__QCH_EN, 0, 1, CMU_MCFP_QCH_CON_SYSREG_MCFP_QCH),
    SFR_ACCESS(SYSREG_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCFP_QCH_CON_SYSREG_MCFP_QCH),
    SFR_ACCESS(SYSREG_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCFP_QCH_CON_SYSREG_MCFP_QCH),
    SFR_ACCESS(MUX_CLKCMU_MCSC_NOC_USER__MUX_SEL, 4, 1, CMU_MCSC_PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_MCSC_NOC_USER__MUX_BUSY, 16, 1, CMU_MCSC_PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_MCSC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_PLL_CON1_MUX_CLKCMU_MCSC_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_MCSC_SHRP_USER__MUX_SEL, 4, 1, CMU_MCSC_PLL_CON0_MUX_CLKCMU_MCSC_SHRP_USER),
    SFR_ACCESS(MUX_CLKCMU_MCSC_SHRP_USER__MUX_BUSY, 16, 1, CMU_MCSC_PLL_CON0_MUX_CLKCMU_MCSC_SHRP_USER),
    SFR_ACCESS(MUX_CLKCMU_MCSC_SHRP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_PLL_CON1_MUX_CLKCMU_MCSC_SHRP_USER),
    SFR_ACCESS(CMU_MCSC_CLKOUT0__BUSY, 16, 1, CMU_MCSC_CLKOUT_CON_CMU_MCSC_CLKOUT0),
    SFR_ACCESS(DIV_CLK_MCSC_NOCP__DIVRATIO, 0, 3, CMU_MCSC_CLK_CON_DIV_CLK_MCSC_NOCP),
    SFR_ACCESS(DIV_CLK_MCSC_NOCP__BUSY, 16, 1, CMU_MCSC_CLK_CON_DIV_CLK_MCSC_NOCP),
    SFR_ACCESS(BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MCSC_UID_LH_AST_MI_IOTF_MCSC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_IOTF_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AST_MI_IOTF_MCSC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_IOTF_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AST_MI_IOTF_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_IOTF_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK),
    SFR_ACCESS(BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK),
    SFR_ACCESS(BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK),
    SFR_ACCESS(BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK),
    SFR_ACCESS(BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK),
    SFR_ACCESS(BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK),
    SFR_ACCESS(BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AST_SI_IOTF_MCSC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_SI_IOTF_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AST_SI_IOTF_MCSC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_SI_IOTF_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AST_SI_IOTF_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_SI_IOTF_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_SHRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_SHRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AST_MI_IOTF_MCSC_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AST_MI_IOTF_MCSC_QCH),
    SFR_ACCESS(LH_AST_MI_IOTF_MCSC_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AST_MI_IOTF_MCSC_QCH),
    SFR_ACCESS(LH_AST_MI_IOTF_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AST_MI_IOTF_MCSC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD0_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD0_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD0_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD0_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD0_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD0_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD1_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD1_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD1_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD1_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD1_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD1_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD2_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD2_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD2_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD2_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD2_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD2_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD3_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD3_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD3_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD3_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD3_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD3_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD4_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD4_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD4_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD4_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD4_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD4_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD5_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD5_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD5_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD5_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD5_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD5_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD6_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD6_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD6_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD6_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD6_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD6_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD7_MCSC_MCFP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD7_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD7_MCSC_MCFP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD7_MCSC_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD7_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD7_MCSC_MCFP_QCH),
    SFR_ACCESS(MCSC_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_MCSC_QCH),
    SFR_ACCESS(MCSC_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_MCSC_QCH),
    SFR_ACCESS(MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_MCSC_QCH),
    SFR_ACCESS(MCSC_QCH_C2R__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_MCSC_QCH_C2R),
    SFR_ACCESS(MCSC_QCH_C2R__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_MCSC_QCH_C2R),
    SFR_ACCESS(MCSC_QCH_C2R__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_MCSC_QCH_C2R),
    SFR_ACCESS(MCSC_QCH_C2W__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_MCSC_QCH_C2W),
    SFR_ACCESS(MCSC_QCH_C2W__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_MCSC_QCH_C2W),
    SFR_ACCESS(MCSC_QCH_C2W__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_MCSC_QCH_C2W),
    SFR_ACCESS(VGEN_LITE_MCSC_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_VGEN_LITE_MCSC_QCH),
    SFR_ACCESS(VGEN_LITE_MCSC_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_VGEN_LITE_MCSC_QCH),
    SFR_ACCESS(VGEN_LITE_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_VGEN_LITE_MCSC_QCH),
    SFR_ACCESS(CMU_MCSC_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_CMU_MCSC_QCH),
    SFR_ACCESS(CMU_MCSC_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_CMU_MCSC_QCH),
    SFR_ACCESS(CMU_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_CMU_MCSC_QCH),
    SFR_ACCESS(D_TZPC_MCSC_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_D_TZPC_MCSC_QCH),
    SFR_ACCESS(D_TZPC_MCSC_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_D_TZPC_MCSC_QCH),
    SFR_ACCESS(D_TZPC_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_D_TZPC_MCSC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MCSC_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_SLH_AXI_MI_P_MCSC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MCSC_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_SLH_AXI_MI_P_MCSC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_SLH_AXI_MI_P_MCSC_QCH),
    SFR_ACCESS(SYSREG_MCSC_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_SYSREG_MCSC_QCH),
    SFR_ACCESS(SYSREG_MCSC_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_SYSREG_MCSC_QCH),
    SFR_ACCESS(SYSREG_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_SYSREG_MCSC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_YUVP_MCSC_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AST_MI_OTF_YUVP_MCSC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_YUVP_MCSC_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AST_MI_OTF_YUVP_MCSC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AST_MI_OTF_YUVP_MCSC_QCH),
    SFR_ACCESS(LH_AST_SI_IOTF_MCSC_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AST_SI_IOTF_MCSC_QCH),
    SFR_ACCESS(LH_AST_SI_IOTF_MCSC_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AST_SI_IOTF_MCSC_QCH),
    SFR_ACCESS(LH_AST_SI_IOTF_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AST_SI_IOTF_MCSC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_MCSC_YUVP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD_MCSC_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_MCSC_YUVP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD_MCSC_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_MCSC_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_LH_AXI_SI_LD_MCSC_YUVP_QCH),
    SFR_ACCESS(SHRP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_SHRP_QCH),
    SFR_ACCESS(SHRP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_SHRP_QCH),
    SFR_ACCESS(SHRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_SHRP_QCH),
    SFR_ACCESS(VGEN_LITE_SHRP_QCH__QCH_EN, 0, 1, CMU_MCSC_QCH_CON_VGEN_LITE_SHRP_QCH),
    SFR_ACCESS(VGEN_LITE_SHRP_QCH__CLK_REQ, 1, 1, CMU_MCSC_QCH_CON_VGEN_LITE_SHRP_QCH),
    SFR_ACCESS(VGEN_LITE_SHRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MCSC_QCH_CON_VGEN_LITE_SHRP_QCH),
    SFR_ACCESS(MUX_CLKCMU_MFC_MFC_USER__MUX_SEL, 4, 1, CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
    SFR_ACCESS(MUX_CLKCMU_MFC_MFC_USER__MUX_BUSY, 16, 1, CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
    SFR_ACCESS(MUX_CLKCMU_MFC_MFC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER),
    SFR_ACCESS(MUX_CLKCMU_MFC_WFD_USER__MUX_SEL, 4, 1, CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER),
    SFR_ACCESS(MUX_CLKCMU_MFC_WFD_USER__MUX_BUSY, 16, 1, CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER),
    SFR_ACCESS(MUX_CLKCMU_MFC_WFD_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER),
    SFR_ACCESS(CMU_MFC_CLKOUT0__BUSY, 16, 1, CMU_MFC_CLKOUT_CON_CMU_MFC_CLKOUT0),
    SFR_ACCESS(DIV_CLK_MFC_NOCP__DIVRATIO, 0, 3, CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP),
    SFR_ACCESS(DIV_CLK_MFC_NOCP__BUSY, 16, 1, CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP),
    SFR_ACCESS(BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_WFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_WFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_WFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AST_MI_OTF0_LME_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF0_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_LME_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF0_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF0_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_MFD_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_MFD_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_LME_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF1_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_LME_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF1_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF1_LME_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_MFD_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_MFD_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_MFD_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_MFD_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF3_MFD_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF3_MFD_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_MI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_MFC_MFD_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_MFC_MFD_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_MFC_MFD_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_MFC_MFD_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_MFC_MFD_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_MFC_MFD_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF3_MFC_MFD_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF3_MFC_MFD_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_ATB_SI_IT_MFC_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_ATB_SI_IT_MFC_QCH),
    SFR_ACCESS(LH_ATB_SI_IT_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_ATB_SI_IT_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AXI_MI_ID_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AXI_MI_ID_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AXI_MI_ID_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AXI_SI_D0_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AXI_SI_D0_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AXI_SI_D0_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AXI_SI_D1_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AXI_SI_D1_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AXI_SI_D1_MFC_QCH),
    SFR_ACCESS(MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_MFC_QCH),
    SFR_ACCESS(MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_MFC_QCH),
    SFR_ACCESS(MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_MFC_QCH),
    SFR_ACCESS(MFC_QCH_VOTF__QCH_EN, 0, 1, CMU_MFC_QCH_CON_MFC_QCH_VOTF),
    SFR_ACCESS(MFC_QCH_VOTF__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_MFC_QCH_VOTF),
    SFR_ACCESS(MFC_QCH_VOTF__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_MFC_QCH_VOTF),
    SFR_ACCESS(RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
    SFR_ACCESS(SIU_G_PPMU_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SIU_G_PPMU_MFC_QCH),
    SFR_ACCESS(SIU_G_PPMU_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SIU_G_PPMU_MFC_QCH),
    SFR_ACCESS(SIU_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SIU_G_PPMU_MFC_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH),
    SFR_ACCESS(SYSMMU_S0_MFC_QCH_S0__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SYSMMU_S0_MFC_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_MFC_QCH_S0__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SYSMMU_S0_MFC_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_MFC_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SYSMMU_S0_MFC_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MFC_QCH_S0__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MFC_QCH_S0__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MFC_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_MFC_QCH_S0__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_MFC_QCH_S0__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_MFC_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0),
    SFR_ACCESS(VGEN_LITE_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH),
    SFR_ACCESS(VGEN_LITE_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH),
    SFR_ACCESS(VGEN_LITE_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_ATB_MI_IT_MFC_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_ATB_MI_IT_MFC_QCH),
    SFR_ACCESS(LH_ATB_MI_IT_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_ATB_MI_IT_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AXI_SI_ID_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AXI_SI_ID_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AXI_SI_ID_MFC_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH),
    SFR_ACCESS(WFD_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_WFD_QCH),
    SFR_ACCESS(WFD_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_WFD_QCH),
    SFR_ACCESS(WFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_WFD_QCH),
    SFR_ACCESS(CMU_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_CMU_MFC_QCH),
    SFR_ACCESS(CMU_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_CMU_MFC_QCH),
    SFR_ACCESS(CMU_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_CMU_MFC_QCH),
    SFR_ACCESS(D_TZPC_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_D_TZPC_MFC_QCH),
    SFR_ACCESS(D_TZPC_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_D_TZPC_MFC_QCH),
    SFR_ACCESS(D_TZPC_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_D_TZPC_MFC_QCH),
    SFR_ACCESS(ECU_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_ECU_MFC_QCH),
    SFR_ACCESS(ECU_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_ECU_MFC_QCH),
    SFR_ACCESS(ECU_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_ECU_MFC_QCH),
    SFR_ACCESS(PPMU_D0_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_PPMU_D0_MFC_QCH),
    SFR_ACCESS(PPMU_D0_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_PPMU_D0_MFC_QCH),
    SFR_ACCESS(PPMU_D0_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_PPMU_D0_MFC_QCH),
    SFR_ACCESS(PPMU_D1_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_PPMU_D1_MFC_QCH),
    SFR_ACCESS(PPMU_D1_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_PPMU_D1_MFC_QCH),
    SFR_ACCESS(PPMU_D1_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_PPMU_D1_MFC_QCH),
    SFR_ACCESS(PPMU_D2_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_PPMU_D2_MFC_QCH),
    SFR_ACCESS(PPMU_D2_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_PPMU_D2_MFC_QCH),
    SFR_ACCESS(PPMU_D2_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_PPMU_D2_MFC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH),
    SFR_ACCESS(SYSREG_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SYSREG_MFC_QCH),
    SFR_ACCESS(SYSREG_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SYSREG_MFC_QCH),
    SFR_ACCESS(SYSREG_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SYSREG_MFC_QCH),
    SFR_ACCESS(MUX_CLKCMU_MFD_FG_USER__MUX_SEL, 4, 1, CMU_MFD_PLL_CON0_MUX_CLKCMU_MFD_FG_USER),
    SFR_ACCESS(MUX_CLKCMU_MFD_FG_USER__MUX_BUSY, 16, 1, CMU_MFD_PLL_CON0_MUX_CLKCMU_MFD_FG_USER),
    SFR_ACCESS(MUX_CLKCMU_MFD_FG_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_PLL_CON1_MUX_CLKCMU_MFD_FG_USER),
    SFR_ACCESS(MUX_CLKCMU_MFD_MFD_USER__MUX_SEL, 4, 1, CMU_MFD_PLL_CON0_MUX_CLKCMU_MFD_MFD_USER),
    SFR_ACCESS(MUX_CLKCMU_MFD_MFD_USER__MUX_BUSY, 16, 1, CMU_MFD_PLL_CON0_MUX_CLKCMU_MFD_MFD_USER),
    SFR_ACCESS(MUX_CLKCMU_MFD_MFD_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_PLL_CON1_MUX_CLKCMU_MFD_MFD_USER),
    SFR_ACCESS(CMU_MFD_CLKOUT0__BUSY, 16, 1, CMU_MFD_CLKOUT_CON_CMU_MFD_CLKOUT0),
    SFR_ACCESS(DIV_CLK_MFD_NOCP__DIVRATIO, 0, 3, CMU_MFD_CLK_CON_DIV_CLK_MFD_NOCP),
    SFR_ACCESS(DIV_CLK_MFD_NOCP__BUSY, 16, 1, CMU_MFD_CLK_CON_DIV_CLK_MFD_NOCP),
    SFR_ACCESS(BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_MFD_IPCLKPORT_CLK_FG__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_CLK_FG),
    SFR_ACCESS(BLK_MFD_UID_MFD_IPCLKPORT_CLK_FG__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_CLK_FG),
    SFR_ACCESS(BLK_MFD_UID_MFD_IPCLKPORT_CLK_FG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_CLK_FG),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_MFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_MFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AXI_SI_D2_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AXI_SI_D2_MFD_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AXI_SI_D2_MFD_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AXI_SI_D2_MFD_QCH),
    SFR_ACCESS(MFD_QCH_FG__QCH_EN, 0, 1, CMU_MFD_QCH_CON_MFD_QCH_FG),
    SFR_ACCESS(MFD_QCH_FG__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_MFD_QCH_FG),
    SFR_ACCESS(MFD_QCH_FG__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_MFD_QCH_FG),
    SFR_ACCESS(SIU_G1_PPMU_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SIU_G1_PPMU_MFD_QCH),
    SFR_ACCESS(SIU_G1_PPMU_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SIU_G1_PPMU_MFD_QCH),
    SFR_ACCESS(SIU_G1_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SIU_G1_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_SI_IG_PPMU_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SLH_AST_SI_IG_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_SI_IG_PPMU_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SLH_AST_SI_IG_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_SI_IG_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SLH_AST_SI_IG_PPMU_MFD_QCH),
    SFR_ACCESS(SYSMMU_S1_MFD_QCH_S0__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SYSMMU_S1_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_MFD_QCH_S0__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SYSMMU_S1_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_MFD_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SYSMMU_S1_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_PMMU0_MFD_QCH_S0__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SYSMMU_S1_PMMU0_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_PMMU0_MFD_QCH_S0__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SYSMMU_S1_PMMU0_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_PMMU0_MFD_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SYSMMU_S1_PMMU0_MFD_QCH_S0),
    SFR_ACCESS(LH_AST_MI_OTF0_MFC_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_MFC_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_MFC_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_MFC_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_MFC_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_MFC_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF3_MFC_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF3_MFC_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_MI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_MFD_MFC_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_MFD_MFC_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_MFD_MFC_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_MFD_MFC_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_MFD_MFC_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_MFD_MFC_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF3_MFD_MFC_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF3_MFD_MFC_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AXI_SI_D0_MFD_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AXI_SI_D0_MFD_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AXI_SI_D0_MFD_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_LH_AXI_SI_D1_MFD_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_LH_AXI_SI_D1_MFD_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_LH_AXI_SI_D1_MFD_QCH),
    SFR_ACCESS(MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_MFD_QCH),
    SFR_ACCESS(MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_MFD_QCH),
    SFR_ACCESS(MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_MFD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH),
    SFR_ACCESS(SIU_G0_PPMU_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SIU_G0_PPMU_MFD_QCH),
    SFR_ACCESS(SIU_G0_PPMU_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SIU_G0_PPMU_MFD_QCH),
    SFR_ACCESS(SIU_G0_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SIU_G0_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_MI_IG_PPMU_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SLH_AST_MI_IG_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_MI_IG_PPMU_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SLH_AST_MI_IG_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_MI_IG_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SLH_AST_MI_IG_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH),
    SFR_ACCESS(SYSMMU_S0_MFD_QCH_S0__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SYSMMU_S0_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_MFD_QCH_S0__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SYSMMU_S0_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_MFD_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SYSMMU_S0_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MFD_QCH_S0__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MFD_QCH_S0__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MFD_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_MFD_QCH_S0__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_MFD_QCH_S0__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_MFD_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0),
    SFR_ACCESS(VGEN_LITE_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_VGEN_LITE_MFD_QCH),
    SFR_ACCESS(VGEN_LITE_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_VGEN_LITE_MFD_QCH),
    SFR_ACCESS(VGEN_LITE_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_VGEN_LITE_MFD_QCH),
    SFR_ACCESS(CMU_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_CMU_MFD_QCH),
    SFR_ACCESS(CMU_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_CMU_MFD_QCH),
    SFR_ACCESS(CMU_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_CMU_MFD_QCH),
    SFR_ACCESS(D_TZPC_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_D_TZPC_MFD_QCH),
    SFR_ACCESS(D_TZPC_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_D_TZPC_MFD_QCH),
    SFR_ACCESS(D_TZPC_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_D_TZPC_MFD_QCH),
    SFR_ACCESS(ECU_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_ECU_MFD_QCH),
    SFR_ACCESS(ECU_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_ECU_MFD_QCH),
    SFR_ACCESS(ECU_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_ECU_MFD_QCH),
    SFR_ACCESS(PPMU_D0_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_PPMU_D0_MFD_QCH),
    SFR_ACCESS(PPMU_D0_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_PPMU_D0_MFD_QCH),
    SFR_ACCESS(PPMU_D0_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_PPMU_D0_MFD_QCH),
    SFR_ACCESS(PPMU_D1_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_PPMU_D1_MFD_QCH),
    SFR_ACCESS(PPMU_D1_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_PPMU_D1_MFD_QCH),
    SFR_ACCESS(PPMU_D1_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_PPMU_D1_MFD_QCH),
    SFR_ACCESS(PPMU_D2_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_PPMU_D2_MFD_QCH),
    SFR_ACCESS(PPMU_D2_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_PPMU_D2_MFD_QCH),
    SFR_ACCESS(PPMU_D2_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_PPMU_D2_MFD_QCH),
    SFR_ACCESS(PPMU_D3_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_PPMU_D3_MFD_QCH),
    SFR_ACCESS(PPMU_D3_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_PPMU_D3_MFD_QCH),
    SFR_ACCESS(PPMU_D3_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_PPMU_D3_MFD_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SLH_AXI_MI_P_MFD_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SLH_AXI_MI_P_MFD_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SLH_AXI_MI_P_MFD_QCH),
    SFR_ACCESS(SYSREG_MFD_QCH__QCH_EN, 0, 1, CMU_MFD_QCH_CON_SYSREG_MFD_QCH),
    SFR_ACCESS(SYSREG_MFD_QCH__CLK_REQ, 1, 1, CMU_MFD_QCH_CON_SYSREG_MFD_QCH),
    SFR_ACCESS(SYSREG_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFD_QCH_CON_SYSREG_MFD_QCH),
    SFR_ACCESS(PLL_MIF_MAIN__LOCKTIME, 0, 20, CMU_MIF0_PLL_LOCKTIME_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__ENABLE, 31, 1, CMU_MIF0_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__MDIV, 16, 10, CMU_MIF0_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__PDIV, 8, 6, CMU_MIF0_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__SDIV, 0, 3, CMU_MIF0_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_SUB__LOCKTIME, 0, 20, CMU_MIF0_PLL_LOCKTIME_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__ENABLE, 31, 1, CMU_MIF0_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__MDIV, 16, 10, CMU_MIF0_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__PDIV, 8, 6, CMU_MIF0_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__SDIV, 0, 3, CMU_MIF0_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_SEL, 4, 2, CMU_MIF0_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_BUSY, 16, 1, CMU_MIF0_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_PLL_CON1_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, 4, 1, CMU_MIF0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, 16, 1, CMU_MIF0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(CMU_MIF_CLKOUT0__BUSY, 16, 1, CMU_MIF0_CLKOUT_CON_CMU_MIF_CLKOUT0),
    SFR_ACCESS(MUX_MIF_CMUREF__SELECT, 0, 1, CMU_MIF0_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__BUSY, 16, 1, CMU_MIF0_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__DIVRATIO, 0, 3, CMU_MIF0_CLK_CON_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__BUSY, 16, 1, CMU_MIF0_CLK_CON_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(DMC_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_DMC_QCH),
    SFR_ACCESS(DMC_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_DMC_QCH),
    SFR_ACCESS(DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_DMC_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(PLL_MIF_MAIN__LOCKTIME, 0, 20, CMU_MIF1_PLL_LOCKTIME_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__ENABLE, 31, 1, CMU_MIF1_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__MDIV, 16, 10, CMU_MIF1_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__PDIV, 8, 6, CMU_MIF1_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__SDIV, 0, 3, CMU_MIF1_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_SUB__LOCKTIME, 0, 20, CMU_MIF1_PLL_LOCKTIME_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__ENABLE, 31, 1, CMU_MIF1_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__MDIV, 16, 10, CMU_MIF1_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__PDIV, 8, 6, CMU_MIF1_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__SDIV, 0, 3, CMU_MIF1_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_SEL, 4, 2, CMU_MIF1_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_BUSY, 16, 1, CMU_MIF1_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_PLL_CON1_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, 4, 1, CMU_MIF1_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, 16, 1, CMU_MIF1_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(CMU_MIF_CLKOUT0__BUSY, 16, 1, CMU_MIF1_CLKOUT_CON_CMU_MIF_CLKOUT0),
    SFR_ACCESS(MUX_MIF_CMUREF__SELECT, 0, 1, CMU_MIF1_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__BUSY, 16, 1, CMU_MIF1_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__DIVRATIO, 0, 3, CMU_MIF1_CLK_CON_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__BUSY, 16, 1, CMU_MIF1_CLK_CON_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(DMC_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_DMC_QCH),
    SFR_ACCESS(DMC_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_DMC_QCH),
    SFR_ACCESS(DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_DMC_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(PLL_MIF_MAIN__LOCKTIME, 0, 20, CMU_MIF2_PLL_LOCKTIME_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__ENABLE, 31, 1, CMU_MIF2_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__MDIV, 16, 10, CMU_MIF2_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__PDIV, 8, 6, CMU_MIF2_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__SDIV, 0, 3, CMU_MIF2_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_SUB__LOCKTIME, 0, 20, CMU_MIF2_PLL_LOCKTIME_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__ENABLE, 31, 1, CMU_MIF2_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__MDIV, 16, 10, CMU_MIF2_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__PDIV, 8, 6, CMU_MIF2_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__SDIV, 0, 3, CMU_MIF2_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_SEL, 4, 2, CMU_MIF2_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_BUSY, 16, 1, CMU_MIF2_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_PLL_CON1_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, 4, 1, CMU_MIF2_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, 16, 1, CMU_MIF2_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(CMU_MIF_CLKOUT0__BUSY, 16, 1, CMU_MIF2_CLKOUT_CON_CMU_MIF_CLKOUT0),
    SFR_ACCESS(MUX_MIF_CMUREF__SELECT, 0, 1, CMU_MIF2_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__BUSY, 16, 1, CMU_MIF2_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__DIVRATIO, 0, 3, CMU_MIF2_CLK_CON_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__BUSY, 16, 1, CMU_MIF2_CLK_CON_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF2_CLK_CON_GAT_BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(DMC_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_DMC_QCH),
    SFR_ACCESS(DMC_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_DMC_QCH),
    SFR_ACCESS(DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_DMC_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__QCH_EN, 0, 1, CMU_MIF2_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF2_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF2_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(PLL_MIF_MAIN__LOCKTIME, 0, 20, CMU_MIF3_PLL_LOCKTIME_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__ENABLE, 31, 1, CMU_MIF3_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__MDIV, 16, 10, CMU_MIF3_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__PDIV, 8, 6, CMU_MIF3_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__SDIV, 0, 3, CMU_MIF3_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_SUB__LOCKTIME, 0, 20, CMU_MIF3_PLL_LOCKTIME_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__ENABLE, 31, 1, CMU_MIF3_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__MDIV, 16, 10, CMU_MIF3_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__PDIV, 8, 6, CMU_MIF3_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__SDIV, 0, 3, CMU_MIF3_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_SEL, 4, 2, CMU_MIF3_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_BUSY, 16, 1, CMU_MIF3_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_PLL_CON1_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, 4, 1, CMU_MIF3_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, 16, 1, CMU_MIF3_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(CMU_MIF_CLKOUT0__BUSY, 16, 1, CMU_MIF3_CLKOUT_CON_CMU_MIF_CLKOUT0),
    SFR_ACCESS(MUX_MIF_CMUREF__SELECT, 0, 1, CMU_MIF3_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__BUSY, 16, 1, CMU_MIF3_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__DIVRATIO, 0, 3, CMU_MIF3_CLK_CON_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__BUSY, 16, 1, CMU_MIF3_CLK_CON_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF3_CLK_CON_GAT_BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(DMC_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_DMC_QCH),
    SFR_ACCESS(DMC_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_DMC_QCH),
    SFR_ACCESS(DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_DMC_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_SPC_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__QCH_EN, 0, 1, CMU_MIF3_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF3_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF3_QCH_CON_SYSREG_PRIVATE_MIF_QCH),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC_USER__MUX_SEL, 4, 1, CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC_USER__MUX_BUSY, 16, 1, CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER),
    SFR_ACCESS(CMU_NOCL0_CLKOUT0__BUSY, 16, 1, CMU_NOCL0_CLKOUT_CON_CMU_NOCL0_CLKOUT0),
    SFR_ACCESS(DIV_CLK_NOCL0_NOCP__DIVRATIO, 0, 3, CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL0_NOCP__BUSY, 16, 1, CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D0_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D0_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D0_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D0_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D0_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D0_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D1_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D1_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D1_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D1_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D1_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D1_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D2_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D2_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D2_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D2_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D2_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D2_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D3_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D3_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D3_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D3_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D3_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D3_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_DP_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_DP_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_DP_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_DP_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_DP_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_DP_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_SI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_SI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_SI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_SI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_SI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_SI_IG_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK),
    SFR_ACCESS(LH_ACEL_MI_D0_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D0_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D0_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D1_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D1_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D1_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D2_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D2_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D2_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D3_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D3_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH),
    SFR_ACCESS(LH_ACEL_MI_D3_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL2A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL2A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL2A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL2A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL2A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_IG_CLUSTER0_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_IG_CLUSTER0_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_IG_CLUSTER0_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_IG_CLUSTER0_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_IG_CLUSTER0_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_IG_CLUSTER0_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_IG_TREXP_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_IG_TREXP_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_IG_TREXP_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_IG_TREXP_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_IG_TREXP_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_IG_TREXP_NOCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_T_BDU_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_ATB_SI_T_BDU_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_T_BDU_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_ATB_SI_T_BDU_CPUCL0_QCH),
    SFR_ACCESS(LH_ATB_SI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_ATB_SI_T_BDU_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_MODEM_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_MODEM_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_MODEM_QCH),
    SFR_ACCESS(LH_AXI_MI_G_CSSYS_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_G_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_G_CSSYS_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_G_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_G_CSSYS_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(S2MPU_S0_G3D_QCH_S0__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_G3D_QCH_S0__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_G3D_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU0_G3D_QCH_S0__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU0_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU0_G3D_QCH_S0__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU0_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU0_G3D_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU0_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU1_G3D_QCH_S0__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU1_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU1_G3D_QCH_S0__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU1_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU1_G3D_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU1_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU2_G3D_QCH_S0__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU2_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU2_G3D_QCH_S0__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU2_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU2_G3D_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU2_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU3_G3D_QCH_S0__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU3_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU3_G3D_QCH_S0__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU3_G3D_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU3_G3D_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU3_G3D_QCH_S0),
    SFR_ACCESS(SIU_G0_PPMU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SIU_G0_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G0_PPMU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SIU_G0_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G0_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SIU_G0_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G1_PPMU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SIU_G1_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G1_PPMU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SIU_G1_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G1_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SIU_G1_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G2_PPMU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SIU_G2_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G2_PPMU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SIU_G2_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G2_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SIU_G2_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G3_PPMU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SIU_G3_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G3_PPMU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SIU_G3_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G3_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SIU_G3_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G4_PPMU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SIU_G4_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G4_PPMU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SIU_G4_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G4_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SIU_G4_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G5_PPMU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SIU_G5_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G5_PPMU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SIU_G5_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G5_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SIU_G5_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G6_PPMU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SIU_G6_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G6_PPMU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SIU_G6_PPMU_NOCL0_QCH),
    SFR_ACCESS(SIU_G6_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SIU_G6_PPMU_NOCL0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF1_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF1_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF1_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF1_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF1_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF2_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF2_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF2_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF2_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF2_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF3_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF3_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF3_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF3_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MIF3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF3_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MODEM_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MODEM_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MODEM_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(SLH_AXI_MI_D0_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D0_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D0_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D2_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D2_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D2_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH),
    SFR_ACCESS(SYSMMU_S0_MODEM_QCH_S0__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SYSMMU_S0_MODEM_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_MODEM_QCH_S0__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SYSMMU_S0_MODEM_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SYSMMU_S0_MODEM_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MODEM_QCH_S0__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SYSMMU_S0_PMMU0_MODEM_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MODEM_QCH_S0__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SYSMMU_S0_PMMU0_MODEM_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SYSMMU_S0_PMMU0_MODEM_QCH_S0),
    SFR_ACCESS(VGEN_D0_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_VGEN_D0_G3D_QCH),
    SFR_ACCESS(VGEN_D0_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_VGEN_D0_G3D_QCH),
    SFR_ACCESS(VGEN_D0_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_VGEN_D0_G3D_QCH),
    SFR_ACCESS(VGEN_D1_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_VGEN_D1_G3D_QCH),
    SFR_ACCESS(VGEN_D1_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_VGEN_D1_G3D_QCH),
    SFR_ACCESS(VGEN_D1_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_VGEN_D1_G3D_QCH),
    SFR_ACCESS(VGEN_D2_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_VGEN_D2_G3D_QCH),
    SFR_ACCESS(VGEN_D2_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_VGEN_D2_G3D_QCH),
    SFR_ACCESS(VGEN_D2_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_VGEN_D2_G3D_QCH),
    SFR_ACCESS(VGEN_D3_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_VGEN_D3_G3D_QCH),
    SFR_ACCESS(VGEN_D3_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_VGEN_D3_G3D_QCH),
    SFR_ACCESS(VGEN_D3_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_VGEN_D3_G3D_QCH),
    SFR_ACCESS(BAAW_P_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH),
    SFR_ACCESS(BAAW_P_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH),
    SFR_ACCESS(BAAW_P_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH),
    SFR_ACCESS(BDU_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_BDU_QCH),
    SFR_ACCESS(BDU_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_BDU_QCH),
    SFR_ACCESS(BDU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_BDU_QCH),
    SFR_ACCESS(CACHEAID_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_CACHEAID_NOCL0_QCH),
    SFR_ACCESS(CACHEAID_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_CACHEAID_NOCL0_QCH),
    SFR_ACCESS(CACHEAID_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_CACHEAID_NOCL0_QCH),
    SFR_ACCESS(CMU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH),
    SFR_ACCESS(CMU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH),
    SFR_ACCESS(CMU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH),
    SFR_ACCESS(D_TZPC_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH),
    SFR_ACCESS(D_TZPC_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH),
    SFR_ACCESS(D_TZPC_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH),
    SFR_ACCESS(ECU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH),
    SFR_ACCESS(ECU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH),
    SFR_ACCESS(ECU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_IG_CLUSTER0_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AST_SI_IG_CLUSTER0_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_IG_CLUSTER0_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AST_SI_IG_CLUSTER0_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_IG_CLUSTER0_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AST_SI_IG_CLUSTER0_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_IG_TREXP_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AST_SI_IG_TREXP_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_IG_TREXP_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AST_SI_IG_TREXP_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_IG_TREXP_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AST_SI_IG_TREXP_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_P_NOCL0_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_P_NOCL0_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_P_NOCL0_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH),
    SFR_ACCESS(LH_TAXI_SI_P_NOCL0_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH),
    SFR_ACCESS(LH_TAXI_SI_P_NOCL0_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH),
    SFR_ACCESS(LH_TAXI_SI_P_NOCL0_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2A_QCH),
    SFR_ACCESS(LH_TAXI_SI_P_NOCL0_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2A_QCH),
    SFR_ACCESS(LH_TAXI_SI_P_NOCL0_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2A_QCH),
    SFR_ACCESS(NOCIF_CMUTOPC_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_NOCIF_CMUTOPC_QCH),
    SFR_ACCESS(NOCIF_CMUTOPC_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_NOCIF_CMUTOPC_QCH),
    SFR_ACCESS(NOCIF_CMUTOPC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_NOCIF_CMUTOPC_QCH),
    SFR_ACCESS(PBHA_GEN_D0_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PBHA_GEN_D0_MODEM_QCH),
    SFR_ACCESS(PBHA_GEN_D0_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PBHA_GEN_D0_MODEM_QCH),
    SFR_ACCESS(PBHA_GEN_D0_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PBHA_GEN_D0_MODEM_QCH),
    SFR_ACCESS(PBHA_GEN_D1_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PBHA_GEN_D1_MODEM_QCH),
    SFR_ACCESS(PBHA_GEN_D1_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PBHA_GEN_D1_MODEM_QCH),
    SFR_ACCESS(PBHA_GEN_D1_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PBHA_GEN_D1_MODEM_QCH),
    SFR_ACCESS(PPC_SCI_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPC_SCI_QCH),
    SFR_ACCESS(PPC_SCI_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPC_SCI_QCH),
    SFR_ACCESS(PPC_SCI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPC_SCI_QCH),
    SFR_ACCESS(PPMU_CPUCL0_0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_CPUCL0_0_QCH),
    SFR_ACCESS(PPMU_CPUCL0_0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_CPUCL0_0_QCH),
    SFR_ACCESS(PPMU_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_CPUCL0_0_QCH),
    SFR_ACCESS(PPMU_CPUCL0_1_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_CPUCL0_1_QCH),
    SFR_ACCESS(PPMU_CPUCL0_1_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_CPUCL0_1_QCH),
    SFR_ACCESS(PPMU_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_CPUCL0_1_QCH),
    SFR_ACCESS(PPMU_G3D0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_G3D0_QCH),
    SFR_ACCESS(PPMU_G3D0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_G3D0_QCH),
    SFR_ACCESS(PPMU_G3D0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_G3D0_QCH),
    SFR_ACCESS(PPMU_G3D1_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_G3D1_QCH),
    SFR_ACCESS(PPMU_G3D1_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_G3D1_QCH),
    SFR_ACCESS(PPMU_G3D1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_G3D1_QCH),
    SFR_ACCESS(PPMU_G3D2_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_G3D2_QCH),
    SFR_ACCESS(PPMU_G3D2_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_G3D2_QCH),
    SFR_ACCESS(PPMU_G3D2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_G3D2_QCH),
    SFR_ACCESS(PPMU_G3D3_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_G3D3_QCH),
    SFR_ACCESS(PPMU_G3D3_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_G3D3_QCH),
    SFR_ACCESS(PPMU_G3D3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_G3D3_QCH),
    SFR_ACCESS(PPMU_TREX_D0_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_D0_MODEM_QCH),
    SFR_ACCESS(PPMU_TREX_D0_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_D0_MODEM_QCH),
    SFR_ACCESS(PPMU_TREX_D0_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_D0_MODEM_QCH),
    SFR_ACCESS(PPMU_TREX_D1_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_D1_MODEM_QCH),
    SFR_ACCESS(PPMU_TREX_D1_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_D1_MODEM_QCH),
    SFR_ACCESS(PPMU_TREX_D1_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_D1_MODEM_QCH),
    SFR_ACCESS(PPMU_TREX_D2_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_D2_MODEM_QCH),
    SFR_ACCESS(PPMU_TREX_D2_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_D2_MODEM_QCH),
    SFR_ACCESS(PPMU_TREX_D2_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_D2_MODEM_QCH),
    SFR_ACCESS(PPMU_TREX_DP_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_DP_G3D_QCH),
    SFR_ACCESS(PPMU_TREX_DP_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_DP_G3D_QCH),
    SFR_ACCESS(PPMU_TREX_DP_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_DP_G3D_QCH),
    SFR_ACCESS(PPMU_TREX_DP_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_DP_NOCL0_QCH),
    SFR_ACCESS(PPMU_TREX_DP_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_DP_NOCL0_QCH),
    SFR_ACCESS(PPMU_TREX_DP_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_DP_NOCL0_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS0_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS0_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS0_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS1_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS1_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS1_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS1_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS1_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS2_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS2_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS2_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS2_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS2_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS3_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS3_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS3_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS3_QCH),
    SFR_ACCESS(PPMU_TREX_IRPS3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_IRPS3_QCH),
    SFR_ACCESS(PPMU_TREX_P_CLUSTER0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_P_CLUSTER0_QCH),
    SFR_ACCESS(PPMU_TREX_P_CLUSTER0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_P_CLUSTER0_QCH),
    SFR_ACCESS(PPMU_TREX_P_CLUSTER0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_TREX_P_CLUSTER0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P0_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P0_G3D_QCH),
    SFR_ACCESS(SLH_AXI_SI_P0_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P0_G3D_QCH),
    SFR_ACCESS(SLH_AXI_SI_P0_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P0_G3D_QCH),
    SFR_ACCESS(SLH_AXI_SI_P1_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P1_G3D_QCH),
    SFR_ACCESS(SLH_AXI_SI_P1_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P1_G3D_QCH),
    SFR_ACCESS(SLH_AXI_SI_P1_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P1_G3D_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_GIC_PERIS_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GIC_PERIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_GIC_PERIS_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GIC_PERIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GIC_PERIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF1_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF1_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF2_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF2_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF2_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF2_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF2_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF3_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF3_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF3_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF3_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF3_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIC0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIC0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIC1_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIC1_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIC2_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIC2_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIS_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIS_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIS_QCH),
    SFR_ACCESS(SYSREG_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH),
    SFR_ACCESS(SYSREG_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH),
    SFR_ACCESS(SYSREG_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH),
    SFR_ACCESS(TREX_D_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH),
    SFR_ACCESS(TREX_D_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH),
    SFR_ACCESS(TREX_D_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH),
    SFR_ACCESS(TREX_P_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH),
    SFR_ACCESS(TREX_P_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH),
    SFR_ACCESS(TREX_P_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH),
    SFR_ACCESS(VGEN_LITE_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_VGEN_LITE_MODEM_QCH),
    SFR_ACCESS(VGEN_LITE_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_VGEN_LITE_MODEM_QCH),
    SFR_ACCESS(VGEN_LITE_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_VGEN_LITE_MODEM_QCH),
    SFR_ACCESS(WOW_DVFS_D0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D0_CPUCL0_QCH),
    SFR_ACCESS(WOW_DVFS_D0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D0_CPUCL0_QCH),
    SFR_ACCESS(WOW_DVFS_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D0_CPUCL0_QCH),
    SFR_ACCESS(WOW_DVFS_D0_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D0_G3D_QCH),
    SFR_ACCESS(WOW_DVFS_D0_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D0_G3D_QCH),
    SFR_ACCESS(WOW_DVFS_D0_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D0_G3D_QCH),
    SFR_ACCESS(WOW_DVFS_D0_MIF_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D0_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D0_MIF_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D0_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D0_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D0_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D1_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D1_CPUCL0_QCH),
    SFR_ACCESS(WOW_DVFS_D1_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D1_CPUCL0_QCH),
    SFR_ACCESS(WOW_DVFS_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D1_CPUCL0_QCH),
    SFR_ACCESS(WOW_DVFS_D1_MIF_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D1_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D1_MIF_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D1_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D1_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D1_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D2_MIF_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D2_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D2_MIF_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D2_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D2_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D2_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D3_MIF_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D3_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D3_MIF_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D3_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_D3_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_D3_MIF_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS0_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS0_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS0_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS1_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS1_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS1_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS1_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS1_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS2_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS2_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS2_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS2_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS2_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS3_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS3_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS3_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS3_QCH),
    SFR_ACCESS(WOW_DVFS_IRPS3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_IRPS3_QCH),
    SFR_ACCESS(WOW_DVFS_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_NOCL0_QCH),
    SFR_ACCESS(WOW_DVFS_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_NOCL0_QCH),
    SFR_ACCESS(WOW_DVFS_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_DVFS_NOCL0_QCH),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC_USER__MUX_SEL, 4, 1, CMU_NOCL1A_PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC_USER__MUX_BUSY, 16, 1, CMU_NOCL1A_PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER),
    SFR_ACCESS(CMU_NOCL1A_CLKOUT0__BUSY, 16, 1, CMU_NOCL1A_CLKOUT_CON_CMU_NOCL1A_CLKOUT0),
    SFR_ACCESS(DIV_CLK_NOCL1A_NOCP__DIVRATIO, 0, 3, CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL1A_NOCP__BUSY, 16, 1, CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_NOCP),
    SFR_ACCESS(BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_ACEL_MI_D0_LME_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D0_LME_QCH),
    SFR_ACCESS(LH_ACEL_MI_D0_LME_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D0_LME_QCH),
    SFR_ACCESS(LH_ACEL_MI_D0_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D0_LME_QCH),
    SFR_ACCESS(LH_ACEL_MI_D1_LME_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D1_LME_QCH),
    SFR_ACCESS(LH_ACEL_MI_D1_LME_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D1_LME_QCH),
    SFR_ACCESS(LH_ACEL_MI_D1_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D1_LME_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_M2M_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D_M2M_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_M2M_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D_M2M_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_ACEL_MI_D_M2M_QCH),
    SFR_ACCESS(LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH),
    SFR_ACCESS(LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH),
    SFR_ACCESS(LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_DPUF0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_DPUF0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_DPUF0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_DPUF0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_LME_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D2_LME_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_LME_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D2_LME_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D2_LME_QCH),
    SFR_ACCESS(LH_AXI_MI_D_PERIS_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_PERIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D_PERIS_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_PERIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_PERIS_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_SDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_SDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D0_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_SDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_SDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D1_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D2_SDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D2_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D2_SDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D2_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D2_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D2_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D3_SDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D3_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D3_SDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D3_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_D3_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_D3_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1A_NOCD_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1A_NOCD_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1A_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCD_QCH),
    SFR_ACCESS(SIU_G0_PPMU_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SIU_G0_PPMU_NOCL1A_QCH),
    SFR_ACCESS(SIU_G0_PPMU_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SIU_G0_PPMU_NOCL1A_QCH),
    SFR_ACCESS(SIU_G0_PPMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SIU_G0_PPMU_NOCL1A_QCH),
    SFR_ACCESS(SIU_G1_PPMU_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SIU_G1_PPMU_NOCL1A_QCH),
    SFR_ACCESS(SIU_G1_PPMU_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SIU_G1_PPMU_NOCL1A_QCH),
    SFR_ACCESS(SIU_G1_PPMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SIU_G1_PPMU_NOCL1A_QCH),
    SFR_ACCESS(SIU_G2_PPMU_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SIU_G2_PPMU_NOCL1A_QCH),
    SFR_ACCESS(SIU_G2_PPMU_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SIU_G2_PPMU_NOCL1A_QCH),
    SFR_ACCESS(SIU_G2_PPMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SIU_G2_PPMU_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_DPUF0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_DPUF0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_DPUF0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_DPUF0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_DPUF0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_LME_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_LME_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_LME_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_LME_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_LME_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_M2M_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_M2M_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_M2M_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_M2M_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_M2M_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_PERIS_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_PERIS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_PERIS_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_PERIS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_PERIS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_SDMA_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_SDMA_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_SDMA_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_SDMA_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AST_MI_G_PPMU_SDMA_QCH),
    SFR_ACCESS(CMU_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH),
    SFR_ACCESS(CMU_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH),
    SFR_ACCESS(CMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH),
    SFR_ACCESS(D_TZPC_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH),
    SFR_ACCESS(D_TZPC_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH),
    SFR_ACCESS(D_TZPC_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH),
    SFR_ACCESS(ECU_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH),
    SFR_ACCESS(ECU_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH),
    SFR_ACCESS(ECU_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH),
    SFR_ACCESS(LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH),
    SFR_ACCESS(LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH),
    SFR_ACCESS(LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_P_NOCL0_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_P_NOCL0_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_MI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH),
    SFR_ACCESS(PMU_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_PMU_NOCL1A_QCH),
    SFR_ACCESS(PMU_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_PMU_NOCL1A_QCH),
    SFR_ACCESS(PMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_PMU_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S0_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_PPMU_S0_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S0_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_PPMU_S0_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S0_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_PPMU_S0_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S1_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_PPMU_S1_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S1_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_PPMU_S1_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S1_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_PPMU_S1_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S2_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_PPMU_S2_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S2_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_PPMU_S2_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S2_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_PPMU_S2_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S3_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_PPMU_S3_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S3_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_PPMU_S3_NOCL1A_QCH),
    SFR_ACCESS(PPMU_S3_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_PPMU_S3_NOCL1A_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1A_NOCP_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1A_NOCP_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1A_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_SR_CLK_NOCL1A_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DNC_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DNC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DNC_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DNC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DNC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DPUB_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUB_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DPUB_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUB_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DPUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUB_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DPUF0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DPUF0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_LME_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_LME_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_LME_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_LME_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_LME_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_M2M_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_M2M_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_M2M_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_M2M_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_SI_P_M2M_QCH),
    SFR_ACCESS(SYSREG_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH),
    SFR_ACCESS(SYSREG_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH),
    SFR_ACCESS(SYSREG_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH),
    SFR_ACCESS(TREX_D_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH),
    SFR_ACCESS(TREX_D_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH),
    SFR_ACCESS(TREX_D_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH),
    SFR_ACCESS(TREX_P_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_TREX_P_NOCL1A_QCH),
    SFR_ACCESS(TREX_P_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_TREX_P_NOCL1A_QCH),
    SFR_ACCESS(TREX_P_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_TREX_P_NOCL1A_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_RSTNSYNC_CLK_NOCL1A_OSCCLK_QCH),
    SFR_ACCESS(MUX_CLKCMU_NOCL1B_NOC0_USER__MUX_SEL, 4, 1, CMU_NOCL1B_PLL_CON0_MUX_CLKCMU_NOCL1B_NOC0_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL1B_NOC0_USER__MUX_BUSY, 16, 1, CMU_NOCL1B_PLL_CON0_MUX_CLKCMU_NOCL1B_NOC0_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL1B_NOC0_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_PLL_CON1_MUX_CLKCMU_NOCL1B_NOC0_USER),
    SFR_ACCESS(CMU_NOCL1B_CLKOUT0__BUSY, 16, 1, CMU_NOCL1B_CLKOUT_CON_CMU_NOCL1B_CLKOUT0),
    SFR_ACCESS(DIV_CLK_NOCL1B_NOCP__DIVRATIO, 0, 3, CMU_NOCL1B_CLK_CON_DIV_CLK_NOCL1B_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL1B_NOCP__BUSY, 16, 1, CMU_NOCL1B_CLK_CON_DIV_CLK_NOCL1B_NOCP),
    SFR_ACCESS(BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B),
    SFR_ACCESS(BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1B_CLK_CON_GAT_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_ACEL_MI_D_AUD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_AUD_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_AUD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_AUD_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_AUD_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_HSI1_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_HSI1_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_HSI1_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_HSI1_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_HSI1_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_ICPU_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_ICPU_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_ICPU_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_ICPU_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_ICPU_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_SSP_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_SSP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_SSP_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_SSP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_SSP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_UFS_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_UFS_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_UFS_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_UFS_QCH),
    SFR_ACCESS(LH_ACEL_MI_D_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_ACEL_MI_D_UFS_QCH),
    SFR_ACCESS(LH_AST_MI_IG_BDU_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_BDU_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_MI_IG_BDU_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_BDU_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_MI_IG_BDU_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_BDU_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AST_SI_G_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AST_SI_G_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AST_SI_G_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_MFC_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_MFC_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_MFD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFD_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_MFD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFD_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D0_MFD_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MFC_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MFC_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MFD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFD_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MFD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFD_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D1_MFD_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_MFD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D2_MFD_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_MFD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D2_MFD_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D2_MFD_QCH),
    SFR_ACCESS(LH_AXI_MI_D_ALIVE_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_D_ALIVE_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_MI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AXI_MI_D_ALIVE_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1B_NOCD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1B_NOCD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1B_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCD_QCH),
    SFR_ACCESS(S2MPU_S0_NOCL1B_QCH_S0__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_S2MPU_S0_NOCL1B_QCH_S0),
    SFR_ACCESS(S2MPU_S0_NOCL1B_QCH_S0__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_S2MPU_S0_NOCL1B_QCH_S0),
    SFR_ACCESS(S2MPU_S0_NOCL1B_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_S2MPU_S0_NOCL1B_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU0_NOCL1B_QCH_S0__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_S2MPU_S0_PMMU0_NOCL1B_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU0_NOCL1B_QCH_S0__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_S2MPU_S0_PMMU0_NOCL1B_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU0_NOCL1B_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_S2MPU_S0_PMMU0_NOCL1B_QCH_S0),
    SFR_ACCESS(SIU_G0_PPMU_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SIU_G0_PPMU_NOCL1B_QCH),
    SFR_ACCESS(SIU_G0_PPMU_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SIU_G0_PPMU_NOCL1B_QCH),
    SFR_ACCESS(SIU_G0_PPMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SIU_G0_PPMU_NOCL1B_QCH),
    SFR_ACCESS(SIU_G1_PPMU_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SIU_G1_PPMU_NOCL1B_QCH),
    SFR_ACCESS(SIU_G1_PPMU_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SIU_G1_PPMU_NOCL1B_QCH),
    SFR_ACCESS(SIU_G1_PPMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SIU_G1_PPMU_NOCL1B_QCH),
    SFR_ACCESS(SIU_G2_PPMU_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SIU_G2_PPMU_NOCL1B_QCH),
    SFR_ACCESS(SIU_G2_PPMU_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SIU_G2_PPMU_NOCL1B_QCH),
    SFR_ACCESS(SIU_G2_PPMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SIU_G2_PPMU_NOCL1B_QCH),
    SFR_ACCESS(SLH_ACEL_MI_D_HSI0_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_ACEL_MI_D_HSI0_QCH),
    SFR_ACCESS(SLH_ACEL_MI_D_HSI0_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_ACEL_MI_D_HSI0_QCH),
    SFR_ACCESS(SLH_ACEL_MI_D_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_ACEL_MI_D_HSI0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_AUD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_AUD_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_AUD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_AUD_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_AUD_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_GNSS_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_GNSS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_GNSS_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_GNSS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_GNSS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_HSI0_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_HSI0_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI0_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_HSI1_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI1_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_HSI1_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI1_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_HSI1_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_ICPU_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_ICPU_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MFC_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFC_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MFC_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFC_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFC_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MFD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MFD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_MFD_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_SSP_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_SSP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_SSP_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_SSP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_SSP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_UFD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFD_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_UFD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFD_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFD_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_UFS_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_UFS_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_MI_G_PPMU_UFS_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_UFD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_MI_D_UFD_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_UFD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_MI_D_UFD_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_MI_D_UFD_QCH),
    SFR_ACCESS(TREX_P_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_TREX_P_NOCL1B_QCH),
    SFR_ACCESS(TREX_P_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_TREX_P_NOCL1B_QCH),
    SFR_ACCESS(TREX_P_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_TREX_P_NOCL1B_QCH),
    SFR_ACCESS(BAAW_P_GNSS_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_BAAW_P_GNSS_QCH),
    SFR_ACCESS(BAAW_P_GNSS_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_BAAW_P_GNSS_QCH),
    SFR_ACCESS(BAAW_P_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_BAAW_P_GNSS_QCH),
    SFR_ACCESS(CMU_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_CMU_NOCL1B_QCH),
    SFR_ACCESS(CMU_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_CMU_NOCL1B_QCH),
    SFR_ACCESS(CMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_CMU_NOCL1B_QCH),
    SFR_ACCESS(D_TZPC_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_D_TZPC_NOCL1B_QCH),
    SFR_ACCESS(D_TZPC_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_D_TZPC_NOCL1B_QCH),
    SFR_ACCESS(D_TZPC_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_D_TZPC_NOCL1B_QCH),
    SFR_ACCESS(ECU_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_ECU_NOCL1B_QCH),
    SFR_ACCESS(ECU_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_ECU_NOCL1B_QCH),
    SFR_ACCESS(ECU_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_ECU_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_SI_IG_BDU_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_BDU_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_SI_IG_BDU_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_BDU_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_SI_IG_BDU_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_BDU_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH),
    SFR_ACCESS(LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH),
    SFR_ACCESS(LH_TAXI_MI_P_NOCL0_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH),
    SFR_ACCESS(LH_TAXI_MI_P_NOCL0_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH),
    SFR_ACCESS(LH_TAXI_MI_P_NOCL0_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH),
    SFR_ACCESS(PMU_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_PMU_NOCL1B_QCH),
    SFR_ACCESS(PMU_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_PMU_NOCL1B_QCH),
    SFR_ACCESS(PMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_PMU_NOCL1B_QCH),
    SFR_ACCESS(PPMU_DP_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_PPMU_DP_NOCL1B_QCH),
    SFR_ACCESS(PPMU_DP_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_PPMU_DP_NOCL1B_QCH),
    SFR_ACCESS(PPMU_DP_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_PPMU_DP_NOCL1B_QCH),
    SFR_ACCESS(PPMU_P_HSI1_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_PPMU_P_HSI1_QCH),
    SFR_ACCESS(PPMU_P_HSI1_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_PPMU_P_HSI1_QCH),
    SFR_ACCESS(PPMU_P_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_PPMU_P_HSI1_QCH),
    SFR_ACCESS(PPMU_S0_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_PPMU_S0_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S0_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_PPMU_S0_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S0_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_PPMU_S0_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S1_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_PPMU_S1_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S1_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_PPMU_S1_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S1_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_PPMU_S1_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S2_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_PPMU_S2_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S2_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_PPMU_S2_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S2_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_PPMU_S2_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S3_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_PPMU_S3_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S3_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_PPMU_S3_NOCL1B_QCH),
    SFR_ACCESS(PPMU_S3_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_PPMU_S3_NOCL1B_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1B_NOCP_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1B_NOCP_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NOCL1B_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_CLK_NOCL1B_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_RSTNSYNC_SR_CLK_NOCL1B_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ALIVE_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ALIVE_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_AUD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_AUD_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_AUD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_AUD_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_AUD_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_GNSS_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_GNSS_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_HSI0_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_HSI0_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_HSI0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_HSI1_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_HSI1_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_HSI1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_HSI1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ICPU_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ICPU_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MFC_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MFC_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MFD_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFD_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MFD_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFD_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_MFD_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_SSP_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_SSP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_SSP_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_SSP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_SSP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_UFS_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_UFS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_UFS_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_UFS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SLH_AXI_SI_P_UFS_QCH),
    SFR_ACCESS(SYSREG_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_SYSREG_NOCL1B_QCH),
    SFR_ACCESS(SYSREG_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_SYSREG_NOCL1B_QCH),
    SFR_ACCESS(SYSREG_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_SYSREG_NOCL1B_QCH),
    SFR_ACCESS(TREX_D_NOCL1B_QCH__QCH_EN, 0, 1, CMU_NOCL1B_QCH_CON_TREX_D_NOCL1B_QCH),
    SFR_ACCESS(TREX_D_NOCL1B_QCH__CLK_REQ, 1, 1, CMU_NOCL1B_QCH_CON_TREX_D_NOCL1B_QCH),
    SFR_ACCESS(TREX_D_NOCL1B_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1B_QCH_CON_TREX_D_NOCL1B_QCH),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM0_USER__MUX_SEL, 4, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM0_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM0_USER__MUX_BUSY, 16, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM0_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM0_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM0_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM1_USER__MUX_SEL, 4, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM1_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM1_USER__MUX_BUSY, 16, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM1_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM1_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM1_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM2_USER__MUX_SEL, 4, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM2_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM2_USER__MUX_BUSY, 16, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM2_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM2_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM2_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM3_USER__MUX_SEL, 4, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM3_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM3_USER__MUX_BUSY, 16, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_CAM3_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_CAM3_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_CAM3_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_NOC_USER__MUX_SEL, 4, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_NOC_USER__MUX_BUSY, 16, 1, CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL2A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_NOC_USER),
    SFR_ACCESS(CMU_NOCL2A_CLKOUT0__BUSY, 16, 1, CMU_NOCL2A_CLKOUT_CON_CMU_NOCL2A_CLKOUT0),
    SFR_ACCESS(MUX_CLKNOCL2A_AOCCSIS_NOC__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_AOCCSIS_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_AOCCSIS_NOC__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_AOCCSIS_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_AOCCSIS_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_BRP_NOC__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_BRP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_BRP_NOC__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_BRP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_BRP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_BRP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_CSTAT_NOC__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_CSTAT_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_CSTAT_NOC__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_CSTAT_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_CSTAT_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_DLFE_NOC__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLFE_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_DLFE_NOC__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLFE_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_DLFE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLFE_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_DLNE_NOC__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLNE_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_DLNE_NOC__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLNE_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_DLNE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_DLNE_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_MCFP_NOC__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCFP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_MCFP_NOC__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCFP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_MCFP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCFP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_MCSC_NOC__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_MCSC_NOC__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_MCSC_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_MCSC_SHRP__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_SHRP),
    SFR_ACCESS(MUX_CLKNOCL2A_MCSC_SHRP__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_SHRP),
    SFR_ACCESS(MUX_CLKNOCL2A_MCSC_SHRP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_MCSC_SHRP),
    SFR_ACCESS(MUX_CLKNOCL2A_RGBP_NOC__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_RGBP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_RGBP_NOC__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_RGBP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_RGBP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_YUVP_NOC__SELECT, 0, 2, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_YUVP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_YUVP_NOC__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_YUVP_NOC),
    SFR_ACCESS(MUX_CLKNOCL2A_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_MUX_CLKNOCL2A_YUVP_NOC),
    SFR_ACCESS(DIV_CLK_NOCL2A_NOCP__DIVRATIO, 0, 3, CMU_NOCL2A_CLK_CON_DIV_CLK_NOCL2A_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL2A_NOCP__BUSY, 16, 1, CMU_NOCL2A_CLK_CON_DIV_CLK_NOCL2A_NOCP),
    SFR_ACCESS(GATE_CLKNOCL2A_AOCCSIS_NOC__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_AOCCSIS_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_AOCCSIS_NOC__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_AOCCSIS_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_AOCCSIS_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_BRP_NOC__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_BRP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_BRP_NOC__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_BRP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_BRP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_BRP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_CSTAT_NOC__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_CSTAT_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_CSTAT_NOC__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_CSTAT_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_CSTAT_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_DLFE_NOC__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLFE_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_DLFE_NOC__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLFE_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_DLFE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLFE_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_DLNE_NOC__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLNE_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_DLNE_NOC__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLNE_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_DLNE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_DLNE_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_MCFP_NOC__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCFP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_MCFP_NOC__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCFP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_MCFP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCFP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_MCSC_NOC__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_MCSC_NOC__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_MCSC_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_MCSC_SHRP__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_SHRP),
    SFR_ACCESS(GATE_CLKNOCL2A_MCSC_SHRP__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_SHRP),
    SFR_ACCESS(GATE_CLKNOCL2A_MCSC_SHRP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_MCSC_SHRP),
    SFR_ACCESS(GATE_CLKNOCL2A_RGBP_NOC__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_RGBP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_RGBP_NOC__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_RGBP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_RGBP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_YUVP_NOC__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_YUVP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_YUVP_NOC__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_YUVP_NOC),
    SFR_ACCESS(GATE_CLKNOCL2A_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_GATE_CLKNOCL2A_YUVP_NOC),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK),
    SFR_ACCESS(LH_ACEL_MI_D0_MCFP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D0_MCFP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D0_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D3_MCFP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D3_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D3_MCFP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D3_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D3_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D3_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D4_MCFP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D4_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D4_MCFP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D4_MCFP_QCH),
    SFR_ACCESS(LH_ACEL_MI_D4_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D4_MCFP_QCH),
    SFR_ACCESS(LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH),
    SFR_ACCESS(LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH),
    SFR_ACCESS(LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL2A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL2A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CSIS_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CSIS_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_RGBP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_RGBP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_YUVP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_YUVP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CSIS_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CSIS_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MCFP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MCFP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_RGBP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_RGBP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_YUVP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_YUVP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_CSIS_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_CSIS_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_MCFP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_MCFP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_D_BRP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_BRP_QCH),
    SFR_ACCESS(LH_AXI_MI_D_BRP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_BRP_QCH),
    SFR_ACCESS(LH_AXI_MI_D_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_BRP_QCH),
    SFR_ACCESS(LH_AXI_MI_D_CSTAT_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_MI_D_CSTAT_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_MI_D_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_MI_D_DLNE_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_DLNE_QCH),
    SFR_ACCESS(LH_AXI_MI_D_DLNE_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_DLNE_QCH),
    SFR_ACCESS(LH_AXI_MI_D_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AXI_MI_D_DLNE_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(SIU_2X1_P0_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SIU_2X1_P0_NOCL2A_QCH),
    SFR_ACCESS(SIU_2X1_P0_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SIU_2X1_P0_NOCL2A_QCH),
    SFR_ACCESS(SIU_2X1_P0_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SIU_2X1_P0_NOCL2A_QCH),
    SFR_ACCESS(SIU_2X1_P1_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SIU_2X1_P1_NOCL2A_QCH),
    SFR_ACCESS(SIU_2X1_P1_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SIU_2X1_P1_NOCL2A_QCH),
    SFR_ACCESS(SIU_2X1_P1_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SIU_2X1_P1_NOCL2A_QCH),
    SFR_ACCESS(SIU_8X1_P0_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SIU_8X1_P0_NOCL2A_QCH),
    SFR_ACCESS(SIU_8X1_P0_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SIU_8X1_P0_NOCL2A_QCH),
    SFR_ACCESS(SIU_8X1_P0_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SIU_8X1_P0_NOCL2A_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_BRP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_BRP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_CSIS_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_CSIS_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_CSTAT_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_CSTAT_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_DLNE_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_DLNE_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_DLNE_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_DLNE_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_DLNE_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MCFP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MCFP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_RGBP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_RGBP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_YUVP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_YUVP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH),
    SFR_ACCESS(SLH_AST_MI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH),
    SFR_ACCESS(CMU_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_CMU_NOCL2A_QCH),
    SFR_ACCESS(CMU_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_CMU_NOCL2A_QCH),
    SFR_ACCESS(CMU_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_CMU_NOCL2A_QCH),
    SFR_ACCESS(D_TZPC_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_D_TZPC_NOCL2A_QCH),
    SFR_ACCESS(D_TZPC_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_D_TZPC_NOCL2A_QCH),
    SFR_ACCESS(D_TZPC_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_D_TZPC_NOCL2A_QCH),
    SFR_ACCESS(ECU_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_ECU_NOCL2A_QCH),
    SFR_ACCESS(ECU_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_ECU_NOCL2A_QCH),
    SFR_ACCESS(ECU_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_ECU_NOCL2A_QCH),
    SFR_ACCESS(LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH),
    SFR_ACCESS(LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH),
    SFR_ACCESS(LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH),
    SFR_ACCESS(LH_TAXI_MI_P_NOCL0_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2A_QCH),
    SFR_ACCESS(LH_TAXI_MI_P_NOCL0_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2A_QCH),
    SFR_ACCESS(LH_TAXI_MI_P_NOCL0_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2A_QCH),
    SFR_ACCESS(PPMU_S0_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_PPMU_S0_NOCL2A_QCH),
    SFR_ACCESS(PPMU_S0_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_PPMU_S0_NOCL2A_QCH),
    SFR_ACCESS(PPMU_S0_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_PPMU_S0_NOCL2A_QCH),
    SFR_ACCESS(PPMU_S1_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_PPMU_S1_NOCL2A_QCH),
    SFR_ACCESS(PPMU_S1_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_PPMU_S1_NOCL2A_QCH),
    SFR_ACCESS(PPMU_S1_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_PPMU_S1_NOCL2A_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_BRP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_BRP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_BRP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_BRP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_BRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_BRP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSIS_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSIS_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSTAT_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSTAT_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DLFE_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLFE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DLFE_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLFE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DLFE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLFE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DLNE_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLNE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DLNE_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLNE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLNE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MCFP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCFP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MCFP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCFP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCFP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MCSC_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCSC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MCSC_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCSC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCSC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_RGBP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_RGBP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_YUVP_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_YUVP_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_YUVP_QCH),
    SFR_ACCESS(SYSREG_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_SYSREG_NOCL2A_QCH),
    SFR_ACCESS(SYSREG_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_SYSREG_NOCL2A_QCH),
    SFR_ACCESS(SYSREG_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_SYSREG_NOCL2A_QCH),
    SFR_ACCESS(TREX_D_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_TREX_D_NOCL2A_QCH),
    SFR_ACCESS(TREX_D_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_TREX_D_NOCL2A_QCH),
    SFR_ACCESS(TREX_D_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_TREX_D_NOCL2A_QCH),
    SFR_ACCESS(TREX_P_NOCL2A_QCH__QCH_EN, 0, 1, CMU_NOCL2A_QCH_CON_TREX_P_NOCL2A_QCH),
    SFR_ACCESS(TREX_P_NOCL2A_QCH__CLK_REQ, 1, 1, CMU_NOCL2A_QCH_CON_TREX_P_NOCL2A_QCH),
    SFR_ACCESS(TREX_P_NOCL2A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL2A_QCH_CON_TREX_P_NOCL2A_QCH),
    SFR_ACCESS(MUX_CLKCMU_NPUMEM_NOC_USER__MUX_SEL, 4, 1, CMU_NPUMEM_PLL_CON0_MUX_CLKCMU_NPUMEM_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NPUMEM_NOC_USER__MUX_BUSY, 16, 1, CMU_NPUMEM_PLL_CON0_MUX_CLKCMU_NPUMEM_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NPUMEM_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_PLL_CON1_MUX_CLKCMU_NPUMEM_NOC_USER),
    SFR_ACCESS(CMU_NPUMEM_CLKOUT0__BUSY, 16, 1, CMU_NPUMEM_CLKOUT_CON_CMU_NPUMEM_CLKOUT0),
    SFR_ACCESS(DIV_CLK_NPUMEM_NOC__BUSY, 16, 1, CMU_NPUMEM_UNDEFINED_DIV_CLK_NPUMEM_NOC),
    SFR_ACCESS(DIV_CLK_NPUMEM_NOCP__DIVRATIO, 0, 3, CMU_NPUMEM_CLK_CON_DIV_CLK_NPUMEM_NOCP),
    SFR_ACCESS(DIV_CLK_NPUMEM_NOCP__BUSY, 16, 1, CMU_NPUMEM_CLK_CON_DIV_CLK_NPUMEM_NOCP),
    SFR_ACCESS(BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(IP_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH),
    SFR_ACCESS(IP_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH),
    SFR_ACCESS(IP_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH),
    SFR_ACCESS(IP_NPUMEM_QCH_2__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH_2),
    SFR_ACCESS(IP_NPUMEM_QCH_2__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH_2),
    SFR_ACCESS(IP_NPUMEM_QCH_2__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH_2),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NPUMEM_NOCD_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NPUMEM_NOCD_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH),
    SFR_ACCESS(CMU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_CMU_NPUMEM_QCH),
    SFR_ACCESS(CMU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_CMU_NPUMEM_QCH),
    SFR_ACCESS(CMU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_CMU_NPUMEM_QCH),
    SFR_ACCESS(D_TZPC_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_D_TZPC_NPUMEM_QCH),
    SFR_ACCESS(D_TZPC_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_D_TZPC_NPUMEM_QCH),
    SFR_ACCESS(D_TZPC_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_D_TZPC_NPUMEM_QCH),
    SFR_ACCESS(ECU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_ECU_NPUMEM_QCH),
    SFR_ACCESS(ECU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_ECU_NPUMEM_QCH),
    SFR_ACCESS(ECU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_ECU_NPUMEM_QCH),
    SFR_ACCESS(PMU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_PMU_NPUMEM_QCH),
    SFR_ACCESS(PMU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_PMU_NPUMEM_QCH),
    SFR_ACCESS(PMU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_PMU_NPUMEM_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NPUMEM_NOCP_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NPUMEM_NOCP_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_QCH),
    SFR_ACCESS(SYSREG_NPUMEM_QCH__QCH_EN, 0, 1, CMU_NPUMEM_QCH_CON_SYSREG_NPUMEM_QCH),
    SFR_ACCESS(SYSREG_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_NPUMEM_QCH_CON_SYSREG_NPUMEM_QCH),
    SFR_ACCESS(SYSREG_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUMEM_QCH_CON_SYSREG_NPUMEM_QCH),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP0_USER__MUX_SEL, 4, 1, CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP0_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP0_USER__MUX_BUSY, 16, 1, CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP0_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP0_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_IP0_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP1_USER__MUX_SEL, 4, 1, CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP1_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP1_USER__MUX_BUSY, 16, 1, CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP1_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_IP1_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_IP1_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_NOC_USER__MUX_SEL, 4, 1, CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_NOC_USER__MUX_BUSY, 16, 1, CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER),
    SFR_ACCESS(CMU_PERIC0_CLKOUT0__BUSY, 16, 1, CMU_PERIC0_CLKOUT_CON_CMU_PERIC0_CLKOUT0),
    SFR_ACCESS(MUX_CLK_PERIC0_DBG_UART__SELECT, 0, 2, CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_DBG_UART),
    SFR_ACCESS(MUX_CLK_PERIC0_DBG_UART__BUSY, 16, 1, CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_DBG_UART),
    SFR_ACCESS(MUX_CLK_PERIC0_DBG_UART__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_DBG_UART),
    SFR_ACCESS(MUX_CLK_PERIC0_I2C__SELECT, 0, 2, CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_I2C),
    SFR_ACCESS(MUX_CLK_PERIC0_I2C__BUSY, 16, 1, CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_I2C),
    SFR_ACCESS(MUX_CLK_PERIC0_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_I2C),
    SFR_ACCESS(MUX_CLK_PERIC0_USI04__SELECT, 0, 2, CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_USI04),
    SFR_ACCESS(MUX_CLK_PERIC0_USI04__BUSY, 16, 1, CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_USI04),
    SFR_ACCESS(MUX_CLK_PERIC0_USI04__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_USI04),
    SFR_ACCESS(DIV_CLK_PERIC0_DBG_UART__DIVRATIO, 0, 4, CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_DBG_UART),
    SFR_ACCESS(DIV_CLK_PERIC0_DBG_UART__BUSY, 16, 1, CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_DBG_UART),
    SFR_ACCESS(DIV_CLK_PERIC0_I2C__DIVRATIO, 0, 4, CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_I2C),
    SFR_ACCESS(DIV_CLK_PERIC0_I2C__BUSY, 16, 1, CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_I2C),
    SFR_ACCESS(DIV_CLK_PERIC0_USI04__DIVRATIO, 0, 7, CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_USI04),
    SFR_ACCESS(DIV_CLK_PERIC0_USI04__BUSY, 16, 1, CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_USI04),
    SFR_ACCESS(BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(I3C00_QCH_P__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_I3C00_QCH_P),
    SFR_ACCESS(I3C00_QCH_P__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_I3C00_QCH_P),
    SFR_ACCESS(I3C00_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_I3C00_QCH_P),
    SFR_ACCESS(I3C00_QCH_S__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_I3C00_QCH_S),
    SFR_ACCESS(I3C00_QCH_S__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_I3C00_QCH_S),
    SFR_ACCESS(I3C00_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_I3C00_QCH_S),
    SFR_ACCESS(I3C01_QCH_P__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_I3C01_QCH_P),
    SFR_ACCESS(I3C01_QCH_P__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_I3C01_QCH_P),
    SFR_ACCESS(I3C01_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_I3C01_QCH_P),
    SFR_ACCESS(I3C01_QCH_S__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_I3C01_QCH_S),
    SFR_ACCESS(I3C01_QCH_S__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_I3C01_QCH_S),
    SFR_ACCESS(I3C01_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_I3C01_QCH_S),
    SFR_ACCESS(CMU_PERIC0_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_CMU_PERIC0_QCH),
    SFR_ACCESS(CMU_PERIC0_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_CMU_PERIC0_QCH),
    SFR_ACCESS(CMU_PERIC0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_CMU_PERIC0_QCH),
    SFR_ACCESS(DBG_UART_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_DBG_UART_QCH),
    SFR_ACCESS(DBG_UART_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_DBG_UART_QCH),
    SFR_ACCESS(DBG_UART_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_DBG_UART_QCH),
    SFR_ACCESS(D_TZPC_PERIC0_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_D_TZPC_PERIC0_QCH),
    SFR_ACCESS(D_TZPC_PERIC0_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_D_TZPC_PERIC0_QCH),
    SFR_ACCESS(D_TZPC_PERIC0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_D_TZPC_PERIC0_QCH),
    SFR_ACCESS(GPIO_PERIC0_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_GPIO_PERIC0_QCH),
    SFR_ACCESS(GPIO_PERIC0_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_GPIO_PERIC0_QCH),
    SFR_ACCESS(GPIO_PERIC0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_GPIO_PERIC0_QCH),
    SFR_ACCESS(PWM_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_PWM_QCH),
    SFR_ACCESS(PWM_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_PWM_QCH),
    SFR_ACCESS(PWM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_PWM_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIC0_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIC0_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH),
    SFR_ACCESS(SYSREG_PERIC0_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_SYSREG_PERIC0_QCH),
    SFR_ACCESS(SYSREG_PERIC0_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_SYSREG_PERIC0_QCH),
    SFR_ACCESS(SYSREG_PERIC0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_SYSREG_PERIC0_QCH),
    SFR_ACCESS(USI04_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_USI04_I2C_QCH),
    SFR_ACCESS(USI04_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_USI04_I2C_QCH),
    SFR_ACCESS(USI04_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_USI04_I2C_QCH),
    SFR_ACCESS(USI04_USI_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_USI04_USI_QCH),
    SFR_ACCESS(USI04_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_USI04_USI_QCH),
    SFR_ACCESS(USI04_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_USI04_USI_QCH),
    SFR_ACCESS(USI12_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_USI12_I2C_QCH),
    SFR_ACCESS(USI12_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_USI12_I2C_QCH),
    SFR_ACCESS(USI12_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_USI12_I2C_QCH),
    SFR_ACCESS(USI13_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC0_QCH_CON_USI13_I2C_QCH),
    SFR_ACCESS(USI13_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC0_QCH_CON_USI13_I2C_QCH),
    SFR_ACCESS(USI13_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC0_QCH_CON_USI13_I2C_QCH),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP0_USER__MUX_SEL, 4, 1, CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP0_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP0_USER__MUX_BUSY, 16, 1, CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP0_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP0_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_IP0_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP1_USER__MUX_SEL, 4, 1, CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP1_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP1_USER__MUX_BUSY, 16, 1, CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP1_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_IP1_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_IP1_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_NOC_USER__MUX_SEL, 4, 1, CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_NOC_USER__MUX_BUSY, 16, 1, CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER),
    SFR_ACCESS(CMU_PERIC1_CLKOUT0__BUSY, 16, 1, CMU_PERIC1_CLKOUT_CON_CMU_PERIC1_CLKOUT0),
    SFR_ACCESS(MUX_CLK_PERIC1_I2C__SELECT, 0, 2, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_I2C),
    SFR_ACCESS(MUX_CLK_PERIC1_I2C__BUSY, 16, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_I2C),
    SFR_ACCESS(MUX_CLK_PERIC1_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_I2C),
    SFR_ACCESS(MUX_CLK_PERIC1_SPI_MS_CTRL__SELECT, 0, 2, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_PERIC1_SPI_MS_CTRL__BUSY, 16, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_PERIC1_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_PERIC1_UART_BT__SELECT, 0, 2, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_UART_BT),
    SFR_ACCESS(MUX_CLK_PERIC1_UART_BT__BUSY, 16, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_UART_BT),
    SFR_ACCESS(MUX_CLK_PERIC1_UART_BT__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_UART_BT),
    SFR_ACCESS(MUX_CLK_PERIC1_USI07__SELECT, 0, 2, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07),
    SFR_ACCESS(MUX_CLK_PERIC1_USI07__BUSY, 16, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07),
    SFR_ACCESS(MUX_CLK_PERIC1_USI07__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07),
    SFR_ACCESS(MUX_CLK_PERIC1_USI07_SPI_I2C__SELECT, 0, 2, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC1_USI07_SPI_I2C__BUSY, 16, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC1_USI07_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC1_USI08__SELECT, 0, 2, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08),
    SFR_ACCESS(MUX_CLK_PERIC1_USI08__BUSY, 16, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08),
    SFR_ACCESS(MUX_CLK_PERIC1_USI08__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08),
    SFR_ACCESS(MUX_CLK_PERIC1_USI08_SPI_I2C__SELECT, 0, 2, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC1_USI08_SPI_I2C__BUSY, 16, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC1_USI08_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC1_USI09__SELECT, 0, 2, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI09),
    SFR_ACCESS(MUX_CLK_PERIC1_USI09__BUSY, 16, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI09),
    SFR_ACCESS(MUX_CLK_PERIC1_USI09__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI09),
    SFR_ACCESS(MUX_CLK_PERIC1_USI10__SELECT, 0, 2, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI10),
    SFR_ACCESS(MUX_CLK_PERIC1_USI10__BUSY, 16, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI10),
    SFR_ACCESS(MUX_CLK_PERIC1_USI10__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI10),
    SFR_ACCESS(DIV_CLK_PERIC1_I2C__DIVRATIO, 0, 4, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_I2C),
    SFR_ACCESS(DIV_CLK_PERIC1_I2C__BUSY, 16, 1, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_I2C),
    SFR_ACCESS(DIV_CLK_PERIC1_SPI_MS_CTRL__DIVRATIO, 0, 7, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_SPI_MS_CTRL),
    SFR_ACCESS(DIV_CLK_PERIC1_SPI_MS_CTRL__BUSY, 16, 1, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_SPI_MS_CTRL),
    SFR_ACCESS(DIV_CLK_PERIC1_UART_BT__DIVRATIO, 0, 4, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_UART_BT),
    SFR_ACCESS(DIV_CLK_PERIC1_UART_BT__BUSY, 16, 1, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_UART_BT),
    SFR_ACCESS(DIV_CLK_PERIC1_USI07__DIVRATIO, 0, 7, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07),
    SFR_ACCESS(DIV_CLK_PERIC1_USI07__BUSY, 16, 1, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07),
    SFR_ACCESS(DIV_CLK_PERIC1_USI07_SPI_I2C__DIVRATIO, 0, 4, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07_SPI_I2C),
    SFR_ACCESS(DIV_CLK_PERIC1_USI07_SPI_I2C__BUSY, 16, 1, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07_SPI_I2C),
    SFR_ACCESS(DIV_CLK_PERIC1_USI08__DIVRATIO, 0, 7, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08),
    SFR_ACCESS(DIV_CLK_PERIC1_USI08__BUSY, 16, 1, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08),
    SFR_ACCESS(DIV_CLK_PERIC1_USI08_SPI_I2C__DIVRATIO, 0, 4, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08_SPI_I2C),
    SFR_ACCESS(DIV_CLK_PERIC1_USI08_SPI_I2C__BUSY, 16, 1, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08_SPI_I2C),
    SFR_ACCESS(DIV_CLK_PERIC1_USI09__DIVRATIO, 0, 7, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI09),
    SFR_ACCESS(DIV_CLK_PERIC1_USI09__BUSY, 16, 1, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI09),
    SFR_ACCESS(DIV_CLK_PERIC1_USI10__DIVRATIO, 0, 7, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI10),
    SFR_ACCESS(DIV_CLK_PERIC1_USI10__BUSY, 16, 1, CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI10),
    SFR_ACCESS(BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(I3C02_QCH_P__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_I3C02_QCH_P),
    SFR_ACCESS(I3C02_QCH_P__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_I3C02_QCH_P),
    SFR_ACCESS(I3C02_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_I3C02_QCH_P),
    SFR_ACCESS(I3C02_QCH_S__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_I3C02_QCH_S),
    SFR_ACCESS(I3C02_QCH_S__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_I3C02_QCH_S),
    SFR_ACCESS(I3C02_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_I3C02_QCH_S),
    SFR_ACCESS(I3C04_QCH_P__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_I3C04_QCH_P),
    SFR_ACCESS(I3C04_QCH_P__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_I3C04_QCH_P),
    SFR_ACCESS(I3C04_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_I3C04_QCH_P),
    SFR_ACCESS(I3C04_QCH_S__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_I3C04_QCH_S),
    SFR_ACCESS(I3C04_QCH_S__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_I3C04_QCH_S),
    SFR_ACCESS(I3C04_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_I3C04_QCH_S),
    SFR_ACCESS(I3C05_QCH_P__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_I3C05_QCH_P),
    SFR_ACCESS(I3C05_QCH_P__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_I3C05_QCH_P),
    SFR_ACCESS(I3C05_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_I3C05_QCH_P),
    SFR_ACCESS(I3C05_QCH_S__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_I3C05_QCH_S),
    SFR_ACCESS(I3C05_QCH_S__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_I3C05_QCH_S),
    SFR_ACCESS(I3C05_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_I3C05_QCH_S),
    SFR_ACCESS(BT_UART_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_BT_UART_QCH),
    SFR_ACCESS(BT_UART_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_BT_UART_QCH),
    SFR_ACCESS(BT_UART_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_BT_UART_QCH),
    SFR_ACCESS(CMU_PERIC1_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_CMU_PERIC1_QCH),
    SFR_ACCESS(CMU_PERIC1_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_CMU_PERIC1_QCH),
    SFR_ACCESS(CMU_PERIC1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_CMU_PERIC1_QCH),
    SFR_ACCESS(D_TZPC_PERIC1_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_D_TZPC_PERIC1_QCH),
    SFR_ACCESS(D_TZPC_PERIC1_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_D_TZPC_PERIC1_QCH),
    SFR_ACCESS(D_TZPC_PERIC1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_D_TZPC_PERIC1_QCH),
    SFR_ACCESS(GPIO_PERIC1_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_GPIO_PERIC1_QCH),
    SFR_ACCESS(GPIO_PERIC1_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_GPIO_PERIC1_QCH),
    SFR_ACCESS(GPIO_PERIC1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_GPIO_PERIC1_QCH),
    SFR_ACCESS(PERIC1_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_PERIC1_I2C_QCH),
    SFR_ACCESS(PERIC1_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_PERIC1_I2C_QCH),
    SFR_ACCESS(PERIC1_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_PERIC1_I2C_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIC1_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIC1_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH),
    SFR_ACCESS(SYSREG_PERIC1_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_SYSREG_PERIC1_QCH),
    SFR_ACCESS(SYSREG_PERIC1_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_SYSREG_PERIC1_QCH),
    SFR_ACCESS(SYSREG_PERIC1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_SYSREG_PERIC1_QCH),
    SFR_ACCESS(USI07_SPI_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI07_SPI_I2C_QCH),
    SFR_ACCESS(USI07_SPI_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI07_SPI_I2C_QCH),
    SFR_ACCESS(USI07_SPI_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI07_SPI_I2C_QCH),
    SFR_ACCESS(USI07_USI_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI07_USI_QCH),
    SFR_ACCESS(USI07_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI07_USI_QCH),
    SFR_ACCESS(USI07_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI07_USI_QCH),
    SFR_ACCESS(USI08_SPI_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI08_SPI_I2C_QCH),
    SFR_ACCESS(USI08_SPI_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI08_SPI_I2C_QCH),
    SFR_ACCESS(USI08_SPI_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI08_SPI_I2C_QCH),
    SFR_ACCESS(USI08_USI_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI08_USI_QCH),
    SFR_ACCESS(USI08_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI08_USI_QCH),
    SFR_ACCESS(USI08_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI08_USI_QCH),
    SFR_ACCESS(USI09_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI09_I2C_QCH),
    SFR_ACCESS(USI09_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI09_I2C_QCH),
    SFR_ACCESS(USI09_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI09_I2C_QCH),
    SFR_ACCESS(USI09_USI_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI09_USI_QCH),
    SFR_ACCESS(USI09_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI09_USI_QCH),
    SFR_ACCESS(USI09_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI09_USI_QCH),
    SFR_ACCESS(USI10_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI10_I2C_QCH),
    SFR_ACCESS(USI10_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI10_I2C_QCH),
    SFR_ACCESS(USI10_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI10_I2C_QCH),
    SFR_ACCESS(USI10_USI_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI10_USI_QCH),
    SFR_ACCESS(USI10_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI10_USI_QCH),
    SFR_ACCESS(USI10_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI10_USI_QCH),
    SFR_ACCESS(USI14_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI14_I2C_QCH),
    SFR_ACCESS(USI14_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI14_I2C_QCH),
    SFR_ACCESS(USI14_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI14_I2C_QCH),
    SFR_ACCESS(USI15_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI15_I2C_QCH),
    SFR_ACCESS(USI15_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI15_I2C_QCH),
    SFR_ACCESS(USI15_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI15_I2C_QCH),
    SFR_ACCESS(USI16_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_USI16_I2C_QCH),
    SFR_ACCESS(USI16_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_USI16_I2C_QCH),
    SFR_ACCESS(USI16_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_USI16_I2C_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__QCH_EN, 0, 1, CMU_PERIC1_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__CLK_REQ, 1, 1, CMU_PERIC1_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC1_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP0_USER__MUX_SEL, 4, 1, CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP0_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP0_USER__MUX_BUSY, 16, 1, CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP0_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP0_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_IP0_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP1_USER__MUX_SEL, 4, 1, CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP1_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP1_USER__MUX_BUSY, 16, 1, CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP1_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_IP1_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_IP1_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_NOC_USER__MUX_SEL, 4, 1, CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_NOC_USER__MUX_BUSY, 16, 1, CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIC2_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_NOC_USER),
    SFR_ACCESS(CMU_PERIC2_CLKOUT0__BUSY, 16, 1, CMU_PERIC2_CLKOUT_CON_CMU_PERIC2_CLKOUT0),
    SFR_ACCESS(MUX_CLK_PERIC2_I2C__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_I2C),
    SFR_ACCESS(MUX_CLK_PERIC2_I2C__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_I2C),
    SFR_ACCESS(MUX_CLK_PERIC2_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_I2C),
    SFR_ACCESS(MUX_CLK_PERIC2_SPI_MS_CTRL__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_PERIC2_SPI_MS_CTRL__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_PERIC2_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_SPI_MS_CTRL),
    SFR_ACCESS(MUX_CLK_PERIC2_USI00__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00),
    SFR_ACCESS(MUX_CLK_PERIC2_USI00__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00),
    SFR_ACCESS(MUX_CLK_PERIC2_USI00__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00),
    SFR_ACCESS(MUX_CLK_PERIC2_USI00_SPI_I2C__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC2_USI00_SPI_I2C__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC2_USI00_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC2_USI01__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01),
    SFR_ACCESS(MUX_CLK_PERIC2_USI01__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01),
    SFR_ACCESS(MUX_CLK_PERIC2_USI01__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01),
    SFR_ACCESS(MUX_CLK_PERIC2_USI01_SPI_I2C__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC2_USI01_SPI_I2C__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC2_USI01_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01_SPI_I2C),
    SFR_ACCESS(MUX_CLK_PERIC2_USI02__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI02),
    SFR_ACCESS(MUX_CLK_PERIC2_USI02__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI02),
    SFR_ACCESS(MUX_CLK_PERIC2_USI02__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI02),
    SFR_ACCESS(MUX_CLK_PERIC2_USI03__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI03),
    SFR_ACCESS(MUX_CLK_PERIC2_USI03__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI03),
    SFR_ACCESS(MUX_CLK_PERIC2_USI03__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI03),
    SFR_ACCESS(MUX_CLK_PERIC2_USI05__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI05),
    SFR_ACCESS(MUX_CLK_PERIC2_USI05__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI05),
    SFR_ACCESS(MUX_CLK_PERIC2_USI05__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI05),
    SFR_ACCESS(MUX_CLK_PERIC2_USI06__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI06),
    SFR_ACCESS(MUX_CLK_PERIC2_USI06__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI06),
    SFR_ACCESS(MUX_CLK_PERIC2_USI06__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI06),
    SFR_ACCESS(MUX_CLK_PERIC2_USI11__SELECT, 0, 2, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI11),
    SFR_ACCESS(MUX_CLK_PERIC2_USI11__BUSY, 16, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI11),
    SFR_ACCESS(MUX_CLK_PERIC2_USI11__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI11),
    SFR_ACCESS(DIV_CLK_PERIC2_I2C__DIVRATIO, 0, 4, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_I2C),
    SFR_ACCESS(DIV_CLK_PERIC2_I2C__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_I2C),
    SFR_ACCESS(DIV_CLK_PERIC2_SPI_MS_CTRL__DIVRATIO, 0, 7, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_SPI_MS_CTRL),
    SFR_ACCESS(DIV_CLK_PERIC2_SPI_MS_CTRL__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_SPI_MS_CTRL),
    SFR_ACCESS(DIV_CLK_PERIC2_USI00__DIVRATIO, 0, 7, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00),
    SFR_ACCESS(DIV_CLK_PERIC2_USI00__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00),
    SFR_ACCESS(DIV_CLK_PERIC2_USI00_SPI_I2C__DIVRATIO, 0, 4, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00_SPI_I2C),
    SFR_ACCESS(DIV_CLK_PERIC2_USI00_SPI_I2C__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00_SPI_I2C),
    SFR_ACCESS(DIV_CLK_PERIC2_USI01__DIVRATIO, 0, 7, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01),
    SFR_ACCESS(DIV_CLK_PERIC2_USI01__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01),
    SFR_ACCESS(DIV_CLK_PERIC2_USI01_SPI_I2C__DIVRATIO, 0, 4, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01_SPI_I2C),
    SFR_ACCESS(DIV_CLK_PERIC2_USI01_SPI_I2C__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01_SPI_I2C),
    SFR_ACCESS(DIV_CLK_PERIC2_USI02__DIVRATIO, 0, 7, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI02),
    SFR_ACCESS(DIV_CLK_PERIC2_USI02__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI02),
    SFR_ACCESS(DIV_CLK_PERIC2_USI03__DIVRATIO, 0, 7, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI03),
    SFR_ACCESS(DIV_CLK_PERIC2_USI03__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI03),
    SFR_ACCESS(DIV_CLK_PERIC2_USI05__DIVRATIO, 0, 7, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI05),
    SFR_ACCESS(DIV_CLK_PERIC2_USI05__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI05),
    SFR_ACCESS(DIV_CLK_PERIC2_USI06__DIVRATIO, 0, 7, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI06),
    SFR_ACCESS(DIV_CLK_PERIC2_USI06__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI06),
    SFR_ACCESS(DIV_CLK_PERIC2_USI11__DIVRATIO, 0, 7, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI11),
    SFR_ACCESS(DIV_CLK_PERIC2_USI11__BUSY, 16, 1, CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI11),
    SFR_ACCESS(BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(I3C03_OIS_QCH_P__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_P),
    SFR_ACCESS(I3C03_OIS_QCH_P__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_P),
    SFR_ACCESS(I3C03_OIS_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_P),
    SFR_ACCESS(I3C03_OIS_QCH_S__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_S),
    SFR_ACCESS(I3C03_OIS_QCH_S__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_S),
    SFR_ACCESS(I3C03_OIS_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_S),
    SFR_ACCESS(I3C06_QCH_P__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C06_QCH_P),
    SFR_ACCESS(I3C06_QCH_P__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C06_QCH_P),
    SFR_ACCESS(I3C06_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C06_QCH_P),
    SFR_ACCESS(I3C06_QCH_S__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C06_QCH_S),
    SFR_ACCESS(I3C06_QCH_S__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C06_QCH_S),
    SFR_ACCESS(I3C06_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C06_QCH_S),
    SFR_ACCESS(I3C07_QCH_P__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C07_QCH_P),
    SFR_ACCESS(I3C07_QCH_P__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C07_QCH_P),
    SFR_ACCESS(I3C07_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C07_QCH_P),
    SFR_ACCESS(I3C07_QCH_S__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C07_QCH_S),
    SFR_ACCESS(I3C07_QCH_S__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C07_QCH_S),
    SFR_ACCESS(I3C07_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C07_QCH_S),
    SFR_ACCESS(I3C08_QCH_P__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C08_QCH_P),
    SFR_ACCESS(I3C08_QCH_P__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C08_QCH_P),
    SFR_ACCESS(I3C08_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C08_QCH_P),
    SFR_ACCESS(I3C08_QCH_S__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C08_QCH_S),
    SFR_ACCESS(I3C08_QCH_S__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C08_QCH_S),
    SFR_ACCESS(I3C08_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C08_QCH_S),
    SFR_ACCESS(I3C09_QCH_P__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C09_QCH_P),
    SFR_ACCESS(I3C09_QCH_P__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C09_QCH_P),
    SFR_ACCESS(I3C09_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C09_QCH_P),
    SFR_ACCESS(I3C09_QCH_S__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C09_QCH_S),
    SFR_ACCESS(I3C09_QCH_S__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C09_QCH_S),
    SFR_ACCESS(I3C09_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C09_QCH_S),
    SFR_ACCESS(I3C10_QCH_P__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C10_QCH_P),
    SFR_ACCESS(I3C10_QCH_P__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C10_QCH_P),
    SFR_ACCESS(I3C10_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C10_QCH_P),
    SFR_ACCESS(I3C10_QCH_S__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C10_QCH_S),
    SFR_ACCESS(I3C10_QCH_S__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C10_QCH_S),
    SFR_ACCESS(I3C10_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C10_QCH_S),
    SFR_ACCESS(I3C11_QCH_P__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C11_QCH_P),
    SFR_ACCESS(I3C11_QCH_P__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C11_QCH_P),
    SFR_ACCESS(I3C11_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C11_QCH_P),
    SFR_ACCESS(I3C11_QCH_S__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_I3C11_QCH_S),
    SFR_ACCESS(I3C11_QCH_S__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_I3C11_QCH_S),
    SFR_ACCESS(I3C11_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_I3C11_QCH_S),
    SFR_ACCESS(CMU_PERIC2_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_CMU_PERIC2_QCH),
    SFR_ACCESS(CMU_PERIC2_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_CMU_PERIC2_QCH),
    SFR_ACCESS(CMU_PERIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_CMU_PERIC2_QCH),
    SFR_ACCESS(D_TZPC_PERIC2_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_D_TZPC_PERIC2_QCH),
    SFR_ACCESS(D_TZPC_PERIC2_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_D_TZPC_PERIC2_QCH),
    SFR_ACCESS(D_TZPC_PERIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_D_TZPC_PERIC2_QCH),
    SFR_ACCESS(GPIO_PERIC2_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_GPIO_PERIC2_QCH),
    SFR_ACCESS(GPIO_PERIC2_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_GPIO_PERIC2_QCH),
    SFR_ACCESS(GPIO_PERIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_GPIO_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_CSIS_PERIC2_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_SLH_AXI_MI_LP_CSIS_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_CSIS_PERIC2_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_SLH_AXI_MI_LP_CSIS_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_SLH_AXI_MI_LP_CSIS_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIC2_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_SLH_AXI_MI_P_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIC2_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_SLH_AXI_MI_P_PERIC2_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_SLH_AXI_MI_P_PERIC2_QCH),
    SFR_ACCESS(SYSREG_PERIC2_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_SYSREG_PERIC2_QCH),
    SFR_ACCESS(SYSREG_PERIC2_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_SYSREG_PERIC2_QCH),
    SFR_ACCESS(SYSREG_PERIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_SYSREG_PERIC2_QCH),
    SFR_ACCESS(USI00_SPI_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI00_SPI_I2C_QCH),
    SFR_ACCESS(USI00_SPI_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI00_SPI_I2C_QCH),
    SFR_ACCESS(USI00_SPI_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI00_SPI_I2C_QCH),
    SFR_ACCESS(USI00_USI_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI00_USI_QCH),
    SFR_ACCESS(USI00_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI00_USI_QCH),
    SFR_ACCESS(USI00_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI00_USI_QCH),
    SFR_ACCESS(USI01_SPI_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI01_SPI_I2C_QCH),
    SFR_ACCESS(USI01_SPI_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI01_SPI_I2C_QCH),
    SFR_ACCESS(USI01_SPI_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI01_SPI_I2C_QCH),
    SFR_ACCESS(USI01_USI_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI01_USI_QCH),
    SFR_ACCESS(USI01_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI01_USI_QCH),
    SFR_ACCESS(USI01_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI01_USI_QCH),
    SFR_ACCESS(USI02_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI02_I2C_QCH),
    SFR_ACCESS(USI02_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI02_I2C_QCH),
    SFR_ACCESS(USI02_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI02_I2C_QCH),
    SFR_ACCESS(USI02_USI_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI02_USI_QCH),
    SFR_ACCESS(USI02_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI02_USI_QCH),
    SFR_ACCESS(USI02_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI02_USI_QCH),
    SFR_ACCESS(USI03_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI03_I2C_QCH),
    SFR_ACCESS(USI03_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI03_I2C_QCH),
    SFR_ACCESS(USI03_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI03_I2C_QCH),
    SFR_ACCESS(USI03_USI_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI03_USI_QCH),
    SFR_ACCESS(USI03_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI03_USI_QCH),
    SFR_ACCESS(USI03_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI03_USI_QCH),
    SFR_ACCESS(USI05_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI05_I2C_QCH),
    SFR_ACCESS(USI05_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI05_I2C_QCH),
    SFR_ACCESS(USI05_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI05_I2C_QCH),
    SFR_ACCESS(USI05_USI_OIS_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI05_USI_OIS_QCH),
    SFR_ACCESS(USI05_USI_OIS_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI05_USI_OIS_QCH),
    SFR_ACCESS(USI05_USI_OIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI05_USI_OIS_QCH),
    SFR_ACCESS(USI06_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI06_I2C_QCH),
    SFR_ACCESS(USI06_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI06_I2C_QCH),
    SFR_ACCESS(USI06_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI06_I2C_QCH),
    SFR_ACCESS(USI06_USI_OIS_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI06_USI_OIS_QCH),
    SFR_ACCESS(USI06_USI_OIS_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI06_USI_OIS_QCH),
    SFR_ACCESS(USI06_USI_OIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI06_USI_OIS_QCH),
    SFR_ACCESS(USI11_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI11_I2C_QCH),
    SFR_ACCESS(USI11_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI11_I2C_QCH),
    SFR_ACCESS(USI11_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI11_I2C_QCH),
    SFR_ACCESS(USI11_USI_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI11_USI_QCH),
    SFR_ACCESS(USI11_USI_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI11_USI_QCH),
    SFR_ACCESS(USI11_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI11_USI_QCH),
    SFR_ACCESS(USI17_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI17_I2C_QCH),
    SFR_ACCESS(USI17_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI17_I2C_QCH),
    SFR_ACCESS(USI17_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI17_I2C_QCH),
    SFR_ACCESS(USI18_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI18_I2C_QCH),
    SFR_ACCESS(USI18_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI18_I2C_QCH),
    SFR_ACCESS(USI18_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI18_I2C_QCH),
    SFR_ACCESS(USI19_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI19_I2C_QCH),
    SFR_ACCESS(USI19_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI19_I2C_QCH),
    SFR_ACCESS(USI19_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI19_I2C_QCH),
    SFR_ACCESS(USI20_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI20_I2C_QCH),
    SFR_ACCESS(USI20_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI20_I2C_QCH),
    SFR_ACCESS(USI20_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI20_I2C_QCH),
    SFR_ACCESS(USI21_I2C_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_USI21_I2C_QCH),
    SFR_ACCESS(USI21_I2C_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_USI21_I2C_QCH),
    SFR_ACCESS(USI21_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_USI21_I2C_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__QCH_EN, 0, 1, CMU_PERIC2_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__CLK_REQ, 1, 1, CMU_PERIC2_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH),
    SFR_ACCESS(SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIC2_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH),
    SFR_ACCESS(MUX_CLKCMU_PERIS_NOC_USER__MUX_SEL, 4, 1, CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIS_NOC_USER__MUX_BUSY, 16, 1, CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_PLL_CON1_MUX_CLKCMU_PERIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIS_TMU_USER__MUX_SEL, 4, 1, CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_TMU_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIS_TMU_USER__MUX_BUSY, 16, 1, CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_TMU_USER),
    SFR_ACCESS(MUX_CLKCMU_PERIS_TMU_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_PLL_CON1_MUX_CLKCMU_PERIS_TMU_USER),
    SFR_ACCESS(MUX_CLK_PERIS_GIC_USER__MUX_SEL, 4, 1, CMU_PERIS_PLL_CON0_MUX_CLK_PERIS_GIC_USER),
    SFR_ACCESS(MUX_CLK_PERIS_GIC_USER__MUX_BUSY, 16, 1, CMU_PERIS_PLL_CON0_MUX_CLK_PERIS_GIC_USER),
    SFR_ACCESS(MUX_CLK_PERIS_GIC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_PLL_CON1_MUX_CLK_PERIS_GIC_USER),
    SFR_ACCESS(CMU_PERIS_CLKOUT0__BUSY, 16, 1, CMU_PERIS_CLKOUT_CON_CMU_PERIS_CLKOUT0),
    SFR_ACCESS(MUX_CLK_PERIS_GIC__SELECT, 0, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC),
    SFR_ACCESS(MUX_CLK_PERIS_GIC__BUSY, 16, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC),
    SFR_ACCESS(MUX_CLK_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC),
    SFR_ACCESS(MUX_CLK_PERIS_TMU0__SELECT, 0, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU0),
    SFR_ACCESS(MUX_CLK_PERIS_TMU0__BUSY, 16, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU0),
    SFR_ACCESS(MUX_CLK_PERIS_TMU0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU0),
    SFR_ACCESS(MUX_CLK_PERIS_TMU1__SELECT, 0, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU1),
    SFR_ACCESS(MUX_CLK_PERIS_TMU1__BUSY, 16, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU1),
    SFR_ACCESS(MUX_CLK_PERIS_TMU1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU1),
    SFR_ACCESS(MUX_CLK_PERIS_TMU2__SELECT, 0, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU2),
    SFR_ACCESS(MUX_CLK_PERIS_TMU2__BUSY, 16, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU2),
    SFR_ACCESS(MUX_CLK_PERIS_TMU2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU2),
    SFR_ACCESS(MUX_CLK_PERIS_TMU3__SELECT, 0, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU3),
    SFR_ACCESS(MUX_CLK_PERIS_TMU3__BUSY, 16, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU3),
    SFR_ACCESS(MUX_CLK_PERIS_TMU3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU3),
    SFR_ACCESS(DIV_CLK_PERIS_NOCP__DIVRATIO, 0, 3, CMU_PERIS_CLK_CON_DIV_CLK_PERIS_NOCP),
    SFR_ACCESS(DIV_CLK_PERIS_NOCP__BUSY, 16, 1, CMU_PERIS_CLK_CON_DIV_CLK_PERIS_NOCP),
    SFR_ACCESS(DIV_CLK_PERIS_OTP__DIVRATIO, 0, 3, CMU_PERIS_CLK_CON_DIV_CLK_PERIS_OTP),
    SFR_ACCESS(DIV_CLK_PERIS_OTP__BUSY, 16, 1, CMU_PERIS_CLK_CON_DIV_CLK_PERIS_OTP),
    SFR_ACCESS(BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK),
    SFR_ACCESS(BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK),
    SFR_ACCESS(BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK),
    SFR_ACCESS(BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_MCT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_MCT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_MCT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK),
    SFR_ACCESS(GIC_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_GIC_QCH),
    SFR_ACCESS(GIC_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_GIC_QCH),
    SFR_ACCESS(GIC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_GIC_QCH),
    SFR_ACCESS(LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH),
    SFR_ACCESS(LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH),
    SFR_ACCESS(LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH),
    SFR_ACCESS(LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH),
    SFR_ACCESS(LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_GIC_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_SLH_AXI_MI_P_GIC_PERIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_GIC_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_SLH_AXI_MI_P_GIC_PERIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_SLH_AXI_MI_P_GIC_PERIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_LH_AXI_SI_D_PERIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_LH_AXI_SI_D_PERIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_LH_AXI_SI_D_PERIS_QCH),
    SFR_ACCESS(PDMA_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_PDMA_QCH),
    SFR_ACCESS(PDMA_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_PDMA_QCH),
    SFR_ACCESS(PDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_PDMA_QCH),
    SFR_ACCESS(S2MPU_S0_PERIS_QCH_S0__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_S2MPU_S0_PERIS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PERIS_QCH_S0__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_S2MPU_S0_PERIS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_S2MPU_S0_PERIS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU0_PERIS_QCH_S0__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_S2MPU_S0_PMMU0_PERIS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU0_PERIS_QCH_S0__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_S2MPU_S0_PMMU0_PERIS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_S2MPU_S0_PMMU0_PERIS_QCH_S0),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_SLH_AST_SI_G_PPMU_PERIS_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_SLH_AST_SI_G_PPMU_PERIS_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_SLH_AST_SI_G_PPMU_PERIS_QCH),
    SFR_ACCESS(SPDMA_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_SPDMA_QCH),
    SFR_ACCESS(SPDMA_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_SPDMA_QCH),
    SFR_ACCESS(SPDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_SPDMA_QCH),
    SFR_ACCESS(VGEN_D_PDMA_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_VGEN_D_PDMA_QCH),
    SFR_ACCESS(VGEN_D_PDMA_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_VGEN_D_PDMA_QCH),
    SFR_ACCESS(VGEN_D_PDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_VGEN_D_PDMA_QCH),
    SFR_ACCESS(VGEN_D_SPDMA_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_VGEN_D_SPDMA_QCH),
    SFR_ACCESS(VGEN_D_SPDMA_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_VGEN_D_SPDMA_QCH),
    SFR_ACCESS(VGEN_D_SPDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_VGEN_D_SPDMA_QCH),
    SFR_ACCESS(CMU_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_CMU_PERIS_QCH),
    SFR_ACCESS(CMU_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_CMU_PERIS_QCH),
    SFR_ACCESS(CMU_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_CMU_PERIS_QCH),
    SFR_ACCESS(D_TZPC_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_D_TZPC_PERIS_QCH),
    SFR_ACCESS(D_TZPC_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_D_TZPC_PERIS_QCH),
    SFR_ACCESS(D_TZPC_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_D_TZPC_PERIS_QCH),
    SFR_ACCESS(MCT_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_MCT_QCH),
    SFR_ACCESS(MCT_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_MCT_QCH),
    SFR_ACCESS(MCT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_MCT_QCH),
    SFR_ACCESS(MCT_SUB_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_MCT_SUB_QCH),
    SFR_ACCESS(MCT_SUB_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_MCT_SUB_QCH),
    SFR_ACCESS(MCT_SUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_MCT_SUB_QCH),
    SFR_ACCESS(PPMU_D_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_PPMU_D_PERIS_QCH),
    SFR_ACCESS(PPMU_D_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_PPMU_D_PERIS_QCH),
    SFR_ACCESS(PPMU_D_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_PPMU_D_PERIS_QCH),
    SFR_ACCESS(QE_D_PDMA_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_QE_D_PDMA_QCH),
    SFR_ACCESS(QE_D_PDMA_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_QE_D_PDMA_QCH),
    SFR_ACCESS(QE_D_PDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_QE_D_PDMA_QCH),
    SFR_ACCESS(QE_D_SPDMA_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_QE_D_SPDMA_QCH),
    SFR_ACCESS(QE_D_SPDMA_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_QE_D_SPDMA_QCH),
    SFR_ACCESS(QE_D_SPDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_QE_D_SPDMA_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_SLH_AXI_MI_P_PERIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_SLH_AXI_MI_P_PERIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_SLH_AXI_MI_P_PERIS_QCH),
    SFR_ACCESS(SPC_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_SPC_PERIS_QCH),
    SFR_ACCESS(SPC_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_SPC_PERIS_QCH),
    SFR_ACCESS(SPC_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_SPC_PERIS_QCH),
    SFR_ACCESS(SYSREG_PERIS_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_SYSREG_PERIS_QCH),
    SFR_ACCESS(SYSREG_PERIS_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_SYSREG_PERIS_QCH),
    SFR_ACCESS(SYSREG_PERIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_SYSREG_PERIS_QCH),
    SFR_ACCESS(TMU_0_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_TMU_0_QCH),
    SFR_ACCESS(TMU_0_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_TMU_0_QCH),
    SFR_ACCESS(TMU_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_TMU_0_QCH),
    SFR_ACCESS(TMU_1_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_TMU_1_QCH),
    SFR_ACCESS(TMU_1_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_TMU_1_QCH),
    SFR_ACCESS(TMU_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_TMU_1_QCH),
    SFR_ACCESS(TMU_2_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_TMU_2_QCH),
    SFR_ACCESS(TMU_2_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_TMU_2_QCH),
    SFR_ACCESS(TMU_2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_TMU_2_QCH),
    SFR_ACCESS(TMU_3_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_TMU_3_QCH),
    SFR_ACCESS(TMU_3_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_TMU_3_QCH),
    SFR_ACCESS(TMU_3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_TMU_3_QCH),
    SFR_ACCESS(WDT0_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_WDT0_QCH),
    SFR_ACCESS(WDT0_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_WDT0_QCH),
    SFR_ACCESS(WDT0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_WDT0_QCH),
    SFR_ACCESS(WDT1_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_WDT1_QCH),
    SFR_ACCESS(WDT1_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_WDT1_QCH),
    SFR_ACCESS(WDT1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_WDT1_QCH),
    SFR_ACCESS(OTP_CON_SUB_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_OTP_CON_SUB_QCH),
    SFR_ACCESS(OTP_CON_SUB_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_OTP_CON_SUB_QCH),
    SFR_ACCESS(OTP_CON_SUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_OTP_CON_SUB_QCH),
    SFR_ACCESS(OTP_CON_TOP_QCH__QCH_EN, 0, 1, CMU_PERIS_QCH_CON_OTP_CON_TOP_QCH),
    SFR_ACCESS(OTP_CON_TOP_QCH__CLK_REQ, 1, 1, CMU_PERIS_QCH_CON_OTP_CON_TOP_QCH),
    SFR_ACCESS(OTP_CON_TOP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERIS_QCH_CON_OTP_CON_TOP_QCH),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOC_USER__MUX_SEL, 4, 1, CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOC_USER__MUX_BUSY, 16, 1, CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOC_USER),
    SFR_ACCESS(CMU_RGBP_CLKOUT0__BUSY, 16, 1, CMU_RGBP_CLKOUT_CON_CMU_RGBP_CLKOUT0),
    SFR_ACCESS(DIV_CLK_RGBP_NOCP__DIVRATIO, 0, 3, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP),
    SFR_ACCESS(DIV_CLK_RGBP_NOCP__BUSY, 16, 1, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP),
    SFR_ACCESS(BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AST_MI_OTF_BRP_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AST_MI_OTF_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_BRP_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AST_MI_OTF_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AST_MI_OTF_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_RGBP_DLNE_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_DLNE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_RGBP_DLNE_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_DLNE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_RGBP_DLNE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_DLNE_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_RGBP_MCFP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_RGBP_MCFP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_RGBP_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_MCFP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD0_BRP_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_LD0_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD0_BRP_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_LD0_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD0_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_LD0_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD1_BRP_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_LD1_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD1_BRP_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_LD1_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD1_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_LD1_BRP_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D0_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D0_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D0_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D1_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D1_RGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D1_RGBP_QCH),
    SFR_ACCESS(L_SIU_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_L_SIU_RGBP_QCH),
    SFR_ACCESS(L_SIU_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_L_SIU_RGBP_QCH),
    SFR_ACCESS(L_SIU_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_L_SIU_RGBP_QCH),
    SFR_ACCESS(RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_RGBP_QCH),
    SFR_ACCESS(RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_RGBP_QCH),
    SFR_ACCESS(RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_RGBP_QCH),
    SFR_ACCESS(RGBP_QCH_VOTF0__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0),
    SFR_ACCESS(RGBP_QCH_VOTF0__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0),
    SFR_ACCESS(RGBP_QCH_VOTF0__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0),
    SFR_ACCESS(RGBP_QCH_VOTF1__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1),
    SFR_ACCESS(RGBP_QCH_VOTF1__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1),
    SFR_ACCESS(RGBP_QCH_VOTF1__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH),
    SFR_ACCESS(SYSMMU_S0_PMMU0_RGBP_QCH_S0__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_RGBP_QCH_S0__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_RGBP_QCH_S0__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_RGBP_QCH_S0__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_RGBP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_RGBP_QCH_S0__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_S0_RGBP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_RGBP_QCH_S0__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_S0_RGBP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_S0_RGBP_QCH_S0),
    SFR_ACCESS(VGEN_LITE_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_VGEN_LITE_RGBP_QCH),
    SFR_ACCESS(VGEN_LITE_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_VGEN_LITE_RGBP_QCH),
    SFR_ACCESS(VGEN_LITE_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_VGEN_LITE_RGBP_QCH),
    SFR_ACCESS(CMU_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_CMU_RGBP_QCH),
    SFR_ACCESS(CMU_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_CMU_RGBP_QCH),
    SFR_ACCESS(CMU_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_CMU_RGBP_QCH),
    SFR_ACCESS(D_TZPC_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH),
    SFR_ACCESS(D_TZPC_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH),
    SFR_ACCESS(D_TZPC_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH),
    SFR_ACCESS(PPMU_D0_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH),
    SFR_ACCESS(PPMU_D0_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH),
    SFR_ACCESS(PPMU_D0_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH),
    SFR_ACCESS(PPMU_D1_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH),
    SFR_ACCESS(PPMU_D1_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH),
    SFR_ACCESS(PPMU_D1_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH),
    SFR_ACCESS(SYSREG_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH),
    SFR_ACCESS(SYSREG_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH),
    SFR_ACCESS(SYSREG_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH),
    SFR_ACCESS(PLL_MIF_S2D__LOCKTIME, 0, 20, CMU_S2D_PLL_LOCKTIME_PLL_MIF_S2D),
    SFR_ACCESS(PLL_MIF_S2D__ENABLE, 31, 1, CMU_S2D_PLL_CON3_PLL_MIF_S2D),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X_S2D__MUX_SEL, 4, 2, CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X_S2D__MUX_BUSY, 16, 1, CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X_S2D__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_PLL_CON1_CLKMUX_MIF_DDRPHY2X_S2D),
    SFR_ACCESS(MUX_CLK_S2D_CORE__SELECT, 0, 1, CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE),
    SFR_ACCESS(MUX_CLK_S2D_CORE__BUSY, 16, 1, CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE),
    SFR_ACCESS(MUX_CLK_S2D_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE),
    SFR_ACCESS(DIV_CLK_MIF_NOCD_S2D__DIVRATIO, 0, 2, CMU_S2D_CLK_CON_DIV_CLK_MIF_NOCD_S2D),
    SFR_ACCESS(DIV_CLK_MIF_NOCD_S2D__BUSY, 16, 1, CMU_S2D_CLK_CON_DIV_CLK_MIF_NOCD_S2D),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(CMU_S2D_QCH__QCH_EN, 0, 1, CMU_S2D_QCH_CON_CMU_S2D_QCH),
    SFR_ACCESS(CMU_S2D_QCH__CLK_REQ, 1, 1, CMU_S2D_QCH_CON_CMU_S2D_QCH),
    SFR_ACCESS(CMU_S2D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_S2D_QCH_CON_CMU_S2D_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__QCH_EN, 0, 1, CMU_S2D_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__CLK_REQ, 1, 1, CMU_S2D_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_S2D_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH),
    SFR_ACCESS(MUX_CLKCMU_SDMA_NOC_USER__MUX_SEL, 4, 1, CMU_SDMA_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_SDMA_NOC_USER__MUX_BUSY, 16, 1, CMU_SDMA_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_SDMA_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER),
    SFR_ACCESS(CMU_SDMA_CLKOUT0__BUSY, 16, 1, CMU_SDMA_CLKOUT_CON_CMU_SDMA_CLKOUT0),
    SFR_ACCESS(DIV_CLK_SDMA_NOC__BUSY, 16, 1, CMU_SDMA_UNDEFINED_DIV_CLK_SDMA_NOC),
    SFR_ACCESS(DIV_CLK_SDMA_NOCP__DIVRATIO, 0, 3, CMU_SDMA_CLK_CON_DIV_CLK_SDMA_NOCP),
    SFR_ACCESS(DIV_CLK_SDMA_NOCP__BUSY, 16, 1, CMU_SDMA_CLK_CON_DIV_CLK_SDMA_NOCP),
    SFR_ACCESS(BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(IP_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_IP_SDMA_QCH),
    SFR_ACCESS(IP_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_IP_SDMA_QCH),
    SFR_ACCESS(IP_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_IP_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_SDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D0_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_SDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D0_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D0_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_SDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D1_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_SDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D1_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D1_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D2_SDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D2_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D2_SDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D2_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D2_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D2_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D3_SDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D3_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D3_SDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D3_SDMA_NOCL1A_QCH),
    SFR_ACCESS(LH_TAXI_SI_D3_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_LH_TAXI_SI_D3_SDMA_NOCL1A_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SDMA_NOCD_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SDMA_NOCD_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH),
    SFR_ACCESS(SIU_G_PPMU_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SIU_G_PPMU_SDMA_QCH),
    SFR_ACCESS(SIU_G_PPMU_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SIU_G_PPMU_SDMA_QCH),
    SFR_ACCESS(SIU_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SIU_G_PPMU_SDMA_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SLH_AST_SI_G_PPMU_SDMA_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SLH_AST_SI_G_PPMU_SDMA_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SLH_AST_SI_G_PPMU_SDMA_QCH),
    SFR_ACCESS(SYSMMU_S0_PMMU0_SDMA_QCH_S0__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU0_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_SDMA_QCH_S0__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU0_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU0_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_SDMA_QCH_S0__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU1_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_SDMA_QCH_S0__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU1_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU1_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_SDMA_QCH_S0__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU2_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_SDMA_QCH_S0__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU2_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU2_SDMA_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU2_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU3_SDMA_QCH_S0__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU3_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU3_SDMA_QCH_S0__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU3_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU3_SDMA_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU3_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_SDMA_QCH_S0__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_SDMA_QCH_S0__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SYSMMU_S0_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_PMMU0_SDMA_QCH_S0__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SYSMMU_S1_PMMU0_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_PMMU0_SDMA_QCH_S0__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SYSMMU_S1_PMMU0_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SYSMMU_S1_PMMU0_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_SDMA_QCH_S0__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SYSMMU_S1_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_SDMA_QCH_S0__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SYSMMU_S1_SDMA_QCH_S0),
    SFR_ACCESS(SYSMMU_S1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SYSMMU_S1_SDMA_QCH_S0),
    SFR_ACCESS(VGEN_LITE_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_VGEN_LITE_SDMA_QCH),
    SFR_ACCESS(VGEN_LITE_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_VGEN_LITE_SDMA_QCH),
    SFR_ACCESS(VGEN_LITE_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_VGEN_LITE_SDMA_QCH),
    SFR_ACCESS(VGEN_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_VGEN_SDMA_QCH),
    SFR_ACCESS(VGEN_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_VGEN_SDMA_QCH),
    SFR_ACCESS(VGEN_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_VGEN_SDMA_QCH),
    SFR_ACCESS(CMU_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_CMU_SDMA_QCH),
    SFR_ACCESS(CMU_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_CMU_SDMA_QCH),
    SFR_ACCESS(CMU_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_CMU_SDMA_QCH),
    SFR_ACCESS(D_TZPC_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_D_TZPC_SDMA_QCH),
    SFR_ACCESS(D_TZPC_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_D_TZPC_SDMA_QCH),
    SFR_ACCESS(D_TZPC_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_D_TZPC_SDMA_QCH),
    SFR_ACCESS(ECU_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_ECU_SDMA_QCH),
    SFR_ACCESS(ECU_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_ECU_SDMA_QCH),
    SFR_ACCESS(ECU_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_ECU_SDMA_QCH),
    SFR_ACCESS(PMU_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_PMU_SDMA_QCH),
    SFR_ACCESS(PMU_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_PMU_SDMA_QCH),
    SFR_ACCESS(PMU_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_PMU_SDMA_QCH),
    SFR_ACCESS(PPMU_IPDNC_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_PPMU_IPDNC_QCH),
    SFR_ACCESS(PPMU_IPDNC_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_PPMU_IPDNC_QCH),
    SFR_ACCESS(PPMU_IPDNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_PPMU_IPDNC_QCH),
    SFR_ACCESS(PPMU_SDMA0_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_PPMU_SDMA0_QCH),
    SFR_ACCESS(PPMU_SDMA0_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_PPMU_SDMA0_QCH),
    SFR_ACCESS(PPMU_SDMA0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_PPMU_SDMA0_QCH),
    SFR_ACCESS(PPMU_SDMA1_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_PPMU_SDMA1_QCH),
    SFR_ACCESS(PPMU_SDMA1_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_PPMU_SDMA1_QCH),
    SFR_ACCESS(PPMU_SDMA1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_PPMU_SDMA1_QCH),
    SFR_ACCESS(PPMU_SDMA2_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_PPMU_SDMA2_QCH),
    SFR_ACCESS(PPMU_SDMA2_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_PPMU_SDMA2_QCH),
    SFR_ACCESS(PPMU_SDMA2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_PPMU_SDMA2_QCH),
    SFR_ACCESS(PPMU_SDMA3_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_PPMU_SDMA3_QCH),
    SFR_ACCESS(PPMU_SDMA3_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_PPMU_SDMA3_QCH),
    SFR_ACCESS(PPMU_SDMA3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_PPMU_SDMA3_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SDMA_NOCP_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SDMA_NOCP_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH),
    SFR_ACCESS(SYSREG_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_SYSREG_SDMA_QCH),
    SFR_ACCESS(SYSREG_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_SYSREG_SDMA_QCH),
    SFR_ACCESS(SYSREG_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_SYSREG_SDMA_QCH),
    SFR_ACCESS(TREX_D_SDMA_QCH__QCH_EN, 0, 1, CMU_SDMA_QCH_CON_TREX_D_SDMA_QCH),
    SFR_ACCESS(TREX_D_SDMA_QCH__CLK_REQ, 1, 1, CMU_SDMA_QCH_CON_TREX_D_SDMA_QCH),
    SFR_ACCESS(TREX_D_SDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SDMA_QCH_CON_TREX_D_SDMA_QCH),
    SFR_ACCESS(MUX_CLKCMU_SNPU_NOC_USER__MUX_SEL, 4, 1, CMU_SNPU0_PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_SNPU_NOC_USER__MUX_BUSY, 16, 1, CMU_SNPU0_PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_SNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_PLL_CON1_MUX_CLKCMU_SNPU_NOC_USER),
    SFR_ACCESS(CMU_SNPU_CLKOUT0__BUSY, 16, 1, CMU_SNPU0_CLKOUT_CON_CMU_SNPU_CLKOUT0),
    SFR_ACCESS(DIV_CLK_SNPU_NOC__BUSY, 16, 1, CMU_SNPU0_UNDEFINED_DIV_CLK_SNPU_NOC),
    SFR_ACCESS(DIV_CLK_SNPU_NOCP__DIVRATIO, 0, 3, CMU_SNPU0_CLK_CON_DIV_CLK_SNPU_NOCP),
    SFR_ACCESS(DIV_CLK_SNPU_NOCP__BUSY, 16, 1, CMU_SNPU0_CLK_CON_DIV_CLK_SNPU_NOCP),
    SFR_ACCESS(BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU0_CLK_CON_GAT_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(IP_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_IP_SNPU_QCH),
    SFR_ACCESS(IP_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_IP_SNPU_QCH),
    SFR_ACCESS(IP_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_IP_SNPU_QCH),
    SFR_ACCESS(IP_SNPU_QCH_CORE__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_IP_SNPU_QCH_CORE),
    SFR_ACCESS(IP_SNPU_QCH_CORE__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_IP_SNPU_QCH_CORE),
    SFR_ACCESS(IP_SNPU_QCH_CORE__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_IP_SNPU_QCH_CORE),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCD_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCD_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(CMU_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_CMU_SNPU_QCH),
    SFR_ACCESS(CMU_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_CMU_SNPU_QCH),
    SFR_ACCESS(CMU_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_CMU_SNPU_QCH),
    SFR_ACCESS(D_TZPC_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_D_TZPC_SNPU_QCH),
    SFR_ACCESS(D_TZPC_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_D_TZPC_SNPU_QCH),
    SFR_ACCESS(D_TZPC_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_D_TZPC_SNPU_QCH),
    SFR_ACCESS(ECU_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_ECU_SNPU_QCH),
    SFR_ACCESS(ECU_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_ECU_SNPU_QCH),
    SFR_ACCESS(ECU_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_ECU_SNPU_QCH),
    SFR_ACCESS(PMU_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_PMU_SNPU_QCH),
    SFR_ACCESS(PMU_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_PMU_SNPU_QCH),
    SFR_ACCESS(PMU_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_PMU_SNPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCP_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCP_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH),
    SFR_ACCESS(SYSREG_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_SYSREG_SNPU_QCH),
    SFR_ACCESS(SYSREG_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_SYSREG_SNPU_QCH),
    SFR_ACCESS(SYSREG_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_SYSREG_SNPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_OSCCLK_QCH__QCH_EN, 0, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_OSCCLK_QCH__CLK_REQ, 1, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_OSCCLK_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU0_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH),
    SFR_ACCESS(MUX_CLKCMU_SNPU_NOC_USER__MUX_SEL, 4, 1, CMU_SNPU1_PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_SNPU_NOC_USER__MUX_BUSY, 16, 1, CMU_SNPU1_PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_SNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_PLL_CON1_MUX_CLKCMU_SNPU_NOC_USER),
    SFR_ACCESS(CMU_SNPU_CLKOUT0__BUSY, 16, 1, CMU_SNPU1_CLKOUT_CON_CMU_SNPU_CLKOUT0),
    SFR_ACCESS(DIV_CLK_SNPU_NOC__BUSY, 16, 1, CMU_SNPU1_UNDEFINED_DIV_CLK_SNPU_NOC),
    SFR_ACCESS(DIV_CLK_SNPU_NOCP__DIVRATIO, 0, 3, CMU_SNPU1_CLK_CON_DIV_CLK_SNPU_NOCP),
    SFR_ACCESS(DIV_CLK_SNPU_NOCP__BUSY, 16, 1, CMU_SNPU1_CLK_CON_DIV_CLK_SNPU_NOCP),
    SFR_ACCESS(BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SNPU1_CLK_CON_GAT_BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(IP_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_IP_SNPU_QCH),
    SFR_ACCESS(IP_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_IP_SNPU_QCH),
    SFR_ACCESS(IP_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_IP_SNPU_QCH),
    SFR_ACCESS(IP_SNPU_QCH_CORE__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_IP_SNPU_QCH_CORE),
    SFR_ACCESS(IP_SNPU_QCH_CORE__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_IP_SNPU_QCH_CORE),
    SFR_ACCESS(IP_SNPU_QCH_CORE__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_IP_SNPU_QCH_CORE),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH),
    SFR_ACCESS(LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCD_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCD_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH),
    SFR_ACCESS(CMU_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_CMU_SNPU_QCH),
    SFR_ACCESS(CMU_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_CMU_SNPU_QCH),
    SFR_ACCESS(CMU_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_CMU_SNPU_QCH),
    SFR_ACCESS(D_TZPC_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_D_TZPC_SNPU_QCH),
    SFR_ACCESS(D_TZPC_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_D_TZPC_SNPU_QCH),
    SFR_ACCESS(D_TZPC_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_D_TZPC_SNPU_QCH),
    SFR_ACCESS(ECU_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_ECU_SNPU_QCH),
    SFR_ACCESS(ECU_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_ECU_SNPU_QCH),
    SFR_ACCESS(ECU_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_ECU_SNPU_QCH),
    SFR_ACCESS(PMU_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_PMU_SNPU_QCH),
    SFR_ACCESS(PMU_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_PMU_SNPU_QCH),
    SFR_ACCESS(PMU_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_PMU_SNPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCP_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCP_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH),
    SFR_ACCESS(SYSREG_SNPU_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_SYSREG_SNPU_QCH),
    SFR_ACCESS(SYSREG_SNPU_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_SYSREG_SNPU_QCH),
    SFR_ACCESS(SYSREG_SNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_SYSREG_SNPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_OSCCLK_QCH__QCH_EN, 0, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_OSCCLK_QCH__CLK_REQ, 1, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SNPU_OSCCLK_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SNPU1_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH),
    SFR_ACCESS(MUX_CLKCMU_SSP_NOC_USER__MUX_SEL, 4, 1, CMU_SSP_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_SSP_NOC_USER__MUX_BUSY, 16, 1, CMU_SSP_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_SSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_PLL_CON1_MUX_CLKCMU_SSP_NOC_USER),
    SFR_ACCESS(CMU_SSP_CLKOUT0__BUSY, 16, 1, CMU_SSP_CLKOUT_CON_CMU_SSP_CLKOUT0),
    SFR_ACCESS(DIV_CLK_SSP_NOCP__DIVRATIO, 0, 3, CMU_SSP_CLK_CON_DIV_CLK_SSP_NOCP),
    SFR_ACCESS(DIV_CLK_SSP_NOCP__BUSY, 16, 1, CMU_SSP_CLK_CON_DIV_CLK_SSP_NOCP),
    SFR_ACCESS(BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK),
    SFR_ACCESS(BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK),
    SFR_ACCESS(BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK),
    SFR_ACCESS(BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK),
    SFR_ACCESS(BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK),
    SFR_ACCESS(BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_SSP_CLK_CON_GAT_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_ACEL_SI_D_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_LH_ACEL_SI_D_SSP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_LH_ACEL_SI_D_SSP_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_LH_ACEL_SI_D_SSP_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_PSP_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_LH_AXI_MI_ID_PSP_SSP_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_PSP_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_LH_AXI_MI_ID_PSP_SSP_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_PSP_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_LH_AXI_MI_ID_PSP_SSP_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_STRONG_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_LH_AXI_MI_ID_STRONG_SSP_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_STRONG_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_LH_AXI_MI_ID_STRONG_SSP_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_STRONG_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_LH_AXI_MI_ID_STRONG_SSP_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SSP_CM35P_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_RSTNSYNC_CLK_SSP_CM35P_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SSP_CM35P_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_RSTNSYNC_CLK_SSP_CM35P_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_SSP_CM35P_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_RSTNSYNC_CLK_SSP_CM35P_QCH),
    SFR_ACCESS(S2MPU_S0_PMMU0_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_S2MPU_S0_PMMU0_SSP_QCH),
    SFR_ACCESS(S2MPU_S0_PMMU0_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_S2MPU_S0_PMMU0_SSP_QCH),
    SFR_ACCESS(S2MPU_S0_PMMU0_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_S2MPU_S0_PMMU0_SSP_QCH),
    SFR_ACCESS(S2MPU_S0_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_S2MPU_S0_SSP_QCH),
    SFR_ACCESS(S2MPU_S0_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_S2MPU_S0_SSP_QCH),
    SFR_ACCESS(S2MPU_S0_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_S2MPU_S0_SSP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SLH_AST_SI_G_PPMU_SSP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SLH_AST_SI_G_PPMU_SSP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SLH_AST_SI_G_PPMU_SSP_QCH),
    SFR_ACCESS(SS_PSP_QCH_BAAW__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_BAAW),
    SFR_ACCESS(SS_PSP_QCH_BAAW__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_BAAW),
    SFR_ACCESS(SS_PSP_QCH_BAAW__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_BAAW),
    SFR_ACCESS(SS_PSP_QCH_CM35P__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_CM35P),
    SFR_ACCESS(SS_PSP_QCH_CM35P__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_CM35P),
    SFR_ACCESS(SS_PSP_QCH_CM35P__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_CM35P),
    SFR_ACCESS(SS_PSP_QCH_DBG__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_DBG),
    SFR_ACCESS(SS_PSP_QCH_DBG__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_DBG),
    SFR_ACCESS(SS_PSP_QCH_DBG__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_DBG),
    SFR_ACCESS(SS_PSP_QCH_FPU__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_FPU),
    SFR_ACCESS(SS_PSP_QCH_FPU__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_FPU),
    SFR_ACCESS(SS_PSP_QCH_FPU__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_FPU),
    SFR_ACCESS(SS_PSP_QCH_LH_D__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_LH_D),
    SFR_ACCESS(SS_PSP_QCH_LH_D__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_LH_D),
    SFR_ACCESS(SS_PSP_QCH_LH_D__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_LH_D),
    SFR_ACCESS(SS_PSP_QCH_LH_P__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_LH_P),
    SFR_ACCESS(SS_PSP_QCH_LH_P__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_LH_P),
    SFR_ACCESS(SS_PSP_QCH_LH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_LH_P),
    SFR_ACCESS(SS_PSP_QCH_MB_AP__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_MB_AP),
    SFR_ACCESS(SS_PSP_QCH_MB_AP__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_MB_AP),
    SFR_ACCESS(SS_PSP_QCH_MB_AP__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_MB_AP),
    SFR_ACCESS(SS_PSP_QCH_MB_CP__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_MB_CP),
    SFR_ACCESS(SS_PSP_QCH_MB_CP__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_MB_CP),
    SFR_ACCESS(SS_PSP_QCH_MB_CP__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_MB_CP),
    SFR_ACCESS(SS_PSP_QCH_SC__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_SC),
    SFR_ACCESS(SS_PSP_QCH_SC__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_SC),
    SFR_ACCESS(SS_PSP_QCH_SC__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_SC),
    SFR_ACCESS(SS_PSP_QCH_SYSREG__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_SYSREG),
    SFR_ACCESS(SS_PSP_QCH_SYSREG__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_SYSREG),
    SFR_ACCESS(SS_PSP_QCH_SYSREG__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SS_PSP_QCH_SYSREG),
    SFR_ACCESS(CMU_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_CMU_SSP_QCH),
    SFR_ACCESS(CMU_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_CMU_SSP_QCH),
    SFR_ACCESS(CMU_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_CMU_SSP_QCH),
    SFR_ACCESS(D_TZPC_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_D_TZPC_SSP_QCH),
    SFR_ACCESS(D_TZPC_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_D_TZPC_SSP_QCH),
    SFR_ACCESS(D_TZPC_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_D_TZPC_SSP_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_PSP_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_LH_AXI_SI_IP_PSP_SSP_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_PSP_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_LH_AXI_SI_IP_PSP_SSP_QCH),
    SFR_ACCESS(LH_AXI_SI_IP_PSP_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_LH_AXI_SI_IP_PSP_SSP_QCH),
    SFR_ACCESS(PPMU_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_PPMU_SSP_QCH),
    SFR_ACCESS(PPMU_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_PPMU_SSP_QCH),
    SFR_ACCESS(PPMU_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_PPMU_SSP_QCH),
    SFR_ACCESS(RTIC_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_RTIC_QCH),
    SFR_ACCESS(RTIC_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_RTIC_QCH),
    SFR_ACCESS(RTIC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_RTIC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SLH_AXI_MI_P_SSP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SLH_AXI_MI_P_SSP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SLH_AXI_MI_P_SSP_QCH),
    SFR_ACCESS(SYSREG_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_SYSREG_SSP_QCH),
    SFR_ACCESS(SYSREG_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_SYSREG_SSP_QCH),
    SFR_ACCESS(SYSREG_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_SYSREG_SSP_QCH),
    SFR_ACCESS(VGEN_LITE_SSP_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_VGEN_LITE_SSP_QCH),
    SFR_ACCESS(VGEN_LITE_SSP_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_VGEN_LITE_SSP_QCH),
    SFR_ACCESS(VGEN_LITE_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_VGEN_LITE_SSP_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SSP_PUF_QCH__QCH_EN, 0, 1, CMU_SSP_QCH_CON_RSTNSYNC_SR_CLK_SSP_PUF_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SSP_PUF_QCH__CLK_REQ, 1, 1, CMU_SSP_QCH_CON_RSTNSYNC_SR_CLK_SSP_PUF_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_SSP_PUF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_SSP_QCH_CON_RSTNSYNC_SR_CLK_SSP_PUF_QCH),
    SFR_ACCESS(CMU_STRONG_CLKOUT0__BUSY, 16, 1, CMU_STRONG_CLKOUT_CON_CMU_STRONG_CLKOUT0),
    SFR_ACCESS(BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_STRONG_CLK_CON_GAT_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK),
    SFR_ACCESS(CMU_STRONG_QCH__QCH_EN, 0, 1, CMU_STRONG_QCH_CON_CMU_STRONG_QCH),
    SFR_ACCESS(CMU_STRONG_QCH__CLK_REQ, 1, 1, CMU_STRONG_QCH_CON_CMU_STRONG_QCH),
    SFR_ACCESS(CMU_STRONG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_STRONG_QCH_CON_CMU_STRONG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_STRONG_OSCCLK_QCH__QCH_EN, 0, 1, CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_STRONG_OSCCLK_QCH__CLK_REQ, 1, 1, CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_STRONG_OSCCLK_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH__QCH_EN, 0, 1, CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH__CLK_REQ, 1, 1, CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_STRONG_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH),
    SFR_ACCESS(MUX_CLKALIVE_UFD_NOC_USER__MUX_SEL, 4, 1, CMU_UFD_PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_UFD_NOC_USER__MUX_BUSY, 16, 1, CMU_UFD_PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_UFD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_PLL_CON1_MUX_CLKALIVE_UFD_NOC_USER),
    SFR_ACCESS(CMU_UFD_CLKOUT0__BUSY, 16, 1, CMU_UFD_CLKOUT_CON_CMU_UFD_CLKOUT0),
    SFR_ACCESS(MUX_CLK_UFD_I2C__SELECT, 0, 1, CMU_UFD_CLK_CON_MUX_CLK_UFD_I2C),
    SFR_ACCESS(MUX_CLK_UFD_I2C__BUSY, 16, 1, CMU_UFD_CLK_CON_MUX_CLK_UFD_I2C),
    SFR_ACCESS(MUX_CLK_UFD_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_MUX_CLK_UFD_I2C),
    SFR_ACCESS(DIV_CLK_UFD_I2C__DIVRATIO, 0, 4, CMU_UFD_CLK_CON_DIV_CLK_UFD_I2C),
    SFR_ACCESS(DIV_CLK_UFD_I2C__BUSY, 16, 1, CMU_UFD_CLK_CON_DIV_CLK_UFD_I2C),
    SFR_ACCESS(DIV_CLK_UFD_NOC__DIVRATIO, 0, 4, CMU_UFD_CLK_CON_DIV_CLK_UFD_NOC),
    SFR_ACCESS(DIV_CLK_UFD_NOC__BUSY, 16, 1, CMU_UFD_CLK_CON_DIV_CLK_UFD_NOC),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK),
    SFR_ACCESS(BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK),
    SFR_ACCESS(BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK),
    SFR_ACCESS(BLK_UFD_UID_BAAW_D_UFDUNPU_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BAAW_D_UFDUNPU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UFD_UID_BAAW_D_UFDUNPU_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BAAW_D_UFDUNPU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UFD_UID_BAAW_D_UFDUNPU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BAAW_D_UFDUNPU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_LH_AST_SI_OTF_UFD_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_LH_AST_SI_OTF_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_LH_AST_SI_OTF_UFD_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_LH_AST_SI_OTF_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_LH_AST_SI_OTF_UFD_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_LH_AST_SI_OTF_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_SI_LD_UFD_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LD_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_SI_LD_UFD_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LD_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_SI_LD_UFD_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LD_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFD_UID_UFD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_UFD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_UFD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(I3C_UFD0_QCH_PCLK__QCH_EN, 0, 1, CMU_UFD_QCH_CON_I3C_UFD0_QCH_PCLK),
    SFR_ACCESS(I3C_UFD0_QCH_PCLK__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_I3C_UFD0_QCH_PCLK),
    SFR_ACCESS(I3C_UFD0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_I3C_UFD0_QCH_PCLK),
    SFR_ACCESS(I3C_UFD0_QCH_SCLK__QCH_EN, 0, 1, CMU_UFD_QCH_CON_I3C_UFD0_QCH_SCLK),
    SFR_ACCESS(I3C_UFD0_QCH_SCLK__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_I3C_UFD0_QCH_SCLK),
    SFR_ACCESS(I3C_UFD0_QCH_SCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_I3C_UFD0_QCH_SCLK),
    SFR_ACCESS(I3C_UFD1_QCH_PCLK__QCH_EN, 0, 1, CMU_UFD_QCH_CON_I3C_UFD1_QCH_PCLK),
    SFR_ACCESS(I3C_UFD1_QCH_PCLK__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_I3C_UFD1_QCH_PCLK),
    SFR_ACCESS(I3C_UFD1_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_I3C_UFD1_QCH_PCLK),
    SFR_ACCESS(I3C_UFD1_QCH_SCLK__QCH_EN, 0, 1, CMU_UFD_QCH_CON_I3C_UFD1_QCH_SCLK),
    SFR_ACCESS(I3C_UFD1_QCH_SCLK__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_I3C_UFD1_QCH_SCLK),
    SFR_ACCESS(I3C_UFD1_QCH_SCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_I3C_UFD1_QCH_SCLK),
    SFR_ACCESS(BAAW_D_UFDUNPU_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_BAAW_D_UFDUNPU_QCH),
    SFR_ACCESS(BAAW_D_UFDUNPU_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_BAAW_D_UFDUNPU_QCH),
    SFR_ACCESS(BAAW_D_UFDUNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_BAAW_D_UFDUNPU_QCH),
    SFR_ACCESS(CMU_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_CMU_UFD_QCH),
    SFR_ACCESS(CMU_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_CMU_UFD_QCH),
    SFR_ACCESS(CMU_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_CMU_UFD_QCH),
    SFR_ACCESS(D_TZPC_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_D_TZPC_UFD_QCH),
    SFR_ACCESS(D_TZPC_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_D_TZPC_UFD_QCH),
    SFR_ACCESS(D_TZPC_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_D_TZPC_UFD_QCH),
    SFR_ACCESS(I2C_UFD0_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_I2C_UFD0_QCH),
    SFR_ACCESS(I2C_UFD0_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_I2C_UFD0_QCH),
    SFR_ACCESS(I2C_UFD0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_I2C_UFD0_QCH),
    SFR_ACCESS(I2C_UFD1_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_I2C_UFD1_QCH),
    SFR_ACCESS(I2C_UFD1_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_I2C_UFD1_QCH),
    SFR_ACCESS(I2C_UFD1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_I2C_UFD1_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_UFD_UNPU_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_LH_AST_SI_OTF_UFD_UNPU_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_UFD_UNPU_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_LH_AST_SI_OTF_UFD_UNPU_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_UFD_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_LH_AST_SI_OTF_UFD_UNPU_QCH),
    SFR_ACCESS(PDMA_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_PDMA_UFD_QCH),
    SFR_ACCESS(PDMA_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_PDMA_UFD_QCH),
    SFR_ACCESS(PDMA_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_PDMA_UFD_QCH),
    SFR_ACCESS(PPMU_D_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_PPMU_D_UFD_QCH),
    SFR_ACCESS(PPMU_D_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_PPMU_D_UFD_QCH),
    SFR_ACCESS(PPMU_D_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_PPMU_D_UFD_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH),
    SFR_ACCESS(S2PC_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_S2PC_UFD_QCH),
    SFR_ACCESS(S2PC_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_S2PC_UFD_QCH),
    SFR_ACCESS(S2PC_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_S2PC_UFD_QCH),
    SFR_ACCESS(SLH_AST_MI_OTF_CSIS_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SLH_AST_MI_OTF_CSIS_UFD_QCH),
    SFR_ACCESS(SLH_AST_MI_OTF_CSIS_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SLH_AST_MI_OTF_CSIS_UFD_QCH),
    SFR_ACCESS(SLH_AST_MI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SLH_AST_MI_OTF_CSIS_UFD_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_CMGP_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SLH_AXI_MI_LP_CMGP_UFD_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_CMGP_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SLH_AXI_MI_LP_CMGP_UFD_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SLH_AXI_MI_LP_CMGP_UFD_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SLH_AXI_SI_D_UFD_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SLH_AXI_SI_D_UFD_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SLH_AXI_SI_D_UFD_QCH),
    SFR_ACCESS(SLH_AXI_SI_LD_UFD_UNPU_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SLH_AXI_SI_LD_UFD_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_LD_UFD_UNPU_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SLH_AXI_SI_LD_UFD_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_LD_UFD_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SLH_AXI_SI_LD_UFD_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_UFD_CSIS_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SLH_AXI_SI_LP_UFD_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_UFD_CSIS_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SLH_AXI_SI_LP_UFD_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SLH_AXI_SI_LP_UFD_CSIS_QCH),
    SFR_ACCESS(SRAM_MIU_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SRAM_MIU_UFD_QCH),
    SFR_ACCESS(SRAM_MIU_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SRAM_MIU_UFD_QCH),
    SFR_ACCESS(SRAM_MIU_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SRAM_MIU_UFD_QCH),
    SFR_ACCESS(SYSMMU_S0_PMMU0_UFD_QCH_S0__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SYSMMU_S0_PMMU0_UFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_UFD_QCH_S0__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SYSMMU_S0_PMMU0_UFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_UFD_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SYSMMU_S0_PMMU0_UFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_UFD_QCH_S0__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SYSMMU_S0_UFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_UFD_QCH_S0__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SYSMMU_S0_UFD_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_UFD_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SYSMMU_S0_UFD_QCH_S0),
    SFR_ACCESS(SYSREG_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SYSREG_UFD_QCH),
    SFR_ACCESS(SYSREG_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SYSREG_UFD_QCH),
    SFR_ACCESS(SYSREG_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SYSREG_UFD_QCH),
    SFR_ACCESS(SYSREG_UFD_SECURE_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_SYSREG_UFD_SECURE_QCH),
    SFR_ACCESS(SYSREG_UFD_SECURE_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_SYSREG_UFD_SECURE_QCH),
    SFR_ACCESS(SYSREG_UFD_SECURE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_SYSREG_UFD_SECURE_QCH),
    SFR_ACCESS(VGEN_LITE_D_UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_VGEN_LITE_D_UFD_QCH),
    SFR_ACCESS(VGEN_LITE_D_UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_VGEN_LITE_D_UFD_QCH),
    SFR_ACCESS(VGEN_LITE_D_UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_VGEN_LITE_D_UFD_QCH),
    SFR_ACCESS(UFD_QCH__QCH_EN, 0, 1, CMU_UFD_QCH_CON_UFD_QCH),
    SFR_ACCESS(UFD_QCH__CLK_REQ, 1, 1, CMU_UFD_QCH_CON_UFD_QCH),
    SFR_ACCESS(UFD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFD_QCH_CON_UFD_QCH),
    SFR_ACCESS(MUX_CLKCMU_MMC_CARD_USER__MUX_SEL, 4, 1, CMU_UFS_PLL_CON0_MUX_CLKCMU_MMC_CARD_USER),
    SFR_ACCESS(MUX_CLKCMU_MMC_CARD_USER__MUX_BUSY, 16, 1, CMU_UFS_PLL_CON0_MUX_CLKCMU_MMC_CARD_USER),
    SFR_ACCESS(MUX_CLKCMU_MMC_CARD_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_PLL_CON1_MUX_CLKCMU_MMC_CARD_USER),
    SFR_ACCESS(MUX_CLKCMU_UFS_NOC_USER__MUX_SEL, 4, 1, CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_UFS_NOC_USER__MUX_BUSY, 16, 1, CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_UFS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_PLL_CON1_MUX_CLKCMU_UFS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_UFS_UFS_EMBD_USER__MUX_SEL, 4, 1, CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_UFS_EMBD_USER),
    SFR_ACCESS(MUX_CLKCMU_UFS_UFS_EMBD_USER__MUX_BUSY, 16, 1, CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_UFS_EMBD_USER),
    SFR_ACCESS(MUX_CLKCMU_UFS_UFS_EMBD_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_PLL_CON1_MUX_CLKCMU_UFS_UFS_EMBD_USER),
    SFR_ACCESS(CMU_UFS_CLKOUT0__BUSY, 16, 1, CMU_UFS_CLKOUT_CON_CMU_UFS_CLKOUT0),
    SFR_ACCESS(BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
    SFR_ACCESS(BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
    SFR_ACCESS(BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
    SFR_ACCESS(BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
    SFR_ACCESS(BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
    SFR_ACCESS(BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
    SFR_ACCESS(BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
    SFR_ACCESS(BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
    SFR_ACCESS(BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
    SFR_ACCESS(BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(MMC_CARD_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_MMC_CARD_QCH),
    SFR_ACCESS(MMC_CARD_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_MMC_CARD_QCH),
    SFR_ACCESS(MMC_CARD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_MMC_CARD_QCH),
    SFR_ACCESS(CMU_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_CMU_UFS_QCH),
    SFR_ACCESS(CMU_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_CMU_UFS_QCH),
    SFR_ACCESS(CMU_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_CMU_UFS_QCH),
    SFR_ACCESS(D_TZPC_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_D_TZPC_UFS_QCH),
    SFR_ACCESS(D_TZPC_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_D_TZPC_UFS_QCH),
    SFR_ACCESS(D_TZPC_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_D_TZPC_UFS_QCH),
    SFR_ACCESS(ECU_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_ECU_UFS_QCH),
    SFR_ACCESS(ECU_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_ECU_UFS_QCH),
    SFR_ACCESS(ECU_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_ECU_UFS_QCH),
    SFR_ACCESS(GPIO_HSI1UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_GPIO_HSI1UFS_QCH),
    SFR_ACCESS(GPIO_HSI1UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_GPIO_HSI1UFS_QCH),
    SFR_ACCESS(GPIO_HSI1UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_GPIO_HSI1UFS_QCH),
    SFR_ACCESS(GPIO_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_GPIO_UFS_QCH),
    SFR_ACCESS(GPIO_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_GPIO_UFS_QCH),
    SFR_ACCESS(GPIO_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_GPIO_UFS_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_LH_ACEL_SI_D_UFS_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_LH_ACEL_SI_D_UFS_QCH),
    SFR_ACCESS(LH_ACEL_SI_D_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_LH_ACEL_SI_D_UFS_QCH),
    SFR_ACCESS(PPMU_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_PPMU_UFS_QCH),
    SFR_ACCESS(PPMU_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_PPMU_UFS_QCH),
    SFR_ACCESS(PPMU_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_PPMU_UFS_QCH),
    SFR_ACCESS(S2MPU_S0_PMMU_UFS_QCH_S0__QCH_EN, 0, 1, CMU_UFS_QCH_CON_S2MPU_S0_PMMU_UFS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU_UFS_QCH_S0__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_S2MPU_S0_PMMU_UFS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_PMMU_UFS_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_S2MPU_S0_PMMU_UFS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_UFS_QCH_S0__QCH_EN, 0, 1, CMU_UFS_QCH_CON_S2MPU_S0_UFS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_UFS_QCH_S0__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_S2MPU_S0_UFS_QCH_S0),
    SFR_ACCESS(S2MPU_S0_UFS_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_S2MPU_S0_UFS_QCH_S0),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_SLH_AST_SI_G_PPMU_UFS_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_SLH_AST_SI_G_PPMU_UFS_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_SLH_AST_SI_G_PPMU_UFS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_SLH_AXI_MI_P_UFS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_SLH_AXI_MI_P_UFS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_SLH_AXI_MI_P_UFS_QCH),
    SFR_ACCESS(SPC_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_SPC_UFS_QCH),
    SFR_ACCESS(SPC_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_SPC_UFS_QCH),
    SFR_ACCESS(SPC_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_SPC_UFS_QCH),
    SFR_ACCESS(SYSREG_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_SYSREG_UFS_QCH),
    SFR_ACCESS(SYSREG_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_SYSREG_UFS_QCH),
    SFR_ACCESS(SYSREG_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_SYSREG_UFS_QCH),
    SFR_ACCESS(UFS_EMBD_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH),
    SFR_ACCESS(UFS_EMBD_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH),
    SFR_ACCESS(UFS_EMBD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH),
    SFR_ACCESS(UFS_EMBD_QCH_FMP__QCH_EN, 0, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH_FMP),
    SFR_ACCESS(UFS_EMBD_QCH_FMP__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH_FMP),
    SFR_ACCESS(UFS_EMBD_QCH_FMP__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH_FMP),
    SFR_ACCESS(VGEN_LITE_UFS_QCH__QCH_EN, 0, 1, CMU_UFS_QCH_CON_VGEN_LITE_UFS_QCH),
    SFR_ACCESS(VGEN_LITE_UFS_QCH__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_VGEN_LITE_UFS_QCH),
    SFR_ACCESS(VGEN_LITE_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_VGEN_LITE_UFS_QCH),
    SFR_ACCESS(UFS_EMBD_QCH_FPC__QCH_EN, 0, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH_FPC),
    SFR_ACCESS(UFS_EMBD_QCH_FPC__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH_FPC),
    SFR_ACCESS(UFS_EMBD_QCH_FPC__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH_FPC),
    SFR_ACCESS(UFS_EMBD_QCH_PCS__QCH_EN, 0, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH_PCS),
    SFR_ACCESS(UFS_EMBD_QCH_PCS__CLK_REQ, 1, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH_PCS),
    SFR_ACCESS(UFS_EMBD_QCH_PCS__IGNORE_FORCE_PM_EN, 2, 1, CMU_UFS_QCH_CON_UFS_EMBD_QCH_PCS),
    SFR_ACCESS(MUX_CLKALIVE_UNPU_NOC_USER__MUX_SEL, 4, 1, CMU_UNPU_PLL_CON0_MUX_CLKALIVE_UNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_UNPU_NOC_USER__MUX_BUSY, 16, 1, CMU_UNPU_PLL_CON0_MUX_CLKALIVE_UNPU_NOC_USER),
    SFR_ACCESS(MUX_CLKALIVE_UNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_PLL_CON1_MUX_CLKALIVE_UNPU_NOC_USER),
    SFR_ACCESS(CMU_UNPU_CLKOUT0__BUSY, 16, 1, CMU_UNPU_CLKOUT_CON_CMU_UNPU_CLKOUT0),
    SFR_ACCESS(DIV_CLK_UNPU_NOCP__DIVRATIO, 0, 3, CMU_UNPU_CLK_CON_DIV_CLK_UNPU_NOCP),
    SFR_ACCESS(DIV_CLK_UNPU_NOCP__BUSY, 16, 1, CMU_UNPU_CLK_CON_DIV_CLK_UNPU_NOCP),
    SFR_ACCESS(BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU),
    SFR_ACCESS(BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU),
    SFR_ACCESS(BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU),
    SFR_ACCESS(BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK),
    SFR_ACCESS(BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_MI_OTF_UFD_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_OTF_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_MI_OTF_UFD_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_OTF_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_MI_OTF_UFD_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_OTF_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SLH_AXI_MI_LD_UFD_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LD_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SLH_AXI_MI_LD_UFD_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LD_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SLH_AXI_MI_LD_UFD_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LD_UFD_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(CMU_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_CMU_UNPU_QCH),
    SFR_ACCESS(CMU_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_CMU_UNPU_QCH),
    SFR_ACCESS(CMU_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_CMU_UNPU_QCH),
    SFR_ACCESS(IP_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH),
    SFR_ACCESS(IP_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH),
    SFR_ACCESS(IP_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH),
    SFR_ACCESS(IP_UNPU_QCH_CLKIN__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH_CLKIN),
    SFR_ACCESS(IP_UNPU_QCH_CLKIN__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH_CLKIN),
    SFR_ACCESS(IP_UNPU_QCH_CLKIN__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH_CLKIN),
    SFR_ACCESS(IP_UNPU_QCH_DBGCLK__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH_DBGCLK),
    SFR_ACCESS(IP_UNPU_QCH_DBGCLK__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH_DBGCLK),
    SFR_ACCESS(IP_UNPU_QCH_DBGCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH_DBGCLK),
    SFR_ACCESS(IP_UNPU_QCH_SNPU__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH_SNPU),
    SFR_ACCESS(IP_UNPU_QCH_SNPU__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH_SNPU),
    SFR_ACCESS(IP_UNPU_QCH_SNPU__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_IP_UNPU_QCH_SNPU),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_UFD_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_LH_AST_MI_OTF_UFD_UNPU_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_UFD_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_LH_AST_MI_OTF_UFD_UNPU_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_UFD_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_LH_AST_MI_OTF_UFD_UNPU_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_IPUNPU0_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU0_UNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_IPUNPU0_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU0_UNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_IPUNPU0_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU0_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_UFD_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_SLH_AXI_MI_LD_UFD_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_UFD_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_SLH_AXI_MI_LD_UFD_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LD_UFD_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_SLH_AXI_MI_LD_UFD_UNPU_QCH),
    SFR_ACCESS(BAAW_UNPUALIVE_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_BAAW_UNPUALIVE_QCH),
    SFR_ACCESS(BAAW_UNPUALIVE_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_BAAW_UNPUALIVE_QCH),
    SFR_ACCESS(BAAW_UNPUALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_BAAW_UNPUALIVE_QCH),
    SFR_ACCESS(D_TZPC_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_D_TZPC_UNPU_QCH),
    SFR_ACCESS(D_TZPC_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_D_TZPC_UNPU_QCH),
    SFR_ACCESS(D_TZPC_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_D_TZPC_UNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_IPUNPU0_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU0_UNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_IPUNPU0_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU0_UNPU_QCH),
    SFR_ACCESS(LH_AXI_MI_ID_IPUNPU0_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU0_UNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_ALIVE_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_ALIVE_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_UNPU_ALIVE_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_SLH_AXI_SI_LP_UNPU_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_UNPU_ALIVE_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_SLH_AXI_SI_LP_UNPU_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_SLH_AXI_SI_LP_UNPU_ALIVE_QCH),
    SFR_ACCESS(SYSREG_UNPU_QCH__QCH_EN, 0, 1, CMU_UNPU_QCH_CON_SYSREG_UNPU_QCH),
    SFR_ACCESS(SYSREG_UNPU_QCH__CLK_REQ, 1, 1, CMU_UNPU_QCH_CON_SYSREG_UNPU_QCH),
    SFR_ACCESS(SYSREG_UNPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_UNPU_QCH_CON_SYSREG_UNPU_QCH),
    SFR_ACCESS(MUX_CLKCHUBVTS_VTS_NOC_USER__MUX_SEL, 4, 1, CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_NOC_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_VTS_NOC_USER__MUX_BUSY, 16, 1, CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_NOC_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_VTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_PLL_CON1_MUX_CLKCHUBVTS_VTS_NOC_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_VTS_RCO_USER__MUX_SEL, 4, 1, CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_RCO_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_VTS_RCO_USER__MUX_BUSY, 16, 1, CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_RCO_USER),
    SFR_ACCESS(MUX_CLKCHUBVTS_VTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_PLL_CON1_MUX_CLKCHUBVTS_VTS_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_VTS_DMIC_USER__MUX_SEL, 4, 1, CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER),
    SFR_ACCESS(MUX_CLKCMU_VTS_DMIC_USER__MUX_BUSY, 16, 1, CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER),
    SFR_ACCESS(MUX_CLKCMU_VTS_DMIC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_DMIC_USER),
    SFR_ACCESS(CMU_VTS_CLKOUT0__BUSY, 16, 1, CMU_VTS_CLKOUT_CON_CMU_VTS_CLKOUT0),
    SFR_ACCESS(MUX_CLK_VTS_DMIC__SELECT, 0, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC),
    SFR_ACCESS(MUX_CLK_VTS_DMIC__BUSY, 16, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC),
    SFR_ACCESS(MUX_CLK_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC),
    SFR_ACCESS(MUX_CLK_VTS_NOC__SELECT, 0, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC),
    SFR_ACCESS(MUX_CLK_VTS_NOC__BUSY, 16, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC),
    SFR_ACCESS(MUX_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC),
    SFR_ACCESS(DIV_CLK_VTS_AUD_DMIC__DIVRATIO, 0, 5, CMU_VTS_CLK_CON_DIV_CLK_VTS_AUD_DMIC),
    SFR_ACCESS(DIV_CLK_VTS_AUD_DMIC__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_AUD_DMIC),
    SFR_ACCESS(DIV_CLK_VTS_CPU__DIVRATIO, 0, 3, CMU_VTS_CLK_CON_DIV_CLK_VTS_CPU),
    SFR_ACCESS(DIV_CLK_VTS_CPU__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_CPU),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF__DIVRATIO, 0, 7, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF_DIV2__DIVRATIO, 0, 4, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF_DIV2__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2),
    SFR_ACCESS(DIV_CLK_VTS_NOC__DIVRATIO, 0, 3, CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC),
    SFR_ACCESS(DIV_CLK_VTS_NOC__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF__DIVRATIO, 0, 7, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF_CORE__DIVRATIO, 0, 7, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF_CORE__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF_US_PROX__DIVRATIO, 0, 7, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF_US_PROX__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE__DIVRATIO, 0, 7, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK),
    SFR_ACCESS(BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK),
    SFR_ACCESS(BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2),
    SFR_ACCESS(BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_TIMER_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_TIMER_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_TIMER_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
    SFR_ACCESS(BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN),
    SFR_ACCESS(BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN),
    SFR_ACCESS(BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN),
    SFR_ACCESS(BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK),
    SFR_ACCESS(BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK),
    SFR_ACCESS(BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK),
    SFR_ACCESS(BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK),
    SFR_ACCESS(BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK),
    SFR_ACCESS(BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK),
    SFR_ACCESS(BAAW_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_BAAW_VTS_QCH),
    SFR_ACCESS(BAAW_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_BAAW_VTS_QCH),
    SFR_ACCESS(BAAW_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_BAAW_VTS_QCH),
    SFR_ACCESS(CMU_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_CMU_VTS_QCH),
    SFR_ACCESS(CMU_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_CMU_VTS_QCH),
    SFR_ACCESS(CMU_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_CMU_VTS_QCH),
    SFR_ACCESS(DMIC_IF0_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK),
    SFR_ACCESS(DMIC_IF0_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK),
    SFR_ACCESS(DMIC_IF0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK),
    SFR_ACCESS(DMIC_IF1_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK),
    SFR_ACCESS(DMIC_IF1_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK),
    SFR_ACCESS(DMIC_IF1_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK),
    SFR_ACCESS(DMIC_IF2_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_DMIC_IF2_QCH_PCLK),
    SFR_ACCESS(DMIC_IF2_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_DMIC_IF2_QCH_PCLK),
    SFR_ACCESS(DMIC_IF2_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_DMIC_IF2_QCH_PCLK),
    SFR_ACCESS(GPIO_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_GPIO_VTS_QCH),
    SFR_ACCESS(GPIO_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_GPIO_VTS_QCH),
    SFR_ACCESS(GPIO_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_GPIO_VTS_QCH),
    SFR_ACCESS(INTMEM_CODE_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_INTMEM_CODE_QCH),
    SFR_ACCESS(INTMEM_CODE_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_INTMEM_CODE_QCH),
    SFR_ACCESS(INTMEM_CODE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_INTMEM_CODE_QCH),
    SFR_ACCESS(INTMEM_DATA0_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_INTMEM_DATA0_QCH),
    SFR_ACCESS(INTMEM_DATA0_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_INTMEM_DATA0_QCH),
    SFR_ACCESS(INTMEM_DATA0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_INTMEM_DATA0_QCH),
    SFR_ACCESS(INTMEM_DATA1_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_INTMEM_DATA1_QCH),
    SFR_ACCESS(INTMEM_DATA1_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_INTMEM_DATA1_QCH),
    SFR_ACCESS(INTMEM_DATA1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_INTMEM_DATA1_QCH),
    SFR_ACCESS(INTMEM_PCM_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_INTMEM_PCM_QCH),
    SFR_ACCESS(INTMEM_PCM_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_INTMEM_PCM_QCH),
    SFR_ACCESS(INTMEM_PCM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_INTMEM_PCM_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH),
    SFR_ACCESS(MAILBOX_ABOX_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH),
    SFR_ACCESS(MAILBOX_ABOX_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH),
    SFR_ACCESS(MAILBOX_ABOX_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH),
    SFR_ACCESS(MAILBOX_AP_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH),
    SFR_ACCESS(MAILBOX_AP_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH),
    SFR_ACCESS(MAILBOX_AP_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH),
    SFR_ACCESS(MAILBOX_UNPU_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_MAILBOX_UNPU_VTS_QCH),
    SFR_ACCESS(MAILBOX_UNPU_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_MAILBOX_UNPU_VTS_QCH),
    SFR_ACCESS(MAILBOX_UNPU_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_MAILBOX_UNPU_VTS_QCH),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_ACLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_ACLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_ACLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_ACLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_PCLK),
    SFR_ACCESS(SYSREG_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SYSREG_VTS_QCH),
    SFR_ACCESS(SYSREG_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SYSREG_VTS_QCH),
    SFR_ACCESS(SYSREG_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SYSREG_VTS_QCH),
    SFR_ACCESS(TIMER_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_TIMER_QCH),
    SFR_ACCESS(TIMER_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_TIMER_QCH),
    SFR_ACCESS(TIMER_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_TIMER_QCH),
    SFR_ACCESS(WDT_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_WDT_VTS_QCH),
    SFR_ACCESS(WDT_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_WDT_VTS_QCH),
    SFR_ACCESS(WDT_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_WDT_VTS_QCH),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_BCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_BCLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_BCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_BCLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_BCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_BCLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_CCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_CCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_VT_QCH_CCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_CCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_CCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_US_PROX_VTS_QCH_CCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK),
    SFR_ACCESS(ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__QCH_EN, 0, 1, CMU_VTS_QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT),
    SFR_ACCESS(ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT),
    SFR_ACCESS(ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT),
    SFR_ACCESS(YAMIN_MCU_VTS_QCH_CLKIN__QCH_EN, 0, 1, CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN),
    SFR_ACCESS(YAMIN_MCU_VTS_QCH_CLKIN__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN),
    SFR_ACCESS(YAMIN_MCU_VTS_QCH_CLKIN__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN),
    SFR_ACCESS(YAMIN_MCU_VTS_QCH_DBGCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK),
    SFR_ACCESS(YAMIN_MCU_VTS_QCH_DBGCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK),
    SFR_ACCESS(YAMIN_MCU_VTS_QCH_DBGCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK),
    SFR_ACCESS(MUX_CLKCMU_YUVP_NOC_USER__MUX_SEL, 4, 1, CMU_YUVP_PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_YUVP_NOC_USER__MUX_BUSY, 16, 1, CMU_YUVP_PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_YUVP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER),
    SFR_ACCESS(CMU_YUVP_CLKOUT0__BUSY, 16, 1, CMU_YUVP_CLKOUT_CON_CMU_YUVP_CLKOUT0),
    SFR_ACCESS(DIV_CLK_YUVP_NOCP__DIVRATIO, 0, 3, CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP),
    SFR_ACCESS(DIV_CLK_YUVP_NOCP__BUSY, 16, 1, CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP),
    SFR_ACCESS(BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_MI_LD_MCSC_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_MI_LD_MCSC_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_MI_LD_MCSC_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_MI_LD_MCSC_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_MI_LD_MCSC_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_MI_LD_MCSC_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AST_MI_OTF_MCFP_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_LH_AST_MI_OTF_MCFP_YUVP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_MCFP_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_LH_AST_MI_OTF_MCFP_YUVP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_MCFP_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_LH_AST_MI_OTF_MCFP_YUVP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_YUVP_MCFP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_YUVP_MCFP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_YUVP_MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCFP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_YUVP_MCSC_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCSC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_YUVP_MCSC_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCSC_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCSC_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_MCSC_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_LH_AXI_MI_LD_MCSC_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_MCSC_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_LH_AXI_MI_LD_MCSC_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_LD_MCSC_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_LH_AXI_MI_LD_MCSC_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_LH_AXI_SI_D0_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_LH_AXI_SI_D0_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_LH_AXI_SI_D0_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_LH_AXI_SI_D1_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_LH_AXI_SI_D1_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_LH_AXI_SI_D1_YUVP_QCH),
    SFR_ACCESS(SIU_G_PPMU_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SIU_G_PPMU_YUVP_QCH),
    SFR_ACCESS(SIU_G_PPMU_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SIU_G_PPMU_YUVP_QCH),
    SFR_ACCESS(SIU_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SIU_G_PPMU_YUVP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH),
    SFR_ACCESS(SLH_AST_SI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH),
    SFR_ACCESS(SYSMMU_S0_PMMU0_YUVP_QCH_S0__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_YUVP_QCH_S0__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_YUVP_QCH_S0__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU1_YUVP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_YUVP_QCH_S0__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU1_YUVP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_PMMU1_YUVP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU1_YUVP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_YUVP_QCH_S0__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SYSMMU_S0_YUVP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_YUVP_QCH_S0__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SYSMMU_S0_YUVP_QCH_S0),
    SFR_ACCESS(SYSMMU_S0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SYSMMU_S0_YUVP_QCH_S0),
    SFR_ACCESS(VGEN_LITE_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_VGEN_LITE_YUVP_QCH),
    SFR_ACCESS(VGEN_LITE_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_VGEN_LITE_YUVP_QCH),
    SFR_ACCESS(VGEN_LITE_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_VGEN_LITE_YUVP_QCH),
    SFR_ACCESS(YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_YUVP_QCH),
    SFR_ACCESS(YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_YUVP_QCH),
    SFR_ACCESS(YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_YUVP_QCH),
    SFR_ACCESS(YUVP_QCH_VOTF0__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0),
    SFR_ACCESS(YUVP_QCH_VOTF0__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0),
    SFR_ACCESS(YUVP_QCH_VOTF0__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0),
    SFR_ACCESS(CMU_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_CMU_YUVP_QCH),
    SFR_ACCESS(CMU_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_CMU_YUVP_QCH),
    SFR_ACCESS(CMU_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_CMU_YUVP_QCH),
    SFR_ACCESS(D_TZPC_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH),
    SFR_ACCESS(D_TZPC_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH),
    SFR_ACCESS(D_TZPC_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH),
    SFR_ACCESS(PPMU_D0_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_PPMU_D0_YUVP_QCH),
    SFR_ACCESS(PPMU_D0_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_PPMU_D0_YUVP_QCH),
    SFR_ACCESS(PPMU_D0_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_PPMU_D0_YUVP_QCH),
    SFR_ACCESS(PPMU_D1_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_PPMU_D1_YUVP_QCH),
    SFR_ACCESS(PPMU_D1_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_PPMU_D1_YUVP_QCH),
    SFR_ACCESS(PPMU_D1_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_PPMU_D1_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH),
    SFR_ACCESS(SYSREG_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH),
    SFR_ACCESS(SYSREG_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH),
    SFR_ACCESS(SYSREG_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6),
};
unsigned int cmucal_sfr_access_size = ARRAY_SIZE(cmucal_sfr_access_list);
