vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw9_1/Waveform.vwf
source_file = 1, C:/verilogDesign/hw9_1/Waveform1.vwf
source_file = 1, C:/verilogDesign/hw9_1/test.v
source_file = 1, C:/verilogDesign/hw9_1/db/test.cbx.xml
design_name = test
instance = comp, \c4~output , c4~output, test, 1
instance = comp, \s[0]~output , s[0]~output, test, 1
instance = comp, \s[1]~output , s[1]~output, test, 1
instance = comp, \s[2]~output , s[2]~output, test, 1
instance = comp, \s[3]~output , s[3]~output, test, 1
instance = comp, \c0~input , c0~input, test, 1
instance = comp, \x[0]~input , x[0]~input, test, 1
instance = comp, \carry~1 , carry~1, test, 1
instance = comp, \x[1]~input , x[1]~input, test, 1
instance = comp, \y[1]~input , y[1]~input, test, 1
instance = comp, \carry~2 , carry~2, test, 1
instance = comp, \carry~3 , carry~3, test, 1
instance = comp, \x[2]~input , x[2]~input, test, 1
instance = comp, \carry~4 , carry~4, test, 1
instance = comp, \x[3]~input , x[3]~input, test, 1
instance = comp, \y[3]~input , y[3]~input, test, 1
instance = comp, \carry~5 , carry~5, test, 1
instance = comp, \y[0]~input , y[0]~input, test, 1
instance = comp, \s~0 , s~0, test, 1
instance = comp, \carry~0 , carry~0, test, 1
instance = comp, \s~1 , s~1, test, 1
instance = comp, \y[2]~input , y[2]~input, test, 1
instance = comp, \s~2 , s~2, test, 1
instance = comp, \s~3 , s~3, test, 1
