{"Source Block": ["oh/elink/dv/elink_e16_model.v@1637:1651@HdlStmProcess", "   //# all of the transactions sent by the transmitter in that case.\n   //######################################################################\n\n   assign fifo_write = my_tran & frame_reg;\n   \n   always @(posedge rxi_lclk or posedge reset)\n     if(reset)\n       wr_binary_pointer[FAD:0]     <= {(FAD+1){1'b0}};\n     else if(fifo_write)\n       wr_binary_pointer[FAD:0]     <= wr_binary_next[FAD:0];\t  \n\n   assign wr_addr[FAD-1:0]       = wr_binary_pointer[FAD-1:0];\n   assign wr_binary_next[FAD:0]  = wr_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_write};\n\n   //#############################\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1643:1653", "     if(reset)\n       wr_binary_pointer[FAD:0]     <= {(FAD+1){1'b0}};\n     else if(fifo_write)\n       wr_binary_pointer[FAD:0]     <= wr_binary_next[FAD:0];\t  \n\n   assign wr_addr[FAD-1:0]       = wr_binary_pointer[FAD-1:0];\n   assign wr_binary_next[FAD:0]  = wr_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_write};\n\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n"], ["oh/elink/dv/elink_e16_model.v@1643:1653", "     if(reset)\n       wr_binary_pointer[FAD:0]     <= {(FAD+1){1'b0}};\n     else if(fifo_write)\n       wr_binary_pointer[FAD:0]     <= wr_binary_next[FAD:0];\t  \n\n   assign wr_addr[FAD-1:0]       = wr_binary_pointer[FAD-1:0];\n   assign wr_binary_next[FAD:0]  = wr_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_write};\n\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n"], ["oh/elink/dv/elink_e16_model.v@1644:1654", "       wr_binary_pointer[FAD:0]     <= {(FAD+1){1'b0}};\n     else if(fifo_write)\n       wr_binary_pointer[FAD:0]     <= wr_binary_next[FAD:0];\t  \n\n   assign wr_addr[FAD-1:0]       = wr_binary_pointer[FAD-1:0];\n   assign wr_binary_next[FAD:0]  = wr_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_write};\n\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n   \n"], ["oh/elink/dv/elink_e16_model.v@3941:3956", "   //# While for the actual address calculation we use [FAD-1:0] bits only,\n   //# the bit FAD of the counter is needed in order to distinguish\n   //# between the fifo entry currently being written and the one\n   //# written in the previous \"round\" (FAD is a carry-out bit and is\n   //# switched every \"round\")\n   always @(posedge cclk or posedge reset)\n     if(reset)\n       wr_binary_pointer[FAD:0]     <= {(FAD+1){1'b0}};\n     else if(cclk_en)\n       if(wr_write)\n\t wr_binary_pointer[FAD:0]     <= wr_binary_next[FAD:0];\t  \n   \n   assign wr_addr[FAD-1:0]       = wr_binary_pointer[FAD-1:0];\n   assign wr_binary_next[FAD:0]  = wr_binary_pointer[FAD:0] + {{(FAD){1'b0}},wr_write};\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n"]], "Diff Content": {"Delete": [[1642, "   always @(posedge rxi_lclk or posedge reset)\n"], [1643, "     if(reset)\n"], [1644, "       wr_binary_pointer[FAD:0]     <= {(FAD+1){1'b0}};\n"], [1645, "     else if(fifo_write)\n"], [1646, "       wr_binary_pointer[FAD:0]     <= wr_binary_next[FAD:0];\t  \n"]], "Add": [[1646, "   output \t     rxi_wr_wait;  //wait indicator for write transactions\n"], [1646, "   output \t     rxi_rd_wait;  //wait indicator for read transactions \n"]]}}