{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743033642296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743033642297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 20:00:42 2025 " "Processing started: Wed Mar 26 20:00:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743033642297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1743033642297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c DataPath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c DataPath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1743033642297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1743033642775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1743033642775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_register " "Found entity 1: MDR_register" {  } { { "MDR_register.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/MDR_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32to1 " "Found entity 1: Mux32to1" {  } { { "Mux_32to1.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Mux_32to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder32to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder32to5 " "Found entity 1: Encoder32to5" {  } { { "Encoder32to5.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Encoder32to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5_test.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder32to5_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder32to5_test " "Found entity 1: Encoder32to5_test" {  } { { "Encoder32to5_test.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Encoder32to5_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32to1_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32to1_test " "Found entity 1: Mux32to1_test" {  } { { "Mux32to1_test.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Mux32to1_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_tb " "Found entity 1: Bus_tb" {  } { { "Bus_test.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Bus_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_test.v 1 1 " "Found 1 design units, including 1 entities, in source file register_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "register_test.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/register_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_register_tb " "Found entity 1: MDR_register_tb" {  } { { "MDR_test.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/MDR_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_test.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_test.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/adder_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_test.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_tb " "Found entity 1: subtractor_tb" {  } { { "subtractor_test.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/subtractor_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_test.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "DataPath_test.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.v 1 1 " "Found 1 design units, including 1 entities, in source file register_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/register_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "shiftRight.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/shiftRight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/shiftLeft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateright.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateright.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateRight " "Found entity 1: rotateRight" {  } { { "rotateRight.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/rotateRight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateleft.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotLeft " "Found entity 1: rotLeft" {  } { { "rotateLeft.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/rotateLeft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oralu.v 1 1 " "Found 1 design units, including 1 entities, in source file oralu.v" { { "Info" "ISGN_ENTITY_NAME" "1 orALU " "Found entity 1: orALU" {  } { { "orALU.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/orALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notalu.v 1 1 " "Found 1 design units, including 1 entities, in source file notalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 notALU " "Found entity 1: notALU" {  } { { "notALU.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/notALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negalu.v 1 1 " "Found 1 design units, including 1 entities, in source file negalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 negALU " "Found entity 1: negALU" {  } { { "negALU.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/negALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andalu.v 1 1 " "Found 1 design units, including 1 entities, in source file andalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 andALU " "Found entity 1: andALU" {  } { { "andALU.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/andALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth.v 1 1 " "Found 1 design units, including 1 entities, in source file booth.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth " "Found entity 1: booth" {  } { { "booth.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/PC_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_tb " "Found entity 1: divisor_tb" {  } { { "divisor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/divisor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_r0.v 1 1 " "Found 1 design units, including 1 entities, in source file register_r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_R0 " "Found entity 1: register_R0" {  } { { "register_R0.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/register_R0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CON_FF " "Found entity 1: CON_FF" {  } { { "CON_FF.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/CON_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file selectandencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectAndEncoder " "Found entity 1: SelectAndEncoder" {  } { { "SelectAndEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/SelectAndEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file selectandencoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncoder_tb " "Found entity 1: selectAndEncoder_tb" {  } { { "selectAndEncoder_tb.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/selectAndEncoder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033651993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033651993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_p2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_p2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_P2_tb " "Found entity 1: DataPath_P2_tb" {  } { { "DataPath_P2_tb.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath_P2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033652001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033652001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register_tb " "Found entity 1: PC_register_tb" {  } { { "PC_register_tb.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/PC_register_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033652007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033652007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_to_4 " "Found entity 1: decoder2_to_4" {  } { { "decoder2to4.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033652013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033652013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CON_FF_tb " "Found entity 1: CON_FF_tb" {  } { { "CON_FF testbench.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/CON_FF testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033652018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033652018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.v 1 1 " "Found 1 design units, including 1 entities, in source file memram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memram " "Found entity 1: memram" {  } { { "memram.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/memram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033652022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033652022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mar_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_register " "Found entity 1: MAR_register" {  } { { "MAR_register.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/MAR_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033652028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033652028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "C_sign_extender.v(22) " "Verilog HDL warning at C_sign_extender.v(22): extended using \"x\" or \"z\"" {  } { { "C_sign_extender.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/C_sign_extender.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1743033652031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file c_sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 C_sign_extender " "Found entity 1: C_sign_extender" {  } { { "C_sign_extender.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/C_sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033652033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033652033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033652038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033652038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1743033652120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectAndEncoder SelectAndEncoder:select_and_encoder " "Elaborating entity \"SelectAndEncoder\" for hierarchy \"SelectAndEncoder:select_and_encoder\"" {  } { { "DataPath.v" "select_and_encoder" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 SelectAndEncoder:select_and_encoder\|decoder4to16:dec " "Elaborating entity \"decoder4to16\" for hierarchy \"SelectAndEncoder:select_and_encoder\|decoder4to16:dec\"" {  } { { "SelectAndEncoder.v" "dec" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/SelectAndEncoder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_register MAR_register:MAR " "Elaborating entity \"MAR_register\" for hierarchy \"MAR_register:MAR\"" {  } { { "DataPath.v" "MAR" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 register_64:Z " "Elaborating entity \"register_64\" for hierarchy \"register_64:Z\"" {  } { { "DataPath.v" "Z" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:PC " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:PC\"" {  } { { "DataPath.v" "PC" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_register MDR_register:MDR " "Elaborating entity \"MDR_register\" for hierarchy \"MDR_register:MDR\"" {  } { { "DataPath.v" "MDR" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_sign_extender C_sign_extender:C_sign " "Elaborating entity \"C_sign_extender\" for hierarchy \"C_sign_extender:C_sign\"" {  } { { "DataPath.v" "C_sign" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 Mux_2to1:muxY " "Elaborating entity \"Mux_2to1\" for hierarchy \"Mux_2to1:muxY\"" {  } { { "DataPath.v" "muxY" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DataPath.v" "alu" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "div_counter ALU.v(14) " "Verilog HDL or VHDL warning at ALU.v(14): object \"div_counter\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743033652171 "|DataPath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andALU ALU:alu\|andALU:and_op " "Elaborating entity \"andALU\" for hierarchy \"ALU:alu\|andALU:and_op\"" {  } { { "ALU.v" "and_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orALU ALU:alu\|orALU:or_op " "Elaborating entity \"orALU\" for hierarchy \"ALU:alu\|orALU:or_op\"" {  } { { "ALU.v" "or_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notALU ALU:alu\|notALU:not_op " "Elaborating entity \"notALU\" for hierarchy \"ALU:alu\|notALU:not_op\"" {  } { { "ALU.v" "not_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:alu\|adder:add_op " "Elaborating entity \"adder\" for hierarchy \"ALU:alu\|adder:add_op\"" {  } { { "ALU.v" "add_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor ALU:alu\|subtractor:sub_op " "Elaborating entity \"subtractor\" for hierarchy \"ALU:alu\|subtractor:sub_op\"" {  } { { "ALU.v" "sub_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth ALU:alu\|booth:mult_op " "Elaborating entity \"booth\" for hierarchy \"ALU:alu\|booth:mult_op\"" {  } { { "ALU.v" "mult_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652193 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth.v(27) " "Verilog HDL Case Statement warning at booth.v(27): case item expression never matches the case expression" {  } { { "booth.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743033652201 "|DataPath|ALU:alu|booth:mult_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth.v(29) " "Verilog HDL Case Statement warning at booth.v(29): case item expression never matches the case expression" {  } { { "booth.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743033652201 "|DataPath|ALU:alu|booth:mult_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth.v(31) " "Verilog HDL Case Statement warning at booth.v(31): case item expression never matches the case expression" {  } { { "booth.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743033652201 "|DataPath|ALU:alu|booth:mult_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth.v(33) " "Verilog HDL Case Statement warning at booth.v(33): case item expression never matches the case expression" {  } { { "booth.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743033652201 "|DataPath|ALU:alu|booth:mult_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft ALU:alu\|shiftLeft:shl_op " "Elaborating entity \"shiftLeft\" for hierarchy \"ALU:alu\|shiftLeft:shl_op\"" {  } { { "ALU.v" "shl_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight ALU:alu\|shiftRight:shr_op " "Elaborating entity \"shiftRight\" for hierarchy \"ALU:alu\|shiftRight:shr_op\"" {  } { { "ALU.v" "shr_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra ALU:alu\|sra:sra_op " "Elaborating entity \"sra\" for hierarchy \"ALU:alu\|sra:sra_op\"" {  } { { "ALU.v" "sra_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotLeft ALU:alu\|rotLeft:rol_op " "Elaborating entity \"rotLeft\" for hierarchy \"ALU:alu\|rotLeft:rol_op\"" {  } { { "ALU.v" "rol_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateRight ALU:alu\|rotateRight:ror_op " "Elaborating entity \"rotateRight\" for hierarchy \"ALU:alu\|rotateRight:ror_op\"" {  } { { "ALU.v" "ror_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negALU ALU:alu\|negALU:neg_op " "Elaborating entity \"negALU\" for hierarchy \"ALU:alu\|negALU:neg_op\"" {  } { { "ALU.v" "neg_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor ALU:alu\|divisor:div_op " "Elaborating entity \"divisor\" for hierarchy \"ALU:alu\|divisor:div_op\"" {  } { { "ALU.v" "div_op" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "DataPath.v" "bus" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder32to5 Bus:bus\|Encoder32to5:encoder " "Elaborating entity \"Encoder32to5\" for hierarchy \"Bus:bus\|Encoder32to5:encoder\"" {  } { { "Bus.v" "encoder" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Bus.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652231 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Encoder32to5.v(7) " "Verilog HDL Case Statement warning at Encoder32to5.v(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Encoder32to5.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Encoder32to5.v" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1743033652233 "|DataPath|Bus:bus|Encoder32to5:encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Encoder32to5.v(7) " "Verilog HDL Case Statement information at Encoder32to5.v(7): all case item expressions in this case statement are onehot" {  } { { "Encoder32to5.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Encoder32to5.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743033652233 "|DataPath|Bus:bus|Encoder32to5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32to1 Bus:bus\|Mux32to1:multiplexer " "Elaborating entity \"Mux32to1\" for hierarchy \"Bus:bus\|Mux32to1:multiplexer\"" {  } { { "Bus.v" "multiplexer" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Bus.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memram memram:ram " "Elaborating entity \"memram\" for hierarchy \"memram:ram\"" {  } { { "DataPath.v" "ram" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memram:ram\|altsyncram:altsyncram_component\"" {  } { { "memram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/memram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memram:ram\|altsyncram:altsyncram_component\"" {  } { { "memram.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/memram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ld.hex " "Parameter \"init_file\" = \"ld.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint READ_LATENCY=0 " "Parameter \"lpm_hint\" = \"READ_LATENCY=0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652306 ""}  } { { "memram.v" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/memram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1743033652306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnn1 " "Found entity 1: altsyncram_lnn1" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/db/altsyncram_lnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743033652366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743033652366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnn1 memram:ram\|altsyncram:altsyncram_component\|altsyncram_lnn1:auto_generated " "Elaborating entity \"altsyncram_lnn1\" for hierarchy \"memram:ram\|altsyncram:altsyncram_component\|altsyncram_lnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CON_FF CON_FF:con_ff " "Elaborating entity \"CON_FF\" for hierarchy \"CON_FF:con_ff\"" {  } { { "DataPath.v" "con_ff" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_to_4 CON_FF:con_ff\|decoder2_to_4:decoder " "Elaborating entity \"decoder2_to_4\" for hierarchy \"CON_FF:con_ff\|decoder2_to_4:decoder\"" {  } { { "CON_FF.v" "decoder" { Text "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/CON_FF.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743033652414 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1743033652783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ELEC374/ELEC374/output_files/DataPath.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ELEC374/ELEC374/output_files/DataPath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1743033652852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743033652907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 20:00:52 2025 " "Processing ended: Wed Mar 26 20:00:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743033652907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743033652907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743033652907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1743033652907 ""}
