Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar 25 11:40:31 2024
| Host         : cseelab836 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CE869_CPU_SYS_timing_summary_routed.rpt -pb CE869_CPU_SYS_timing_summary_routed.pb -rpx CE869_CPU_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : CE869_CPU_SYS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-16  Warning           Large setup violation          27          
TIMING-18  Warning           Missing input or output delay  1           
TIMING-20  Warning           Non-clocked latch              4           
TIMING-23  Warning           Combinational loop found       6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (100)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: cpu_instance/contorl_unit_instance/E_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: freq_div/ckState_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (100)
-----------------------
 There are 100 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.560     -600.372                     29                  312        0.093        0.000                      0                  312        3.750        0.000                       0                   122  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -38.560     -600.372                     29                  312        0.093        0.000                      0                  312        3.750        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           29  Failing Endpoints,  Worst Slack      -38.560ns,  Total Violation     -600.372ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.560ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.317ns  (logic 17.895ns (37.036%)  route 30.422ns (62.964%))
  Logic Levels:           74  (CARRY4=20 LUT2=2 LUT3=15 LUT4=9 LUT5=6 LUT6=21 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.182    43.030    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.154 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4/O
                         net (fo=8, routed)           0.200    43.354    cpu_instance/contorl_unit_instance/input[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.124    43.478 r  cpu_instance/contorl_unit_instance/i__carry__1_i_4/O
                         net (fo=9, routed)           0.540    44.018    cpu_instance/contorl_unit_instance/outA[8]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    44.574 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[2]
                         net (fo=1, routed)           0.444    45.017    cpu_instance/contorl_unit_instance/data4[10]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.302    45.319 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.151    45.471    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    45.595 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_6/O
                         net (fo=9, routed)           0.325    45.920    cpu_instance/contorl_unit_instance/input[10]
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.124    46.044 r  cpu_instance/contorl_unit_instance/i__carry__1_i_2/O
                         net (fo=9, routed)           0.215    46.259    cpu_instance/alu_instance/outA[10]
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    46.657 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.657    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.879 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.287    47.165    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.299    47.464 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7/O
                         net (fo=1, routed)           0.309    47.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    47.897 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_2/O
                         net (fo=9, routed)           0.196    48.093    cpu_instance/contorl_unit_instance/input[12]
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.124    48.217 r  cpu_instance/contorl_unit_instance/i__carry__2_i_3/O
                         net (fo=10, routed)          0.553    48.770    cpu_instance/alu_instance/outA[12]
    SLICE_X59Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    49.177 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.416    49.593    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[12]
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.303    49.896 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_6/O
                         net (fo=6, routed)           0.329    50.224    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_6_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.124    50.348 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_5/O
                         net (fo=12, routed)          0.456    50.804    cpu_instance/contorl_unit_instance/outA[13]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    50.928 r  cpu_instance/contorl_unit_instance/i__carry__2_i_2/O
                         net (fo=1, routed)           0.323    51.251    cpu_instance/alu_instance/memory_reg_r1_0_3_12_15_i_7[0]
    SLICE_X59Y66         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    51.788 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.407    52.194    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[13]
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.302    52.496 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_10/O
                         net (fo=1, routed)           0.295    52.792    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_10_n_0
    SLICE_X60Y67         LUT4 (Prop_lut4_I3_O)        0.124    52.916 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_4/O
                         net (fo=8, routed)           0.539    53.454    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/DIB0
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.843    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB/CLK
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X60Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.895    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -53.454    
  -------------------------------------------------------------------
                         slack                                -38.560    

Slack (VIOLATED) :        -38.542ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.301ns  (logic 17.895ns (37.049%)  route 30.406ns (62.951%))
  Logic Levels:           74  (CARRY4=20 LUT2=2 LUT3=15 LUT4=9 LUT5=6 LUT6=21 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.182    43.030    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.154 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4/O
                         net (fo=8, routed)           0.200    43.354    cpu_instance/contorl_unit_instance/input[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.124    43.478 r  cpu_instance/contorl_unit_instance/i__carry__1_i_4/O
                         net (fo=9, routed)           0.540    44.018    cpu_instance/contorl_unit_instance/outA[8]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    44.574 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[2]
                         net (fo=1, routed)           0.444    45.017    cpu_instance/contorl_unit_instance/data4[10]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.302    45.319 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.151    45.471    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    45.595 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_6/O
                         net (fo=9, routed)           0.325    45.920    cpu_instance/contorl_unit_instance/input[10]
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.124    46.044 r  cpu_instance/contorl_unit_instance/i__carry__1_i_2/O
                         net (fo=9, routed)           0.215    46.259    cpu_instance/alu_instance/outA[10]
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    46.657 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.657    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.879 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.287    47.165    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.299    47.464 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7/O
                         net (fo=1, routed)           0.309    47.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    47.897 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_2/O
                         net (fo=9, routed)           0.196    48.093    cpu_instance/contorl_unit_instance/input[12]
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.124    48.217 r  cpu_instance/contorl_unit_instance/i__carry__2_i_3/O
                         net (fo=10, routed)          0.553    48.770    cpu_instance/alu_instance/outA[12]
    SLICE_X59Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    49.177 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.416    49.593    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[12]
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.303    49.896 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_6/O
                         net (fo=6, routed)           0.329    50.224    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_6_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.124    50.348 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_5/O
                         net (fo=12, routed)          0.456    50.804    cpu_instance/contorl_unit_instance/outA[13]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    50.928 r  cpu_instance/contorl_unit_instance/i__carry__2_i_2/O
                         net (fo=1, routed)           0.323    51.251    cpu_instance/alu_instance/memory_reg_r1_0_3_12_15_i_7[0]
    SLICE_X59Y66         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    51.788 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.407    52.194    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[13]
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.302    52.496 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_10/O
                         net (fo=1, routed)           0.295    52.792    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_10_n_0
    SLICE_X60Y67         LUT4 (Prop_lut4_I3_O)        0.124    52.916 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_4/O
                         net (fo=8, routed)           0.522    53.438    cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/DIB0
    SLICE_X60Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.503    14.844    cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/WCLK
    SLICE_X60Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMB/CLK
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.896    cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -53.438    
  -------------------------------------------------------------------
                         slack                                -38.542    

Slack (VIOLATED) :        -36.624ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.310ns  (logic 16.932ns (36.562%)  route 29.378ns (63.438%))
  Logic Levels:           71  (CARRY4=19 LUT2=2 LUT3=15 LUT4=9 LUT5=6 LUT6=19 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.182    43.030    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.154 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4/O
                         net (fo=8, routed)           0.200    43.354    cpu_instance/contorl_unit_instance/input[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.124    43.478 r  cpu_instance/contorl_unit_instance/i__carry__1_i_4/O
                         net (fo=9, routed)           0.540    44.018    cpu_instance/contorl_unit_instance/outA[8]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    44.574 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[2]
                         net (fo=1, routed)           0.444    45.017    cpu_instance/contorl_unit_instance/data4[10]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.302    45.319 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.151    45.471    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    45.595 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_6/O
                         net (fo=9, routed)           0.325    45.920    cpu_instance/contorl_unit_instance/input[10]
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.124    46.044 r  cpu_instance/contorl_unit_instance/i__carry__1_i_2/O
                         net (fo=9, routed)           0.215    46.259    cpu_instance/alu_instance/outA[10]
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    46.657 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.657    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.879 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.287    47.165    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.299    47.464 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7/O
                         net (fo=1, routed)           0.309    47.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    47.897 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_2/O
                         net (fo=9, routed)           0.196    48.093    cpu_instance/contorl_unit_instance/input[12]
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.124    48.217 r  cpu_instance/contorl_unit_instance/i__carry__2_i_3/O
                         net (fo=10, routed)          0.553    48.770    cpu_instance/alu_instance/outA[12]
    SLICE_X59Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    49.177 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.416    49.593    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[12]
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.303    49.896 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_6/O
                         net (fo=6, routed)           0.329    50.224    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_6_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.124    50.348 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_5/O
                         net (fo=12, routed)          0.487    50.836    cpu_instance/contorl_unit_instance/outA[13]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.124    50.960 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_1/O
                         net (fo=2, routed)           0.487    51.447    cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/DIA1
    SLICE_X60Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.503    14.844    cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/WCLK
    SLICE_X60Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA_D1/CLK
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.823    cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -51.447    
  -------------------------------------------------------------------
                         slack                                -36.624    

Slack (VIOLATED) :        -36.486ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.170ns  (logic 16.932ns (36.673%)  route 29.238ns (63.327%))
  Logic Levels:           71  (CARRY4=19 LUT2=2 LUT3=15 LUT4=9 LUT5=6 LUT6=19 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.182    43.030    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.154 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4/O
                         net (fo=8, routed)           0.200    43.354    cpu_instance/contorl_unit_instance/input[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.124    43.478 r  cpu_instance/contorl_unit_instance/i__carry__1_i_4/O
                         net (fo=9, routed)           0.540    44.018    cpu_instance/contorl_unit_instance/outA[8]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    44.574 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[2]
                         net (fo=1, routed)           0.444    45.017    cpu_instance/contorl_unit_instance/data4[10]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.302    45.319 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.151    45.471    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    45.595 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_6/O
                         net (fo=9, routed)           0.325    45.920    cpu_instance/contorl_unit_instance/input[10]
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.124    46.044 r  cpu_instance/contorl_unit_instance/i__carry__1_i_2/O
                         net (fo=9, routed)           0.215    46.259    cpu_instance/alu_instance/outA[10]
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    46.657 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.657    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.879 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.287    47.165    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.299    47.464 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7/O
                         net (fo=1, routed)           0.309    47.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    47.897 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_2/O
                         net (fo=9, routed)           0.196    48.093    cpu_instance/contorl_unit_instance/input[12]
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.124    48.217 r  cpu_instance/contorl_unit_instance/i__carry__2_i_3/O
                         net (fo=10, routed)          0.553    48.770    cpu_instance/alu_instance/outA[12]
    SLICE_X59Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    49.177 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.416    49.593    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[12]
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.303    49.896 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_6/O
                         net (fo=6, routed)           0.329    50.224    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_6_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.124    50.348 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_5/O
                         net (fo=12, routed)          0.487    50.836    cpu_instance/contorl_unit_instance/outA[13]
    SLICE_X58Y66         LUT4 (Prop_lut4_I0_O)        0.124    50.960 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_1/O
                         net (fo=2, routed)           0.347    51.307    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/DIA1
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.843    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA_D1/CLK
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X60Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.822    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -51.307    
  -------------------------------------------------------------------
                         slack                                -36.486    

Slack (VIOLATED) :        -33.640ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        43.422ns  (logic 15.850ns (36.502%)  route 27.572ns (63.498%))
  Logic Levels:           66  (CARRY4=18 LUT2=2 LUT3=14 LUT4=8 LUT5=6 LUT6=17 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.182    43.030    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.154 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4/O
                         net (fo=8, routed)           0.200    43.354    cpu_instance/contorl_unit_instance/input[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.124    43.478 r  cpu_instance/contorl_unit_instance/i__carry__1_i_4/O
                         net (fo=9, routed)           0.540    44.018    cpu_instance/contorl_unit_instance/outA[8]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    44.574 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[2]
                         net (fo=1, routed)           0.444    45.017    cpu_instance/contorl_unit_instance/data4[10]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.302    45.319 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.151    45.471    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    45.595 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_6/O
                         net (fo=9, routed)           0.325    45.920    cpu_instance/contorl_unit_instance/input[10]
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.124    46.044 r  cpu_instance/contorl_unit_instance/i__carry__1_i_2/O
                         net (fo=9, routed)           0.215    46.259    cpu_instance/alu_instance/outA[10]
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    46.657 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.657    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.879 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.287    47.165    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.299    47.464 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7/O
                         net (fo=1, routed)           0.309    47.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    47.897 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_2/O
                         net (fo=9, routed)           0.661    48.559    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/DIA0
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.843    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA/CLK
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X60Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.919    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -48.559    
  -------------------------------------------------------------------
                         slack                                -33.640    

Slack (VIOLATED) :        -33.618ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        43.401ns  (logic 15.850ns (36.520%)  route 27.551ns (63.480%))
  Logic Levels:           66  (CARRY4=18 LUT2=2 LUT3=14 LUT4=8 LUT5=6 LUT6=17 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.182    43.030    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.154 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4/O
                         net (fo=8, routed)           0.200    43.354    cpu_instance/contorl_unit_instance/input[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.124    43.478 r  cpu_instance/contorl_unit_instance/i__carry__1_i_4/O
                         net (fo=9, routed)           0.540    44.018    cpu_instance/contorl_unit_instance/outA[8]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    44.574 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[2]
                         net (fo=1, routed)           0.444    45.017    cpu_instance/contorl_unit_instance/data4[10]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.302    45.319 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.151    45.471    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    45.595 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_6/O
                         net (fo=9, routed)           0.325    45.920    cpu_instance/contorl_unit_instance/input[10]
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.124    46.044 r  cpu_instance/contorl_unit_instance/i__carry__1_i_2/O
                         net (fo=9, routed)           0.215    46.259    cpu_instance/alu_instance/outA[10]
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    46.657 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.657    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.879 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.287    47.165    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.299    47.464 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7/O
                         net (fo=1, routed)           0.309    47.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    47.897 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_2/O
                         net (fo=9, routed)           0.640    48.538    cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/DIA0
    SLICE_X60Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.503    14.844    cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/WCLK
    SLICE_X60Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA/CLK
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.920    cpu_instance/register_file_instance/memory_reg_r1_0_3_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -48.538    
  -------------------------------------------------------------------
                         slack                                -33.618    

Slack (VIOLATED) :        -31.536ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.303ns  (logic 14.683ns (35.549%)  route 26.620ns (64.451%))
  Logic Levels:           61  (CARRY4=16 LUT2=2 LUT3=13 LUT4=7 LUT5=6 LUT6=16 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.182    43.030    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.154 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4/O
                         net (fo=8, routed)           0.200    43.354    cpu_instance/contorl_unit_instance/input[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.124    43.478 r  cpu_instance/contorl_unit_instance/i__carry__1_i_4/O
                         net (fo=9, routed)           0.540    44.018    cpu_instance/contorl_unit_instance/outA[8]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    44.574 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[2]
                         net (fo=1, routed)           0.444    45.017    cpu_instance/contorl_unit_instance/data4[10]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.302    45.319 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.151    45.471    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    45.595 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_6/O
                         net (fo=9, routed)           0.845    46.440    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/DIC0
    SLICE_X60Y66         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.501    14.842    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/WCLK
    SLICE_X60Y66         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC/CLK
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.904    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -46.440    
  -------------------------------------------------------------------
                         slack                                -31.536    

Slack (VIOLATED) :        -31.506ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.196ns  (logic 14.683ns (35.642%)  route 26.513ns (64.358%))
  Logic Levels:           61  (CARRY4=16 LUT2=2 LUT3=13 LUT4=7 LUT5=6 LUT6=16 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.182    43.030    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.154 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4/O
                         net (fo=8, routed)           0.200    43.354    cpu_instance/contorl_unit_instance/input[8]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.124    43.478 r  cpu_instance/contorl_unit_instance/i__carry__1_i_4/O
                         net (fo=9, routed)           0.540    44.018    cpu_instance/contorl_unit_instance/outA[8]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    44.574 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[2]
                         net (fo=1, routed)           0.444    45.017    cpu_instance/contorl_unit_instance/data4[10]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.302    45.319 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.151    45.471    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    45.595 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_6/O
                         net (fo=9, routed)           0.738    46.332    cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/DIC0
    SLICE_X56Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.438    14.779    cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/WCLK
    SLICE_X56Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMC/CLK
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.827    cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -46.332    
  -------------------------------------------------------------------
                         slack                                -31.506    

Slack (VIOLATED) :        -29.227ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/zero_flag_reg_instance/Zstatus_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.201ns  (logic 13.701ns (34.951%)  route 25.500ns (65.049%))
  Logic Levels:           58  (CARRY4=15 LUT2=1 LUT3=12 LUT4=7 LUT5=6 LUT6=16 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 f  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 f  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 f  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.609    43.457    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124    43.581 f  cpu_instance/contorl_unit_instance/Zstatus_i_3/O
                         net (fo=1, routed)           0.633    44.214    cpu_instance/contorl_unit_instance/Zstatus_i_3_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.124    44.338 r  cpu_instance/contorl_unit_instance/Zstatus_i_1/O
                         net (fo=1, routed)           0.000    44.338    cpu_instance/zero_flag_reg_instance/Zstatus_reg_0
    SLICE_X58Y62         FDRE                                         r  cpu_instance/zero_flag_reg_instance/Zstatus_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.504    14.845    cpu_instance/zero_flag_reg_instance/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  cpu_instance/zero_flag_reg_instance/Zstatus_reg/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y62         FDRE (Setup_fdre_C_D)        0.029    15.111    cpu_instance/zero_flag_reg_instance/Zstatus_reg
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -44.338    
  -------------------------------------------------------------------
                         slack                                -29.227    

Slack (VIOLATED) :        -29.142ns  (required time - arrival time)
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.822ns  (logic 13.577ns (34.973%)  route 25.245ns (65.027%))
  Logic Levels:           57  (CARRY4=15 LUT2=2 LUT3=12 LUT4=6 LUT5=6 LUT6=15 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.206    25.714    cpu_instance/contorl_unit_instance/prev_ALU_res[3]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.838 r  cpu_instance/contorl_unit_instance/i__carry_i_1__0/O
                         net (fo=8, routed)           1.369    27.207    cpu_instance/alu_instance/outA[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.592 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.592    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.814 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.750    28.565    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[3]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.864 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.290    29.154    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10_n_0
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124    29.278 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8/O
                         net (fo=4, routed)           0.327    29.605    cpu_instance/contorl_unit_instance/prev_ALU_res__0[4]
    SLICE_X64Y63         LUT4 (Prop_lut4_I3_O)        0.124    29.729 r  cpu_instance/contorl_unit_instance/i__carry__0_i_4_comp/O
                         net (fo=9, routed)           0.994    30.723    cpu_instance/alu_instance/outA[4]
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    31.130 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.943    32.073    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[4]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.303    32.376 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.158    32.534    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7/O
                         net (fo=7, routed)           0.210    32.868    cpu_instance/contorl_unit_instance/prev_ALU_res__0[5]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.992 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3__0/O
                         net (fo=8, routed)           1.297    34.289    cpu_instance/contorl_unit_instance/outA[5]
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    34.413 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    34.413    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[1]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.993 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.781    35.773    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.302    36.075 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.303    36.379    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124    36.503 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8/O
                         net (fo=4, routed)           0.363    36.866    cpu_instance/contorl_unit_instance/prev_ALU_res__0[6]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.124    36.990 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2/O
                         net (fo=7, routed)           0.941    37.931    cpu_instance/contorl_unit_instance/input[6]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.124    38.055 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    38.055    cpu_instance/alu_instance/memory_reg_r1_0_3_0_5_i_10[2]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.407 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    39.505    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.306    39.811 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.161    39.972    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124    40.096 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7/O
                         net (fo=7, routed)           0.340    40.436    cpu_instance/contorl_unit_instance/prev_ALU_res__0[7]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.124    40.560 r  cpu_instance/contorl_unit_instance/i__carry__0_i_1__0/O
                         net (fo=9, routed)           0.521    41.081    cpu_instance/contorl_unit_instance/outA[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.466 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.466    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.688 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[0]
                         net (fo=1, routed)           0.428    42.115    cpu_instance/contorl_unit_instance/data4[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.299    42.414 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.309    42.723    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17_n_0
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.124    42.847 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10/O
                         net (fo=3, routed)           0.182    43.030    cpu_instance/contorl_unit_instance/prev_ALU_res__0[8]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.154 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4/O
                         net (fo=8, routed)           0.805    43.959    cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/DIB0
    SLICE_X56Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.438    14.779    cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/WCLK
    SLICE_X56Y64         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMB/CLK
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.817    cpu_instance/register_file_instance/memory_reg_r1_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -43.959    
  -------------------------------------------------------------------
                         slack                                -29.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.276     1.889    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     1.983    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.276     1.889    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     1.983    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA_D1/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.276     1.889    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     1.983    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.276     1.889    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     1.983    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB_D1/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.276     1.889    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     1.983    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMC/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.276     1.889    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     1.983    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMC_D1/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.276     1.889    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/ADDRD0
    SLICE_X60Y65         RAMS32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     1.983    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMS32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMD/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y65         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.795    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.276     1.889    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/ADDRD0
    SLICE_X60Y65         RAMS32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     1.983    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/WCLK
    SLICE_X60Y65         RAMS32                                       r  cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMD_D1/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y65         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.795    cpu_instance/register_file_instance/memory_reg_r2_0_3_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.220%)  route 0.297ns (67.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.297     1.909    cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/ADDRD0
    SLICE_X60Y63         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.856     1.984    cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/WCLK
    SLICE_X60Y63         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cpu_instance/contorl_unit_instance/WA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.220%)  route 0.297ns (67.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  cpu_instance/contorl_unit_instance/WA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/WA_reg[0]/Q
                         net (fo=49, routed)          0.297     1.909    cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/ADDRD0
    SLICE_X60Y63         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.856     1.984    cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/WCLK
    SLICE_X60Y63         RAMD32                                       r  cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y64   cpu_instance/contorl_unit_instance/E_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y65   cpu_instance/contorl_unit_instance/IE_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y60   cpu_instance/contorl_unit_instance/IRLoad_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y61   cpu_instance/contorl_unit_instance/IRMux_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y61   cpu_instance/contorl_unit_instance/PCLoad_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y64   cpu_instance/contorl_unit_instance/RAA_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y64   cpu_instance/contorl_unit_instance/RAA_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y64   cpu_instance/contorl_unit_instance/RAE_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y66   cpu_instance/contorl_unit_instance/RBA_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y63   cpu_instance/register_file_instance/memory_reg_r1_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.639ns  (logic 4.482ns (51.889%)  route 4.156ns (48.111%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/digit_reg[1]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  svn_sgmnt_drv_instance/digit_reg[1]/Q
                         net (fo=7, routed)           0.826     1.245    svn_sgmnt_drv_instance/digit_reg_n_0_[1]
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.329     1.574 r  svn_sgmnt_drv_instance/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.330     4.904    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     8.639 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.639    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.615ns  (logic 4.468ns (51.863%)  route 4.147ns (48.137%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/digit_reg[1]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  svn_sgmnt_drv_instance/digit_reg[1]/Q
                         net (fo=7, routed)           1.020     1.439    svn_sgmnt_drv_instance/one_digit_unit/seg[4]_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I1_O)        0.327     1.766 r  svn_sgmnt_drv_instance/one_digit_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.127     4.893    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722     8.615 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.615    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.465ns (52.864%)  route 3.981ns (47.136%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/digit_reg[1]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  svn_sgmnt_drv_instance/digit_reg[1]/Q
                         net (fo=7, routed)           1.022     1.441    svn_sgmnt_drv_instance/digit_reg_n_0_[1]
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.327     1.768 r  svn_sgmnt_drv_instance/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.959     4.727    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     8.446 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.446    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 4.254ns (50.649%)  route 4.145ns (49.351%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/digit_reg[1]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  svn_sgmnt_drv_instance/digit_reg[1]/Q
                         net (fo=7, routed)           1.022     1.441    svn_sgmnt_drv_instance/digit_reg_n_0_[1]
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.299     1.740 r  svn_sgmnt_drv_instance/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.122     4.863    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.398 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.398    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.345ns  (logic 4.253ns (50.967%)  route 4.092ns (49.033%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/digit_reg[1]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  svn_sgmnt_drv_instance/digit_reg[1]/Q
                         net (fo=7, routed)           1.020     1.439    svn_sgmnt_drv_instance/one_digit_unit/seg[4]_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.299     1.738 r  svn_sgmnt_drv_instance/one_digit_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.072     4.810    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.345 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.345    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.158ns  (logic 4.222ns (51.758%)  route 3.936ns (48.242%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/digit_reg[1]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  svn_sgmnt_drv_instance/digit_reg[1]/Q
                         net (fo=7, routed)           0.826     1.245    svn_sgmnt_drv_instance/digit_reg_n_0_[1]
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.299     1.544 r  svn_sgmnt_drv_instance/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.109     4.654    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.158 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.158    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.140ns  (logic 4.247ns (52.177%)  route 3.893ns (47.823%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/digit_reg[1]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  svn_sgmnt_drv_instance/digit_reg[1]/Q
                         net (fo=7, routed)           0.821     1.240    svn_sgmnt_drv_instance/one_digit_unit/seg[4]_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I3_O)        0.299     1.539 r  svn_sgmnt_drv_instance/one_digit_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.072     4.611    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.140 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.140    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 4.178ns (60.887%)  route 2.684ns (39.113%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[2]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  svn_sgmnt_drv_instance/an_reg[2]/Q
                         net (fo=1, routed)           2.684     3.162    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.700     6.862 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.862    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 4.028ns (58.761%)  route 2.827ns (41.239%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[3]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  svn_sgmnt_drv_instance/an_reg[3]/Q
                         net (fo=1, routed)           2.827     3.345    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.855 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.855    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.652ns  (logic 4.021ns (60.448%)  route 2.631ns (39.552%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[0]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  svn_sgmnt_drv_instance/an_reg[0]/Q
                         net (fo=1, routed)           2.631     3.149    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.652 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.652    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.246ns (64.664%)  route 0.134ns (35.336%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.134     0.282    svn_sgmnt_drv_instance/state_reg_n_0_[0]
    SLICE_X64Y57         LUT2 (Prop_lut2_I1_O)        0.098     0.380 r  svn_sgmnt_drv_instance/an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    svn_sgmnt_drv_instance/an[0]_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.249ns (64.940%)  route 0.134ns (35.060%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.134     0.282    svn_sgmnt_drv_instance/state_reg_n_0_[0]
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.101     0.383 r  svn_sgmnt_drv_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    svn_sgmnt_drv_instance/state[1]_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  svn_sgmnt_drv_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.246ns (63.991%)  route 0.138ns (36.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.138     0.286    svn_sgmnt_drv_instance/state_reg_n_0_[0]
    SLICE_X64Y57         LUT2 (Prop_lut2_I1_O)        0.098     0.384 r  svn_sgmnt_drv_instance/an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    svn_sgmnt_drv_instance/an[1]_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.249ns (64.270%)  route 0.138ns (35.730%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.138     0.286    svn_sgmnt_drv_instance/state_reg_n_0_[0]
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.101     0.387 r  svn_sgmnt_drv_instance/an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.387    svn_sgmnt_drv_instance/an[2]_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.148ns (36.759%)  route 0.255ns (63.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=9, routed)           0.255     0.403    svn_sgmnt_drv_instance/state_reg_n_0_[1]
    SLICE_X62Y60         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.148ns (36.759%)  route 0.255ns (63.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=9, routed)           0.255     0.403    svn_sgmnt_drv_instance/state_reg_n_0_[1]
    SLICE_X62Y60         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.148ns (36.759%)  route 0.255ns (63.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=9, routed)           0.255     0.403    svn_sgmnt_drv_instance/state_reg_n_0_[1]
    SLICE_X62Y60         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.148ns (36.759%)  route 0.255ns (63.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=9, routed)           0.255     0.403    svn_sgmnt_drv_instance/state_reg_n_0_[1]
    SLICE_X62Y60         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/data_output_reg_instance/output_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            svn_sgmnt_drv_instance/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.203ns (49.655%)  route 0.206ns (50.345%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         LDCE                         0.000     0.000 r  cpu_instance/data_output_reg_instance/output_reg[0]/G
    SLICE_X62Y61         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu_instance/data_output_reg_instance/output_reg[0]/Q
                         net (fo=1, routed)           0.206     0.364    svn_sgmnt_drv_instance/digit_reg[3]_0[0]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.409 r  svn_sgmnt_drv_instance/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    svn_sgmnt_drv_instance/digit[0]_i_1_n_0
    SLICE_X62Y60         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.246ns (59.006%)  route 0.171ns (40.994%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=9, routed)           0.171     0.319    svn_sgmnt_drv_instance/state_reg_n_0_[1]
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.098     0.417 r  svn_sgmnt_drv_instance/an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.417    svn_sgmnt_drv_instance/an[3]_i_1_n_0
    SLICE_X64Y57         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/data_output_reg_instance/output_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.082ns  (logic 7.903ns (37.487%)  route 13.179ns (62.513%))
  Logic Levels:           32  (CARRY4=8 LUT3=7 LUT4=1 LUT5=5 LUT6=10 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.187    22.989    cpu_instance/contorl_unit_instance/prev_ALU_res[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.113 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4/O
                         net (fo=5, routed)           0.167    23.280    cpu_instance/contorl_unit_instance/input[2]
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.404 r  cpu_instance/contorl_unit_instance/i__carry_i_2__0/O
                         net (fo=10, routed)          0.503    23.907    cpu_instance/alu_instance/outA[2]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.345 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.430    24.775    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.306    25.081 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.303    25.384    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.508 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.710    26.219    cpu_instance/data_output_reg_instance/D[3]
    SLICE_X62Y61         LDCE                                         r  cpu_instance/data_output_reg_instance/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/data_output_reg_instance/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.247ns  (logic 6.787ns (37.196%)  route 11.460ns (62.804%))
  Logic Levels:           27  (CARRY4=7 LUT3=4 LUT4=1 LUT5=5 LUT6=9 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          0.373    21.156    cpu_instance/alu_instance/outA[1]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.693 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.399    22.091    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[1]
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.302    22.393 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.285    22.678    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.802 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.581    23.384    cpu_instance/data_output_reg_instance/D[2]
    SLICE_X62Y62         LDCE                                         r  cpu_instance/data_output_reg_instance/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/data_output_reg_instance/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.387ns  (logic 5.948ns (34.209%)  route 11.439ns (65.791%))
  Logic Levels:           25  (CARRY4=6 LUT3=4 LUT4=1 LUT5=5 LUT6=8 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.326    18.163    cpu_instance/contorl_unit_instance/prev_ALU_res[0]
    SLICE_X65Y63         LUT5 (Prop_lut5_I2_O)        0.124    18.287 r  cpu_instance/contorl_unit_instance/i__carry_i_4__0/O
                         net (fo=7, routed)           0.628    18.915    cpu_instance/alu_instance/outA[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    19.322 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.407    19.729    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3_0[0]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.303    20.032 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.306    20.338    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    20.462 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1/O
                         net (fo=9, routed)           0.197    20.659    cpu_instance/contorl_unit_instance/input[1]
    SLICE_X61Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  cpu_instance/contorl_unit_instance/i__carry_i_3__0/O
                         net (fo=11, routed)          1.070    21.853    cpu_instance/contorl_unit_instance/outA[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.124    21.977 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=1, routed)           0.547    22.524    cpu_instance/data_output_reg_instance/D[1]
    SLICE_X62Y61         LDCE                                         r  cpu_instance/data_output_reg_instance/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/data_output_reg_instance/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.564ns  (logic 4.742ns (34.960%)  route 8.822ns (65.040%))
  Logic Levels:           19  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.616     5.137    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  cpu_instance/contorl_unit_instance/RBA_reg[1]_replica/Q
                         net (fo=18, routed)          0.800     6.393    cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/ADDRC1
    SLICE_X60Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.517 r  cpu_instance/register_file_instance/memory_reg_r2_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.451     6.968    cpu_instance/contorl_unit_instance/outB0[11]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.092 r  cpu_instance/contorl_unit_instance/i__carry__1_i_9/O
                         net (fo=6, routed)           0.425     7.517    cpu_instance/contorl_unit_instance/IE_reg[1]_2[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  cpu_instance/contorl_unit_instance/i__carry__0_i_3/O
                         net (fo=1, routed)           0.480     8.122    cpu_instance/alu_instance/output_reg[0]_i_2[1]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.629 f  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=3, routed)           0.630     9.259    cpu_instance/contorl_unit_instance/output_reg[0]_i_1_0[0]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.383 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=26, routed)          0.358     9.741    cpu_instance/contorl_unit_instance/output_reg[3]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9/O
                         net (fo=7, routed)           0.173    10.038    cpu_instance/contorl_unit_instance/prev_ALU_res__0[9]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.162 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.464    10.625    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.221 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/O[3]
                         net (fo=1, routed)           0.448    11.669    cpu_instance/contorl_unit_instance/data4[11]
    SLICE_X65Y64         LUT6 (Prop_lut6_I3_O)        0.306    11.975 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12/O
                         net (fo=5, routed)           0.334    12.309    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.433 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11/O
                         net (fo=12, routed)          0.317    12.750    cpu_instance/contorl_unit_instance/outA[11]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.474    13.348    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.733 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.733    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11/O[3]
                         net (fo=1, routed)           0.435    14.481    cpu_instance/contorl_unit_instance/data4[15]
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.306    14.787 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9/O
                         net (fo=1, routed)           0.283    15.070    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124    15.194 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3/O
                         net (fo=8, routed)           0.320    15.514    cpu_instance/contorl_unit_instance/input[15]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.638 r  cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8/O
                         net (fo=8, routed)           0.598    16.236    cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.360 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.324    16.684    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X61Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.069 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=2, routed)           0.644    17.714    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.863    18.701    cpu_instance/data_output_reg_instance/D[0]
    SLICE_X62Y61         LDCE                                         r  cpu_instance/data_output_reg_instance/output_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_instance/contorl_unit_instance/op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/data_output_reg_instance/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.186ns (22.421%)  route 0.644ns (77.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  cpu_instance/contorl_unit_instance/op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  cpu_instance/contorl_unit_instance/op_reg[0]/Q
                         net (fo=19, routed)          0.323     1.935    cpu_instance/contorl_unit_instance/op_reg[0]_0[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.980 r  cpu_instance/contorl_unit_instance/output_reg[0]_i_1/O
                         net (fo=8, routed)           0.320     2.301    cpu_instance/data_output_reg_instance/D[0]
    SLICE_X62Y61         LDCE                                         r  cpu_instance/data_output_reg_instance/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/contorl_unit_instance/op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/data_output_reg_instance/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.093ns  (logic 0.271ns (24.783%)  route 0.822ns (75.217%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  cpu_instance/contorl_unit_instance/op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.128     1.599 f  cpu_instance/contorl_unit_instance/op_reg[3]/Q
                         net (fo=14, routed)          0.418     2.017    cpu_instance/contorl_unit_instance/op[3]
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.098     2.115 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=3, routed)           0.215     2.331    cpu_instance/contorl_unit_instance/output_reg[1]_i_2_n_0
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.045     2.376 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=1, routed)           0.189     2.565    cpu_instance/data_output_reg_instance/D[1]
    SLICE_X62Y61         LDCE                                         r  cpu_instance/data_output_reg_instance/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/contorl_unit_instance/op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/data_output_reg_instance/output_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.110ns  (logic 0.231ns (20.816%)  route 0.879ns (79.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  cpu_instance/contorl_unit_instance/op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu_instance/contorl_unit_instance/op_reg[0]/Q
                         net (fo=19, routed)          0.497     2.109    cpu_instance/contorl_unit_instance/op_reg[0]_0[0]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.154 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_3/O
                         net (fo=1, routed)           0.109     2.264    cpu_instance/contorl_unit_instance/output_reg[3]_i_3_n_0
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.045     2.309 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_1/O
                         net (fo=8, routed)           0.272     2.581    cpu_instance/data_output_reg_instance/D[3]
    SLICE_X62Y61         LDCE                                         r  cpu_instance/data_output_reg_instance/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/contorl_unit_instance/op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_instance/data_output_reg_instance/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.121ns  (logic 0.271ns (24.173%)  route 0.850ns (75.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.471    cpu_instance/contorl_unit_instance/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  cpu_instance/contorl_unit_instance/op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.128     1.599 f  cpu_instance/contorl_unit_instance/op_reg[3]/Q
                         net (fo=14, routed)          0.527     2.126    cpu_instance/contorl_unit_instance/op[3]
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.098     2.224 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_2/O
                         net (fo=1, routed)           0.094     2.318    cpu_instance/contorl_unit_instance/output_reg[2]_i_2_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.045     2.363 r  cpu_instance/contorl_unit_instance/output_reg[2]_i_1/O
                         net (fo=5, routed)           0.229     2.592    cpu_instance/data_output_reg_instance/D[2]
    SLICE_X62Y62         LDCE                                         r  cpu_instance/data_output_reg_instance/output_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_next_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.678ns  (logic 1.593ns (23.860%)  route 5.085ns (76.140%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           4.140     5.581    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.152     5.733 r  cpu_instance/contorl_unit_instance/PC_next[3]_i_1/O
                         net (fo=4, routed)           0.945     6.678    cpu_instance/pc_reg_instance/SR[0]
    SLICE_X59Y58         FDSE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.507     4.848    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X59Y58         FDSE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.678ns  (logic 1.593ns (23.860%)  route 5.085ns (76.140%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           4.140     5.581    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.152     5.733 r  cpu_instance/contorl_unit_instance/PC_next[3]_i_1/O
                         net (fo=4, routed)           0.945     6.678    cpu_instance/pc_reg_instance/SR[0]
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.507     4.848    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.678ns  (logic 1.593ns (23.860%)  route 5.085ns (76.140%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           4.140     5.581    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.152     5.733 r  cpu_instance/contorl_unit_instance/PC_next[3]_i_1/O
                         net (fo=4, routed)           0.945     6.678    cpu_instance/pc_reg_instance/SR[0]
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.507     4.848    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.678ns  (logic 1.593ns (23.860%)  route 5.085ns (76.140%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           4.140     5.581    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.152     5.733 r  cpu_instance/contorl_unit_instance/PC_next[3]_i_1/O
                         net (fo=4, routed)           0.945     6.678    cpu_instance/pc_reg_instance/SR[0]
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.507     4.848    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.273ns  (logic 1.565ns (24.952%)  route 4.708ns (75.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           4.140     5.581    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.705 r  cpu_instance/contorl_unit_instance/PC[3]_i_1/O
                         net (fo=4, routed)           0.568     6.273    cpu_instance/pc_reg_instance/E[0]
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.507     4.848    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.273ns  (logic 1.565ns (24.952%)  route 4.708ns (75.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           4.140     5.581    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.705 r  cpu_instance/contorl_unit_instance/PC[3]_i_1/O
                         net (fo=4, routed)           0.568     6.273    cpu_instance/pc_reg_instance/E[0]
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.507     4.848    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.273ns  (logic 1.565ns (24.952%)  route 4.708ns (75.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           4.140     5.581    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.705 r  cpu_instance/contorl_unit_instance/PC[3]_i_1/O
                         net (fo=4, routed)           0.568     6.273    cpu_instance/pc_reg_instance/E[0]
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.507     4.848    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.273ns  (logic 1.565ns (24.952%)  route 4.708ns (75.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           4.140     5.581    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.705 r  cpu_instance/contorl_unit_instance/PC[3]_i_1/O
                         net (fo=4, routed)           0.568     6.273    cpu_instance/pc_reg_instance/E[0]
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.507     4.848    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.337ns  (logic 0.255ns (10.889%)  route 2.083ns (89.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.907     2.116    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.045     2.161 r  cpu_instance/contorl_unit_instance/PC[3]_i_1/O
                         net (fo=4, routed)           0.176     2.337    cpu_instance/pc_reg_instance/E[0]
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.337ns  (logic 0.255ns (10.889%)  route 2.083ns (89.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.907     2.116    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.045     2.161 r  cpu_instance/contorl_unit_instance/PC[3]_i_1/O
                         net (fo=4, routed)           0.176     2.337    cpu_instance/pc_reg_instance/E[0]
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.337ns  (logic 0.255ns (10.889%)  route 2.083ns (89.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.907     2.116    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.045     2.161 r  cpu_instance/contorl_unit_instance/PC[3]_i_1/O
                         net (fo=4, routed)           0.176     2.337    cpu_instance/pc_reg_instance/E[0]
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.337ns  (logic 0.255ns (10.889%)  route 2.083ns (89.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.907     2.116    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.045     2.161 r  cpu_instance/contorl_unit_instance/PC[3]_i_1/O
                         net (fo=4, routed)           0.176     2.337    cpu_instance/pc_reg_instance/E[0]
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_next_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.615ns  (logic 0.253ns (9.657%)  route 2.363ns (90.343%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.907     2.116    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.043     2.159 r  cpu_instance/contorl_unit_instance/PC_next[3]_i_1/O
                         net (fo=4, routed)           0.456     2.615    cpu_instance/pc_reg_instance/SR[0]
    SLICE_X59Y58         FDSE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X59Y58         FDSE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.615ns  (logic 0.253ns (9.657%)  route 2.363ns (90.343%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.907     2.116    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.043     2.159 r  cpu_instance/contorl_unit_instance/PC_next[3]_i_1/O
                         net (fo=4, routed)           0.456     2.615    cpu_instance/pc_reg_instance/SR[0]
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.615ns  (logic 0.253ns (9.657%)  route 2.363ns (90.343%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.907     2.116    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.043     2.159 r  cpu_instance/contorl_unit_instance/PC_next[3]_i_1/O
                         net (fo=4, routed)           0.456     2.615    cpu_instance/pc_reg_instance/SR[0]
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cpu_instance/pc_reg_instance/PC_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.615ns  (logic 0.253ns (9.657%)  route 2.363ns (90.343%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.907     2.116    cpu_instance/contorl_unit_instance/btnC_IBUF
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.043     2.159 r  cpu_instance/contorl_unit_instance/PC_next[3]_i_1/O
                         net (fo=4, routed)           0.456     2.615    cpu_instance/pc_reg_instance/SR[0]
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.860     1.988    cpu_instance/pc_reg_instance/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  cpu_instance/pc_reg_instance/PC_next_reg[3]/C





