{"Source Block": ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@146:201@HdlStmProcess", "    .reset(adc_rst),\n    .filter_in(adc_cic_data_b[11:0]),\n    .filter_out(adc_fir_data_b),\n    .ce_out(adc_fir_valid_b));\n\n  always @(*) begin\n    case (filter_mask)\n      16'h1: adc_dec_data_a = {adc_fir_data_a[25], adc_fir_data_a[25:11]};\n      16'h2: adc_dec_data_a = {adc_fir_data_a[25], adc_fir_data_a[25:11]};\n      16'h3: adc_dec_data_a = {adc_fir_data_a[25], adc_fir_data_a[25:11]};\n      16'h6: adc_dec_data_a = {adc_fir_data_a[25], adc_fir_data_a[25:11]};\n      16'h7: adc_dec_data_a = {adc_fir_data_a[25], adc_fir_data_a[25:11]};\n      default: adc_dec_data_a = adc_data_a;\n    endcase\n\n    case (filter_mask)\n      16'h1: adc_dec_valid_a_filter = adc_fir_valid_a;\n      16'h2: adc_dec_valid_a_filter = adc_fir_valid_a;\n      16'h3: adc_dec_valid_a_filter = adc_fir_valid_a;\n      16'h6: adc_dec_valid_a_filter = adc_fir_valid_a;\n      16'h7: adc_dec_valid_a_filter = adc_fir_valid_a;\n      default: adc_dec_valid_a_filter = adc_valid_a;\n    endcase\n\n     case (filter_mask)\n      16'h1: adc_dec_data_b = {adc_fir_data_b[25], adc_fir_data_b[25:11]};\n      16'h2: adc_dec_data_b = {adc_fir_data_b[25], adc_fir_data_b[25:11]};\n      16'h3: adc_dec_data_b = {adc_fir_data_b[25], adc_fir_data_b[25:11]};\n      16'h6: adc_dec_data_b = {adc_fir_data_b[25], adc_fir_data_b[25:11]};\n      16'h7: adc_dec_data_b = {adc_fir_data_b[25], adc_fir_data_b[25:11]};\n      default: adc_dec_data_b = adc_data_b;\n    endcase\n\n    case (filter_mask)\n      16'h1: adc_dec_valid_b_filter = adc_fir_valid_b;\n      16'h2: adc_dec_valid_b_filter = adc_fir_valid_b;\n      16'h3: adc_dec_valid_b_filter = adc_fir_valid_b;\n      16'h6: adc_dec_valid_b_filter = adc_fir_valid_b;\n      16'h7: adc_dec_valid_b_filter = adc_fir_valid_b;\n      default: adc_dec_valid_b_filter = adc_valid_b;\n    endcase\n\n    case (filter_mask)\n      16'h1: decim_rate_cic = 16'd5;\n      16'h2: decim_rate_cic = 16'd50;\n      16'h3: decim_rate_cic = 16'd500;\n      16'h6: decim_rate_cic = 16'd5000;\n      16'h7: decim_rate_cic = 16'd50000;\n      default: decim_rate_cic = 9'd1;\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    if (adc_rst == 1'b1) begin\n      decimation_counter <= 32'b0;\n      adc_dec_valid_a <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[194, "      default: decim_rate_cic = 9'd1;\n"]], "Add": [[194, "      default: decim_rate_cic = 16'd1;\n"]]}}