<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="SPI_DMA_test2">
<ExpandedNodeIds>
<v>SPI_DMA_test2</v>
<v>SPI_DMA_test2\Design01</v>
<v>SPI_DMA_test2\Design01\TopDesign</v>
<v>SPI_DMA_test2\Design01\Design01.cydwr</v>
<v>SPI_DMA_test2\Design01\Header Files</v>
<v>SPI_DMA_test2\Design01\Header Files\cyapicallbacks.h</v>
<v>SPI_DMA_test2\Design01\Source Files</v>
<v>SPI_DMA_test2\Design01\Source Files\main.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\cm3gcc.ld</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\Cm3Iar.icf</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\Cm3RealView.scat</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\Cm3Start.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\cmsis_armcc.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\cmsis_gcc.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\core_cm3.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\core_cm3_psoc5.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\core_cmFunc.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\core_cmInstr.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CyBootAsmGnu.s</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CyBootAsmIar.s</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CyBootAsmRv.s</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CyDmac.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CyDmac.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CyFlash.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CyFlash.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CyLib.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CyLib.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\cypins.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\cyPm.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\cyPm.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CySpc.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\CySpc.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\cytypes.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\cyutils.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\isr_Tx</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\isr_Tx\isr_Tx.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\isr_Tx\isr_Tx.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\MISO</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\MISO\MISO.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\MISO\MISO.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\MISO\MISO_aliases.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\MOSI</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\MOSI\MOSI.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\MOSI\MOSI.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\MOSI\MOSI_aliases.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\RxInt</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\RxInt\RxInt.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\RxInt\RxInt.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\RxInt\RxInt_aliases.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SCLK</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SCLK\SCLK.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SCLK\SCLK.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SCLK\SCLK_aliases.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SPI</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SPI\SPI.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SPI\SPI.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SPI\SPI_INT.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SPI\SPI_PM.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SPI\SPI_PVT.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SPI_IntClock</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SPI_IntClock\SPI_IntClock.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SPI_IntClock\SPI_IntClock.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SS</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SS\SS.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SS\SS.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\SS\SS_aliases.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\TxInt</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\TxInt\TxInt.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\TxInt\TxInt.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\TxInt\TxInt_aliases.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cycodeshareexport.ld</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cycodeshareimport.ld</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cycodeshareimport.scat</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cydevice.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cydevice_trm.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cydevicegnu.inc</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cydevicegnu_trm.inc</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cydeviceiar.inc</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cydeviceiar_trm.inc</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cydevicerv.inc</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cydevicerv_trm.inc</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cydisabledsheets.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cyfitter.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cyfitter_cfg.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cyfitter_cfg.h</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cyfittergnu.inc</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cyfitteriar.inc</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cyfitterrv.inc</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cymetadata.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\project.h</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>SPI_DMA_test2</v>
<v>SPI_DMA_test2\Design01</v>
<v>SPI_DMA_test2\Design01\TopDesign</v>
<v>SPI_DMA_test2\Design01\Design01.cydwr</v>
<v>SPI_DMA_test2\Design01\Header Files</v>
<v>SPI_DMA_test2\Design01\Header Files\cyapicallbacks.h</v>
<v>SPI_DMA_test2\Design01\Source Files</v>
<v>SPI_DMA_test2\Design01\Source Files\main.c</v>
<v>SPI_DMA_test2\Design01\Generated_Source</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\cm3gcc.ld</v>
<v>SPI_DMA_test2\Design01\Generated_Source\PSoC5\cy_boot\Cm3Iar.icf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>SPI_DMA_test2</v>
<v>SPI_DMA_test2\Design01</v>
<v>SPI_DMA_test2\Design01\TopDesign</v>
<v>SPI_DMA_test2\Design01\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>SPI_DMA_test2</v>
<v>SPI_DMA_test2\Design01</v>
<v>SPI_DMA_test2\Design01\TopDesign</v>
<v>SPI_DMA_test2\Design01\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>SPI_DMA_test2</v>
<v>SPI_DMA_test2\Design01</v>
<v>SPI_DMA_test2\Design01\CortexM3</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493\Debug</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493\Debug\Design01.elf</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493\Debug\Design01.hex</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493\Debug\Design01.map</v>
<v>SPI_DMA_test2\Design01\Design01.gpdsc</v>
<v>SPI_DMA_test2\Design01\Design01.rpt</v>
<v>SPI_DMA_test2\Design01\Design01_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>SPI_DMA_test2</v>
<v>SPI_DMA_test2\Design01</v>
<v>SPI_DMA_test2\Design01\CortexM3</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493\Debug</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493\Debug\Design01.elf</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493\Debug\Design01.hex</v>
<v>SPI_DMA_test2\Design01\CortexM3\ARM_GCC_493\Debug\Design01.map</v>
<v>SPI_DMA_test2\Design01\Design01.gpdsc</v>
<v>SPI_DMA_test2\Design01\Design01.rpt</v>
<v>SPI_DMA_test2\Design01\Design01_timing.html</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>SPI_DMA_test2</v>
<v>SPI_DMA_test2\Design01</v>
<v>SPI_DMA_test2\Design01\PSoC 5 Architecture TRM</v>
<v>SPI_DMA_test2\Design01\CY8C58LP Family Datasheet</v>
<v>SPI_DMA_test2\Design01\System Reference Guides</v>
<v>SPI_DMA_test2\Design01\System Reference Guides\cy_boot_v5_40</v>
<v>SPI_DMA_test2\Design01\cy_constant_v1_0.pdf</v>
<v>SPI_DMA_test2\Design01\cy_isr_v1_70.pdf</v>
<v>SPI_DMA_test2\Design01\cy_pins_v2_20</v>
<v>SPI_DMA_test2\Design01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>SPI_DMA_test2\Design01\SPI_Master_v2_50.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>SPI_DMA_test2</v>
<v>SPI_DMA_test2\Design01</v>
<v>SPI_DMA_test2\Design01\PSoC 5 Architecture TRM</v>
<v>SPI_DMA_test2\Design01\CY8C58LP Family Datasheet</v>
<v>SPI_DMA_test2\Design01\System Reference Guides</v>
<v>SPI_DMA_test2\Design01\System Reference Guides\cy_boot_v5_40</v>
<v>SPI_DMA_test2\Design01\cy_constant_v1_0.pdf</v>
<v>SPI_DMA_test2\Design01\cy_isr_v1_70.pdf</v>
<v>SPI_DMA_test2\Design01\cy_pins_v2_20</v>
<v>SPI_DMA_test2\Design01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>SPI_DMA_test2\Design01\SPI_Master_v2_50.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\Design01.cydsn\main.c" />
<name v=".\Design01.cydsn\TopDesign\TopDesign.cysch" />
</OpenDocs>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>