

================================================================
== Vivado HLS Report for 'conv3padding714'
================================================================
* Date:           Tue May 10 21:16:17 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+-------+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max    | min |  max  |   Type  |
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+-------+---------+
        |grp_stream_out_data_3_fu_145  |stream_out_data_3  |        1|    16900| 4.000 ns | 67.600 us |    1|  16900|   none  |
        |grp_stream_in_row_2_fu_157    |stream_in_row_2    |        1|      179| 4.000 ns |  0.716 us |    1|    179|   none  |
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+-------+---------+

        * Loop: 
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?| 4 ~ 16903 |          -|          -|     ?|    no    |
        +----------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    240|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      1|     301|    664|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    159|    -|
|Register         |        -|      -|     198|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     499|   1063|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+-----+-----+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+-------------------+---------+-------+-----+-----+-----+
    |grp_stream_in_row_2_fu_157    |stream_in_row_2    |        0|      0|  132|  296|    0|
    |grp_stream_out_data_3_fu_145  |stream_out_data_3  |        0|      1|  169|  368|    0|
    +------------------------------+-------------------+---------+-------+-----+-----+-----+
    |Total                         |                   |        0|      1|  301|  664|    0|
    +------------------------------+-------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_buffer_0_V_U  |conv3padding714_rcXB  |        2|  0|   0|    0|   704|   32|     1|        22528|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        2|  0|   0|    0|   704|   32|     1|        22528|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln130_3_fu_183_p2            |     +    |      0|  0|  39|           2|          32|
    |add_ln130_fu_177_p2              |     +    |      0|  0|  39|          32|          32|
    |loadBufferIdx_V_fu_233_p2        |     +    |      0|  0|   9|           2|           1|
    |rep_fu_221_p2                    |     +    |      0|  0|  39|          32|           1|
    |rowIdx_V_fu_245_p2               |     +    |      0|  0|  17|          10|           1|
    |storeBufferIdx_V_fu_194_p2       |     +    |      0|  0|   9|           2|           1|
    |icmp_ln130_fu_189_p2             |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln132_fu_200_p2             |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln134_fu_215_p2             |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln879_fu_239_p2             |   icmp   |      0|  0|  13|          10|           4|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |rowIdx_V_3_fu_251_p3             |  select  |      0|  0|   9|           1|           1|
    |xor_ln132_fu_227_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 240|         189|         142|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |in_V_V_read            |   9|          2|    1|          2|
    |padding_out_V_V_write  |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |rep_0_i_i_i_reg_134    |   9|          2|   32|         64|
    |reps_blk_n             |   9|          2|    1|          2|
    |reps_c_i_blk_n         |   9|          2|    1|          2|
    |reps_out_blk_n         |   9|          2|    1|          2|
    |row_buffer_0_V_ce0     |   9|          2|    1|          2|
    |row_buffer_0_V_ce1     |   9|          2|    1|          2|
    |row_buffer_0_V_we1     |   9|          2|    1|          2|
    |t_V_10_reg_122         |   9|          2|   10|         20|
    |t_V_9_reg_98           |   9|          2|    2|          4|
    |t_V_reg_110            |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 159|         34|   57|        118|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln130_3_reg_270                        |  31|   0|   32|          1|
    |add_ln130_reg_265                          |  31|   0|   32|          1|
    |ap_CS_fsm                                  |   5|   0|    5|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |grp_stream_in_row_2_fu_157_ap_start_reg    |   1|   0|    1|          0|
    |grp_stream_out_data_3_fu_145_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln132_reg_283                         |   1|   0|    1|          0|
    |icmp_ln134_reg_288                         |   1|   0|    1|          0|
    |loadBufferIdx_V_reg_303                    |   2|   0|    2|          0|
    |rep_0_i_i_i_reg_134                        |  32|   0|   32|          0|
    |rep_reg_293                                |  32|   0|   32|          0|
    |reps_read_reg_259                          |  32|   0|   32|          0|
    |rowIdx_V_3_reg_308                         |  10|   0|   10|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |storeBufferIdx_V_reg_278                   |   2|   0|    2|          0|
    |t_V_10_reg_122                             |  10|   0|   10|          0|
    |t_V_9_reg_98                               |   2|   0|    2|          0|
    |t_V_reg_110                                |   2|   0|    2|          0|
    |xor_ln132_reg_298                          |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 198|   0|  200|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv3padding714 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv3padding714 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv3padding714 | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv3padding714 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv3padding714 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv3padding714 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv3padding714 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv3padding714 | return value |
|start_out               | out |    1| ap_ctrl_hs | conv3padding714 | return value |
|start_write             | out |    1| ap_ctrl_hs | conv3padding714 | return value |
|reps_dout               |  in |   32|   ap_fifo  |       reps      |    pointer   |
|reps_empty_n            |  in |    1|   ap_fifo  |       reps      |    pointer   |
|reps_read               | out |    1|   ap_fifo  |       reps      |    pointer   |
|reps_out_din            | out |   32|   ap_fifo  |     reps_out    |    pointer   |
|reps_out_full_n         |  in |    1|   ap_fifo  |     reps_out    |    pointer   |
|reps_out_write          | out |    1|   ap_fifo  |     reps_out    |    pointer   |
|in_V_V_dout             |  in |   32|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n          |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read             | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|padding_out_V_V_din     | out |   32|   ap_fifo  | padding_out_V_V |    pointer   |
|padding_out_V_V_full_n  |  in |    1|   ap_fifo  | padding_out_V_V |    pointer   |
|padding_out_V_V_write   | out |    1|   ap_fifo  | padding_out_V_V |    pointer   |
|reps_c_i_din            | out |   32|   ap_fifo  |     reps_c_i    |    pointer   |
|reps_c_i_full_n         |  in |    1|   ap_fifo  |     reps_c_i    |    pointer   |
|reps_c_i_write          | out |    1|   ap_fifo  |     reps_c_i    |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

