

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4'
================================================================
* Date:           Thu Oct 26 04:37:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  9.416 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12547|    12547|  0.188 ms|  0.188 ms|  12547|  12547|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_3_VITIS_LOOP_19_4  |    12545|    12545|         3|          1|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      173|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       90|     -|
|Register             |        -|      -|      130|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      130|      263|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln18_1_fu_216_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln18_fu_193_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln19_fu_305_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln20_fu_294_p2       |         +|   0|  0|  27|          20|          20|
    |empty_fu_181_p2          |         -|   0|  0|  22|          15|          15|
    |p_mid1_fu_246_p2         |         -|   0|  0|  22|          15|          15|
    |icmp_ln18_fu_187_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln19_fu_202_p2      |      icmp|   0|  0|  10|           7|           6|
    |select_ln18_1_fu_252_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln18_2_fu_264_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln18_fu_208_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 173|         103|          97|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_2                  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_temp_1_load          |   9|          2|   32|         64|
    |ap_sig_allocacmp_w_load               |   9|          2|    7|         14|
    |h_fu_78                               |   9|          2|    7|         14|
    |indvar_flatten_fu_82                  |   9|          2|   14|         28|
    |temp_1_fu_70                          |   9|          2|   32|         64|
    |w_fu_74                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|  122|        244|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |h_fu_78                           |   7|   0|    7|          0|
    |icmp_ln18_reg_368                 |   1|   0|    1|          0|
    |indvar_flatten_fu_82              |  14|   0|   14|          0|
    |sext_ln20_reg_372                 |  64|   0|   64|          0|
    |temp_1_fu_70                      |  32|   0|   32|          0|
    |w_fu_74                           |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 130|   0|  130|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|grp_fu_818_p_din0       |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|grp_fu_818_p_din1       |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|grp_fu_818_p_opcode     |  out|    2|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|grp_fu_818_p_dout0      |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|grp_fu_818_p_ce         |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|phi_mul                 |   in|   19|     ap_none|                                                 phi_mul|        scalar|
|temp_1_out              |  out|   32|      ap_vld|                                              temp_1_out|       pointer|
|temp_1_out_ap_vld       |  out|    1|      ap_vld|                                              temp_1_out|       pointer|
|img_1_address0          |  out|   20|   ap_memory|                                                   img_1|         array|
|img_1_ce0               |  out|    1|   ap_memory|                                                   img_1|         array|
|img_1_q0                |   in|   32|   ap_memory|                                                   img_1|         array|
|compute_tmp_1_address0  |  out|   20|   ap_memory|                                           compute_tmp_1|         array|
|compute_tmp_1_ce0       |  out|    1|   ap_memory|                                           compute_tmp_1|         array|
|compute_tmp_1_we0       |  out|    1|   ap_memory|                                           compute_tmp_1|         array|
|compute_tmp_1_d0        |  out|   32|   ap_memory|                                           compute_tmp_1|         array|
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

