Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.95 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.95 secs
 
--> Reading design: schem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "schem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "schem"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : schem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/schem is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/schem.vhf", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf".
WARNING:HDLParsers:3607 - Unit work/schem/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/schem.vhf", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf".
WARNING:HDLParsers:3607 - Unit work/initPerm is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/initPerm.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/initPerm.vhd".
WARNING:HDLParsers:3607 - Unit work/initPerm/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/initPerm.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/initPerm.vhd".
WARNING:HDLParsers:3607 - Unit work/expPerm is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/expPerm.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/expPerm.vhd".
WARNING:HDLParsers:3607 - Unit work/expPerm/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/expPerm.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/expPerm.vhd".
WARNING:HDLParsers:3607 - Unit work/sboxes is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sboxes.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sboxes.vhd".
WARNING:HDLParsers:3607 - Unit work/sboxes/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sboxes.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sboxes.vhd".
WARNING:HDLParsers:3607 - Unit work/xor48 is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xor48.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/xor48.vhd".
WARNING:HDLParsers:3607 - Unit work/xor48/Behavioral is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xor48.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/xor48.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_0 is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_0.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_0.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_0/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_0.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_0.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_1 is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_1.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_1.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_1/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_1.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_1.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_2 is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_2.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_2.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_2/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_2.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_2.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_3 is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_3.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_3.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_3/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_3.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_3.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_4 is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_4.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_4.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_4/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_4.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_4.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_5 is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_5.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_5.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_5/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_5.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_5.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_6 is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_6.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_6.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_6/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_6.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_6.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_7 is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_7.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_7.vhd".
WARNING:HDLParsers:3607 - Unit work/sbox_7/behavior is now defined in a different file.  It was defined in "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_7.vhd", and is now defined in "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_7.vhd".
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_0.vhd" in Library work.
Architecture behavior of Entity sbox_0 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_1.vhd" in Library work.
Architecture behavior of Entity sbox_1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_2.vhd" in Library work.
Architecture behavior of Entity sbox_2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_3.vhd" in Library work.
Architecture behavior of Entity sbox_3 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_4.vhd" in Library work.
Architecture behavior of Entity sbox_4 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_5.vhd" in Library work.
Architecture behavior of Entity sbox_5 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_6.vhd" in Library work.
Architecture behavior of Entity sbox_6 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_7.vhd" in Library work.
Architecture behavior of Entity sbox_7 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC2.vhd" in Library work.
Architecture behavior of Entity pc2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/expPerm.vhd" in Library work.
Architecture behavior of Entity expperm is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/xor48.vhd" in Library work.
Architecture behavioral of Entity xor48 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sboxes.vhd" in Library work.
Architecture behavior of Entity sboxes is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/pblockPerm.vhd" in Library work.
Architecture behavior of Entity pblockperm is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sumLR.vhd" in Library work.
Architecture behavioral of Entity sumlr is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL2.vhd" in Library work.
Architecture behavioral of Entity rotl2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL1.vhd" in Library work.
Architecture behavioral of Entity rotl1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/initPerm.vhd" in Library work.
Architecture behavior of Entity initperm is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC1.vhd" in Library work.
Architecture behavior of Entity pc1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/revPerm.vhd" in Library work.
Architecture behavior of Entity revperm is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf" in Library work.
Entity <roundRot1_MUSER_schem> compiled.
Entity <roundRot1_MUSER_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <roundRot2_MUSER_schem> compiled.
Entity <roundRot2_MUSER_schem> (Architecture <BEHAVIORAL>) compiled.
Entity <schem> compiled.
Entity <schem> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/roundRot1.vhf" in Library work.
Entity <roundRot1> compiled.
Entity <roundRot1> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/roundRot2.vhf" in Library work.
Entity <roundRot2> compiled.
Entity <roundRot2> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <schem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <initPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <PC1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <revPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <roundRot1_MUSER_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <roundRot2_MUSER_schem> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <PC2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <expPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xor48> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sboxes> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pblockPerm> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sumLR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rotL1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rotL2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sbox_0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_7> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schem> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf" line 482: Unconnected output port 'rightKeyOut' of component 'roundRot1_MUSER_schem'.
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf" line 482: Unconnected output port 'leftKeyOut' of component 'roundRot1_MUSER_schem'.
Entity <schem> analyzed. Unit <schem> generated.

Analyzing Entity <initPerm> in library <work> (Architecture <behavior>).
Entity <initPerm> analyzed. Unit <initPerm> generated.

Analyzing Entity <PC1> in library <work> (Architecture <behavior>).
Entity <PC1> analyzed. Unit <PC1> generated.

Analyzing Entity <revPerm> in library <work> (Architecture <behavior>).
Entity <revPerm> analyzed. Unit <revPerm> generated.

Analyzing Entity <roundRot1_MUSER_schem> in library <work> (Architecture <BEHAVIORAL>).
Entity <roundRot1_MUSER_schem> analyzed. Unit <roundRot1_MUSER_schem> generated.

Analyzing Entity <PC2> in library <work> (Architecture <behavior>).
Entity <PC2> analyzed. Unit <PC2> generated.

Analyzing Entity <expPerm> in library <work> (Architecture <behavior>).
Entity <expPerm> analyzed. Unit <expPerm> generated.

Analyzing Entity <xor48> in library <work> (Architecture <behavioral>).
Entity <xor48> analyzed. Unit <xor48> generated.

Analyzing Entity <sboxes> in library <work> (Architecture <behavior>).
Entity <sboxes> analyzed. Unit <sboxes> generated.

Analyzing Entity <sbox_0> in library <work> (Architecture <behavior>).
Entity <sbox_0> analyzed. Unit <sbox_0> generated.

Analyzing Entity <sbox_1> in library <work> (Architecture <behavior>).
Entity <sbox_1> analyzed. Unit <sbox_1> generated.

Analyzing Entity <sbox_2> in library <work> (Architecture <behavior>).
Entity <sbox_2> analyzed. Unit <sbox_2> generated.

Analyzing Entity <sbox_3> in library <work> (Architecture <behavior>).
Entity <sbox_3> analyzed. Unit <sbox_3> generated.

Analyzing Entity <sbox_4> in library <work> (Architecture <behavior>).
Entity <sbox_4> analyzed. Unit <sbox_4> generated.

Analyzing Entity <sbox_5> in library <work> (Architecture <behavior>).
Entity <sbox_5> analyzed. Unit <sbox_5> generated.

Analyzing Entity <sbox_6> in library <work> (Architecture <behavior>).
Entity <sbox_6> analyzed. Unit <sbox_6> generated.

Analyzing Entity <sbox_7> in library <work> (Architecture <behavior>).
Entity <sbox_7> analyzed. Unit <sbox_7> generated.

Analyzing Entity <pblockPerm> in library <work> (Architecture <behavior>).
Entity <pblockPerm> analyzed. Unit <pblockPerm> generated.

Analyzing Entity <sumLR> in library <work> (Architecture <behavioral>).
Entity <sumLR> analyzed. Unit <sumLR> generated.

Analyzing Entity <rotL1> in library <work> (Architecture <behavioral>).
Entity <rotL1> analyzed. Unit <rotL1> generated.

Analyzing Entity <roundRot2_MUSER_schem> in library <work> (Architecture <BEHAVIORAL>).
Entity <roundRot2_MUSER_schem> analyzed. Unit <roundRot2_MUSER_schem> generated.

Analyzing Entity <rotL2> in library <work> (Architecture <behavioral>).
Entity <rotL2> analyzed. Unit <rotL2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <initPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/initPerm.vhd".
Unit <initPerm> synthesized.


Synthesizing Unit <PC1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC1.vhd".
WARNING:Xst:647 - Input <myinput<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<55>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PC1> synthesized.


Synthesizing Unit <revPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/revPerm.vhd".
Unit <revPerm> synthesized.


Synthesizing Unit <PC2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/PC2.vhd".
WARNING:Xst:646 - Signal <myMerge<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<37>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<42>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<53>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <myArray<48:55>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <PC2> synthesized.


Synthesizing Unit <expPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/expPerm.vhd".
Unit <expPerm> synthesized.


Synthesizing Unit <xor48>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/xor48.vhd".
    Found 48-bit xor2 for signal <myoutput>.
Unit <xor48> synthesized.


Synthesizing Unit <pblockPerm>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/pblockPerm.vhd".
Unit <pblockPerm> synthesized.


Synthesizing Unit <sumLR>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sumLR.vhd".
    Found 32-bit xor2 for signal <rightoutput>.
Unit <sumLR> synthesized.


Synthesizing Unit <rotL1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL1.vhd".
Unit <rotL1> synthesized.


Synthesizing Unit <sbox_0>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_0.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_0> synthesized.


Synthesizing Unit <sbox_1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_1.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_1> synthesized.


Synthesizing Unit <sbox_2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_2.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_2> synthesized.


Synthesizing Unit <sbox_3>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_3.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_3> synthesized.


Synthesizing Unit <sbox_4>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_4.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_4> synthesized.


Synthesizing Unit <sbox_5>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_5.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_5> synthesized.


Synthesizing Unit <sbox_6>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_6.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_6> synthesized.


Synthesizing Unit <sbox_7>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sbox_7.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_7> synthesized.


Synthesizing Unit <rotL2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/rotL2.vhd".
Unit <rotL2> synthesized.


Synthesizing Unit <sboxes>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/sboxes.vhd".
Unit <sboxes> synthesized.


Synthesizing Unit <roundRot1_MUSER_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf".
Unit <roundRot1_MUSER_schem> synthesized.


Synthesizing Unit <roundRot2_MUSER_schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf".
Unit <roundRot2_MUSER_schem> synthesized.


Synthesizing Unit <schem>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/UCiSW2 - Project/DES/schem.vhf".
Unit <schem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 4x64-bit ROM                                          : 128
# Multiplexers                                         : 128
 4-bit 16-to-1 multiplexer                             : 128
# Xors                                                 : 32
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 4x64-bit ROM                                          : 128
# Multiplexers                                         : 128
 4-bit 16-to-1 multiplexer                             : 128
# Xors                                                 : 32
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block schem, actual ratio is 74.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : schem.ngr
Top Level Output File Name         : schem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 192

Cell Usage :
# BELS                             : 8697
#      LUT2                        : 249
#      LUT3                        : 2574
#      LUT4                        : 2337
#      MUXF5                       : 2033
#      MUXF6                       : 1008
#      MUXF7                       : 496
# IO Buffers                       : 184
#      IBUF                        : 120
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     2665  out of   4656    57%  
 Number of 4 input LUTs:               5160  out of   9312    55%  
 Number of IOs:                         192
 Number of bonded IOBs:                 184  out of    232    79%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 90.835ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36345389631351830000000000 / 64
-------------------------------------------------------------------------
Delay:               90.835ns (Levels of Logic = 94)
  Source:            plaintext<6> (PAD)
  Destination:       ciphertext<58> (PAD)

  Data Path: plaintext<6> to ciphertext<58>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.106   1.228  plaintext_6_IBUF (plaintext_6_IBUF)
     LUT2:I0->O           29   0.612   1.075  XLXI_183/XLXI_3/Mxor_myoutput_Result<47>1 (XLXI_183/XLXI_4/sb0/Mrom_row_rom000013)
     LUT4:I3->O            1   0.612   0.000  XLXI_183/XLXI_4/sb0/Mmux_decimalOutput_9_f5_G (N191)
     MUXF5:I1->O           1   0.278   0.387  XLXI_183/XLXI_4/sb0/Mmux_decimalOutput_9_f5 (XLXI_183/XLXI_4/sb0/Mmux_decimalOutput_9_f5)
     LUT4:I2->O            1   0.612   0.360  XLXI_183/XLXN_18<1>48 (XLXI_183/XLXN_18<1>48)
     LUT4:I3->O            6   0.612   0.599  XLXI_183/XLXN_18<1>81 (XLXI_183/XLXN_19<0>)
     LUT3:I2->O           24   0.612   1.067  XLXI_185/XLXI_3/Mxor_myoutput_Result<36>1 (XLXI_185/XLXI_4/sb1/Mrom_row_rom000020)
     LUT4:I3->O            5   0.612   0.541  XLXI_185/XLXI_4/sb1/Mrom_row_rom0000171 (XLXI_185/XLXI_4/sb1/Mrom_row_rom000017)
     LUT4:I3->O            1   0.612   0.000  XLXI_185/XLXI_4/sb1/Mmux_decimalOutput_67 (XLXI_185/XLXI_4/sb1/Mmux_decimalOutput_51)
     MUXF5:I1->O           1   0.278   0.000  XLXI_185/XLXI_4/sb1/Mmux_decimalOutput_4_f5_0 (XLXI_185/XLXI_4/sb1/Mmux_decimalOutput_4_f51)
     MUXF6:I1->O           1   0.451   0.000  XLXI_185/XLXI_4/sb1/Mmux_decimalOutput_3_f6_0 (XLXI_185/XLXI_4/sb1/Mmux_decimalOutput_3_f61)
     MUXF7:I1->O          15   0.451   0.894  XLXI_185/XLXI_4/sb1/Mmux_decimalOutput_2_f7_0 (XLXI_185/XLXN_19<5>)
     LUT3:I2->O           30   0.612   1.075  XLXI_189/XLXI_3/Mxor_myoutput_Result<5>1 (XLXI_189/XLXI_4/sb7/Mrom_row_rom000013)
     LUT4:I3->O            2   0.612   0.383  XLXI_189/XLXI_4/sb7/Mrom_row_rom00001 (XLXI_189/XLXI_4/sb7/Mrom_row_rom0000)
     LUT4:I3->O            1   0.612   0.000  XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_610 (XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_610)
     MUXF5:I1->O           1   0.278   0.000  XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_5_f5_5 (XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_5_f56)
     MUXF6:I0->O           1   0.451   0.000  XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_3_f6_2 (XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_3_f63)
     MUXF7:I1->O           3   0.451   0.481  XLXI_189/XLXI_4/sb7/Mmux_decimalOutput_2_f7_2 (XLXI_189/XLXN_19<31>)
     LUT4:I2->O           30   0.612   1.224  XLXI_191/XLXI_3/Mxor_myoutput_Result<18>1 (XLXI_191/XLXI_4/sb4/Mrom_row_rom000032)
     LUT3:I0->O            1   0.612   0.000  XLXI_191/XLXI_4/sb4/Mmux_decimalOutput_8 (XLXI_191/XLXI_4/sb4/Mmux_decimalOutput_8)
     MUXF5:I0->O           1   0.278   0.000  XLXI_191/XLXI_4/sb4/Mmux_decimalOutput_6_f5 (XLXI_191/XLXI_4/sb4/Mmux_decimalOutput_6_f5)
     MUXF6:I0->O           1   0.451   0.000  XLXI_191/XLXI_4/sb4/Mmux_decimalOutput_4_f6 (XLXI_191/XLXI_4/sb4/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O           4   0.451   0.529  XLXI_191/XLXI_4/sb4/Mmux_decimalOutput_2_f7 (XLXI_191/XLXN_19<16>)
     LUT4:I2->O           32   0.612   1.225  XLXI_192/XLXI_3/Mxor_myoutput_Result<35>1 (XLXI_192/XLXI_4/sb2/Mrom_row_rom00002)
     LUT2:I0->O            1   0.612   0.000  XLXI_192/XLXI_4/sb2/Mrom_row_rom00001 (XLXI_192/XLXI_4/sb2/Mmux_decimalOutput_83)
     MUXF5:I0->O           1   0.278   0.000  XLXI_192/XLXI_4/sb2/Mmux_decimalOutput_6_f5_2 (XLXI_192/XLXI_4/sb2/Mmux_decimalOutput_6_f53)
     MUXF6:I0->O           1   0.451   0.000  XLXI_192/XLXI_4/sb2/Mmux_decimalOutput_4_f6_2 (XLXI_192/XLXI_4/sb2/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O           1   0.451   0.426  XLXI_192/XLXI_4/sb2/Mmux_decimalOutput_2_f7_2 (XLXI_192/XLXN_19<9>)
     LUT4:I1->O           49   0.612   1.229  XLXI_192/XLXI_9/Mxor_rightoutput_Result<16>1 (XLXN_508<15>)
     LUT2:I0->O           30   0.612   1.102  XLXI_193/XLXI_3/Mxor_myoutput_Result<23>1 (XLXI_193/XLXI_4/sb4/Mrom_row_rom000027)
     LUT4:I2->O            1   0.612   0.360  XLXI_193/XLXI_4/sb4/Mmux_decimalOutput_83_SW0 (N56)
     LUT4:I3->O            1   0.612   0.000  XLXI_193/XLXI_4/sb4/Mmux_decimalOutput_83 (XLXI_193/XLXI_4/sb4/Mmux_decimalOutput_83)
     MUXF5:I0->O           1   0.278   0.000  XLXI_193/XLXI_4/sb4/Mmux_decimalOutput_6_f5_2 (XLXI_193/XLXI_4/sb4/Mmux_decimalOutput_6_f53)
     MUXF6:I0->O           1   0.451   0.000  XLXI_193/XLXI_4/sb4/Mmux_decimalOutput_4_f6_2 (XLXI_193/XLXI_4/sb4/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O           1   0.451   0.426  XLXI_193/XLXI_4/sb4/Mmux_decimalOutput_2_f7_2 (XLXI_193/XLXN_19<19>)
     LUT4:I1->O            6   0.612   0.721  XLXI_193/XLXI_9/Mxor_rightoutput_Result<29>1 (XLXN_511<2>)
     LUT2:I0->O           16   0.612   0.909  XLXI_194/XLXI_3/Mxor_myoutput_Result<44>1 (XLXI_194/XLXN_18<3>)
     LUT4:I2->O            1   0.612   0.000  XLXI_194/XLXN_18<1>48_SW02 (XLXI_194/XLXN_18<1>48_SW01)
     MUXF5:I0->O           1   0.278   0.360  XLXI_194/XLXN_18<1>48_SW0_f5 (N32)
     LUT4:I3->O            1   0.612   0.360  XLXI_194/XLXN_18<1>48 (XLXI_194/XLXN_18<1>48)
     LUT4:I3->O            6   0.612   0.638  XLXI_194/XLXN_18<1>81 (XLXI_194/XLXN_19<0>)
     LUT3:I1->O           24   0.612   1.067  XLXI_195/XLXI_3/Mxor_myoutput_Result<36>1 (XLXI_195/XLXI_4/sb1/Mrom_row_rom000020)
     LUT4:I3->O            5   0.612   0.541  XLXI_195/XLXI_4/sb1/Mrom_row_rom0000171 (XLXI_195/XLXI_4/sb1/Mrom_row_rom000017)
     LUT4:I3->O            1   0.612   0.000  XLXI_195/XLXI_4/sb1/Mmux_decimalOutput_67 (XLXI_195/XLXI_4/sb1/Mmux_decimalOutput_51)
     MUXF5:I1->O           1   0.278   0.000  XLXI_195/XLXI_4/sb1/Mmux_decimalOutput_4_f5_0 (XLXI_195/XLXI_4/sb1/Mmux_decimalOutput_4_f51)
     MUXF6:I1->O           1   0.451   0.000  XLXI_195/XLXI_4/sb1/Mmux_decimalOutput_3_f6_0 (XLXI_195/XLXI_4/sb1/Mmux_decimalOutput_3_f61)
     MUXF7:I1->O          15   0.451   0.933  XLXI_195/XLXI_4/sb1/Mmux_decimalOutput_2_f7_0 (XLXI_195/XLXN_19<5>)
     LUT3:I1->O           30   0.612   1.075  XLXI_196/XLXI_3/Mxor_myoutput_Result<5>1 (XLXI_196/XLXI_4/sb7/Mrom_row_rom000013)
     LUT4:I3->O            2   0.612   0.383  XLXI_196/XLXI_4/sb7/Mrom_row_rom00001 (XLXI_196/XLXI_4/sb7/Mrom_row_rom0000)
     LUT4:I3->O            1   0.612   0.000  XLXI_196/XLXI_4/sb7/Mmux_decimalOutput_610 (XLXI_196/XLXI_4/sb7/Mmux_decimalOutput_610)
     MUXF5:I1->O           1   0.278   0.000  XLXI_196/XLXI_4/sb7/Mmux_decimalOutput_5_f5_5 (XLXI_196/XLXI_4/sb7/Mmux_decimalOutput_5_f56)
     MUXF6:I0->O           1   0.451   0.000  XLXI_196/XLXI_4/sb7/Mmux_decimalOutput_3_f6_2 (XLXI_196/XLXI_4/sb7/Mmux_decimalOutput_3_f63)
     MUXF7:I1->O           3   0.451   0.520  XLXI_196/XLXI_4/sb7/Mmux_decimalOutput_2_f7_2 (XLXI_196/XLXN_19<31>)
     LUT4:I1->O           30   0.612   1.224  XLXI_197/XLXI_3/Mxor_myoutput_Result<18>1 (XLXI_197/XLXI_4/sb4/Mrom_row_rom000032)
     LUT3:I0->O            1   0.612   0.000  XLXI_197/XLXI_4/sb4/Mmux_decimalOutput_8 (XLXI_197/XLXI_4/sb4/Mmux_decimalOutput_8)
     MUXF5:I0->O           1   0.278   0.000  XLXI_197/XLXI_4/sb4/Mmux_decimalOutput_6_f5 (XLXI_197/XLXI_4/sb4/Mmux_decimalOutput_6_f5)
     MUXF6:I0->O           1   0.451   0.000  XLXI_197/XLXI_4/sb4/Mmux_decimalOutput_4_f6 (XLXI_197/XLXI_4/sb4/Mmux_decimalOutput_4_f6)
     MUXF7:I0->O           4   0.451   0.568  XLXI_197/XLXI_4/sb4/Mmux_decimalOutput_2_f7 (XLXI_197/XLXN_19<16>)
     LUT4:I1->O           32   0.612   1.225  XLXI_198/XLXI_3/Mxor_myoutput_Result<35>1 (XLXI_198/XLXI_4/sb2/Mrom_row_rom00002)
     LUT2:I0->O            1   0.612   0.000  XLXI_198/XLXI_4/sb2/Mrom_row_rom00001 (XLXI_198/XLXI_4/sb2/Mmux_decimalOutput_83)
     MUXF5:I0->O           1   0.278   0.000  XLXI_198/XLXI_4/sb2/Mmux_decimalOutput_6_f5_2 (XLXI_198/XLXI_4/sb2/Mmux_decimalOutput_6_f53)
     MUXF6:I0->O           1   0.451   0.000  XLXI_198/XLXI_4/sb2/Mmux_decimalOutput_4_f6_2 (XLXI_198/XLXI_4/sb2/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O           1   0.451   0.509  XLXI_198/XLXI_4/sb2/Mmux_decimalOutput_2_f7_2 (XLXI_198/XLXN_19<9>)
     LUT4:I0->O           48   0.612   1.229  XLXI_198/XLXI_9/Mxor_rightoutput_Result<16>1 (XLXN_535<15>)
     LUT2:I0->O           30   0.612   1.102  XLXI_199/XLXI_3/Mxor_myoutput_Result<23>1 (XLXI_199/XLXI_4/sb4/Mrom_row_rom000027)
     LUT4:I2->O            1   0.612   0.360  XLXI_199/XLXI_4/sb4/Mmux_decimalOutput_83_SW0 (N96)
     LUT4:I3->O            1   0.612   0.000  XLXI_199/XLXI_4/sb4/Mmux_decimalOutput_83 (XLXI_199/XLXI_4/sb4/Mmux_decimalOutput_83)
     MUXF5:I0->O           1   0.278   0.000  XLXI_199/XLXI_4/sb4/Mmux_decimalOutput_6_f5_2 (XLXI_199/XLXI_4/sb4/Mmux_decimalOutput_6_f53)
     MUXF6:I0->O           1   0.451   0.000  XLXI_199/XLXI_4/sb4/Mmux_decimalOutput_4_f6_2 (XLXI_199/XLXI_4/sb4/Mmux_decimalOutput_4_f63)
     MUXF7:I0->O           1   0.451   0.509  XLXI_199/XLXI_4/sb4/Mmux_decimalOutput_2_f7_2 (XLXI_199/XLXN_19<19>)
     LUT4:I0->O            4   0.612   0.651  XLXI_199/XLXI_9/Mxor_rightoutput_Result<29>1 (XLXN_538<2>)
     LUT2:I0->O           16   0.612   0.909  XLXI_200/XLXI_3/Mxor_myoutput_Result<44>1 (XLXI_200/XLXN_18<3>)
     LUT4:I2->O            1   0.612   0.000  XLXI_200/XLXN_18<1>48_SW02 (XLXI_200/XLXN_18<1>48_SW01)
     MUXF5:I0->O           1   0.278   0.360  XLXI_200/XLXN_18<1>48_SW0_f5 (N30)
     LUT4:I3->O            1   0.612   0.360  XLXI_200/XLXN_18<1>48 (XLXI_200/XLXN_18<1>48)
     LUT4:I3->O            5   0.612   0.607  XLXI_200/XLXN_18<1>81 (XLXI_200/XLXN_19<0>)
     LUT3:I1->O           24   0.612   1.067  XLXI_201/XLXI_3/Mxor_myoutput_Result<36>1 (XLXI_201/XLXI_4/sb1/Mrom_row_rom000020)
     LUT4:I3->O            5   0.612   0.541  XLXI_201/XLXI_4/sb1/Mrom_row_rom0000171 (XLXI_201/XLXI_4/sb1/Mrom_row_rom000017)
     LUT4:I3->O            1   0.612   0.000  XLXI_201/XLXI_4/sb1/Mmux_decimalOutput_67 (XLXI_201/XLXI_4/sb1/Mmux_decimalOutput_51)
     MUXF5:I1->O           1   0.278   0.000  XLXI_201/XLXI_4/sb1/Mmux_decimalOutput_4_f5_0 (XLXI_201/XLXI_4/sb1/Mmux_decimalOutput_4_f51)
     MUXF6:I1->O           1   0.451   0.000  XLXI_201/XLXI_4/sb1/Mmux_decimalOutput_3_f6_0 (XLXI_201/XLXI_4/sb1/Mmux_decimalOutput_3_f61)
     MUXF7:I1->O          10   0.451   0.819  XLXI_201/XLXI_4/sb1/Mmux_decimalOutput_2_f7_0 (XLXI_201/XLXN_19<5>)
     LUT3:I1->O           30   0.612   1.224  XLXI_202/XLXI_3/Mxor_myoutput_Result<5>1 (XLXI_202/XLXI_4/sb7/Mrom_row_rom000013)
     LUT3:I0->O            1   0.612   0.000  XLXI_202/XLXI_4/sb7/Mmux_decimalOutput_7 (XLXI_202/XLXI_4/sb7/Mmux_decimalOutput_7)
     MUXF5:I0->O           1   0.278   0.000  XLXI_202/XLXI_4/sb7/Mmux_decimalOutput_5_f5 (XLXI_202/XLXI_4/sb7/Mmux_decimalOutput_5_f5)
     MUXF6:I0->O           1   0.451   0.000  XLXI_202/XLXI_4/sb7/Mmux_decimalOutput_3_f6 (XLXI_202/XLXI_4/sb7/Mmux_decimalOutput_3_f6)
     MUXF7:I1->O           3   0.451   0.603  XLXI_202/XLXI_4/sb7/Mmux_decimalOutput_2_f7 (XLXI_202/XLXN_19<28>)
     LUT4:I0->O           31   0.612   1.225  XLXI_203/XLXI_3/Mxor_myoutput_Result<42>1 (XLXI_203/XLXI_4/sb0/Mrom_row_rom000015)
     LUT2:I0->O            1   0.612   0.387  XLXI_203/XLXI_4/sb0/Mrom_row_rom00001 (XLXI_203/XLXI_4/sb0/Mrom_row_rom0000)
     LUT4:I2->O            1   0.612   0.387  XLXI_203/XLXI_4/sb0/Mmux_decimalOutput_9_f5 (XLXI_203/XLXI_4/sb0/Mmux_decimalOutput_9_f5)
     LUT4:I2->O            1   0.612   0.360  XLXI_203/XLXN_18<1>48 (XLXI_203/XLXN_18<1>48)
     LUT4:I3->O            1   0.612   0.426  XLXI_203/XLXI_9/Mxor_rightoutput_Result<23>1_SW0 (N36)
     LUT4:I1->O            1   0.612   0.357  XLXI_203/XLXI_9/Mxor_rightoutput_Result<23>1 (XLXN_551<8>)
     OBUF:I->O                 3.169          ciphertext_58_OBUF (ciphertext<58>)
    ----------------------------------------
    Total                     90.835ns (51.705ns logic, 39.130ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================


Total REAL time to Xst completion: 83.00 secs
Total CPU time to Xst completion: 82.97 secs
 
--> 

Total memory usage is 492836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    0 (   0 filtered)

