module rd_enaber(
    input wire wr_enable,
    input wire clk,
    output reg rd_enable	 
    );

    always @(*)
    begin

    end

endmodule