<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>xSPI API</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xSPI API<div class="ingroups"><a class="el" href="group__x_s_p_i.html">XSPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>xSPI API Reference.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8939bf8795663a4a4634aa44c88358fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8939bf8795663a4a4634aa44c88358fd">xSPIConfigSet</a>(ulBase, ulBitRate, ulConfig)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga980f864b74d4e57c0f231700dff63c10">SPICfg</a>(lBase, ulBitRate, ulConfig)</td></tr>
<tr class="memdesc:ga8939bf8795663a4a4634aa44c88358fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SPI (synchronous serial interface) This function configures the synchronous serial interface. It sets the SPI protocol, mode of operation, bit rate, and data width and the first bit.  <a href="#ga8939bf8795663a4a4634aa44c88358fd">More...</a><br/></td></tr>
<tr class="separator:ga8939bf8795663a4a4634aa44c88358fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8b86823fd6877a8c6b8ddaecb80d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga3d8b86823fd6877a8c6b8ddaecb80d1b">xSPISingleDataReadWrite</a>(ulBase, ulWData)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga6f2cd78049cbe398edec461321ba1150">SPIDataReadWrite</a>(ulBase, ulWData)</td></tr>
<tr class="memdesc:ga3d8b86823fd6877a8c6b8ddaecb80d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read and write a data element from and to the SPI interface. This function send transmitted data to the SPI interface of the specified SPI module and gets received data from the SPI interface of the specified SPI module and return that data.  <a href="#ga3d8b86823fd6877a8c6b8ddaecb80d1b">More...</a><br/></td></tr>
<tr class="separator:ga3d8b86823fd6877a8c6b8ddaecb80d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ea57d3345085f8b376a10a3ca127cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga78ea57d3345085f8b376a10a3ca127cb">xSPIIntCallbackInit</a>(ulBase, xtSPICallback)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga622dc084ddb7b1f8d950cb948e75397e">SPIIntCallbackInit</a>(ulBase, xtSPICallback)</td></tr>
<tr class="memdesc:ga78ea57d3345085f8b376a10a3ca127cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register user's interrupts callback function for specified SPI Port.  <a href="#ga78ea57d3345085f8b376a10a3ca127cb">More...</a><br/></td></tr>
<tr class="separator:ga78ea57d3345085f8b376a10a3ca127cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44128d80e28a878ed6c91ff348bae04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gab44128d80e28a878ed6c91ff348bae04">xSPIIntEnable</a>(ulBase, ulIntFlags)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#gaa929cb022eaf72d76a348eb6e9aeed7e">SPIIntEnable</a>(ulBase)</td></tr>
<tr class="memdesc:gab44128d80e28a878ed6c91ff348bae04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the SPI interrupt of the specified SPI port. This function is to enable the SPI interrupt of the specified SPI port.  <a href="#gab44128d80e28a878ed6c91ff348bae04">More...</a><br/></td></tr>
<tr class="separator:gab44128d80e28a878ed6c91ff348bae04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb734c4be53f57c7ad988e0bd4923872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gadb734c4be53f57c7ad988e0bd4923872">xSPIIntDisable</a>(ulBase, ulIntFlags)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga7bbc35be63c6c35e4f825f75cb8b3e86">SPIIntDisable</a>(ulBase)</td></tr>
<tr class="memdesc:gadb734c4be53f57c7ad988e0bd4923872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SPI interrupt of the specified SPI port. This function is to disable the SPI interrupt of the specified SPI port.  <a href="#gadb734c4be53f57c7ad988e0bd4923872">More...</a><br/></td></tr>
<tr class="separator:gadb734c4be53f57c7ad988e0bd4923872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fad1a53191192c9bf7474453e0db14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga7fad1a53191192c9bf7474453e0db14e">xSPIStatusGet</a>(ulBase, xbMasked)</td></tr>
<tr class="memdesc:ga7fad1a53191192c9bf7474453e0db14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI interrupt flag of the specified SPI port. This function returns the interrupt status for the SPI module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.  <a href="#ga7fad1a53191192c9bf7474453e0db14e">More...</a><br/></td></tr>
<tr class="separator:ga7fad1a53191192c9bf7474453e0db14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6565557cadea57d788de0667d5d13c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gaf6565557cadea57d788de0667d5d13c0">xSPIIsBusy</a>(ulBase)&#160;&#160;&#160;!<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td></tr>
<tr class="memdesc:gaf6565557cadea57d788de0667d5d13c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the busy status of the specified SPI port. This function Check the busy status of the specified SPI module.  <a href="#gaf6565557cadea57d788de0667d5d13c0">More...</a><br/></td></tr>
<tr class="separator:gaf6565557cadea57d788de0667d5d13c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505acc8c7d129e74adfc6635a2075ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga505acc8c7d129e74adfc6635a2075ffa">xSPIIsRxEmpty</a>(ulBase)&#160;&#160;&#160;!<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td></tr>
<tr class="memdesc:ga505acc8c7d129e74adfc6635a2075ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the status of the Rx buffer of the specified SPI port. This function Check the Rx buffer status of the specified SPI module.  <a href="#ga505acc8c7d129e74adfc6635a2075ffa">More...</a><br/></td></tr>
<tr class="separator:ga505acc8c7d129e74adfc6635a2075ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab488e45be8a58c8bb46073ed4f163573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gab488e45be8a58c8bb46073ed4f163573">xSPIIsTxEmpty</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td></tr>
<tr class="memdesc:gab488e45be8a58c8bb46073ed4f163573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the status of the Tx buffer of the specified SPI port. This function Check the Tx buffer status of the specified SPI module.  <a href="#gab488e45be8a58c8bb46073ed4f163573">More...</a><br/></td></tr>
<tr class="separator:gab488e45be8a58c8bb46073ed4f163573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112dda85636a7cdcffb25fc7b361785f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga112dda85636a7cdcffb25fc7b361785f">xSPIIsRxFull</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td></tr>
<tr class="memdesc:ga112dda85636a7cdcffb25fc7b361785f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the status of the Rx buffer of the specified SPI port. This function Check the Rx buffer status of the specified SPI module.  <a href="#ga112dda85636a7cdcffb25fc7b361785f">More...</a><br/></td></tr>
<tr class="separator:ga112dda85636a7cdcffb25fc7b361785f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cb37b6292377a93c414007a158ca57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga28cb37b6292377a93c414007a158ca57">xSPIIsTxFull</a>(ulBase)&#160;&#160;&#160;!<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td></tr>
<tr class="memdesc:ga28cb37b6292377a93c414007a158ca57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the status of the Tx buffer of the specified SPI port. This function Check the Tx buffer status of the specified SPI module.  <a href="#ga28cb37b6292377a93c414007a158ca57">More...</a><br/></td></tr>
<tr class="separator:ga28cb37b6292377a93c414007a158ca57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca5fa7e3b2bbad3d422031ed267a21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gadca5fa7e3b2bbad3d422031ed267a21f">xSPIDMAEnable</a>(ulBase, ulDmaMode)</td></tr>
<tr class="memdesc:gadca5fa7e3b2bbad3d422031ed267a21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the DMA of the specified SPI port. This function enable the DMA of the specified SPI port.  <a href="#gadca5fa7e3b2bbad3d422031ed267a21f">More...</a><br/></td></tr>
<tr class="separator:gadca5fa7e3b2bbad3d422031ed267a21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3220443dd50f747b8152d2e16a7668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga3c3220443dd50f747b8152d2e16a7668">xSPIDMADisable</a>(ulBase, ulDmaMode)</td></tr>
<tr class="memdesc:ga3c3220443dd50f747b8152d2e16a7668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the DMA of the specified SPI port. This function disable the DMA of the specified SPI port.  <a href="#ga3c3220443dd50f747b8152d2e16a7668">More...</a><br/></td></tr>
<tr class="separator:ga3c3220443dd50f747b8152d2e16a7668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511bbb81c97c2a3ba5167b87d9410c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga511bbb81c97c2a3ba5167b87d9410c57">xSPIEnable</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabe04fe3c0a202f2b2c12945523a8003b">SysCtlPeripheralEnable</a>(<a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga1371a056abdcd1d98fe21abdd177a9f1">xSYSCTL_PERIPH_SPI</a>)</td></tr>
<tr class="memdesc:ga511bbb81c97c2a3ba5167b87d9410c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified SPI port. This function Enable the specified SPI port.  <a href="#ga511bbb81c97c2a3ba5167b87d9410c57">More...</a><br/></td></tr>
<tr class="separator:ga511bbb81c97c2a3ba5167b87d9410c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd60502074768c4a8819f2be34118805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gafd60502074768c4a8819f2be34118805">xSPIDisable</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga2c6ae288a5a775030ec42032f98b5ac1">SysCtlPeripheralDisable</a>(<a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga1371a056abdcd1d98fe21abdd177a9f1">xSYSCTL_PERIPH_SPI</a>)</td></tr>
<tr class="memdesc:gafd60502074768c4a8819f2be34118805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified SPI port. This function disable the specified SPI port.  <a href="#gafd60502074768c4a8819f2be34118805">More...</a><br/></td></tr>
<tr class="separator:gafd60502074768c4a8819f2be34118805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429c99ee0d3a36ffe6e87edc0b33f4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga429c99ee0d3a36ffe6e87edc0b33f4a3">xSPISSSet</a>(ulBase, ulSSMode, ulSlaveSel)</td></tr>
<tr class="memdesc:ga429c99ee0d3a36ffe6e87edc0b33f4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the slave select pins of the specified SPI port. This function is to Set the slave select pins of the specified SPI port.  <a href="#ga429c99ee0d3a36ffe6e87edc0b33f4a3">More...</a><br/></td></tr>
<tr class="separator:ga429c99ee0d3a36ffe6e87edc0b33f4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gacb0f79b6ffbfc52dfb2eb7482d8c76b9"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gacb0f79b6ffbfc52dfb2eb7482d8c76b9">xSPIBitLengthGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gacb0f79b6ffbfc52dfb2eb7482d8c76b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the number of bits transferred per frame. This function gets the number of bits transferred per frame.  <a href="#gacb0f79b6ffbfc52dfb2eb7482d8c76b9">More...</a><br/></td></tr>
<tr class="separator:gacb0f79b6ffbfc52dfb2eb7482d8c76b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab790a6803046fd18dcbc0bb96677d1a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gab790a6803046fd18dcbc0bb96677d1a8">xSPIDataRead</a> (unsigned long ulBase, unsigned long *pulRData, unsigned long ulLen)</td></tr>
<tr class="memdesc:gab790a6803046fd18dcbc0bb96677d1a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a data element from the SPI interface. This function gets received data from the interface of the specified SPI module and places that data into the location specified by the pulData parameter.  <a href="#gab790a6803046fd18dcbc0bb96677d1a8">More...</a><br/></td></tr>
<tr class="separator:gab790a6803046fd18dcbc0bb96677d1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04818d5222f67ac819738b5469d3fcc7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga04818d5222f67ac819738b5469d3fcc7">xSPIDataWrite</a> (unsigned long ulBase, unsigned long *pulWData, unsigned long ulLen)</td></tr>
<tr class="memdesc:ga04818d5222f67ac819738b5469d3fcc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datas element to the SPI interface. This function transmitted data to the interface of the specified SPI module .  <a href="#ga04818d5222f67ac819738b5469d3fcc7">More...</a><br/></td></tr>
<tr class="separator:ga04818d5222f67ac819738b5469d3fcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34c9808f5ea13f8d60f51b428fdeaf3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gaa34c9808f5ea13f8d60f51b428fdeaf3">xSPIDataPut</a> (unsigned long ulBase, unsigned long ulData)</td></tr>
<tr class="memdesc:gaa34c9808f5ea13f8d60f51b428fdeaf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data element to the SPI interface with block. This function transmitted data to the interface of the specified SPI module with block. when the TX and TX shift are both empty or in FIFO mode the TX FIFO depth is equal to or less than the trigger level, the data element can be transmitted, otherwise the data element will be blocked until can be transmitted.  <a href="#gaa34c9808f5ea13f8d60f51b428fdeaf3">More...</a><br/></td></tr>
<tr class="separator:gaa34c9808f5ea13f8d60f51b428fdeaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7bc933abedb9634e7435bbb658d9101"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gac7bc933abedb9634e7435bbb658d9101">xSPIDataPutNonBlocking</a> (unsigned long ulBase, unsigned long ulData)</td></tr>
<tr class="memdesc:gac7bc933abedb9634e7435bbb658d9101"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data element to the SPI interface with Noblock. This function transmitted data to the interface of the specified SPI module with Noblock.  <a href="#gac7bc933abedb9634e7435bbb658d9101">More...</a><br/></td></tr>
<tr class="separator:gac7bc933abedb9634e7435bbb658d9101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6e591cd250b8b50fe05fb83fe9d2e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga1f6e591cd250b8b50fe05fb83fe9d2e8">xSPIDataGet</a> (unsigned long ulBase, unsigned long *pulData)</td></tr>
<tr class="memdesc:ga1f6e591cd250b8b50fe05fb83fe9d2e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a data element from the SPI interface with block. This function gets received data from the interface of the specified SPI module with block. when the RX not empty flag is set, the data element can be transmitted, otherwise the data element will be blocked until can be transmitted.  <a href="#ga1f6e591cd250b8b50fe05fb83fe9d2e8">More...</a><br/></td></tr>
<tr class="separator:ga1f6e591cd250b8b50fe05fb83fe9d2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8626c3ee365734f4e35d32df83b711ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8626c3ee365734f4e35d32df83b711ee">xSPIDataGetNonBlocking</a> (unsigned long ulBase, unsigned long *pulData)</td></tr>
<tr class="memdesc:ga8626c3ee365734f4e35d32df83b711ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a data element from the SPI interface with Noblock. This function gets received data from the interface of the specified SPI module with Noblock.  <a href="#ga8626c3ee365734f4e35d32df83b711ee">More...</a><br/></td></tr>
<tr class="separator:ga8626c3ee365734f4e35d32df83b711ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>xSPI API Reference. </p>
<h1><a class="anchor" id="xSPI_Exported_APIs_Port"></a>
CoX Port Details</h1>
<table class="doxtable">
<tr>
<th>xSPI API </th><th>CoX </th><th>LPC17xx  </th></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8939bf8795663a4a4634aa44c88358fd">xSPIConfigSet</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga3d8b86823fd6877a8c6b8ddaecb80d1b">xSPISingleDataReadWrite</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gacb0f79b6ffbfc52dfb2eb7482d8c76b9">xSPIBitLengthGet</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gab790a6803046fd18dcbc0bb96677d1a8">xSPIDataRead</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga04818d5222f67ac819738b5469d3fcc7">xSPIDataWrite</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gaa34c9808f5ea13f8d60f51b428fdeaf3">xSPIDataPut</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gac7bc933abedb9634e7435bbb658d9101">xSPIDataPutNonBlocking</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga1f6e591cd250b8b50fe05fb83fe9d2e8">xSPIDataGet</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8626c3ee365734f4e35d32df83b711ee">xSPIDataGetNonBlocking</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gab44128d80e28a878ed6c91ff348bae04">xSPIIntEnable</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga78ea57d3345085f8b376a10a3ca127cb">xSPIIntCallbackInit</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gadb734c4be53f57c7ad988e0bd4923872">xSPIIntDisable</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga7fad1a53191192c9bf7474453e0db14e">xSPIStatusGet</a> </td><td>Mandatory </td><td>N </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gaf6565557cadea57d788de0667d5d13c0">xSPIIsBusy</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga505acc8c7d129e74adfc6635a2075ffa">xSPIIsRxEmpty</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gab488e45be8a58c8bb46073ed4f163573">xSPIIsTxEmpty</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga112dda85636a7cdcffb25fc7b361785f">xSPIIsRxFull</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga28cb37b6292377a93c414007a158ca57">xSPIIsTxFull</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gadca5fa7e3b2bbad3d422031ed267a21f">xSPIDMAEnable</a> </td><td>Mandatory </td><td>N </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga3c3220443dd50f747b8152d2e16a7668">xSPIDMADisable</a> </td><td>Mandatory </td><td>N </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga511bbb81c97c2a3ba5167b87d9410c57">xSPIEnable</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#gafd60502074768c4a8819f2be34118805">xSPIDisable</a> </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td><a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga429c99ee0d3a36ffe6e87edc0b33f4a3">xSPISSSet</a> </td><td>Mandatory </td><td>N </td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga8939bf8795663a4a4634aa44c88358fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIConfigSet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBitRate, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulConfig&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga980f864b74d4e57c0f231700dff63c10">SPICfg</a>(lBase, ulBitRate, ulConfig)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SPI (synchronous serial interface) This function configures the synchronous serial interface. It sets the SPI protocol, mode of operation, bit rate, and data width and the first bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBitRate</td><td>specifies the clock rate. This parameter defines the bit rate for the SPI. This bit rate must satisfy the following clock ratio criteria:<ul>
<li>0 != ulBitRate (master mode)</li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulConfig</td><td>is the required configuration of the SPI. The <em>ulConfig</em> parameter is the logical OR of several different values, many of which are grouped into sets where only one can be chosen.</td></tr>
  </table>
  </dd>
</dl>
<p>The Protocol of SPI can be one of the following values:</p>
<ul>
<li><a class="el" href="group__x_s_p_i___config.html#gad1f8ba41a892b9928a85bd1d20ce1bbe">xSPI_MOTO_FORMAT_MODE_0</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#gad8b76b50642facd9530ca59b7fa520b1">xSPI_MOTO_FORMAT_MODE_1</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#gad113077d86d97f79e33368b181f0275a">xSPI_MOTO_FORMAT_MODE_2</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#ga66e9cea6609cab0c5aa14d64d4482c1a">xSPI_MOTO_FORMAT_MODE_3</a></li>
</ul>
<p>The SPI module can operate as a master or slave; The Mode of SPI can be one of the following values:</p>
<ul>
<li><a class="el" href="group__x_s_p_i___config.html#gacfab81e935f8c815352666a2e1ad3ef5">xSPI_MODE_MASTER</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#ga9fac0dad39693fc9042c7a964a7c6453">xSPI_MODE_SLAVE</a></li>
</ul>
<p>The width of the data transfers can be a value between 1 and 32, inclusive. For LPC17xx, this parameter can be one of the following value:</p>
<ul>
<li><a class="el" href="group__x_s_p_i___config.html#ga8370a146ad3d74e4a61732e9d468a0b6">xSPI_DATA_WIDTH8</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#ga1df475327ee650b2318069c6c16616f4">xSPI_DATA_WIDTH9</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#gabbcb5961f04781657c3bc484ade4572d">xSPI_DATA_WIDTH10</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#ga956182d19441cb214eac9022c660c351">xSPI_DATA_WIDTH11</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#ga963f9774843c9100c5460fb918669f43">xSPI_DATA_WIDTH12</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#gaf6852d7ba97a88aab13e6fb3f346b47f">xSPI_DATA_WIDTH13</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#ga2b5c5e429580f3b920f157e500700987">xSPI_DATA_WIDTH14</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#ga88caae9a8d6110e918cfbe16fffb63c3">xSPI_DATA_WIDTH15</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#ga2e2beef31e2ad31c4d1b4878c58931e8">xSPI_DATA_WIDTH16</a></li>
</ul>
<p>The first bit of the data transfers, can be one of the following values:</p>
<ul>
<li><a class="el" href="group__x_s_p_i___config.html#ga0501bbc8dc242e3d044f28ae9a123f27">xSPI_MSB_FIRST</a></li>
<li><a class="el" href="group__x_s_p_i___config.html#ga1872fa1d68a3f7ba0fb7d247b728d3ac">xSPI_LSB_FIRST</a></li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00449">449</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd60502074768c4a8819f2be34118805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIDisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga2c6ae288a5a775030ec42032f98b5ac1">SysCtlPeripheralDisable</a>(<a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga1371a056abdcd1d98fe21abdd177a9f1">xSYSCTL_PERIPH_SPI</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the specified SPI port. This function disable the specified SPI port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>For LPC17xx, There is no single Enable/Disable control bit in SPI registers group, so, <a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga511bbb81c97c2a3ba5167b87d9410c57">xSPIEnable</a> try to turn on SPI module power. <a class="el" href="group__x_s_p_i___exported___a_p_is.html#gafd60502074768c4a8819f2be34118805">xSPIDisable</a> try to turn off SPI module power. as result, you MUST to reconfigure SPI module after call <a class="el" href="group__x_s_p_i___exported___a_p_is.html#gafd60502074768c4a8819f2be34118805">xSPIDisable</a>. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00882">882</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c3220443dd50f747b8152d2e16a7668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIDMADisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulDmaMode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the DMA of the specified SPI port. This function disable the DMA of the specified SPI port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulDmaMode</td><td>specifies the SPI module base address.<ul>
<li><a class="el" href="group__x_s_p_i___d_m_a.html#ga2eb12f2c4168918a1bb0a7e4b0c91361">xSPI_DMA_TX</a></li>
<li><a class="el" href="group__x_s_p_i___d_m_a.html#gac8be4b2302267bdc87695d72ca86c4a0">xSPI_DMA_RX</a></li>
<li><a class="el" href="group__x_s_p_i___d_m_a.html#ga26a3f8215ca9aafae769dc0f337634c0">xSPI_DMA_BOTH</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>DMA operation is not supported by LPC17xx. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00840">840</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadca5fa7e3b2bbad3d422031ed267a21f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIDMAEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulDmaMode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the DMA of the specified SPI port. This function enable the DMA of the specified SPI port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulDmaMode</td><td>specifies the SPI module base address.<ul>
<li><a class="el" href="group__x_s_p_i___d_m_a.html#ga2eb12f2c4168918a1bb0a7e4b0c91361">xSPI_DMA_TX</a></li>
<li><a class="el" href="group__x_s_p_i___d_m_a.html#gac8be4b2302267bdc87695d72ca86c4a0">xSPI_DMA_RX</a></li>
<li><a class="el" href="group__x_s_p_i___d_m_a.html#ga26a3f8215ca9aafae769dc0f337634c0">xSPI_DMA_BOTH</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>DMA operation is not supported by LPC17xx. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00819">819</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga511bbb81c97c2a3ba5167b87d9410c57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabe04fe3c0a202f2b2c12945523a8003b">SysCtlPeripheralEnable</a>(<a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga1371a056abdcd1d98fe21abdd177a9f1">xSYSCTL_PERIPH_SPI</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the specified SPI port. This function Enable the specified SPI port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>For LPC17xx, There is no single Enable/Disable control bit in SPI registers group, so, <a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga511bbb81c97c2a3ba5167b87d9410c57">xSPIEnable</a> try to turn on SPI module power. <a class="el" href="group__x_s_p_i___exported___a_p_is.html#gafd60502074768c4a8819f2be34118805">xSPIDisable</a> try to turn off SPI module power. as result, you MUST to reconfigure SPI module after call <a class="el" href="group__x_s_p_i___exported___a_p_is.html#gafd60502074768c4a8819f2be34118805">xSPIDisable</a>. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00861">861</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78ea57d3345085f8b376a10a3ca127cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIIntCallbackInit</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">xtSPICallback&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga622dc084ddb7b1f8d950cb948e75397e">SPIIntCallbackInit</a>(ulBase, xtSPICallback)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register user's interrupts callback function for specified SPI Port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">xtI2CCallback</td><td>is callback for the specified SPI Port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00658">658</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb734c4be53f57c7ad988e0bd4923872"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIIntDisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulIntFlags&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga7bbc35be63c6c35e4f825f75cb8b3e86">SPIIntDisable</a>(ulBase)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the SPI interrupt of the specified SPI port. This function is to disable the SPI interrupt of the specified SPI port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00691">691</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab44128d80e28a878ed6c91ff348bae04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIIntEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulIntFlags&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#gaa929cb022eaf72d76a348eb6e9aeed7e">SPIIntEnable</a>(ulBase)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the SPI interrupt of the specified SPI port. This function is to enable the SPI interrupt of the specified SPI port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulIntFlags</td><td>specifies the type of SPI interrupt.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00675">675</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6565557cadea57d788de0667d5d13c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIIsBusy</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase</td><td>)</td>
          <td>&#160;&#160;&#160;!<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the busy status of the specified SPI port. This function Check the busy status of the specified SPI module. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the busy status of the specified SPI port. <a class="el" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a> The SPI port is in busy <a class="el" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a> The SPI port is not in busy. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00729">729</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga505acc8c7d129e74adfc6635a2075ffa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIIsRxEmpty</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase</td><td>)</td>
          <td>&#160;&#160;&#160;!<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the status of the Rx buffer of the specified SPI port. This function Check the Rx buffer status of the specified SPI module. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the Rx buffer status of the specified SPI port. <a class="el" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a> The Rx buffer is empty </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00746">746</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga112dda85636a7cdcffb25fc7b361785f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIIsRxFull</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the status of the Rx buffer of the specified SPI port. This function Check the Rx buffer status of the specified SPI module. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the Rx buffer status of the specified SPI port. <a class="el" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a> The Rx buffer is in full <a class="el" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a> The Rx buffer is not full </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00780">780</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab488e45be8a58c8bb46073ed4f163573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIIsTxEmpty</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the status of the Tx buffer of the specified SPI port. This function Check the Tx buffer status of the specified SPI module. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the Tx buffer status of the specified SPI port. <a class="el" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a> The Tx buffer is in empty <a class="el" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a> The Tx buffer is not empty </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00763">763</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28cb37b6292377a93c414007a158ca57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIIsTxFull</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase</td><td>)</td>
          <td>&#160;&#160;&#160;!<a class="el" href="group___l_p_c17xx.html#ga8dddc7e120f7a9135d9b71c74a62621f">SPIStatCheck</a>(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>, <a class="el" href="group___l_p_c17xx.html#gab63d9c1408fd05dfc56c5d3a36c7e1ab">SPI_SPIF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the status of the Tx buffer of the specified SPI port. This function Check the Tx buffer status of the specified SPI module. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the Tx buffer status of the specified SPI port. <a class="el" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a> The Tx buffer is in full <a class="el" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a> The Tx buffer is not full </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00797">797</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d8b86823fd6877a8c6b8ddaecb80d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPISingleDataReadWrite</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulWData&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx.html#ga6f2cd78049cbe398edec461321ba1150">SPIDataReadWrite</a>(ulBase, ulWData)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read and write a data element from and to the SPI interface. This function send transmitted data to the SPI interface of the specified SPI module and gets received data from the SPI interface of the specified SPI module and return that data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulWData</td><td>is the data that was transmitted over the SPI interface.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data that was received over the SPI interface.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to pulData contain valid data, where N is the data width as configured by <a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8939bf8795663a4a4634aa44c88358fd" title="Configures the SPI (synchronous serial interface) This function configures the synchronous serial int...">xSPIConfigSet()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to pulData contain valid data. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00474">474</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga429c99ee0d3a36ffe6e87edc0b33f4a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPISSSet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulSSMode, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulSlaveSel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the slave select pins of the specified SPI port. This function is to Set the slave select pins of the specified SPI port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulSSMode</td><td>specifies the SS is hardware control or software control.<ul>
<li><a class="el" href="group__x_s_p_i___slave_sel_mode.html#gaebafa027fb2a20470efcaf05d0960de1">xSPI_SS_HARDWARE</a></li>
<li><a class="el" href="group__x_s_p_i___slave_sel_mode.html#gad997a2d850631e535561bf80c7ccfc62">xSPI_SS_SOFTWARE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulSlaveSel</td><td>specifies the slave select pins which will be used.<ul>
<li><a class="el" href="group__x_s_p_i___slave_sel.html#ga811e7b5a5318e953a8d9836f283db78c">xSPI_SS_NONE</a></li>
<li><a class="el" href="group__x_s_p_i___slave_sel.html#gaefb6dbbdc95711a701e1c0a6d28928d8">xSPI_SS0</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>1. This function only suit for master.<ol type="1">
<li>For LPC17xx, There is not software control function for SPI. </li>
</ol>
</dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00908">908</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fad1a53191192c9bf7474453e0db14e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSPIStatusGet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">xbMasked&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the SPI interrupt flag of the specified SPI port. This function returns the interrupt status for the SPI module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">xbMasked</td><td>is <b>false</b> if the raw interrupt status is required or <b>true</b> if the masked interrupt status is required.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The SPI interrupt flag.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is not supported by LPC17xx. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8h_source.html#l00713">713</a> of file <a class="el" href="xspi_8h_source.html">xspi.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gacb0f79b6ffbfc52dfb2eb7482d8c76b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long xSPIBitLengthGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the number of bits transferred per frame. This function gets the number of bits transferred per frame. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of bits transferred per frame. For LPC17xx, this value can be 8/9/../16. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00424">424</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;{</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>);</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">if</span>(ulTmpReg &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gadbca0b25315831f9be3ce40a03548ada">S0SPCR_BIT_EN</a>)      <span class="comment">// 8-16 bit</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    {</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <span class="keywordflow">if</span>(ulTmpReg &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga281edaa1bab066531976a711cd90515b">S0SPCR_BITS_M</a>)  <span class="comment">// 8-15 bit</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        {</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            <span class="keywordflow">return</span> ((ulTmpReg &amp;  S0SPCR_BITS_M) &gt;&gt; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gace3ccbc66be103e1eb05d9252d084ebf">S0SPCR_BITS_S</a>);</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        }</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <span class="keywordflow">else</span>                          <span class="comment">// 16-bit</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        {</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;            <span class="keywordflow">return</span> (16);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        }</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    }</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">else</span>                              <span class="comment">// Fixed 8-bit</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    {</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        <span class="keywordflow">return</span> (8);</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    }</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga3ddecf939b21cd44d3ac4da904babd74"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a></div><div class="ttdeci">#define S0SPCR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00093">xhw_spi.h:93</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r_html_gace3ccbc66be103e1eb05d9252d084ebf"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gace3ccbc66be103e1eb05d9252d084ebf">S0SPCR_BITS_S</a></div><div class="ttdeci">#define S0SPCR_BITS_S</div><div class="ttdoc">SPI data length shift. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00175">xhw_spi.h:175</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r_html_gadbca0b25315831f9be3ce40a03548ada"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gadbca0b25315831f9be3ce40a03548ada">S0SPCR_BIT_EN</a></div><div class="ttdeci">#define S0SPCR_BIT_EN</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00154">xhw_spi.h:154</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r_html_ga281edaa1bab066531976a711cd90515b"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga281edaa1bab066531976a711cd90515b">S0SPCR_BITS_M</a></div><div class="ttdeci">#define S0SPCR_BITS_M</div><div class="ttdoc">SPI data length mask. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00172">xhw_spi.h:172</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga1f6e591cd250b8b50fe05fb83fe9d2e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void xSPIDataGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>pulData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets a data element from the SPI interface with block. This function gets received data from the interface of the specified SPI module with block. when the RX not empty flag is set, the data element can be transmitted, otherwise the data element will be blocked until can be transmitted. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pulData</td><td>is a pointer to a storage location for data that was received over the SPI interface.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to pulData contain valid data, where N is the data width as configured by <a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8939bf8795663a4a4634aa44c88358fd" title="Configures the SPI (synchronous serial interface) This function configures the synchronous serial int...">xSPIConfigSet()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to pulData contain valid data.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00616">616</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;{</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(pulData != 0);</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="comment">// Wait until receive one byte, then read data from SPI Data register.</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordflow">while</span>(0 == (<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>) &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga3011f1f10b90935e1852eee6f4ab634d">S0SPSR_SPIF</a>));</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    *pulData = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>) &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a>;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r_html_ga385a7a6a2b02e7ae43ae398195483136"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a></div><div class="ttdeci">#define S0SPDR_DATA_M</div><div class="ttdoc">SPI data mask. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00250">xhw_spi.h:250</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_gac1dcfdef505b8a51bfe8897d5f7cfea2"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a></div><div class="ttdeci">#define S0SPDR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00103">xhw_spi.h:103</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r_html_ga3011f1f10b90935e1852eee6f4ab634d"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga3011f1f10b90935e1852eee6f4ab634d">S0SPSR_SPIF</a></div><div class="ttdeci">#define S0SPSR_SPIF</div><div class="ttdoc">Transfer complete. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00232">xhw_spi.h:232</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga0b0d1de79372d1c997a49481b33eb142"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a></div><div class="ttdeci">#define S0SPSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00097">xhw_spi.h:97</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8626c3ee365734f4e35d32df83b711ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void xSPIDataGetNonBlocking </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>pulData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets a data element from the SPI interface with Noblock. This function gets received data from the interface of the specified SPI module with Noblock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pulData</td><td>is a pointer to a storage location for data that was received over the SPI interface.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to pulData contain valid data, where N is the data width as configured by <a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8939bf8795663a4a4634aa44c88358fd" title="Configures the SPI (synchronous serial interface) This function configures the synchronous serial int...">xSPIConfigSet()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to pulData contain valid data.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00649">649</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;{</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(pulData != 0);</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="comment">// Read data from SPI Data register.</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    *pulData = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>) &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a>;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r_html_ga385a7a6a2b02e7ae43ae398195483136"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a></div><div class="ttdeci">#define S0SPDR_DATA_M</div><div class="ttdoc">SPI data mask. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00250">xhw_spi.h:250</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_gac1dcfdef505b8a51bfe8897d5f7cfea2"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a></div><div class="ttdeci">#define S0SPDR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00103">xhw_spi.h:103</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaa34c9808f5ea13f8d60f51b428fdeaf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void xSPIDataPut </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write data element to the SPI interface with block. This function transmitted data to the interface of the specified SPI module with block. when the TX and TX shift are both empty or in FIFO mode the TX FIFO depth is equal to or less than the trigger level, the data element can be transmitted, otherwise the data element will be blocked until can be transmitted. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulData</td><td>is data that was transmitted over the SPI interface.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to pulData contain valid data, where N is the data width as configured by <a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8939bf8795663a4a4634aa44c88358fd" title="Configures the SPI (synchronous serial interface) This function configures the synchronous serial int...">xSPIConfigSet()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to pulData contain valid data. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00551">551</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;{</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="comment">// Wait last transmit done then write data to SPI data register.</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">while</span>(0 == (<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>) &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga3011f1f10b90935e1852eee6f4ab634d">S0SPSR_SPIF</a>));</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>) = ulData &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r_html_ga385a7a6a2b02e7ae43ae398195483136"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a></div><div class="ttdeci">#define S0SPDR_DATA_M</div><div class="ttdoc">SPI data mask. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00250">xhw_spi.h:250</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_gac1dcfdef505b8a51bfe8897d5f7cfea2"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a></div><div class="ttdeci">#define S0SPDR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00103">xhw_spi.h:103</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r_html_ga3011f1f10b90935e1852eee6f4ab634d"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga3011f1f10b90935e1852eee6f4ab634d">S0SPSR_SPIF</a></div><div class="ttdeci">#define S0SPSR_SPIF</div><div class="ttdoc">Transfer complete. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00232">xhw_spi.h:232</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_ga0b0d1de79372d1c997a49481b33eb142"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a></div><div class="ttdeci">#define S0SPSR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00097">xhw_spi.h:97</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac7bc933abedb9634e7435bbb658d9101"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void xSPIDataPutNonBlocking </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write data element to the SPI interface with Noblock. This function transmitted data to the interface of the specified SPI module with Noblock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulData</td><td>is data that was transmitted over the SPI interface.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of data that has been transfered..</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to pulData contain valid data, where N is the data width as configured by <a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8939bf8795663a4a4634aa44c88358fd" title="Configures the SPI (synchronous serial interface) This function configures the synchronous serial int...">xSPIConfigSet()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to pulData contain valid data. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00583">583</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;{</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="comment">// Write Data to SPI Data register.</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>) = ulData &amp; <a class="code" href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a>;</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r_html_ga385a7a6a2b02e7ae43ae398195483136"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a></div><div class="ttdeci">#define S0SPDR_DATA_M</div><div class="ttdoc">SPI data mask. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00250">xhw_spi.h:250</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___s_p_i___register___offsets_html_gac1dcfdef505b8a51bfe8897d5f7cfea2"><div class="ttname"><a href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a></div><div class="ttdeci">#define S0SPDR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__spi_8h_source.html#l00103">xhw_spi.h:103</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gab790a6803046fd18dcbc0bb96677d1a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void xSPIDataRead </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>pulRData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulLen</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets a data element from the SPI interface. This function gets received data from the interface of the specified SPI module and places that data into the location specified by the pulData parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pulData</td><td>is a pointer to a storage location for data that was received over the SPI interface. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulLen</td><td>specifies the length of data will be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to pulData contain valid data, where N is the data width as configured by <a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8939bf8795663a4a4634aa44c88358fd" title="Configures the SPI (synchronous serial interface) This function configures the synchronous serial int...">xSPIConfigSet()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to pulData contain valid data. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00474">474</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;{</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i = 0;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(pulData != 0);</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">for</span>(i = 0; i &lt; ulLen; i++)</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    {</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        *pulRData++ = <a class="code" href="group___l_p_c17xx.html#ga6f2cd78049cbe398edec461321ba1150">SPIDataReadWrite</a>(ulBase, 0x00);</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    }</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga6f2cd78049cbe398edec461321ba1150"><div class="ttname"><a href="group___l_p_c17xx.html#ga6f2cd78049cbe398edec461321ba1150">SPIDataReadWrite</a></div><div class="ttdeci">unsigned long SPIDataReadWrite(unsigned long ulBase, unsigned long ulVal)</div><div class="ttdoc">SPI single write read data. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8c_source.html#l00193">xspi.c:193</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga04818d5222f67ac819738b5469d3fcc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void xSPIDataWrite </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>pulWData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulLen</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write datas element to the SPI interface. This function transmitted data to the interface of the specified SPI module . </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>specifies the SPI module base address. This value can be one of the following value:<ul>
<li><a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pulWData</td><td>is a pointer to a storage location for data that was transmitted over the SPI interface. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulLen</td><td>specifies the length of data will be write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to pulData contain valid data, where N is the data width as configured by <a class="el" href="group__x_s_p_i___exported___a_p_is.html#ga8939bf8795663a4a4634aa44c88358fd" title="Configures the SPI (synchronous serial interface) This function configures the synchronous serial int...">xSPIConfigSet()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to pulData contain valid data. </dd></dl>

<p>Definition at line <a class="el" href="xspi_8c_source.html#l00512">512</a> of file <a class="el" href="xspi_8c_source.html">xspi.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;{</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i = 0;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>);</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(pulData != 0);</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">for</span>(i = 0; i &lt; ulLen; i++)</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    {</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <a class="code" href="group___l_p_c17xx.html#ga6f2cd78049cbe398edec461321ba1150">SPIDataReadWrite</a>(ulBase, *pulWData++);</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    }</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00160">xhw_memmap.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx_html_ga6f2cd78049cbe398edec461321ba1150"><div class="ttname"><a href="group___l_p_c17xx.html#ga6f2cd78049cbe398edec461321ba1150">SPIDataReadWrite</a></div><div class="ttdeci">unsigned long SPIDataReadWrite(unsigned long ulBase, unsigned long ulVal)</div><div class="ttdoc">SPI single write read data. </div><div class="ttdef"><b>Definition:</b> <a href="xspi_8c_source.html#l00193">xspi.c:193</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
