
Statcon_1P_Grid_Tie_Control_FO30_966V2_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009244  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08009304  08009304  0000a304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097c8  080097c8  0000b054  2**0
                  CONTENTS
  4 .ARM          00000000  080097c8  080097c8  0000b054  2**0
                  CONTENTS
  5 .preinit_array 00000000  080097c8  080097c8  0000b054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097c8  080097c8  0000a7c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097cc  080097cc  0000a7cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  080097d0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a94  20000058  08009824  0000b058  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000aec  08009824  0000baec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b054  2**0
                  CONTENTS, READONLY
 12 .debug_info   000108bd  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000292d  00000000  00000000  0001b939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  0001e268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000840  00000000  00000000  0001ede0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000df66  00000000  00000000  0001f620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e777  00000000  00000000  0002d586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00045d03  00000000  00000000  0003bcfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00081a00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002988  00000000  00000000  00081a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  000843cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000058 	.word	0x20000058
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080092ec 	.word	0x080092ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000005c 	.word	0x2000005c
 8000104:	080092ec 	.word	0x080092ec

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0008      	movs	r0, r1
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fc15 	bl	8000a58 <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 fb9d 	bl	8000978 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fc07 	bl	8000a58 <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fbfd 	bl	8000a58 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fbab 	bl	80009c8 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fba1 	bl	80009c8 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_lmul>:
 8000294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000296:	46ce      	mov	lr, r9
 8000298:	4699      	mov	r9, r3
 800029a:	0c03      	lsrs	r3, r0, #16
 800029c:	469c      	mov	ip, r3
 800029e:	0413      	lsls	r3, r2, #16
 80002a0:	4647      	mov	r7, r8
 80002a2:	0c1b      	lsrs	r3, r3, #16
 80002a4:	001d      	movs	r5, r3
 80002a6:	000e      	movs	r6, r1
 80002a8:	4661      	mov	r1, ip
 80002aa:	0404      	lsls	r4, r0, #16
 80002ac:	0c24      	lsrs	r4, r4, #16
 80002ae:	b580      	push	{r7, lr}
 80002b0:	0007      	movs	r7, r0
 80002b2:	0c10      	lsrs	r0, r2, #16
 80002b4:	434b      	muls	r3, r1
 80002b6:	4365      	muls	r5, r4
 80002b8:	4341      	muls	r1, r0
 80002ba:	4360      	muls	r0, r4
 80002bc:	0c2c      	lsrs	r4, r5, #16
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	1824      	adds	r4, r4, r0
 80002c2:	468c      	mov	ip, r1
 80002c4:	42a3      	cmp	r3, r4
 80002c6:	d903      	bls.n	80002d0 <__aeabi_lmul+0x3c>
 80002c8:	2380      	movs	r3, #128	@ 0x80
 80002ca:	025b      	lsls	r3, r3, #9
 80002cc:	4698      	mov	r8, r3
 80002ce:	44c4      	add	ip, r8
 80002d0:	4649      	mov	r1, r9
 80002d2:	4379      	muls	r1, r7
 80002d4:	4356      	muls	r6, r2
 80002d6:	0c23      	lsrs	r3, r4, #16
 80002d8:	042d      	lsls	r5, r5, #16
 80002da:	0c2d      	lsrs	r5, r5, #16
 80002dc:	1989      	adds	r1, r1, r6
 80002de:	4463      	add	r3, ip
 80002e0:	0424      	lsls	r4, r4, #16
 80002e2:	1960      	adds	r0, r4, r5
 80002e4:	18c9      	adds	r1, r1, r3
 80002e6:	bcc0      	pop	{r6, r7}
 80002e8:	46b9      	mov	r9, r7
 80002ea:	46b0      	mov	r8, r6
 80002ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ee:	46c0      	nop			@ (mov r8, r8)

080002f0 <__aeabi_f2uiz>:
 80002f0:	219e      	movs	r1, #158	@ 0x9e
 80002f2:	b510      	push	{r4, lr}
 80002f4:	05c9      	lsls	r1, r1, #23
 80002f6:	1c04      	adds	r4, r0, #0
 80002f8:	f7ff ffc2 	bl	8000280 <__aeabi_fcmpge>
 80002fc:	2800      	cmp	r0, #0
 80002fe:	d103      	bne.n	8000308 <__aeabi_f2uiz+0x18>
 8000300:	1c20      	adds	r0, r4, #0
 8000302:	f000 ffc5 	bl	8001290 <__aeabi_f2iz>
 8000306:	bd10      	pop	{r4, pc}
 8000308:	219e      	movs	r1, #158	@ 0x9e
 800030a:	1c20      	adds	r0, r4, #0
 800030c:	05c9      	lsls	r1, r1, #23
 800030e:	f000 fd45 	bl	8000d9c <__aeabi_fsub>
 8000312:	f000 ffbd 	bl	8001290 <__aeabi_f2iz>
 8000316:	2380      	movs	r3, #128	@ 0x80
 8000318:	061b      	lsls	r3, r3, #24
 800031a:	469c      	mov	ip, r3
 800031c:	4460      	add	r0, ip
 800031e:	e7f2      	b.n	8000306 <__aeabi_f2uiz+0x16>

08000320 <__aeabi_ul2f>:
 8000320:	2380      	movs	r3, #128	@ 0x80
 8000322:	b5d0      	push	{r4, r6, r7, lr}
 8000324:	039b      	lsls	r3, r3, #14
 8000326:	0004      	movs	r4, r0
 8000328:	0008      	movs	r0, r1
 800032a:	4299      	cmp	r1, r3
 800032c:	d301      	bcc.n	8000332 <__aeabi_ul2f+0x12>
 800032e:	0563      	lsls	r3, r4, #21
 8000330:	d111      	bne.n	8000356 <__aeabi_ul2f+0x36>
 8000332:	f001 fe79 	bl	8002028 <__aeabi_ui2d>
 8000336:	2200      	movs	r2, #0
 8000338:	4b0a      	ldr	r3, [pc, #40]	@ (8000364 <__aeabi_ul2f+0x44>)
 800033a:	f001 fb8f 	bl	8001a5c <__aeabi_dmul>
 800033e:	0006      	movs	r6, r0
 8000340:	000f      	movs	r7, r1
 8000342:	0020      	movs	r0, r4
 8000344:	f001 fe70 	bl	8002028 <__aeabi_ui2d>
 8000348:	0032      	movs	r2, r6
 800034a:	003b      	movs	r3, r7
 800034c:	f000 ffc0 	bl	80012d0 <__aeabi_dadd>
 8000350:	f001 fe8e 	bl	8002070 <__aeabi_d2f>
 8000354:	bdd0      	pop	{r4, r6, r7, pc}
 8000356:	0ae3      	lsrs	r3, r4, #11
 8000358:	2480      	movs	r4, #128	@ 0x80
 800035a:	02db      	lsls	r3, r3, #11
 800035c:	0124      	lsls	r4, r4, #4
 800035e:	431c      	orrs	r4, r3
 8000360:	e7e7      	b.n	8000332 <__aeabi_ul2f+0x12>
 8000362:	46c0      	nop			@ (mov r8, r8)
 8000364:	41f00000 	.word	0x41f00000

08000368 <__aeabi_fadd>:
 8000368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800036a:	024b      	lsls	r3, r1, #9
 800036c:	0a5a      	lsrs	r2, r3, #9
 800036e:	4694      	mov	ip, r2
 8000370:	004a      	lsls	r2, r1, #1
 8000372:	0fc9      	lsrs	r1, r1, #31
 8000374:	46ce      	mov	lr, r9
 8000376:	4647      	mov	r7, r8
 8000378:	4689      	mov	r9, r1
 800037a:	0045      	lsls	r5, r0, #1
 800037c:	0246      	lsls	r6, r0, #9
 800037e:	0e2d      	lsrs	r5, r5, #24
 8000380:	0e12      	lsrs	r2, r2, #24
 8000382:	b580      	push	{r7, lr}
 8000384:	0999      	lsrs	r1, r3, #6
 8000386:	0a77      	lsrs	r7, r6, #9
 8000388:	0fc4      	lsrs	r4, r0, #31
 800038a:	09b6      	lsrs	r6, r6, #6
 800038c:	1aab      	subs	r3, r5, r2
 800038e:	454c      	cmp	r4, r9
 8000390:	d020      	beq.n	80003d4 <__aeabi_fadd+0x6c>
 8000392:	2b00      	cmp	r3, #0
 8000394:	dd0c      	ble.n	80003b0 <__aeabi_fadd+0x48>
 8000396:	2a00      	cmp	r2, #0
 8000398:	d134      	bne.n	8000404 <__aeabi_fadd+0x9c>
 800039a:	2900      	cmp	r1, #0
 800039c:	d02a      	beq.n	80003f4 <__aeabi_fadd+0x8c>
 800039e:	1e5a      	subs	r2, r3, #1
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d100      	bne.n	80003a6 <__aeabi_fadd+0x3e>
 80003a4:	e08f      	b.n	80004c6 <__aeabi_fadd+0x15e>
 80003a6:	2bff      	cmp	r3, #255	@ 0xff
 80003a8:	d100      	bne.n	80003ac <__aeabi_fadd+0x44>
 80003aa:	e0cd      	b.n	8000548 <__aeabi_fadd+0x1e0>
 80003ac:	0013      	movs	r3, r2
 80003ae:	e02f      	b.n	8000410 <__aeabi_fadd+0xa8>
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d060      	beq.n	8000476 <__aeabi_fadd+0x10e>
 80003b4:	1b53      	subs	r3, r2, r5
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	d000      	beq.n	80003bc <__aeabi_fadd+0x54>
 80003ba:	e0ee      	b.n	800059a <__aeabi_fadd+0x232>
 80003bc:	2e00      	cmp	r6, #0
 80003be:	d100      	bne.n	80003c2 <__aeabi_fadd+0x5a>
 80003c0:	e13e      	b.n	8000640 <__aeabi_fadd+0x2d8>
 80003c2:	1e5c      	subs	r4, r3, #1
 80003c4:	2b01      	cmp	r3, #1
 80003c6:	d100      	bne.n	80003ca <__aeabi_fadd+0x62>
 80003c8:	e16b      	b.n	80006a2 <__aeabi_fadd+0x33a>
 80003ca:	2bff      	cmp	r3, #255	@ 0xff
 80003cc:	d100      	bne.n	80003d0 <__aeabi_fadd+0x68>
 80003ce:	e0b9      	b.n	8000544 <__aeabi_fadd+0x1dc>
 80003d0:	0023      	movs	r3, r4
 80003d2:	e0e7      	b.n	80005a4 <__aeabi_fadd+0x23c>
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	dc00      	bgt.n	80003da <__aeabi_fadd+0x72>
 80003d8:	e0a4      	b.n	8000524 <__aeabi_fadd+0x1bc>
 80003da:	2a00      	cmp	r2, #0
 80003dc:	d069      	beq.n	80004b2 <__aeabi_fadd+0x14a>
 80003de:	2dff      	cmp	r5, #255	@ 0xff
 80003e0:	d100      	bne.n	80003e4 <__aeabi_fadd+0x7c>
 80003e2:	e0b1      	b.n	8000548 <__aeabi_fadd+0x1e0>
 80003e4:	2280      	movs	r2, #128	@ 0x80
 80003e6:	04d2      	lsls	r2, r2, #19
 80003e8:	4311      	orrs	r1, r2
 80003ea:	2b1b      	cmp	r3, #27
 80003ec:	dc00      	bgt.n	80003f0 <__aeabi_fadd+0x88>
 80003ee:	e0e9      	b.n	80005c4 <__aeabi_fadd+0x25c>
 80003f0:	002b      	movs	r3, r5
 80003f2:	3605      	adds	r6, #5
 80003f4:	08f7      	lsrs	r7, r6, #3
 80003f6:	2bff      	cmp	r3, #255	@ 0xff
 80003f8:	d100      	bne.n	80003fc <__aeabi_fadd+0x94>
 80003fa:	e0a5      	b.n	8000548 <__aeabi_fadd+0x1e0>
 80003fc:	027a      	lsls	r2, r7, #9
 80003fe:	0a52      	lsrs	r2, r2, #9
 8000400:	b2d8      	uxtb	r0, r3
 8000402:	e030      	b.n	8000466 <__aeabi_fadd+0xfe>
 8000404:	2dff      	cmp	r5, #255	@ 0xff
 8000406:	d100      	bne.n	800040a <__aeabi_fadd+0xa2>
 8000408:	e09e      	b.n	8000548 <__aeabi_fadd+0x1e0>
 800040a:	2280      	movs	r2, #128	@ 0x80
 800040c:	04d2      	lsls	r2, r2, #19
 800040e:	4311      	orrs	r1, r2
 8000410:	2001      	movs	r0, #1
 8000412:	2b1b      	cmp	r3, #27
 8000414:	dc08      	bgt.n	8000428 <__aeabi_fadd+0xc0>
 8000416:	0008      	movs	r0, r1
 8000418:	2220      	movs	r2, #32
 800041a:	40d8      	lsrs	r0, r3
 800041c:	1ad3      	subs	r3, r2, r3
 800041e:	4099      	lsls	r1, r3
 8000420:	000b      	movs	r3, r1
 8000422:	1e5a      	subs	r2, r3, #1
 8000424:	4193      	sbcs	r3, r2
 8000426:	4318      	orrs	r0, r3
 8000428:	1a36      	subs	r6, r6, r0
 800042a:	0173      	lsls	r3, r6, #5
 800042c:	d400      	bmi.n	8000430 <__aeabi_fadd+0xc8>
 800042e:	e071      	b.n	8000514 <__aeabi_fadd+0x1ac>
 8000430:	01b6      	lsls	r6, r6, #6
 8000432:	09b7      	lsrs	r7, r6, #6
 8000434:	0038      	movs	r0, r7
 8000436:	f001 fe9d 	bl	8002174 <__clzsi2>
 800043a:	003b      	movs	r3, r7
 800043c:	3805      	subs	r0, #5
 800043e:	4083      	lsls	r3, r0
 8000440:	4285      	cmp	r5, r0
 8000442:	dd4d      	ble.n	80004e0 <__aeabi_fadd+0x178>
 8000444:	4eb4      	ldr	r6, [pc, #720]	@ (8000718 <__aeabi_fadd+0x3b0>)
 8000446:	1a2d      	subs	r5, r5, r0
 8000448:	401e      	ands	r6, r3
 800044a:	075a      	lsls	r2, r3, #29
 800044c:	d068      	beq.n	8000520 <__aeabi_fadd+0x1b8>
 800044e:	220f      	movs	r2, #15
 8000450:	4013      	ands	r3, r2
 8000452:	2b04      	cmp	r3, #4
 8000454:	d064      	beq.n	8000520 <__aeabi_fadd+0x1b8>
 8000456:	3604      	adds	r6, #4
 8000458:	0173      	lsls	r3, r6, #5
 800045a:	d561      	bpl.n	8000520 <__aeabi_fadd+0x1b8>
 800045c:	1c68      	adds	r0, r5, #1
 800045e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000460:	d154      	bne.n	800050c <__aeabi_fadd+0x1a4>
 8000462:	20ff      	movs	r0, #255	@ 0xff
 8000464:	2200      	movs	r2, #0
 8000466:	05c0      	lsls	r0, r0, #23
 8000468:	4310      	orrs	r0, r2
 800046a:	07e4      	lsls	r4, r4, #31
 800046c:	4320      	orrs	r0, r4
 800046e:	bcc0      	pop	{r6, r7}
 8000470:	46b9      	mov	r9, r7
 8000472:	46b0      	mov	r8, r6
 8000474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000476:	22fe      	movs	r2, #254	@ 0xfe
 8000478:	4690      	mov	r8, r2
 800047a:	1c68      	adds	r0, r5, #1
 800047c:	0002      	movs	r2, r0
 800047e:	4640      	mov	r0, r8
 8000480:	4210      	tst	r0, r2
 8000482:	d16b      	bne.n	800055c <__aeabi_fadd+0x1f4>
 8000484:	2d00      	cmp	r5, #0
 8000486:	d000      	beq.n	800048a <__aeabi_fadd+0x122>
 8000488:	e0dd      	b.n	8000646 <__aeabi_fadd+0x2de>
 800048a:	2e00      	cmp	r6, #0
 800048c:	d100      	bne.n	8000490 <__aeabi_fadd+0x128>
 800048e:	e102      	b.n	8000696 <__aeabi_fadd+0x32e>
 8000490:	2900      	cmp	r1, #0
 8000492:	d0b3      	beq.n	80003fc <__aeabi_fadd+0x94>
 8000494:	2280      	movs	r2, #128	@ 0x80
 8000496:	1a77      	subs	r7, r6, r1
 8000498:	04d2      	lsls	r2, r2, #19
 800049a:	4217      	tst	r7, r2
 800049c:	d100      	bne.n	80004a0 <__aeabi_fadd+0x138>
 800049e:	e136      	b.n	800070e <__aeabi_fadd+0x3a6>
 80004a0:	464c      	mov	r4, r9
 80004a2:	1b8e      	subs	r6, r1, r6
 80004a4:	d061      	beq.n	800056a <__aeabi_fadd+0x202>
 80004a6:	2001      	movs	r0, #1
 80004a8:	4216      	tst	r6, r2
 80004aa:	d130      	bne.n	800050e <__aeabi_fadd+0x1a6>
 80004ac:	2300      	movs	r3, #0
 80004ae:	08f7      	lsrs	r7, r6, #3
 80004b0:	e7a4      	b.n	80003fc <__aeabi_fadd+0x94>
 80004b2:	2900      	cmp	r1, #0
 80004b4:	d09e      	beq.n	80003f4 <__aeabi_fadd+0x8c>
 80004b6:	1e5a      	subs	r2, r3, #1
 80004b8:	2b01      	cmp	r3, #1
 80004ba:	d100      	bne.n	80004be <__aeabi_fadd+0x156>
 80004bc:	e0ca      	b.n	8000654 <__aeabi_fadd+0x2ec>
 80004be:	2bff      	cmp	r3, #255	@ 0xff
 80004c0:	d042      	beq.n	8000548 <__aeabi_fadd+0x1e0>
 80004c2:	0013      	movs	r3, r2
 80004c4:	e791      	b.n	80003ea <__aeabi_fadd+0x82>
 80004c6:	1a71      	subs	r1, r6, r1
 80004c8:	014b      	lsls	r3, r1, #5
 80004ca:	d400      	bmi.n	80004ce <__aeabi_fadd+0x166>
 80004cc:	e0d1      	b.n	8000672 <__aeabi_fadd+0x30a>
 80004ce:	018f      	lsls	r7, r1, #6
 80004d0:	09bf      	lsrs	r7, r7, #6
 80004d2:	0038      	movs	r0, r7
 80004d4:	f001 fe4e 	bl	8002174 <__clzsi2>
 80004d8:	003b      	movs	r3, r7
 80004da:	3805      	subs	r0, #5
 80004dc:	4083      	lsls	r3, r0
 80004de:	2501      	movs	r5, #1
 80004e0:	2220      	movs	r2, #32
 80004e2:	1b40      	subs	r0, r0, r5
 80004e4:	3001      	adds	r0, #1
 80004e6:	1a12      	subs	r2, r2, r0
 80004e8:	001e      	movs	r6, r3
 80004ea:	4093      	lsls	r3, r2
 80004ec:	40c6      	lsrs	r6, r0
 80004ee:	1e5a      	subs	r2, r3, #1
 80004f0:	4193      	sbcs	r3, r2
 80004f2:	431e      	orrs	r6, r3
 80004f4:	d039      	beq.n	800056a <__aeabi_fadd+0x202>
 80004f6:	0773      	lsls	r3, r6, #29
 80004f8:	d100      	bne.n	80004fc <__aeabi_fadd+0x194>
 80004fa:	e11b      	b.n	8000734 <__aeabi_fadd+0x3cc>
 80004fc:	230f      	movs	r3, #15
 80004fe:	2500      	movs	r5, #0
 8000500:	4033      	ands	r3, r6
 8000502:	2b04      	cmp	r3, #4
 8000504:	d1a7      	bne.n	8000456 <__aeabi_fadd+0xee>
 8000506:	2001      	movs	r0, #1
 8000508:	0172      	lsls	r2, r6, #5
 800050a:	d57c      	bpl.n	8000606 <__aeabi_fadd+0x29e>
 800050c:	b2c0      	uxtb	r0, r0
 800050e:	01b2      	lsls	r2, r6, #6
 8000510:	0a52      	lsrs	r2, r2, #9
 8000512:	e7a8      	b.n	8000466 <__aeabi_fadd+0xfe>
 8000514:	0773      	lsls	r3, r6, #29
 8000516:	d003      	beq.n	8000520 <__aeabi_fadd+0x1b8>
 8000518:	230f      	movs	r3, #15
 800051a:	4033      	ands	r3, r6
 800051c:	2b04      	cmp	r3, #4
 800051e:	d19a      	bne.n	8000456 <__aeabi_fadd+0xee>
 8000520:	002b      	movs	r3, r5
 8000522:	e767      	b.n	80003f4 <__aeabi_fadd+0x8c>
 8000524:	2b00      	cmp	r3, #0
 8000526:	d023      	beq.n	8000570 <__aeabi_fadd+0x208>
 8000528:	1b53      	subs	r3, r2, r5
 800052a:	2d00      	cmp	r5, #0
 800052c:	d17b      	bne.n	8000626 <__aeabi_fadd+0x2be>
 800052e:	2e00      	cmp	r6, #0
 8000530:	d100      	bne.n	8000534 <__aeabi_fadd+0x1cc>
 8000532:	e086      	b.n	8000642 <__aeabi_fadd+0x2da>
 8000534:	1e5d      	subs	r5, r3, #1
 8000536:	2b01      	cmp	r3, #1
 8000538:	d100      	bne.n	800053c <__aeabi_fadd+0x1d4>
 800053a:	e08b      	b.n	8000654 <__aeabi_fadd+0x2ec>
 800053c:	2bff      	cmp	r3, #255	@ 0xff
 800053e:	d002      	beq.n	8000546 <__aeabi_fadd+0x1de>
 8000540:	002b      	movs	r3, r5
 8000542:	e075      	b.n	8000630 <__aeabi_fadd+0x2c8>
 8000544:	464c      	mov	r4, r9
 8000546:	4667      	mov	r7, ip
 8000548:	2f00      	cmp	r7, #0
 800054a:	d100      	bne.n	800054e <__aeabi_fadd+0x1e6>
 800054c:	e789      	b.n	8000462 <__aeabi_fadd+0xfa>
 800054e:	2280      	movs	r2, #128	@ 0x80
 8000550:	03d2      	lsls	r2, r2, #15
 8000552:	433a      	orrs	r2, r7
 8000554:	0252      	lsls	r2, r2, #9
 8000556:	20ff      	movs	r0, #255	@ 0xff
 8000558:	0a52      	lsrs	r2, r2, #9
 800055a:	e784      	b.n	8000466 <__aeabi_fadd+0xfe>
 800055c:	1a77      	subs	r7, r6, r1
 800055e:	017b      	lsls	r3, r7, #5
 8000560:	d46b      	bmi.n	800063a <__aeabi_fadd+0x2d2>
 8000562:	2f00      	cmp	r7, #0
 8000564:	d000      	beq.n	8000568 <__aeabi_fadd+0x200>
 8000566:	e765      	b.n	8000434 <__aeabi_fadd+0xcc>
 8000568:	2400      	movs	r4, #0
 800056a:	2000      	movs	r0, #0
 800056c:	2200      	movs	r2, #0
 800056e:	e77a      	b.n	8000466 <__aeabi_fadd+0xfe>
 8000570:	22fe      	movs	r2, #254	@ 0xfe
 8000572:	1c6b      	adds	r3, r5, #1
 8000574:	421a      	tst	r2, r3
 8000576:	d149      	bne.n	800060c <__aeabi_fadd+0x2a4>
 8000578:	2d00      	cmp	r5, #0
 800057a:	d000      	beq.n	800057e <__aeabi_fadd+0x216>
 800057c:	e09f      	b.n	80006be <__aeabi_fadd+0x356>
 800057e:	2e00      	cmp	r6, #0
 8000580:	d100      	bne.n	8000584 <__aeabi_fadd+0x21c>
 8000582:	e0ba      	b.n	80006fa <__aeabi_fadd+0x392>
 8000584:	2900      	cmp	r1, #0
 8000586:	d100      	bne.n	800058a <__aeabi_fadd+0x222>
 8000588:	e0cf      	b.n	800072a <__aeabi_fadd+0x3c2>
 800058a:	1872      	adds	r2, r6, r1
 800058c:	0153      	lsls	r3, r2, #5
 800058e:	d400      	bmi.n	8000592 <__aeabi_fadd+0x22a>
 8000590:	e0cd      	b.n	800072e <__aeabi_fadd+0x3c6>
 8000592:	0192      	lsls	r2, r2, #6
 8000594:	2001      	movs	r0, #1
 8000596:	0a52      	lsrs	r2, r2, #9
 8000598:	e765      	b.n	8000466 <__aeabi_fadd+0xfe>
 800059a:	2aff      	cmp	r2, #255	@ 0xff
 800059c:	d0d2      	beq.n	8000544 <__aeabi_fadd+0x1dc>
 800059e:	2080      	movs	r0, #128	@ 0x80
 80005a0:	04c0      	lsls	r0, r0, #19
 80005a2:	4306      	orrs	r6, r0
 80005a4:	2001      	movs	r0, #1
 80005a6:	2b1b      	cmp	r3, #27
 80005a8:	dc08      	bgt.n	80005bc <__aeabi_fadd+0x254>
 80005aa:	0030      	movs	r0, r6
 80005ac:	2420      	movs	r4, #32
 80005ae:	40d8      	lsrs	r0, r3
 80005b0:	1ae3      	subs	r3, r4, r3
 80005b2:	409e      	lsls	r6, r3
 80005b4:	0033      	movs	r3, r6
 80005b6:	1e5c      	subs	r4, r3, #1
 80005b8:	41a3      	sbcs	r3, r4
 80005ba:	4318      	orrs	r0, r3
 80005bc:	464c      	mov	r4, r9
 80005be:	0015      	movs	r5, r2
 80005c0:	1a0e      	subs	r6, r1, r0
 80005c2:	e732      	b.n	800042a <__aeabi_fadd+0xc2>
 80005c4:	0008      	movs	r0, r1
 80005c6:	2220      	movs	r2, #32
 80005c8:	40d8      	lsrs	r0, r3
 80005ca:	1ad3      	subs	r3, r2, r3
 80005cc:	4099      	lsls	r1, r3
 80005ce:	000b      	movs	r3, r1
 80005d0:	1e5a      	subs	r2, r3, #1
 80005d2:	4193      	sbcs	r3, r2
 80005d4:	4303      	orrs	r3, r0
 80005d6:	18f6      	adds	r6, r6, r3
 80005d8:	0173      	lsls	r3, r6, #5
 80005da:	d59b      	bpl.n	8000514 <__aeabi_fadd+0x1ac>
 80005dc:	3501      	adds	r5, #1
 80005de:	2dff      	cmp	r5, #255	@ 0xff
 80005e0:	d100      	bne.n	80005e4 <__aeabi_fadd+0x27c>
 80005e2:	e73e      	b.n	8000462 <__aeabi_fadd+0xfa>
 80005e4:	2301      	movs	r3, #1
 80005e6:	494d      	ldr	r1, [pc, #308]	@ (800071c <__aeabi_fadd+0x3b4>)
 80005e8:	0872      	lsrs	r2, r6, #1
 80005ea:	4033      	ands	r3, r6
 80005ec:	400a      	ands	r2, r1
 80005ee:	431a      	orrs	r2, r3
 80005f0:	0016      	movs	r6, r2
 80005f2:	0753      	lsls	r3, r2, #29
 80005f4:	d004      	beq.n	8000600 <__aeabi_fadd+0x298>
 80005f6:	230f      	movs	r3, #15
 80005f8:	4013      	ands	r3, r2
 80005fa:	2b04      	cmp	r3, #4
 80005fc:	d000      	beq.n	8000600 <__aeabi_fadd+0x298>
 80005fe:	e72a      	b.n	8000456 <__aeabi_fadd+0xee>
 8000600:	0173      	lsls	r3, r6, #5
 8000602:	d500      	bpl.n	8000606 <__aeabi_fadd+0x29e>
 8000604:	e72a      	b.n	800045c <__aeabi_fadd+0xf4>
 8000606:	002b      	movs	r3, r5
 8000608:	08f7      	lsrs	r7, r6, #3
 800060a:	e6f7      	b.n	80003fc <__aeabi_fadd+0x94>
 800060c:	2bff      	cmp	r3, #255	@ 0xff
 800060e:	d100      	bne.n	8000612 <__aeabi_fadd+0x2aa>
 8000610:	e727      	b.n	8000462 <__aeabi_fadd+0xfa>
 8000612:	1871      	adds	r1, r6, r1
 8000614:	0849      	lsrs	r1, r1, #1
 8000616:	074a      	lsls	r2, r1, #29
 8000618:	d02f      	beq.n	800067a <__aeabi_fadd+0x312>
 800061a:	220f      	movs	r2, #15
 800061c:	400a      	ands	r2, r1
 800061e:	2a04      	cmp	r2, #4
 8000620:	d02b      	beq.n	800067a <__aeabi_fadd+0x312>
 8000622:	1d0e      	adds	r6, r1, #4
 8000624:	e6e6      	b.n	80003f4 <__aeabi_fadd+0x8c>
 8000626:	2aff      	cmp	r2, #255	@ 0xff
 8000628:	d08d      	beq.n	8000546 <__aeabi_fadd+0x1de>
 800062a:	2080      	movs	r0, #128	@ 0x80
 800062c:	04c0      	lsls	r0, r0, #19
 800062e:	4306      	orrs	r6, r0
 8000630:	2b1b      	cmp	r3, #27
 8000632:	dd24      	ble.n	800067e <__aeabi_fadd+0x316>
 8000634:	0013      	movs	r3, r2
 8000636:	1d4e      	adds	r6, r1, #5
 8000638:	e6dc      	b.n	80003f4 <__aeabi_fadd+0x8c>
 800063a:	464c      	mov	r4, r9
 800063c:	1b8f      	subs	r7, r1, r6
 800063e:	e6f9      	b.n	8000434 <__aeabi_fadd+0xcc>
 8000640:	464c      	mov	r4, r9
 8000642:	000e      	movs	r6, r1
 8000644:	e6d6      	b.n	80003f4 <__aeabi_fadd+0x8c>
 8000646:	2e00      	cmp	r6, #0
 8000648:	d149      	bne.n	80006de <__aeabi_fadd+0x376>
 800064a:	2900      	cmp	r1, #0
 800064c:	d068      	beq.n	8000720 <__aeabi_fadd+0x3b8>
 800064e:	4667      	mov	r7, ip
 8000650:	464c      	mov	r4, r9
 8000652:	e77c      	b.n	800054e <__aeabi_fadd+0x1e6>
 8000654:	1870      	adds	r0, r6, r1
 8000656:	0143      	lsls	r3, r0, #5
 8000658:	d574      	bpl.n	8000744 <__aeabi_fadd+0x3dc>
 800065a:	4930      	ldr	r1, [pc, #192]	@ (800071c <__aeabi_fadd+0x3b4>)
 800065c:	0840      	lsrs	r0, r0, #1
 800065e:	4001      	ands	r1, r0
 8000660:	0743      	lsls	r3, r0, #29
 8000662:	d009      	beq.n	8000678 <__aeabi_fadd+0x310>
 8000664:	230f      	movs	r3, #15
 8000666:	4003      	ands	r3, r0
 8000668:	2b04      	cmp	r3, #4
 800066a:	d005      	beq.n	8000678 <__aeabi_fadd+0x310>
 800066c:	2302      	movs	r3, #2
 800066e:	1d0e      	adds	r6, r1, #4
 8000670:	e6c0      	b.n	80003f4 <__aeabi_fadd+0x8c>
 8000672:	2301      	movs	r3, #1
 8000674:	08cf      	lsrs	r7, r1, #3
 8000676:	e6c1      	b.n	80003fc <__aeabi_fadd+0x94>
 8000678:	2302      	movs	r3, #2
 800067a:	08cf      	lsrs	r7, r1, #3
 800067c:	e6be      	b.n	80003fc <__aeabi_fadd+0x94>
 800067e:	2520      	movs	r5, #32
 8000680:	0030      	movs	r0, r6
 8000682:	40d8      	lsrs	r0, r3
 8000684:	1aeb      	subs	r3, r5, r3
 8000686:	409e      	lsls	r6, r3
 8000688:	0033      	movs	r3, r6
 800068a:	1e5d      	subs	r5, r3, #1
 800068c:	41ab      	sbcs	r3, r5
 800068e:	4303      	orrs	r3, r0
 8000690:	0015      	movs	r5, r2
 8000692:	185e      	adds	r6, r3, r1
 8000694:	e7a0      	b.n	80005d8 <__aeabi_fadd+0x270>
 8000696:	2900      	cmp	r1, #0
 8000698:	d100      	bne.n	800069c <__aeabi_fadd+0x334>
 800069a:	e765      	b.n	8000568 <__aeabi_fadd+0x200>
 800069c:	464c      	mov	r4, r9
 800069e:	4667      	mov	r7, ip
 80006a0:	e6ac      	b.n	80003fc <__aeabi_fadd+0x94>
 80006a2:	1b8f      	subs	r7, r1, r6
 80006a4:	017b      	lsls	r3, r7, #5
 80006a6:	d52e      	bpl.n	8000706 <__aeabi_fadd+0x39e>
 80006a8:	01bf      	lsls	r7, r7, #6
 80006aa:	09bf      	lsrs	r7, r7, #6
 80006ac:	0038      	movs	r0, r7
 80006ae:	f001 fd61 	bl	8002174 <__clzsi2>
 80006b2:	003b      	movs	r3, r7
 80006b4:	3805      	subs	r0, #5
 80006b6:	4083      	lsls	r3, r0
 80006b8:	464c      	mov	r4, r9
 80006ba:	3501      	adds	r5, #1
 80006bc:	e710      	b.n	80004e0 <__aeabi_fadd+0x178>
 80006be:	2e00      	cmp	r6, #0
 80006c0:	d100      	bne.n	80006c4 <__aeabi_fadd+0x35c>
 80006c2:	e740      	b.n	8000546 <__aeabi_fadd+0x1de>
 80006c4:	2900      	cmp	r1, #0
 80006c6:	d100      	bne.n	80006ca <__aeabi_fadd+0x362>
 80006c8:	e741      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006ca:	2380      	movs	r3, #128	@ 0x80
 80006cc:	03db      	lsls	r3, r3, #15
 80006ce:	429f      	cmp	r7, r3
 80006d0:	d200      	bcs.n	80006d4 <__aeabi_fadd+0x36c>
 80006d2:	e73c      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006d4:	459c      	cmp	ip, r3
 80006d6:	d300      	bcc.n	80006da <__aeabi_fadd+0x372>
 80006d8:	e739      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006da:	4667      	mov	r7, ip
 80006dc:	e737      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006de:	2900      	cmp	r1, #0
 80006e0:	d100      	bne.n	80006e4 <__aeabi_fadd+0x37c>
 80006e2:	e734      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006e4:	2380      	movs	r3, #128	@ 0x80
 80006e6:	03db      	lsls	r3, r3, #15
 80006e8:	429f      	cmp	r7, r3
 80006ea:	d200      	bcs.n	80006ee <__aeabi_fadd+0x386>
 80006ec:	e72f      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006ee:	459c      	cmp	ip, r3
 80006f0:	d300      	bcc.n	80006f4 <__aeabi_fadd+0x38c>
 80006f2:	e72c      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006f4:	464c      	mov	r4, r9
 80006f6:	4667      	mov	r7, ip
 80006f8:	e729      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006fa:	2900      	cmp	r1, #0
 80006fc:	d100      	bne.n	8000700 <__aeabi_fadd+0x398>
 80006fe:	e734      	b.n	800056a <__aeabi_fadd+0x202>
 8000700:	2300      	movs	r3, #0
 8000702:	08cf      	lsrs	r7, r1, #3
 8000704:	e67a      	b.n	80003fc <__aeabi_fadd+0x94>
 8000706:	464c      	mov	r4, r9
 8000708:	2301      	movs	r3, #1
 800070a:	08ff      	lsrs	r7, r7, #3
 800070c:	e676      	b.n	80003fc <__aeabi_fadd+0x94>
 800070e:	2f00      	cmp	r7, #0
 8000710:	d100      	bne.n	8000714 <__aeabi_fadd+0x3ac>
 8000712:	e729      	b.n	8000568 <__aeabi_fadd+0x200>
 8000714:	08ff      	lsrs	r7, r7, #3
 8000716:	e671      	b.n	80003fc <__aeabi_fadd+0x94>
 8000718:	fbffffff 	.word	0xfbffffff
 800071c:	7dffffff 	.word	0x7dffffff
 8000720:	2280      	movs	r2, #128	@ 0x80
 8000722:	2400      	movs	r4, #0
 8000724:	20ff      	movs	r0, #255	@ 0xff
 8000726:	03d2      	lsls	r2, r2, #15
 8000728:	e69d      	b.n	8000466 <__aeabi_fadd+0xfe>
 800072a:	2300      	movs	r3, #0
 800072c:	e666      	b.n	80003fc <__aeabi_fadd+0x94>
 800072e:	2300      	movs	r3, #0
 8000730:	08d7      	lsrs	r7, r2, #3
 8000732:	e663      	b.n	80003fc <__aeabi_fadd+0x94>
 8000734:	2001      	movs	r0, #1
 8000736:	0172      	lsls	r2, r6, #5
 8000738:	d500      	bpl.n	800073c <__aeabi_fadd+0x3d4>
 800073a:	e6e7      	b.n	800050c <__aeabi_fadd+0x1a4>
 800073c:	0031      	movs	r1, r6
 800073e:	2300      	movs	r3, #0
 8000740:	08cf      	lsrs	r7, r1, #3
 8000742:	e65b      	b.n	80003fc <__aeabi_fadd+0x94>
 8000744:	2301      	movs	r3, #1
 8000746:	08c7      	lsrs	r7, r0, #3
 8000748:	e658      	b.n	80003fc <__aeabi_fadd+0x94>
 800074a:	46c0      	nop			@ (mov r8, r8)

0800074c <__aeabi_fdiv>:
 800074c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800074e:	4646      	mov	r6, r8
 8000750:	464f      	mov	r7, r9
 8000752:	46d6      	mov	lr, sl
 8000754:	0245      	lsls	r5, r0, #9
 8000756:	b5c0      	push	{r6, r7, lr}
 8000758:	0fc3      	lsrs	r3, r0, #31
 800075a:	0047      	lsls	r7, r0, #1
 800075c:	4698      	mov	r8, r3
 800075e:	1c0e      	adds	r6, r1, #0
 8000760:	0a6d      	lsrs	r5, r5, #9
 8000762:	0e3f      	lsrs	r7, r7, #24
 8000764:	d05b      	beq.n	800081e <__aeabi_fdiv+0xd2>
 8000766:	2fff      	cmp	r7, #255	@ 0xff
 8000768:	d021      	beq.n	80007ae <__aeabi_fdiv+0x62>
 800076a:	2380      	movs	r3, #128	@ 0x80
 800076c:	00ed      	lsls	r5, r5, #3
 800076e:	04db      	lsls	r3, r3, #19
 8000770:	431d      	orrs	r5, r3
 8000772:	2300      	movs	r3, #0
 8000774:	4699      	mov	r9, r3
 8000776:	469a      	mov	sl, r3
 8000778:	3f7f      	subs	r7, #127	@ 0x7f
 800077a:	0274      	lsls	r4, r6, #9
 800077c:	0073      	lsls	r3, r6, #1
 800077e:	0a64      	lsrs	r4, r4, #9
 8000780:	0e1b      	lsrs	r3, r3, #24
 8000782:	0ff6      	lsrs	r6, r6, #31
 8000784:	2b00      	cmp	r3, #0
 8000786:	d020      	beq.n	80007ca <__aeabi_fdiv+0x7e>
 8000788:	2bff      	cmp	r3, #255	@ 0xff
 800078a:	d043      	beq.n	8000814 <__aeabi_fdiv+0xc8>
 800078c:	2280      	movs	r2, #128	@ 0x80
 800078e:	2000      	movs	r0, #0
 8000790:	00e4      	lsls	r4, r4, #3
 8000792:	04d2      	lsls	r2, r2, #19
 8000794:	4314      	orrs	r4, r2
 8000796:	3b7f      	subs	r3, #127	@ 0x7f
 8000798:	4642      	mov	r2, r8
 800079a:	1aff      	subs	r7, r7, r3
 800079c:	464b      	mov	r3, r9
 800079e:	4072      	eors	r2, r6
 80007a0:	2b0f      	cmp	r3, #15
 80007a2:	d900      	bls.n	80007a6 <__aeabi_fdiv+0x5a>
 80007a4:	e09d      	b.n	80008e2 <__aeabi_fdiv+0x196>
 80007a6:	4971      	ldr	r1, [pc, #452]	@ (800096c <__aeabi_fdiv+0x220>)
 80007a8:	009b      	lsls	r3, r3, #2
 80007aa:	58cb      	ldr	r3, [r1, r3]
 80007ac:	469f      	mov	pc, r3
 80007ae:	2d00      	cmp	r5, #0
 80007b0:	d15a      	bne.n	8000868 <__aeabi_fdiv+0x11c>
 80007b2:	2308      	movs	r3, #8
 80007b4:	4699      	mov	r9, r3
 80007b6:	3b06      	subs	r3, #6
 80007b8:	0274      	lsls	r4, r6, #9
 80007ba:	469a      	mov	sl, r3
 80007bc:	0073      	lsls	r3, r6, #1
 80007be:	27ff      	movs	r7, #255	@ 0xff
 80007c0:	0a64      	lsrs	r4, r4, #9
 80007c2:	0e1b      	lsrs	r3, r3, #24
 80007c4:	0ff6      	lsrs	r6, r6, #31
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d1de      	bne.n	8000788 <__aeabi_fdiv+0x3c>
 80007ca:	2c00      	cmp	r4, #0
 80007cc:	d13b      	bne.n	8000846 <__aeabi_fdiv+0xfa>
 80007ce:	2301      	movs	r3, #1
 80007d0:	4642      	mov	r2, r8
 80007d2:	4649      	mov	r1, r9
 80007d4:	4072      	eors	r2, r6
 80007d6:	4319      	orrs	r1, r3
 80007d8:	290e      	cmp	r1, #14
 80007da:	d818      	bhi.n	800080e <__aeabi_fdiv+0xc2>
 80007dc:	4864      	ldr	r0, [pc, #400]	@ (8000970 <__aeabi_fdiv+0x224>)
 80007de:	0089      	lsls	r1, r1, #2
 80007e0:	5841      	ldr	r1, [r0, r1]
 80007e2:	468f      	mov	pc, r1
 80007e4:	4653      	mov	r3, sl
 80007e6:	2b02      	cmp	r3, #2
 80007e8:	d100      	bne.n	80007ec <__aeabi_fdiv+0xa0>
 80007ea:	e0b8      	b.n	800095e <__aeabi_fdiv+0x212>
 80007ec:	2b03      	cmp	r3, #3
 80007ee:	d06e      	beq.n	80008ce <__aeabi_fdiv+0x182>
 80007f0:	4642      	mov	r2, r8
 80007f2:	002c      	movs	r4, r5
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d140      	bne.n	800087a <__aeabi_fdiv+0x12e>
 80007f8:	2000      	movs	r0, #0
 80007fa:	2400      	movs	r4, #0
 80007fc:	05c0      	lsls	r0, r0, #23
 80007fe:	4320      	orrs	r0, r4
 8000800:	07d2      	lsls	r2, r2, #31
 8000802:	4310      	orrs	r0, r2
 8000804:	bce0      	pop	{r5, r6, r7}
 8000806:	46ba      	mov	sl, r7
 8000808:	46b1      	mov	r9, r6
 800080a:	46a8      	mov	r8, r5
 800080c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800080e:	20ff      	movs	r0, #255	@ 0xff
 8000810:	2400      	movs	r4, #0
 8000812:	e7f3      	b.n	80007fc <__aeabi_fdiv+0xb0>
 8000814:	2c00      	cmp	r4, #0
 8000816:	d120      	bne.n	800085a <__aeabi_fdiv+0x10e>
 8000818:	2302      	movs	r3, #2
 800081a:	3fff      	subs	r7, #255	@ 0xff
 800081c:	e7d8      	b.n	80007d0 <__aeabi_fdiv+0x84>
 800081e:	2d00      	cmp	r5, #0
 8000820:	d105      	bne.n	800082e <__aeabi_fdiv+0xe2>
 8000822:	2304      	movs	r3, #4
 8000824:	4699      	mov	r9, r3
 8000826:	3b03      	subs	r3, #3
 8000828:	2700      	movs	r7, #0
 800082a:	469a      	mov	sl, r3
 800082c:	e7a5      	b.n	800077a <__aeabi_fdiv+0x2e>
 800082e:	0028      	movs	r0, r5
 8000830:	f001 fca0 	bl	8002174 <__clzsi2>
 8000834:	2776      	movs	r7, #118	@ 0x76
 8000836:	1f43      	subs	r3, r0, #5
 8000838:	409d      	lsls	r5, r3
 800083a:	2300      	movs	r3, #0
 800083c:	427f      	negs	r7, r7
 800083e:	4699      	mov	r9, r3
 8000840:	469a      	mov	sl, r3
 8000842:	1a3f      	subs	r7, r7, r0
 8000844:	e799      	b.n	800077a <__aeabi_fdiv+0x2e>
 8000846:	0020      	movs	r0, r4
 8000848:	f001 fc94 	bl	8002174 <__clzsi2>
 800084c:	1f43      	subs	r3, r0, #5
 800084e:	409c      	lsls	r4, r3
 8000850:	2376      	movs	r3, #118	@ 0x76
 8000852:	425b      	negs	r3, r3
 8000854:	1a1b      	subs	r3, r3, r0
 8000856:	2000      	movs	r0, #0
 8000858:	e79e      	b.n	8000798 <__aeabi_fdiv+0x4c>
 800085a:	2303      	movs	r3, #3
 800085c:	464a      	mov	r2, r9
 800085e:	431a      	orrs	r2, r3
 8000860:	4691      	mov	r9, r2
 8000862:	2003      	movs	r0, #3
 8000864:	33fc      	adds	r3, #252	@ 0xfc
 8000866:	e797      	b.n	8000798 <__aeabi_fdiv+0x4c>
 8000868:	230c      	movs	r3, #12
 800086a:	4699      	mov	r9, r3
 800086c:	3b09      	subs	r3, #9
 800086e:	27ff      	movs	r7, #255	@ 0xff
 8000870:	469a      	mov	sl, r3
 8000872:	e782      	b.n	800077a <__aeabi_fdiv+0x2e>
 8000874:	2803      	cmp	r0, #3
 8000876:	d02c      	beq.n	80008d2 <__aeabi_fdiv+0x186>
 8000878:	0032      	movs	r2, r6
 800087a:	0038      	movs	r0, r7
 800087c:	307f      	adds	r0, #127	@ 0x7f
 800087e:	2800      	cmp	r0, #0
 8000880:	dd47      	ble.n	8000912 <__aeabi_fdiv+0x1c6>
 8000882:	0763      	lsls	r3, r4, #29
 8000884:	d004      	beq.n	8000890 <__aeabi_fdiv+0x144>
 8000886:	230f      	movs	r3, #15
 8000888:	4023      	ands	r3, r4
 800088a:	2b04      	cmp	r3, #4
 800088c:	d000      	beq.n	8000890 <__aeabi_fdiv+0x144>
 800088e:	3404      	adds	r4, #4
 8000890:	0123      	lsls	r3, r4, #4
 8000892:	d503      	bpl.n	800089c <__aeabi_fdiv+0x150>
 8000894:	0038      	movs	r0, r7
 8000896:	4b37      	ldr	r3, [pc, #220]	@ (8000974 <__aeabi_fdiv+0x228>)
 8000898:	3080      	adds	r0, #128	@ 0x80
 800089a:	401c      	ands	r4, r3
 800089c:	28fe      	cmp	r0, #254	@ 0xfe
 800089e:	dcb6      	bgt.n	800080e <__aeabi_fdiv+0xc2>
 80008a0:	01a4      	lsls	r4, r4, #6
 80008a2:	0a64      	lsrs	r4, r4, #9
 80008a4:	b2c0      	uxtb	r0, r0
 80008a6:	e7a9      	b.n	80007fc <__aeabi_fdiv+0xb0>
 80008a8:	2480      	movs	r4, #128	@ 0x80
 80008aa:	2200      	movs	r2, #0
 80008ac:	20ff      	movs	r0, #255	@ 0xff
 80008ae:	03e4      	lsls	r4, r4, #15
 80008b0:	e7a4      	b.n	80007fc <__aeabi_fdiv+0xb0>
 80008b2:	2380      	movs	r3, #128	@ 0x80
 80008b4:	03db      	lsls	r3, r3, #15
 80008b6:	421d      	tst	r5, r3
 80008b8:	d001      	beq.n	80008be <__aeabi_fdiv+0x172>
 80008ba:	421c      	tst	r4, r3
 80008bc:	d00b      	beq.n	80008d6 <__aeabi_fdiv+0x18a>
 80008be:	2480      	movs	r4, #128	@ 0x80
 80008c0:	03e4      	lsls	r4, r4, #15
 80008c2:	432c      	orrs	r4, r5
 80008c4:	0264      	lsls	r4, r4, #9
 80008c6:	4642      	mov	r2, r8
 80008c8:	20ff      	movs	r0, #255	@ 0xff
 80008ca:	0a64      	lsrs	r4, r4, #9
 80008cc:	e796      	b.n	80007fc <__aeabi_fdiv+0xb0>
 80008ce:	4646      	mov	r6, r8
 80008d0:	002c      	movs	r4, r5
 80008d2:	2380      	movs	r3, #128	@ 0x80
 80008d4:	03db      	lsls	r3, r3, #15
 80008d6:	431c      	orrs	r4, r3
 80008d8:	0264      	lsls	r4, r4, #9
 80008da:	0032      	movs	r2, r6
 80008dc:	20ff      	movs	r0, #255	@ 0xff
 80008de:	0a64      	lsrs	r4, r4, #9
 80008e0:	e78c      	b.n	80007fc <__aeabi_fdiv+0xb0>
 80008e2:	016d      	lsls	r5, r5, #5
 80008e4:	0160      	lsls	r0, r4, #5
 80008e6:	4285      	cmp	r5, r0
 80008e8:	d22d      	bcs.n	8000946 <__aeabi_fdiv+0x1fa>
 80008ea:	231b      	movs	r3, #27
 80008ec:	2400      	movs	r4, #0
 80008ee:	3f01      	subs	r7, #1
 80008f0:	2601      	movs	r6, #1
 80008f2:	0029      	movs	r1, r5
 80008f4:	0064      	lsls	r4, r4, #1
 80008f6:	006d      	lsls	r5, r5, #1
 80008f8:	2900      	cmp	r1, #0
 80008fa:	db01      	blt.n	8000900 <__aeabi_fdiv+0x1b4>
 80008fc:	4285      	cmp	r5, r0
 80008fe:	d301      	bcc.n	8000904 <__aeabi_fdiv+0x1b8>
 8000900:	1a2d      	subs	r5, r5, r0
 8000902:	4334      	orrs	r4, r6
 8000904:	3b01      	subs	r3, #1
 8000906:	2b00      	cmp	r3, #0
 8000908:	d1f3      	bne.n	80008f2 <__aeabi_fdiv+0x1a6>
 800090a:	1e6b      	subs	r3, r5, #1
 800090c:	419d      	sbcs	r5, r3
 800090e:	432c      	orrs	r4, r5
 8000910:	e7b3      	b.n	800087a <__aeabi_fdiv+0x12e>
 8000912:	2301      	movs	r3, #1
 8000914:	1a1b      	subs	r3, r3, r0
 8000916:	2b1b      	cmp	r3, #27
 8000918:	dd00      	ble.n	800091c <__aeabi_fdiv+0x1d0>
 800091a:	e76d      	b.n	80007f8 <__aeabi_fdiv+0xac>
 800091c:	0021      	movs	r1, r4
 800091e:	379e      	adds	r7, #158	@ 0x9e
 8000920:	40d9      	lsrs	r1, r3
 8000922:	40bc      	lsls	r4, r7
 8000924:	000b      	movs	r3, r1
 8000926:	1e61      	subs	r1, r4, #1
 8000928:	418c      	sbcs	r4, r1
 800092a:	4323      	orrs	r3, r4
 800092c:	0759      	lsls	r1, r3, #29
 800092e:	d004      	beq.n	800093a <__aeabi_fdiv+0x1ee>
 8000930:	210f      	movs	r1, #15
 8000932:	4019      	ands	r1, r3
 8000934:	2904      	cmp	r1, #4
 8000936:	d000      	beq.n	800093a <__aeabi_fdiv+0x1ee>
 8000938:	3304      	adds	r3, #4
 800093a:	0159      	lsls	r1, r3, #5
 800093c:	d413      	bmi.n	8000966 <__aeabi_fdiv+0x21a>
 800093e:	019b      	lsls	r3, r3, #6
 8000940:	2000      	movs	r0, #0
 8000942:	0a5c      	lsrs	r4, r3, #9
 8000944:	e75a      	b.n	80007fc <__aeabi_fdiv+0xb0>
 8000946:	231a      	movs	r3, #26
 8000948:	2401      	movs	r4, #1
 800094a:	1a2d      	subs	r5, r5, r0
 800094c:	e7d0      	b.n	80008f0 <__aeabi_fdiv+0x1a4>
 800094e:	1e98      	subs	r0, r3, #2
 8000950:	4243      	negs	r3, r0
 8000952:	4158      	adcs	r0, r3
 8000954:	4240      	negs	r0, r0
 8000956:	0032      	movs	r2, r6
 8000958:	2400      	movs	r4, #0
 800095a:	b2c0      	uxtb	r0, r0
 800095c:	e74e      	b.n	80007fc <__aeabi_fdiv+0xb0>
 800095e:	4642      	mov	r2, r8
 8000960:	20ff      	movs	r0, #255	@ 0xff
 8000962:	2400      	movs	r4, #0
 8000964:	e74a      	b.n	80007fc <__aeabi_fdiv+0xb0>
 8000966:	2001      	movs	r0, #1
 8000968:	2400      	movs	r4, #0
 800096a:	e747      	b.n	80007fc <__aeabi_fdiv+0xb0>
 800096c:	08009304 	.word	0x08009304
 8000970:	08009344 	.word	0x08009344
 8000974:	f7ffffff 	.word	0xf7ffffff

08000978 <__eqsf2>:
 8000978:	b570      	push	{r4, r5, r6, lr}
 800097a:	0042      	lsls	r2, r0, #1
 800097c:	024e      	lsls	r6, r1, #9
 800097e:	004c      	lsls	r4, r1, #1
 8000980:	0245      	lsls	r5, r0, #9
 8000982:	0a6d      	lsrs	r5, r5, #9
 8000984:	0e12      	lsrs	r2, r2, #24
 8000986:	0fc3      	lsrs	r3, r0, #31
 8000988:	0a76      	lsrs	r6, r6, #9
 800098a:	0e24      	lsrs	r4, r4, #24
 800098c:	0fc9      	lsrs	r1, r1, #31
 800098e:	2aff      	cmp	r2, #255	@ 0xff
 8000990:	d010      	beq.n	80009b4 <__eqsf2+0x3c>
 8000992:	2cff      	cmp	r4, #255	@ 0xff
 8000994:	d00c      	beq.n	80009b0 <__eqsf2+0x38>
 8000996:	2001      	movs	r0, #1
 8000998:	42a2      	cmp	r2, r4
 800099a:	d10a      	bne.n	80009b2 <__eqsf2+0x3a>
 800099c:	42b5      	cmp	r5, r6
 800099e:	d108      	bne.n	80009b2 <__eqsf2+0x3a>
 80009a0:	428b      	cmp	r3, r1
 80009a2:	d00f      	beq.n	80009c4 <__eqsf2+0x4c>
 80009a4:	2a00      	cmp	r2, #0
 80009a6:	d104      	bne.n	80009b2 <__eqsf2+0x3a>
 80009a8:	0028      	movs	r0, r5
 80009aa:	1e43      	subs	r3, r0, #1
 80009ac:	4198      	sbcs	r0, r3
 80009ae:	e000      	b.n	80009b2 <__eqsf2+0x3a>
 80009b0:	2001      	movs	r0, #1
 80009b2:	bd70      	pop	{r4, r5, r6, pc}
 80009b4:	2001      	movs	r0, #1
 80009b6:	2cff      	cmp	r4, #255	@ 0xff
 80009b8:	d1fb      	bne.n	80009b2 <__eqsf2+0x3a>
 80009ba:	4335      	orrs	r5, r6
 80009bc:	d1f9      	bne.n	80009b2 <__eqsf2+0x3a>
 80009be:	404b      	eors	r3, r1
 80009c0:	0018      	movs	r0, r3
 80009c2:	e7f6      	b.n	80009b2 <__eqsf2+0x3a>
 80009c4:	2000      	movs	r0, #0
 80009c6:	e7f4      	b.n	80009b2 <__eqsf2+0x3a>

080009c8 <__gesf2>:
 80009c8:	b530      	push	{r4, r5, lr}
 80009ca:	0042      	lsls	r2, r0, #1
 80009cc:	0244      	lsls	r4, r0, #9
 80009ce:	024d      	lsls	r5, r1, #9
 80009d0:	0fc3      	lsrs	r3, r0, #31
 80009d2:	0048      	lsls	r0, r1, #1
 80009d4:	0a64      	lsrs	r4, r4, #9
 80009d6:	0e12      	lsrs	r2, r2, #24
 80009d8:	0a6d      	lsrs	r5, r5, #9
 80009da:	0e00      	lsrs	r0, r0, #24
 80009dc:	0fc9      	lsrs	r1, r1, #31
 80009de:	2aff      	cmp	r2, #255	@ 0xff
 80009e0:	d018      	beq.n	8000a14 <__gesf2+0x4c>
 80009e2:	28ff      	cmp	r0, #255	@ 0xff
 80009e4:	d00a      	beq.n	80009fc <__gesf2+0x34>
 80009e6:	2a00      	cmp	r2, #0
 80009e8:	d11e      	bne.n	8000a28 <__gesf2+0x60>
 80009ea:	2800      	cmp	r0, #0
 80009ec:	d10a      	bne.n	8000a04 <__gesf2+0x3c>
 80009ee:	2d00      	cmp	r5, #0
 80009f0:	d029      	beq.n	8000a46 <__gesf2+0x7e>
 80009f2:	2c00      	cmp	r4, #0
 80009f4:	d12d      	bne.n	8000a52 <__gesf2+0x8a>
 80009f6:	0048      	lsls	r0, r1, #1
 80009f8:	3801      	subs	r0, #1
 80009fa:	bd30      	pop	{r4, r5, pc}
 80009fc:	2d00      	cmp	r5, #0
 80009fe:	d125      	bne.n	8000a4c <__gesf2+0x84>
 8000a00:	2a00      	cmp	r2, #0
 8000a02:	d101      	bne.n	8000a08 <__gesf2+0x40>
 8000a04:	2c00      	cmp	r4, #0
 8000a06:	d0f6      	beq.n	80009f6 <__gesf2+0x2e>
 8000a08:	428b      	cmp	r3, r1
 8000a0a:	d019      	beq.n	8000a40 <__gesf2+0x78>
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	425b      	negs	r3, r3
 8000a10:	4318      	orrs	r0, r3
 8000a12:	e7f2      	b.n	80009fa <__gesf2+0x32>
 8000a14:	2c00      	cmp	r4, #0
 8000a16:	d119      	bne.n	8000a4c <__gesf2+0x84>
 8000a18:	28ff      	cmp	r0, #255	@ 0xff
 8000a1a:	d1f7      	bne.n	8000a0c <__gesf2+0x44>
 8000a1c:	2d00      	cmp	r5, #0
 8000a1e:	d115      	bne.n	8000a4c <__gesf2+0x84>
 8000a20:	2000      	movs	r0, #0
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d1f2      	bne.n	8000a0c <__gesf2+0x44>
 8000a26:	e7e8      	b.n	80009fa <__gesf2+0x32>
 8000a28:	2800      	cmp	r0, #0
 8000a2a:	d0ef      	beq.n	8000a0c <__gesf2+0x44>
 8000a2c:	428b      	cmp	r3, r1
 8000a2e:	d1ed      	bne.n	8000a0c <__gesf2+0x44>
 8000a30:	4282      	cmp	r2, r0
 8000a32:	dceb      	bgt.n	8000a0c <__gesf2+0x44>
 8000a34:	db04      	blt.n	8000a40 <__gesf2+0x78>
 8000a36:	42ac      	cmp	r4, r5
 8000a38:	d8e8      	bhi.n	8000a0c <__gesf2+0x44>
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	42ac      	cmp	r4, r5
 8000a3e:	d2dc      	bcs.n	80009fa <__gesf2+0x32>
 8000a40:	0058      	lsls	r0, r3, #1
 8000a42:	3801      	subs	r0, #1
 8000a44:	e7d9      	b.n	80009fa <__gesf2+0x32>
 8000a46:	2c00      	cmp	r4, #0
 8000a48:	d0d7      	beq.n	80009fa <__gesf2+0x32>
 8000a4a:	e7df      	b.n	8000a0c <__gesf2+0x44>
 8000a4c:	2002      	movs	r0, #2
 8000a4e:	4240      	negs	r0, r0
 8000a50:	e7d3      	b.n	80009fa <__gesf2+0x32>
 8000a52:	428b      	cmp	r3, r1
 8000a54:	d1da      	bne.n	8000a0c <__gesf2+0x44>
 8000a56:	e7ee      	b.n	8000a36 <__gesf2+0x6e>

08000a58 <__lesf2>:
 8000a58:	b530      	push	{r4, r5, lr}
 8000a5a:	0042      	lsls	r2, r0, #1
 8000a5c:	0244      	lsls	r4, r0, #9
 8000a5e:	024d      	lsls	r5, r1, #9
 8000a60:	0fc3      	lsrs	r3, r0, #31
 8000a62:	0048      	lsls	r0, r1, #1
 8000a64:	0a64      	lsrs	r4, r4, #9
 8000a66:	0e12      	lsrs	r2, r2, #24
 8000a68:	0a6d      	lsrs	r5, r5, #9
 8000a6a:	0e00      	lsrs	r0, r0, #24
 8000a6c:	0fc9      	lsrs	r1, r1, #31
 8000a6e:	2aff      	cmp	r2, #255	@ 0xff
 8000a70:	d017      	beq.n	8000aa2 <__lesf2+0x4a>
 8000a72:	28ff      	cmp	r0, #255	@ 0xff
 8000a74:	d00a      	beq.n	8000a8c <__lesf2+0x34>
 8000a76:	2a00      	cmp	r2, #0
 8000a78:	d11b      	bne.n	8000ab2 <__lesf2+0x5a>
 8000a7a:	2800      	cmp	r0, #0
 8000a7c:	d10a      	bne.n	8000a94 <__lesf2+0x3c>
 8000a7e:	2d00      	cmp	r5, #0
 8000a80:	d01d      	beq.n	8000abe <__lesf2+0x66>
 8000a82:	2c00      	cmp	r4, #0
 8000a84:	d12d      	bne.n	8000ae2 <__lesf2+0x8a>
 8000a86:	0048      	lsls	r0, r1, #1
 8000a88:	3801      	subs	r0, #1
 8000a8a:	e011      	b.n	8000ab0 <__lesf2+0x58>
 8000a8c:	2d00      	cmp	r5, #0
 8000a8e:	d10e      	bne.n	8000aae <__lesf2+0x56>
 8000a90:	2a00      	cmp	r2, #0
 8000a92:	d101      	bne.n	8000a98 <__lesf2+0x40>
 8000a94:	2c00      	cmp	r4, #0
 8000a96:	d0f6      	beq.n	8000a86 <__lesf2+0x2e>
 8000a98:	428b      	cmp	r3, r1
 8000a9a:	d10c      	bne.n	8000ab6 <__lesf2+0x5e>
 8000a9c:	0058      	lsls	r0, r3, #1
 8000a9e:	3801      	subs	r0, #1
 8000aa0:	e006      	b.n	8000ab0 <__lesf2+0x58>
 8000aa2:	2c00      	cmp	r4, #0
 8000aa4:	d103      	bne.n	8000aae <__lesf2+0x56>
 8000aa6:	28ff      	cmp	r0, #255	@ 0xff
 8000aa8:	d105      	bne.n	8000ab6 <__lesf2+0x5e>
 8000aaa:	2d00      	cmp	r5, #0
 8000aac:	d015      	beq.n	8000ada <__lesf2+0x82>
 8000aae:	2002      	movs	r0, #2
 8000ab0:	bd30      	pop	{r4, r5, pc}
 8000ab2:	2800      	cmp	r0, #0
 8000ab4:	d106      	bne.n	8000ac4 <__lesf2+0x6c>
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	425b      	negs	r3, r3
 8000aba:	4318      	orrs	r0, r3
 8000abc:	e7f8      	b.n	8000ab0 <__lesf2+0x58>
 8000abe:	2c00      	cmp	r4, #0
 8000ac0:	d0f6      	beq.n	8000ab0 <__lesf2+0x58>
 8000ac2:	e7f8      	b.n	8000ab6 <__lesf2+0x5e>
 8000ac4:	428b      	cmp	r3, r1
 8000ac6:	d1f6      	bne.n	8000ab6 <__lesf2+0x5e>
 8000ac8:	4282      	cmp	r2, r0
 8000aca:	dcf4      	bgt.n	8000ab6 <__lesf2+0x5e>
 8000acc:	dbe6      	blt.n	8000a9c <__lesf2+0x44>
 8000ace:	42ac      	cmp	r4, r5
 8000ad0:	d8f1      	bhi.n	8000ab6 <__lesf2+0x5e>
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	42ac      	cmp	r4, r5
 8000ad6:	d2eb      	bcs.n	8000ab0 <__lesf2+0x58>
 8000ad8:	e7e0      	b.n	8000a9c <__lesf2+0x44>
 8000ada:	2000      	movs	r0, #0
 8000adc:	428b      	cmp	r3, r1
 8000ade:	d1ea      	bne.n	8000ab6 <__lesf2+0x5e>
 8000ae0:	e7e6      	b.n	8000ab0 <__lesf2+0x58>
 8000ae2:	428b      	cmp	r3, r1
 8000ae4:	d1e7      	bne.n	8000ab6 <__lesf2+0x5e>
 8000ae6:	e7f2      	b.n	8000ace <__lesf2+0x76>

08000ae8 <__aeabi_fmul>:
 8000ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aea:	464f      	mov	r7, r9
 8000aec:	4646      	mov	r6, r8
 8000aee:	46d6      	mov	lr, sl
 8000af0:	0044      	lsls	r4, r0, #1
 8000af2:	b5c0      	push	{r6, r7, lr}
 8000af4:	0246      	lsls	r6, r0, #9
 8000af6:	1c0f      	adds	r7, r1, #0
 8000af8:	0a76      	lsrs	r6, r6, #9
 8000afa:	0e24      	lsrs	r4, r4, #24
 8000afc:	0fc5      	lsrs	r5, r0, #31
 8000afe:	2c00      	cmp	r4, #0
 8000b00:	d100      	bne.n	8000b04 <__aeabi_fmul+0x1c>
 8000b02:	e0da      	b.n	8000cba <__aeabi_fmul+0x1d2>
 8000b04:	2cff      	cmp	r4, #255	@ 0xff
 8000b06:	d074      	beq.n	8000bf2 <__aeabi_fmul+0x10a>
 8000b08:	2380      	movs	r3, #128	@ 0x80
 8000b0a:	00f6      	lsls	r6, r6, #3
 8000b0c:	04db      	lsls	r3, r3, #19
 8000b0e:	431e      	orrs	r6, r3
 8000b10:	2300      	movs	r3, #0
 8000b12:	4699      	mov	r9, r3
 8000b14:	469a      	mov	sl, r3
 8000b16:	3c7f      	subs	r4, #127	@ 0x7f
 8000b18:	027b      	lsls	r3, r7, #9
 8000b1a:	0a5b      	lsrs	r3, r3, #9
 8000b1c:	4698      	mov	r8, r3
 8000b1e:	007b      	lsls	r3, r7, #1
 8000b20:	0e1b      	lsrs	r3, r3, #24
 8000b22:	0fff      	lsrs	r7, r7, #31
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d074      	beq.n	8000c12 <__aeabi_fmul+0x12a>
 8000b28:	2bff      	cmp	r3, #255	@ 0xff
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_fmul+0x46>
 8000b2c:	e08e      	b.n	8000c4c <__aeabi_fmul+0x164>
 8000b2e:	4642      	mov	r2, r8
 8000b30:	2180      	movs	r1, #128	@ 0x80
 8000b32:	00d2      	lsls	r2, r2, #3
 8000b34:	04c9      	lsls	r1, r1, #19
 8000b36:	4311      	orrs	r1, r2
 8000b38:	3b7f      	subs	r3, #127	@ 0x7f
 8000b3a:	002a      	movs	r2, r5
 8000b3c:	18e4      	adds	r4, r4, r3
 8000b3e:	464b      	mov	r3, r9
 8000b40:	407a      	eors	r2, r7
 8000b42:	4688      	mov	r8, r1
 8000b44:	b2d2      	uxtb	r2, r2
 8000b46:	2b0a      	cmp	r3, #10
 8000b48:	dc75      	bgt.n	8000c36 <__aeabi_fmul+0x14e>
 8000b4a:	464b      	mov	r3, r9
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	dd0f      	ble.n	8000b72 <__aeabi_fmul+0x8a>
 8000b52:	4649      	mov	r1, r9
 8000b54:	2301      	movs	r3, #1
 8000b56:	408b      	lsls	r3, r1
 8000b58:	21a6      	movs	r1, #166	@ 0xa6
 8000b5a:	00c9      	lsls	r1, r1, #3
 8000b5c:	420b      	tst	r3, r1
 8000b5e:	d169      	bne.n	8000c34 <__aeabi_fmul+0x14c>
 8000b60:	2190      	movs	r1, #144	@ 0x90
 8000b62:	0089      	lsls	r1, r1, #2
 8000b64:	420b      	tst	r3, r1
 8000b66:	d000      	beq.n	8000b6a <__aeabi_fmul+0x82>
 8000b68:	e100      	b.n	8000d6c <__aeabi_fmul+0x284>
 8000b6a:	2188      	movs	r1, #136	@ 0x88
 8000b6c:	4219      	tst	r1, r3
 8000b6e:	d000      	beq.n	8000b72 <__aeabi_fmul+0x8a>
 8000b70:	e0f5      	b.n	8000d5e <__aeabi_fmul+0x276>
 8000b72:	4641      	mov	r1, r8
 8000b74:	0409      	lsls	r1, r1, #16
 8000b76:	0c09      	lsrs	r1, r1, #16
 8000b78:	4643      	mov	r3, r8
 8000b7a:	0008      	movs	r0, r1
 8000b7c:	0c35      	lsrs	r5, r6, #16
 8000b7e:	0436      	lsls	r6, r6, #16
 8000b80:	0c1b      	lsrs	r3, r3, #16
 8000b82:	0c36      	lsrs	r6, r6, #16
 8000b84:	4370      	muls	r0, r6
 8000b86:	4369      	muls	r1, r5
 8000b88:	435e      	muls	r6, r3
 8000b8a:	435d      	muls	r5, r3
 8000b8c:	1876      	adds	r6, r6, r1
 8000b8e:	0c03      	lsrs	r3, r0, #16
 8000b90:	199b      	adds	r3, r3, r6
 8000b92:	4299      	cmp	r1, r3
 8000b94:	d903      	bls.n	8000b9e <__aeabi_fmul+0xb6>
 8000b96:	2180      	movs	r1, #128	@ 0x80
 8000b98:	0249      	lsls	r1, r1, #9
 8000b9a:	468c      	mov	ip, r1
 8000b9c:	4465      	add	r5, ip
 8000b9e:	0400      	lsls	r0, r0, #16
 8000ba0:	0419      	lsls	r1, r3, #16
 8000ba2:	0c00      	lsrs	r0, r0, #16
 8000ba4:	1809      	adds	r1, r1, r0
 8000ba6:	018e      	lsls	r6, r1, #6
 8000ba8:	1e70      	subs	r0, r6, #1
 8000baa:	4186      	sbcs	r6, r0
 8000bac:	0c1b      	lsrs	r3, r3, #16
 8000bae:	0e89      	lsrs	r1, r1, #26
 8000bb0:	195b      	adds	r3, r3, r5
 8000bb2:	430e      	orrs	r6, r1
 8000bb4:	019b      	lsls	r3, r3, #6
 8000bb6:	431e      	orrs	r6, r3
 8000bb8:	011b      	lsls	r3, r3, #4
 8000bba:	d46c      	bmi.n	8000c96 <__aeabi_fmul+0x1ae>
 8000bbc:	0023      	movs	r3, r4
 8000bbe:	337f      	adds	r3, #127	@ 0x7f
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	dc00      	bgt.n	8000bc6 <__aeabi_fmul+0xde>
 8000bc4:	e0b1      	b.n	8000d2a <__aeabi_fmul+0x242>
 8000bc6:	0015      	movs	r5, r2
 8000bc8:	0771      	lsls	r1, r6, #29
 8000bca:	d00b      	beq.n	8000be4 <__aeabi_fmul+0xfc>
 8000bcc:	200f      	movs	r0, #15
 8000bce:	0021      	movs	r1, r4
 8000bd0:	4030      	ands	r0, r6
 8000bd2:	2804      	cmp	r0, #4
 8000bd4:	d006      	beq.n	8000be4 <__aeabi_fmul+0xfc>
 8000bd6:	3604      	adds	r6, #4
 8000bd8:	0132      	lsls	r2, r6, #4
 8000bda:	d503      	bpl.n	8000be4 <__aeabi_fmul+0xfc>
 8000bdc:	4b6e      	ldr	r3, [pc, #440]	@ (8000d98 <__aeabi_fmul+0x2b0>)
 8000bde:	401e      	ands	r6, r3
 8000be0:	000b      	movs	r3, r1
 8000be2:	3380      	adds	r3, #128	@ 0x80
 8000be4:	2bfe      	cmp	r3, #254	@ 0xfe
 8000be6:	dd00      	ble.n	8000bea <__aeabi_fmul+0x102>
 8000be8:	e0bd      	b.n	8000d66 <__aeabi_fmul+0x27e>
 8000bea:	01b2      	lsls	r2, r6, #6
 8000bec:	0a52      	lsrs	r2, r2, #9
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	e048      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000bf2:	2e00      	cmp	r6, #0
 8000bf4:	d000      	beq.n	8000bf8 <__aeabi_fmul+0x110>
 8000bf6:	e092      	b.n	8000d1e <__aeabi_fmul+0x236>
 8000bf8:	2308      	movs	r3, #8
 8000bfa:	4699      	mov	r9, r3
 8000bfc:	3b06      	subs	r3, #6
 8000bfe:	469a      	mov	sl, r3
 8000c00:	027b      	lsls	r3, r7, #9
 8000c02:	0a5b      	lsrs	r3, r3, #9
 8000c04:	4698      	mov	r8, r3
 8000c06:	007b      	lsls	r3, r7, #1
 8000c08:	24ff      	movs	r4, #255	@ 0xff
 8000c0a:	0e1b      	lsrs	r3, r3, #24
 8000c0c:	0fff      	lsrs	r7, r7, #31
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d18a      	bne.n	8000b28 <__aeabi_fmul+0x40>
 8000c12:	4642      	mov	r2, r8
 8000c14:	2a00      	cmp	r2, #0
 8000c16:	d164      	bne.n	8000ce2 <__aeabi_fmul+0x1fa>
 8000c18:	4649      	mov	r1, r9
 8000c1a:	3201      	adds	r2, #1
 8000c1c:	4311      	orrs	r1, r2
 8000c1e:	4689      	mov	r9, r1
 8000c20:	290a      	cmp	r1, #10
 8000c22:	dc08      	bgt.n	8000c36 <__aeabi_fmul+0x14e>
 8000c24:	407d      	eors	r5, r7
 8000c26:	2001      	movs	r0, #1
 8000c28:	b2ea      	uxtb	r2, r5
 8000c2a:	2902      	cmp	r1, #2
 8000c2c:	dc91      	bgt.n	8000b52 <__aeabi_fmul+0x6a>
 8000c2e:	0015      	movs	r5, r2
 8000c30:	2200      	movs	r2, #0
 8000c32:	e027      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000c34:	0015      	movs	r5, r2
 8000c36:	4653      	mov	r3, sl
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d100      	bne.n	8000c3e <__aeabi_fmul+0x156>
 8000c3c:	e093      	b.n	8000d66 <__aeabi_fmul+0x27e>
 8000c3e:	2b03      	cmp	r3, #3
 8000c40:	d01a      	beq.n	8000c78 <__aeabi_fmul+0x190>
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d12c      	bne.n	8000ca0 <__aeabi_fmul+0x1b8>
 8000c46:	2300      	movs	r3, #0
 8000c48:	2200      	movs	r2, #0
 8000c4a:	e01b      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000c4c:	4643      	mov	r3, r8
 8000c4e:	34ff      	adds	r4, #255	@ 0xff
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d055      	beq.n	8000d00 <__aeabi_fmul+0x218>
 8000c54:	2103      	movs	r1, #3
 8000c56:	464b      	mov	r3, r9
 8000c58:	430b      	orrs	r3, r1
 8000c5a:	0019      	movs	r1, r3
 8000c5c:	2b0a      	cmp	r3, #10
 8000c5e:	dc00      	bgt.n	8000c62 <__aeabi_fmul+0x17a>
 8000c60:	e092      	b.n	8000d88 <__aeabi_fmul+0x2a0>
 8000c62:	2b0f      	cmp	r3, #15
 8000c64:	d000      	beq.n	8000c68 <__aeabi_fmul+0x180>
 8000c66:	e08c      	b.n	8000d82 <__aeabi_fmul+0x29a>
 8000c68:	2280      	movs	r2, #128	@ 0x80
 8000c6a:	03d2      	lsls	r2, r2, #15
 8000c6c:	4216      	tst	r6, r2
 8000c6e:	d003      	beq.n	8000c78 <__aeabi_fmul+0x190>
 8000c70:	4643      	mov	r3, r8
 8000c72:	4213      	tst	r3, r2
 8000c74:	d100      	bne.n	8000c78 <__aeabi_fmul+0x190>
 8000c76:	e07d      	b.n	8000d74 <__aeabi_fmul+0x28c>
 8000c78:	2280      	movs	r2, #128	@ 0x80
 8000c7a:	03d2      	lsls	r2, r2, #15
 8000c7c:	4332      	orrs	r2, r6
 8000c7e:	0252      	lsls	r2, r2, #9
 8000c80:	0a52      	lsrs	r2, r2, #9
 8000c82:	23ff      	movs	r3, #255	@ 0xff
 8000c84:	05d8      	lsls	r0, r3, #23
 8000c86:	07ed      	lsls	r5, r5, #31
 8000c88:	4310      	orrs	r0, r2
 8000c8a:	4328      	orrs	r0, r5
 8000c8c:	bce0      	pop	{r5, r6, r7}
 8000c8e:	46ba      	mov	sl, r7
 8000c90:	46b1      	mov	r9, r6
 8000c92:	46a8      	mov	r8, r5
 8000c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c96:	2301      	movs	r3, #1
 8000c98:	0015      	movs	r5, r2
 8000c9a:	0871      	lsrs	r1, r6, #1
 8000c9c:	401e      	ands	r6, r3
 8000c9e:	430e      	orrs	r6, r1
 8000ca0:	0023      	movs	r3, r4
 8000ca2:	3380      	adds	r3, #128	@ 0x80
 8000ca4:	1c61      	adds	r1, r4, #1
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	dd41      	ble.n	8000d2e <__aeabi_fmul+0x246>
 8000caa:	0772      	lsls	r2, r6, #29
 8000cac:	d094      	beq.n	8000bd8 <__aeabi_fmul+0xf0>
 8000cae:	220f      	movs	r2, #15
 8000cb0:	4032      	ands	r2, r6
 8000cb2:	2a04      	cmp	r2, #4
 8000cb4:	d000      	beq.n	8000cb8 <__aeabi_fmul+0x1d0>
 8000cb6:	e78e      	b.n	8000bd6 <__aeabi_fmul+0xee>
 8000cb8:	e78e      	b.n	8000bd8 <__aeabi_fmul+0xf0>
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	d105      	bne.n	8000cca <__aeabi_fmul+0x1e2>
 8000cbe:	2304      	movs	r3, #4
 8000cc0:	4699      	mov	r9, r3
 8000cc2:	3b03      	subs	r3, #3
 8000cc4:	2400      	movs	r4, #0
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	e726      	b.n	8000b18 <__aeabi_fmul+0x30>
 8000cca:	0030      	movs	r0, r6
 8000ccc:	f001 fa52 	bl	8002174 <__clzsi2>
 8000cd0:	2476      	movs	r4, #118	@ 0x76
 8000cd2:	1f43      	subs	r3, r0, #5
 8000cd4:	409e      	lsls	r6, r3
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	4264      	negs	r4, r4
 8000cda:	4699      	mov	r9, r3
 8000cdc:	469a      	mov	sl, r3
 8000cde:	1a24      	subs	r4, r4, r0
 8000ce0:	e71a      	b.n	8000b18 <__aeabi_fmul+0x30>
 8000ce2:	4640      	mov	r0, r8
 8000ce4:	f001 fa46 	bl	8002174 <__clzsi2>
 8000ce8:	464b      	mov	r3, r9
 8000cea:	1a24      	subs	r4, r4, r0
 8000cec:	3c76      	subs	r4, #118	@ 0x76
 8000cee:	2b0a      	cmp	r3, #10
 8000cf0:	dca1      	bgt.n	8000c36 <__aeabi_fmul+0x14e>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	3805      	subs	r0, #5
 8000cf6:	4083      	lsls	r3, r0
 8000cf8:	407d      	eors	r5, r7
 8000cfa:	4698      	mov	r8, r3
 8000cfc:	b2ea      	uxtb	r2, r5
 8000cfe:	e724      	b.n	8000b4a <__aeabi_fmul+0x62>
 8000d00:	464a      	mov	r2, r9
 8000d02:	3302      	adds	r3, #2
 8000d04:	4313      	orrs	r3, r2
 8000d06:	002a      	movs	r2, r5
 8000d08:	407a      	eors	r2, r7
 8000d0a:	b2d2      	uxtb	r2, r2
 8000d0c:	2b0a      	cmp	r3, #10
 8000d0e:	dc92      	bgt.n	8000c36 <__aeabi_fmul+0x14e>
 8000d10:	4649      	mov	r1, r9
 8000d12:	0015      	movs	r5, r2
 8000d14:	2900      	cmp	r1, #0
 8000d16:	d026      	beq.n	8000d66 <__aeabi_fmul+0x27e>
 8000d18:	4699      	mov	r9, r3
 8000d1a:	2002      	movs	r0, #2
 8000d1c:	e719      	b.n	8000b52 <__aeabi_fmul+0x6a>
 8000d1e:	230c      	movs	r3, #12
 8000d20:	4699      	mov	r9, r3
 8000d22:	3b09      	subs	r3, #9
 8000d24:	24ff      	movs	r4, #255	@ 0xff
 8000d26:	469a      	mov	sl, r3
 8000d28:	e6f6      	b.n	8000b18 <__aeabi_fmul+0x30>
 8000d2a:	0015      	movs	r5, r2
 8000d2c:	0021      	movs	r1, r4
 8000d2e:	2201      	movs	r2, #1
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	2b1b      	cmp	r3, #27
 8000d34:	dd00      	ble.n	8000d38 <__aeabi_fmul+0x250>
 8000d36:	e786      	b.n	8000c46 <__aeabi_fmul+0x15e>
 8000d38:	319e      	adds	r1, #158	@ 0x9e
 8000d3a:	0032      	movs	r2, r6
 8000d3c:	408e      	lsls	r6, r1
 8000d3e:	40da      	lsrs	r2, r3
 8000d40:	1e73      	subs	r3, r6, #1
 8000d42:	419e      	sbcs	r6, r3
 8000d44:	4332      	orrs	r2, r6
 8000d46:	0753      	lsls	r3, r2, #29
 8000d48:	d004      	beq.n	8000d54 <__aeabi_fmul+0x26c>
 8000d4a:	230f      	movs	r3, #15
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	2b04      	cmp	r3, #4
 8000d50:	d000      	beq.n	8000d54 <__aeabi_fmul+0x26c>
 8000d52:	3204      	adds	r2, #4
 8000d54:	0153      	lsls	r3, r2, #5
 8000d56:	d510      	bpl.n	8000d7a <__aeabi_fmul+0x292>
 8000d58:	2301      	movs	r3, #1
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	e792      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000d5e:	003d      	movs	r5, r7
 8000d60:	4646      	mov	r6, r8
 8000d62:	4682      	mov	sl, r0
 8000d64:	e767      	b.n	8000c36 <__aeabi_fmul+0x14e>
 8000d66:	23ff      	movs	r3, #255	@ 0xff
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e78b      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000d6c:	2280      	movs	r2, #128	@ 0x80
 8000d6e:	2500      	movs	r5, #0
 8000d70:	03d2      	lsls	r2, r2, #15
 8000d72:	e786      	b.n	8000c82 <__aeabi_fmul+0x19a>
 8000d74:	003d      	movs	r5, r7
 8000d76:	431a      	orrs	r2, r3
 8000d78:	e783      	b.n	8000c82 <__aeabi_fmul+0x19a>
 8000d7a:	0192      	lsls	r2, r2, #6
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	0a52      	lsrs	r2, r2, #9
 8000d80:	e780      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000d82:	003d      	movs	r5, r7
 8000d84:	4646      	mov	r6, r8
 8000d86:	e777      	b.n	8000c78 <__aeabi_fmul+0x190>
 8000d88:	002a      	movs	r2, r5
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	407a      	eors	r2, r7
 8000d8e:	408b      	lsls	r3, r1
 8000d90:	2003      	movs	r0, #3
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	e6e9      	b.n	8000b6a <__aeabi_fmul+0x82>
 8000d96:	46c0      	nop			@ (mov r8, r8)
 8000d98:	f7ffffff 	.word	0xf7ffffff

08000d9c <__aeabi_fsub>:
 8000d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d9e:	4647      	mov	r7, r8
 8000da0:	46ce      	mov	lr, r9
 8000da2:	0243      	lsls	r3, r0, #9
 8000da4:	b580      	push	{r7, lr}
 8000da6:	0a5f      	lsrs	r7, r3, #9
 8000da8:	099b      	lsrs	r3, r3, #6
 8000daa:	0045      	lsls	r5, r0, #1
 8000dac:	004a      	lsls	r2, r1, #1
 8000dae:	469c      	mov	ip, r3
 8000db0:	024b      	lsls	r3, r1, #9
 8000db2:	0fc4      	lsrs	r4, r0, #31
 8000db4:	0fce      	lsrs	r6, r1, #31
 8000db6:	0e2d      	lsrs	r5, r5, #24
 8000db8:	0a58      	lsrs	r0, r3, #9
 8000dba:	0e12      	lsrs	r2, r2, #24
 8000dbc:	0999      	lsrs	r1, r3, #6
 8000dbe:	2aff      	cmp	r2, #255	@ 0xff
 8000dc0:	d06b      	beq.n	8000e9a <__aeabi_fsub+0xfe>
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	405e      	eors	r6, r3
 8000dc6:	1aab      	subs	r3, r5, r2
 8000dc8:	42b4      	cmp	r4, r6
 8000dca:	d04b      	beq.n	8000e64 <__aeabi_fsub+0xc8>
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	dc00      	bgt.n	8000dd2 <__aeabi_fsub+0x36>
 8000dd0:	e0ff      	b.n	8000fd2 <__aeabi_fsub+0x236>
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d100      	bne.n	8000dd8 <__aeabi_fsub+0x3c>
 8000dd6:	e088      	b.n	8000eea <__aeabi_fsub+0x14e>
 8000dd8:	2dff      	cmp	r5, #255	@ 0xff
 8000dda:	d100      	bne.n	8000dde <__aeabi_fsub+0x42>
 8000ddc:	e0ef      	b.n	8000fbe <__aeabi_fsub+0x222>
 8000dde:	2280      	movs	r2, #128	@ 0x80
 8000de0:	04d2      	lsls	r2, r2, #19
 8000de2:	4311      	orrs	r1, r2
 8000de4:	2001      	movs	r0, #1
 8000de6:	2b1b      	cmp	r3, #27
 8000de8:	dc08      	bgt.n	8000dfc <__aeabi_fsub+0x60>
 8000dea:	0008      	movs	r0, r1
 8000dec:	2220      	movs	r2, #32
 8000dee:	40d8      	lsrs	r0, r3
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	4099      	lsls	r1, r3
 8000df4:	000b      	movs	r3, r1
 8000df6:	1e5a      	subs	r2, r3, #1
 8000df8:	4193      	sbcs	r3, r2
 8000dfa:	4318      	orrs	r0, r3
 8000dfc:	4663      	mov	r3, ip
 8000dfe:	1a1b      	subs	r3, r3, r0
 8000e00:	469c      	mov	ip, r3
 8000e02:	4663      	mov	r3, ip
 8000e04:	015b      	lsls	r3, r3, #5
 8000e06:	d400      	bmi.n	8000e0a <__aeabi_fsub+0x6e>
 8000e08:	e0cd      	b.n	8000fa6 <__aeabi_fsub+0x20a>
 8000e0a:	4663      	mov	r3, ip
 8000e0c:	019f      	lsls	r7, r3, #6
 8000e0e:	09bf      	lsrs	r7, r7, #6
 8000e10:	0038      	movs	r0, r7
 8000e12:	f001 f9af 	bl	8002174 <__clzsi2>
 8000e16:	003b      	movs	r3, r7
 8000e18:	3805      	subs	r0, #5
 8000e1a:	4083      	lsls	r3, r0
 8000e1c:	4285      	cmp	r5, r0
 8000e1e:	dc00      	bgt.n	8000e22 <__aeabi_fsub+0x86>
 8000e20:	e0a2      	b.n	8000f68 <__aeabi_fsub+0x1cc>
 8000e22:	4ab7      	ldr	r2, [pc, #732]	@ (8001100 <__aeabi_fsub+0x364>)
 8000e24:	1a2d      	subs	r5, r5, r0
 8000e26:	401a      	ands	r2, r3
 8000e28:	4694      	mov	ip, r2
 8000e2a:	075a      	lsls	r2, r3, #29
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_fsub+0x94>
 8000e2e:	e0c3      	b.n	8000fb8 <__aeabi_fsub+0x21c>
 8000e30:	220f      	movs	r2, #15
 8000e32:	4013      	ands	r3, r2
 8000e34:	2b04      	cmp	r3, #4
 8000e36:	d100      	bne.n	8000e3a <__aeabi_fsub+0x9e>
 8000e38:	e0be      	b.n	8000fb8 <__aeabi_fsub+0x21c>
 8000e3a:	2304      	movs	r3, #4
 8000e3c:	4698      	mov	r8, r3
 8000e3e:	44c4      	add	ip, r8
 8000e40:	4663      	mov	r3, ip
 8000e42:	015b      	lsls	r3, r3, #5
 8000e44:	d400      	bmi.n	8000e48 <__aeabi_fsub+0xac>
 8000e46:	e0b7      	b.n	8000fb8 <__aeabi_fsub+0x21c>
 8000e48:	1c68      	adds	r0, r5, #1
 8000e4a:	2dfe      	cmp	r5, #254	@ 0xfe
 8000e4c:	d000      	beq.n	8000e50 <__aeabi_fsub+0xb4>
 8000e4e:	e0a5      	b.n	8000f9c <__aeabi_fsub+0x200>
 8000e50:	20ff      	movs	r0, #255	@ 0xff
 8000e52:	2200      	movs	r2, #0
 8000e54:	05c0      	lsls	r0, r0, #23
 8000e56:	4310      	orrs	r0, r2
 8000e58:	07e4      	lsls	r4, r4, #31
 8000e5a:	4320      	orrs	r0, r4
 8000e5c:	bcc0      	pop	{r6, r7}
 8000e5e:	46b9      	mov	r9, r7
 8000e60:	46b0      	mov	r8, r6
 8000e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	dc00      	bgt.n	8000e6a <__aeabi_fsub+0xce>
 8000e68:	e1eb      	b.n	8001242 <__aeabi_fsub+0x4a6>
 8000e6a:	2a00      	cmp	r2, #0
 8000e6c:	d046      	beq.n	8000efc <__aeabi_fsub+0x160>
 8000e6e:	2dff      	cmp	r5, #255	@ 0xff
 8000e70:	d100      	bne.n	8000e74 <__aeabi_fsub+0xd8>
 8000e72:	e0a4      	b.n	8000fbe <__aeabi_fsub+0x222>
 8000e74:	2280      	movs	r2, #128	@ 0x80
 8000e76:	04d2      	lsls	r2, r2, #19
 8000e78:	4311      	orrs	r1, r2
 8000e7a:	2b1b      	cmp	r3, #27
 8000e7c:	dc00      	bgt.n	8000e80 <__aeabi_fsub+0xe4>
 8000e7e:	e0fb      	b.n	8001078 <__aeabi_fsub+0x2dc>
 8000e80:	2305      	movs	r3, #5
 8000e82:	4698      	mov	r8, r3
 8000e84:	002b      	movs	r3, r5
 8000e86:	44c4      	add	ip, r8
 8000e88:	4662      	mov	r2, ip
 8000e8a:	08d7      	lsrs	r7, r2, #3
 8000e8c:	2bff      	cmp	r3, #255	@ 0xff
 8000e8e:	d100      	bne.n	8000e92 <__aeabi_fsub+0xf6>
 8000e90:	e095      	b.n	8000fbe <__aeabi_fsub+0x222>
 8000e92:	027a      	lsls	r2, r7, #9
 8000e94:	0a52      	lsrs	r2, r2, #9
 8000e96:	b2d8      	uxtb	r0, r3
 8000e98:	e7dc      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000e9a:	002b      	movs	r3, r5
 8000e9c:	3bff      	subs	r3, #255	@ 0xff
 8000e9e:	4699      	mov	r9, r3
 8000ea0:	2900      	cmp	r1, #0
 8000ea2:	d118      	bne.n	8000ed6 <__aeabi_fsub+0x13a>
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	405e      	eors	r6, r3
 8000ea8:	42b4      	cmp	r4, r6
 8000eaa:	d100      	bne.n	8000eae <__aeabi_fsub+0x112>
 8000eac:	e0ca      	b.n	8001044 <__aeabi_fsub+0x2a8>
 8000eae:	464b      	mov	r3, r9
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d02d      	beq.n	8000f10 <__aeabi_fsub+0x174>
 8000eb4:	2d00      	cmp	r5, #0
 8000eb6:	d000      	beq.n	8000eba <__aeabi_fsub+0x11e>
 8000eb8:	e13c      	b.n	8001134 <__aeabi_fsub+0x398>
 8000eba:	23ff      	movs	r3, #255	@ 0xff
 8000ebc:	4664      	mov	r4, ip
 8000ebe:	2c00      	cmp	r4, #0
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_fsub+0x128>
 8000ec2:	e15f      	b.n	8001184 <__aeabi_fsub+0x3e8>
 8000ec4:	1e5d      	subs	r5, r3, #1
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d100      	bne.n	8000ecc <__aeabi_fsub+0x130>
 8000eca:	e174      	b.n	80011b6 <__aeabi_fsub+0x41a>
 8000ecc:	0034      	movs	r4, r6
 8000ece:	2bff      	cmp	r3, #255	@ 0xff
 8000ed0:	d074      	beq.n	8000fbc <__aeabi_fsub+0x220>
 8000ed2:	002b      	movs	r3, r5
 8000ed4:	e103      	b.n	80010de <__aeabi_fsub+0x342>
 8000ed6:	42b4      	cmp	r4, r6
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x140>
 8000eda:	e09c      	b.n	8001016 <__aeabi_fsub+0x27a>
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d017      	beq.n	8000f10 <__aeabi_fsub+0x174>
 8000ee0:	2d00      	cmp	r5, #0
 8000ee2:	d0ea      	beq.n	8000eba <__aeabi_fsub+0x11e>
 8000ee4:	0007      	movs	r7, r0
 8000ee6:	0034      	movs	r4, r6
 8000ee8:	e06c      	b.n	8000fc4 <__aeabi_fsub+0x228>
 8000eea:	2900      	cmp	r1, #0
 8000eec:	d0cc      	beq.n	8000e88 <__aeabi_fsub+0xec>
 8000eee:	1e5a      	subs	r2, r3, #1
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d02b      	beq.n	8000f4c <__aeabi_fsub+0x1b0>
 8000ef4:	2bff      	cmp	r3, #255	@ 0xff
 8000ef6:	d062      	beq.n	8000fbe <__aeabi_fsub+0x222>
 8000ef8:	0013      	movs	r3, r2
 8000efa:	e773      	b.n	8000de4 <__aeabi_fsub+0x48>
 8000efc:	2900      	cmp	r1, #0
 8000efe:	d0c3      	beq.n	8000e88 <__aeabi_fsub+0xec>
 8000f00:	1e5a      	subs	r2, r3, #1
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d100      	bne.n	8000f08 <__aeabi_fsub+0x16c>
 8000f06:	e11e      	b.n	8001146 <__aeabi_fsub+0x3aa>
 8000f08:	2bff      	cmp	r3, #255	@ 0xff
 8000f0a:	d058      	beq.n	8000fbe <__aeabi_fsub+0x222>
 8000f0c:	0013      	movs	r3, r2
 8000f0e:	e7b4      	b.n	8000e7a <__aeabi_fsub+0xde>
 8000f10:	22fe      	movs	r2, #254	@ 0xfe
 8000f12:	1c6b      	adds	r3, r5, #1
 8000f14:	421a      	tst	r2, r3
 8000f16:	d10d      	bne.n	8000f34 <__aeabi_fsub+0x198>
 8000f18:	2d00      	cmp	r5, #0
 8000f1a:	d060      	beq.n	8000fde <__aeabi_fsub+0x242>
 8000f1c:	4663      	mov	r3, ip
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d000      	beq.n	8000f24 <__aeabi_fsub+0x188>
 8000f22:	e120      	b.n	8001166 <__aeabi_fsub+0x3ca>
 8000f24:	2900      	cmp	r1, #0
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fsub+0x18e>
 8000f28:	e128      	b.n	800117c <__aeabi_fsub+0x3e0>
 8000f2a:	2280      	movs	r2, #128	@ 0x80
 8000f2c:	2400      	movs	r4, #0
 8000f2e:	20ff      	movs	r0, #255	@ 0xff
 8000f30:	03d2      	lsls	r2, r2, #15
 8000f32:	e78f      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000f34:	4663      	mov	r3, ip
 8000f36:	1a5f      	subs	r7, r3, r1
 8000f38:	017b      	lsls	r3, r7, #5
 8000f3a:	d500      	bpl.n	8000f3e <__aeabi_fsub+0x1a2>
 8000f3c:	e0fe      	b.n	800113c <__aeabi_fsub+0x3a0>
 8000f3e:	2f00      	cmp	r7, #0
 8000f40:	d000      	beq.n	8000f44 <__aeabi_fsub+0x1a8>
 8000f42:	e765      	b.n	8000e10 <__aeabi_fsub+0x74>
 8000f44:	2400      	movs	r4, #0
 8000f46:	2000      	movs	r0, #0
 8000f48:	2200      	movs	r2, #0
 8000f4a:	e783      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000f4c:	4663      	mov	r3, ip
 8000f4e:	1a59      	subs	r1, r3, r1
 8000f50:	014b      	lsls	r3, r1, #5
 8000f52:	d400      	bmi.n	8000f56 <__aeabi_fsub+0x1ba>
 8000f54:	e119      	b.n	800118a <__aeabi_fsub+0x3ee>
 8000f56:	018f      	lsls	r7, r1, #6
 8000f58:	09bf      	lsrs	r7, r7, #6
 8000f5a:	0038      	movs	r0, r7
 8000f5c:	f001 f90a 	bl	8002174 <__clzsi2>
 8000f60:	003b      	movs	r3, r7
 8000f62:	3805      	subs	r0, #5
 8000f64:	4083      	lsls	r3, r0
 8000f66:	2501      	movs	r5, #1
 8000f68:	2220      	movs	r2, #32
 8000f6a:	1b40      	subs	r0, r0, r5
 8000f6c:	3001      	adds	r0, #1
 8000f6e:	1a12      	subs	r2, r2, r0
 8000f70:	0019      	movs	r1, r3
 8000f72:	4093      	lsls	r3, r2
 8000f74:	40c1      	lsrs	r1, r0
 8000f76:	1e5a      	subs	r2, r3, #1
 8000f78:	4193      	sbcs	r3, r2
 8000f7a:	4319      	orrs	r1, r3
 8000f7c:	468c      	mov	ip, r1
 8000f7e:	1e0b      	subs	r3, r1, #0
 8000f80:	d0e1      	beq.n	8000f46 <__aeabi_fsub+0x1aa>
 8000f82:	075b      	lsls	r3, r3, #29
 8000f84:	d100      	bne.n	8000f88 <__aeabi_fsub+0x1ec>
 8000f86:	e152      	b.n	800122e <__aeabi_fsub+0x492>
 8000f88:	230f      	movs	r3, #15
 8000f8a:	2500      	movs	r5, #0
 8000f8c:	400b      	ands	r3, r1
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	d000      	beq.n	8000f94 <__aeabi_fsub+0x1f8>
 8000f92:	e752      	b.n	8000e3a <__aeabi_fsub+0x9e>
 8000f94:	2001      	movs	r0, #1
 8000f96:	014a      	lsls	r2, r1, #5
 8000f98:	d400      	bmi.n	8000f9c <__aeabi_fsub+0x200>
 8000f9a:	e092      	b.n	80010c2 <__aeabi_fsub+0x326>
 8000f9c:	b2c0      	uxtb	r0, r0
 8000f9e:	4663      	mov	r3, ip
 8000fa0:	019a      	lsls	r2, r3, #6
 8000fa2:	0a52      	lsrs	r2, r2, #9
 8000fa4:	e756      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000fa6:	4663      	mov	r3, ip
 8000fa8:	075b      	lsls	r3, r3, #29
 8000faa:	d005      	beq.n	8000fb8 <__aeabi_fsub+0x21c>
 8000fac:	230f      	movs	r3, #15
 8000fae:	4662      	mov	r2, ip
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	2b04      	cmp	r3, #4
 8000fb4:	d000      	beq.n	8000fb8 <__aeabi_fsub+0x21c>
 8000fb6:	e740      	b.n	8000e3a <__aeabi_fsub+0x9e>
 8000fb8:	002b      	movs	r3, r5
 8000fba:	e765      	b.n	8000e88 <__aeabi_fsub+0xec>
 8000fbc:	0007      	movs	r7, r0
 8000fbe:	2f00      	cmp	r7, #0
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_fsub+0x228>
 8000fc2:	e745      	b.n	8000e50 <__aeabi_fsub+0xb4>
 8000fc4:	2280      	movs	r2, #128	@ 0x80
 8000fc6:	03d2      	lsls	r2, r2, #15
 8000fc8:	433a      	orrs	r2, r7
 8000fca:	0252      	lsls	r2, r2, #9
 8000fcc:	20ff      	movs	r0, #255	@ 0xff
 8000fce:	0a52      	lsrs	r2, r2, #9
 8000fd0:	e740      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d179      	bne.n	80010ca <__aeabi_fsub+0x32e>
 8000fd6:	22fe      	movs	r2, #254	@ 0xfe
 8000fd8:	1c6b      	adds	r3, r5, #1
 8000fda:	421a      	tst	r2, r3
 8000fdc:	d1aa      	bne.n	8000f34 <__aeabi_fsub+0x198>
 8000fde:	4663      	mov	r3, ip
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_fsub+0x24a>
 8000fe4:	e0f5      	b.n	80011d2 <__aeabi_fsub+0x436>
 8000fe6:	2900      	cmp	r1, #0
 8000fe8:	d100      	bne.n	8000fec <__aeabi_fsub+0x250>
 8000fea:	e0d1      	b.n	8001190 <__aeabi_fsub+0x3f4>
 8000fec:	1a5f      	subs	r7, r3, r1
 8000fee:	2380      	movs	r3, #128	@ 0x80
 8000ff0:	04db      	lsls	r3, r3, #19
 8000ff2:	421f      	tst	r7, r3
 8000ff4:	d100      	bne.n	8000ff8 <__aeabi_fsub+0x25c>
 8000ff6:	e10e      	b.n	8001216 <__aeabi_fsub+0x47a>
 8000ff8:	4662      	mov	r2, ip
 8000ffa:	2401      	movs	r4, #1
 8000ffc:	1a8a      	subs	r2, r1, r2
 8000ffe:	4694      	mov	ip, r2
 8001000:	2000      	movs	r0, #0
 8001002:	4034      	ands	r4, r6
 8001004:	2a00      	cmp	r2, #0
 8001006:	d100      	bne.n	800100a <__aeabi_fsub+0x26e>
 8001008:	e724      	b.n	8000e54 <__aeabi_fsub+0xb8>
 800100a:	2001      	movs	r0, #1
 800100c:	421a      	tst	r2, r3
 800100e:	d1c6      	bne.n	8000f9e <__aeabi_fsub+0x202>
 8001010:	2300      	movs	r3, #0
 8001012:	08d7      	lsrs	r7, r2, #3
 8001014:	e73d      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001016:	2b00      	cmp	r3, #0
 8001018:	d017      	beq.n	800104a <__aeabi_fsub+0x2ae>
 800101a:	2d00      	cmp	r5, #0
 800101c:	d000      	beq.n	8001020 <__aeabi_fsub+0x284>
 800101e:	e0af      	b.n	8001180 <__aeabi_fsub+0x3e4>
 8001020:	23ff      	movs	r3, #255	@ 0xff
 8001022:	4665      	mov	r5, ip
 8001024:	2d00      	cmp	r5, #0
 8001026:	d100      	bne.n	800102a <__aeabi_fsub+0x28e>
 8001028:	e0ad      	b.n	8001186 <__aeabi_fsub+0x3ea>
 800102a:	1e5e      	subs	r6, r3, #1
 800102c:	2b01      	cmp	r3, #1
 800102e:	d100      	bne.n	8001032 <__aeabi_fsub+0x296>
 8001030:	e089      	b.n	8001146 <__aeabi_fsub+0x3aa>
 8001032:	2bff      	cmp	r3, #255	@ 0xff
 8001034:	d0c2      	beq.n	8000fbc <__aeabi_fsub+0x220>
 8001036:	2e1b      	cmp	r6, #27
 8001038:	dc00      	bgt.n	800103c <__aeabi_fsub+0x2a0>
 800103a:	e0ab      	b.n	8001194 <__aeabi_fsub+0x3f8>
 800103c:	1d4b      	adds	r3, r1, #5
 800103e:	469c      	mov	ip, r3
 8001040:	0013      	movs	r3, r2
 8001042:	e721      	b.n	8000e88 <__aeabi_fsub+0xec>
 8001044:	464b      	mov	r3, r9
 8001046:	2b00      	cmp	r3, #0
 8001048:	d170      	bne.n	800112c <__aeabi_fsub+0x390>
 800104a:	22fe      	movs	r2, #254	@ 0xfe
 800104c:	1c6b      	adds	r3, r5, #1
 800104e:	421a      	tst	r2, r3
 8001050:	d15e      	bne.n	8001110 <__aeabi_fsub+0x374>
 8001052:	2d00      	cmp	r5, #0
 8001054:	d000      	beq.n	8001058 <__aeabi_fsub+0x2bc>
 8001056:	e0c3      	b.n	80011e0 <__aeabi_fsub+0x444>
 8001058:	4663      	mov	r3, ip
 800105a:	2b00      	cmp	r3, #0
 800105c:	d100      	bne.n	8001060 <__aeabi_fsub+0x2c4>
 800105e:	e0d0      	b.n	8001202 <__aeabi_fsub+0x466>
 8001060:	2900      	cmp	r1, #0
 8001062:	d100      	bne.n	8001066 <__aeabi_fsub+0x2ca>
 8001064:	e094      	b.n	8001190 <__aeabi_fsub+0x3f4>
 8001066:	000a      	movs	r2, r1
 8001068:	4462      	add	r2, ip
 800106a:	0153      	lsls	r3, r2, #5
 800106c:	d400      	bmi.n	8001070 <__aeabi_fsub+0x2d4>
 800106e:	e0d8      	b.n	8001222 <__aeabi_fsub+0x486>
 8001070:	0192      	lsls	r2, r2, #6
 8001072:	2001      	movs	r0, #1
 8001074:	0a52      	lsrs	r2, r2, #9
 8001076:	e6ed      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8001078:	0008      	movs	r0, r1
 800107a:	2220      	movs	r2, #32
 800107c:	40d8      	lsrs	r0, r3
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	4099      	lsls	r1, r3
 8001082:	000b      	movs	r3, r1
 8001084:	1e5a      	subs	r2, r3, #1
 8001086:	4193      	sbcs	r3, r2
 8001088:	4303      	orrs	r3, r0
 800108a:	449c      	add	ip, r3
 800108c:	4663      	mov	r3, ip
 800108e:	015b      	lsls	r3, r3, #5
 8001090:	d589      	bpl.n	8000fa6 <__aeabi_fsub+0x20a>
 8001092:	3501      	adds	r5, #1
 8001094:	2dff      	cmp	r5, #255	@ 0xff
 8001096:	d100      	bne.n	800109a <__aeabi_fsub+0x2fe>
 8001098:	e6da      	b.n	8000e50 <__aeabi_fsub+0xb4>
 800109a:	4662      	mov	r2, ip
 800109c:	2301      	movs	r3, #1
 800109e:	4919      	ldr	r1, [pc, #100]	@ (8001104 <__aeabi_fsub+0x368>)
 80010a0:	4013      	ands	r3, r2
 80010a2:	0852      	lsrs	r2, r2, #1
 80010a4:	400a      	ands	r2, r1
 80010a6:	431a      	orrs	r2, r3
 80010a8:	0013      	movs	r3, r2
 80010aa:	4694      	mov	ip, r2
 80010ac:	075b      	lsls	r3, r3, #29
 80010ae:	d004      	beq.n	80010ba <__aeabi_fsub+0x31e>
 80010b0:	230f      	movs	r3, #15
 80010b2:	4013      	ands	r3, r2
 80010b4:	2b04      	cmp	r3, #4
 80010b6:	d000      	beq.n	80010ba <__aeabi_fsub+0x31e>
 80010b8:	e6bf      	b.n	8000e3a <__aeabi_fsub+0x9e>
 80010ba:	4663      	mov	r3, ip
 80010bc:	015b      	lsls	r3, r3, #5
 80010be:	d500      	bpl.n	80010c2 <__aeabi_fsub+0x326>
 80010c0:	e6c2      	b.n	8000e48 <__aeabi_fsub+0xac>
 80010c2:	4663      	mov	r3, ip
 80010c4:	08df      	lsrs	r7, r3, #3
 80010c6:	002b      	movs	r3, r5
 80010c8:	e6e3      	b.n	8000e92 <__aeabi_fsub+0xf6>
 80010ca:	1b53      	subs	r3, r2, r5
 80010cc:	2d00      	cmp	r5, #0
 80010ce:	d100      	bne.n	80010d2 <__aeabi_fsub+0x336>
 80010d0:	e6f4      	b.n	8000ebc <__aeabi_fsub+0x120>
 80010d2:	2080      	movs	r0, #128	@ 0x80
 80010d4:	4664      	mov	r4, ip
 80010d6:	04c0      	lsls	r0, r0, #19
 80010d8:	4304      	orrs	r4, r0
 80010da:	46a4      	mov	ip, r4
 80010dc:	0034      	movs	r4, r6
 80010de:	2001      	movs	r0, #1
 80010e0:	2b1b      	cmp	r3, #27
 80010e2:	dc09      	bgt.n	80010f8 <__aeabi_fsub+0x35c>
 80010e4:	2520      	movs	r5, #32
 80010e6:	4660      	mov	r0, ip
 80010e8:	40d8      	lsrs	r0, r3
 80010ea:	1aeb      	subs	r3, r5, r3
 80010ec:	4665      	mov	r5, ip
 80010ee:	409d      	lsls	r5, r3
 80010f0:	002b      	movs	r3, r5
 80010f2:	1e5d      	subs	r5, r3, #1
 80010f4:	41ab      	sbcs	r3, r5
 80010f6:	4318      	orrs	r0, r3
 80010f8:	1a0b      	subs	r3, r1, r0
 80010fa:	469c      	mov	ip, r3
 80010fc:	0015      	movs	r5, r2
 80010fe:	e680      	b.n	8000e02 <__aeabi_fsub+0x66>
 8001100:	fbffffff 	.word	0xfbffffff
 8001104:	7dffffff 	.word	0x7dffffff
 8001108:	22fe      	movs	r2, #254	@ 0xfe
 800110a:	1c6b      	adds	r3, r5, #1
 800110c:	4213      	tst	r3, r2
 800110e:	d0a3      	beq.n	8001058 <__aeabi_fsub+0x2bc>
 8001110:	2bff      	cmp	r3, #255	@ 0xff
 8001112:	d100      	bne.n	8001116 <__aeabi_fsub+0x37a>
 8001114:	e69c      	b.n	8000e50 <__aeabi_fsub+0xb4>
 8001116:	4461      	add	r1, ip
 8001118:	0849      	lsrs	r1, r1, #1
 800111a:	074a      	lsls	r2, r1, #29
 800111c:	d049      	beq.n	80011b2 <__aeabi_fsub+0x416>
 800111e:	220f      	movs	r2, #15
 8001120:	400a      	ands	r2, r1
 8001122:	2a04      	cmp	r2, #4
 8001124:	d045      	beq.n	80011b2 <__aeabi_fsub+0x416>
 8001126:	1d0a      	adds	r2, r1, #4
 8001128:	4694      	mov	ip, r2
 800112a:	e6ad      	b.n	8000e88 <__aeabi_fsub+0xec>
 800112c:	2d00      	cmp	r5, #0
 800112e:	d100      	bne.n	8001132 <__aeabi_fsub+0x396>
 8001130:	e776      	b.n	8001020 <__aeabi_fsub+0x284>
 8001132:	e68d      	b.n	8000e50 <__aeabi_fsub+0xb4>
 8001134:	0034      	movs	r4, r6
 8001136:	20ff      	movs	r0, #255	@ 0xff
 8001138:	2200      	movs	r2, #0
 800113a:	e68b      	b.n	8000e54 <__aeabi_fsub+0xb8>
 800113c:	4663      	mov	r3, ip
 800113e:	2401      	movs	r4, #1
 8001140:	1acf      	subs	r7, r1, r3
 8001142:	4034      	ands	r4, r6
 8001144:	e664      	b.n	8000e10 <__aeabi_fsub+0x74>
 8001146:	4461      	add	r1, ip
 8001148:	014b      	lsls	r3, r1, #5
 800114a:	d56d      	bpl.n	8001228 <__aeabi_fsub+0x48c>
 800114c:	0848      	lsrs	r0, r1, #1
 800114e:	4944      	ldr	r1, [pc, #272]	@ (8001260 <__aeabi_fsub+0x4c4>)
 8001150:	4001      	ands	r1, r0
 8001152:	0743      	lsls	r3, r0, #29
 8001154:	d02c      	beq.n	80011b0 <__aeabi_fsub+0x414>
 8001156:	230f      	movs	r3, #15
 8001158:	4003      	ands	r3, r0
 800115a:	2b04      	cmp	r3, #4
 800115c:	d028      	beq.n	80011b0 <__aeabi_fsub+0x414>
 800115e:	1d0b      	adds	r3, r1, #4
 8001160:	469c      	mov	ip, r3
 8001162:	2302      	movs	r3, #2
 8001164:	e690      	b.n	8000e88 <__aeabi_fsub+0xec>
 8001166:	2900      	cmp	r1, #0
 8001168:	d100      	bne.n	800116c <__aeabi_fsub+0x3d0>
 800116a:	e72b      	b.n	8000fc4 <__aeabi_fsub+0x228>
 800116c:	2380      	movs	r3, #128	@ 0x80
 800116e:	03db      	lsls	r3, r3, #15
 8001170:	429f      	cmp	r7, r3
 8001172:	d200      	bcs.n	8001176 <__aeabi_fsub+0x3da>
 8001174:	e726      	b.n	8000fc4 <__aeabi_fsub+0x228>
 8001176:	4298      	cmp	r0, r3
 8001178:	d300      	bcc.n	800117c <__aeabi_fsub+0x3e0>
 800117a:	e723      	b.n	8000fc4 <__aeabi_fsub+0x228>
 800117c:	2401      	movs	r4, #1
 800117e:	4034      	ands	r4, r6
 8001180:	0007      	movs	r7, r0
 8001182:	e71f      	b.n	8000fc4 <__aeabi_fsub+0x228>
 8001184:	0034      	movs	r4, r6
 8001186:	468c      	mov	ip, r1
 8001188:	e67e      	b.n	8000e88 <__aeabi_fsub+0xec>
 800118a:	2301      	movs	r3, #1
 800118c:	08cf      	lsrs	r7, r1, #3
 800118e:	e680      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001190:	2300      	movs	r3, #0
 8001192:	e67e      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001194:	2020      	movs	r0, #32
 8001196:	4665      	mov	r5, ip
 8001198:	1b80      	subs	r0, r0, r6
 800119a:	4085      	lsls	r5, r0
 800119c:	4663      	mov	r3, ip
 800119e:	0028      	movs	r0, r5
 80011a0:	40f3      	lsrs	r3, r6
 80011a2:	1e45      	subs	r5, r0, #1
 80011a4:	41a8      	sbcs	r0, r5
 80011a6:	4303      	orrs	r3, r0
 80011a8:	469c      	mov	ip, r3
 80011aa:	0015      	movs	r5, r2
 80011ac:	448c      	add	ip, r1
 80011ae:	e76d      	b.n	800108c <__aeabi_fsub+0x2f0>
 80011b0:	2302      	movs	r3, #2
 80011b2:	08cf      	lsrs	r7, r1, #3
 80011b4:	e66d      	b.n	8000e92 <__aeabi_fsub+0xf6>
 80011b6:	1b0f      	subs	r7, r1, r4
 80011b8:	017b      	lsls	r3, r7, #5
 80011ba:	d528      	bpl.n	800120e <__aeabi_fsub+0x472>
 80011bc:	01bf      	lsls	r7, r7, #6
 80011be:	09bf      	lsrs	r7, r7, #6
 80011c0:	0038      	movs	r0, r7
 80011c2:	f000 ffd7 	bl	8002174 <__clzsi2>
 80011c6:	003b      	movs	r3, r7
 80011c8:	3805      	subs	r0, #5
 80011ca:	4083      	lsls	r3, r0
 80011cc:	0034      	movs	r4, r6
 80011ce:	2501      	movs	r5, #1
 80011d0:	e6ca      	b.n	8000f68 <__aeabi_fsub+0x1cc>
 80011d2:	2900      	cmp	r1, #0
 80011d4:	d100      	bne.n	80011d8 <__aeabi_fsub+0x43c>
 80011d6:	e6b5      	b.n	8000f44 <__aeabi_fsub+0x1a8>
 80011d8:	2401      	movs	r4, #1
 80011da:	0007      	movs	r7, r0
 80011dc:	4034      	ands	r4, r6
 80011de:	e658      	b.n	8000e92 <__aeabi_fsub+0xf6>
 80011e0:	4663      	mov	r3, ip
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d100      	bne.n	80011e8 <__aeabi_fsub+0x44c>
 80011e6:	e6e9      	b.n	8000fbc <__aeabi_fsub+0x220>
 80011e8:	2900      	cmp	r1, #0
 80011ea:	d100      	bne.n	80011ee <__aeabi_fsub+0x452>
 80011ec:	e6ea      	b.n	8000fc4 <__aeabi_fsub+0x228>
 80011ee:	2380      	movs	r3, #128	@ 0x80
 80011f0:	03db      	lsls	r3, r3, #15
 80011f2:	429f      	cmp	r7, r3
 80011f4:	d200      	bcs.n	80011f8 <__aeabi_fsub+0x45c>
 80011f6:	e6e5      	b.n	8000fc4 <__aeabi_fsub+0x228>
 80011f8:	4298      	cmp	r0, r3
 80011fa:	d300      	bcc.n	80011fe <__aeabi_fsub+0x462>
 80011fc:	e6e2      	b.n	8000fc4 <__aeabi_fsub+0x228>
 80011fe:	0007      	movs	r7, r0
 8001200:	e6e0      	b.n	8000fc4 <__aeabi_fsub+0x228>
 8001202:	2900      	cmp	r1, #0
 8001204:	d100      	bne.n	8001208 <__aeabi_fsub+0x46c>
 8001206:	e69e      	b.n	8000f46 <__aeabi_fsub+0x1aa>
 8001208:	2300      	movs	r3, #0
 800120a:	08cf      	lsrs	r7, r1, #3
 800120c:	e641      	b.n	8000e92 <__aeabi_fsub+0xf6>
 800120e:	0034      	movs	r4, r6
 8001210:	2301      	movs	r3, #1
 8001212:	08ff      	lsrs	r7, r7, #3
 8001214:	e63d      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001216:	2f00      	cmp	r7, #0
 8001218:	d100      	bne.n	800121c <__aeabi_fsub+0x480>
 800121a:	e693      	b.n	8000f44 <__aeabi_fsub+0x1a8>
 800121c:	2300      	movs	r3, #0
 800121e:	08ff      	lsrs	r7, r7, #3
 8001220:	e637      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001222:	2300      	movs	r3, #0
 8001224:	08d7      	lsrs	r7, r2, #3
 8001226:	e634      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001228:	2301      	movs	r3, #1
 800122a:	08cf      	lsrs	r7, r1, #3
 800122c:	e631      	b.n	8000e92 <__aeabi_fsub+0xf6>
 800122e:	2280      	movs	r2, #128	@ 0x80
 8001230:	000b      	movs	r3, r1
 8001232:	04d2      	lsls	r2, r2, #19
 8001234:	2001      	movs	r0, #1
 8001236:	4013      	ands	r3, r2
 8001238:	4211      	tst	r1, r2
 800123a:	d000      	beq.n	800123e <__aeabi_fsub+0x4a2>
 800123c:	e6ae      	b.n	8000f9c <__aeabi_fsub+0x200>
 800123e:	08cf      	lsrs	r7, r1, #3
 8001240:	e627      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001242:	2b00      	cmp	r3, #0
 8001244:	d100      	bne.n	8001248 <__aeabi_fsub+0x4ac>
 8001246:	e75f      	b.n	8001108 <__aeabi_fsub+0x36c>
 8001248:	1b56      	subs	r6, r2, r5
 800124a:	2d00      	cmp	r5, #0
 800124c:	d101      	bne.n	8001252 <__aeabi_fsub+0x4b6>
 800124e:	0033      	movs	r3, r6
 8001250:	e6e7      	b.n	8001022 <__aeabi_fsub+0x286>
 8001252:	2380      	movs	r3, #128	@ 0x80
 8001254:	4660      	mov	r0, ip
 8001256:	04db      	lsls	r3, r3, #19
 8001258:	4318      	orrs	r0, r3
 800125a:	4684      	mov	ip, r0
 800125c:	e6eb      	b.n	8001036 <__aeabi_fsub+0x29a>
 800125e:	46c0      	nop			@ (mov r8, r8)
 8001260:	7dffffff 	.word	0x7dffffff

08001264 <__aeabi_fcmpun>:
 8001264:	0243      	lsls	r3, r0, #9
 8001266:	024a      	lsls	r2, r1, #9
 8001268:	0040      	lsls	r0, r0, #1
 800126a:	0049      	lsls	r1, r1, #1
 800126c:	0a5b      	lsrs	r3, r3, #9
 800126e:	0a52      	lsrs	r2, r2, #9
 8001270:	0e09      	lsrs	r1, r1, #24
 8001272:	0e00      	lsrs	r0, r0, #24
 8001274:	28ff      	cmp	r0, #255	@ 0xff
 8001276:	d006      	beq.n	8001286 <__aeabi_fcmpun+0x22>
 8001278:	2000      	movs	r0, #0
 800127a:	29ff      	cmp	r1, #255	@ 0xff
 800127c:	d102      	bne.n	8001284 <__aeabi_fcmpun+0x20>
 800127e:	1e53      	subs	r3, r2, #1
 8001280:	419a      	sbcs	r2, r3
 8001282:	0010      	movs	r0, r2
 8001284:	4770      	bx	lr
 8001286:	38fe      	subs	r0, #254	@ 0xfe
 8001288:	2b00      	cmp	r3, #0
 800128a:	d1fb      	bne.n	8001284 <__aeabi_fcmpun+0x20>
 800128c:	e7f4      	b.n	8001278 <__aeabi_fcmpun+0x14>
 800128e:	46c0      	nop			@ (mov r8, r8)

08001290 <__aeabi_f2iz>:
 8001290:	0241      	lsls	r1, r0, #9
 8001292:	0042      	lsls	r2, r0, #1
 8001294:	0fc3      	lsrs	r3, r0, #31
 8001296:	0a49      	lsrs	r1, r1, #9
 8001298:	2000      	movs	r0, #0
 800129a:	0e12      	lsrs	r2, r2, #24
 800129c:	2a7e      	cmp	r2, #126	@ 0x7e
 800129e:	dd03      	ble.n	80012a8 <__aeabi_f2iz+0x18>
 80012a0:	2a9d      	cmp	r2, #157	@ 0x9d
 80012a2:	dd02      	ble.n	80012aa <__aeabi_f2iz+0x1a>
 80012a4:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <__aeabi_f2iz+0x3c>)
 80012a6:	1898      	adds	r0, r3, r2
 80012a8:	4770      	bx	lr
 80012aa:	2080      	movs	r0, #128	@ 0x80
 80012ac:	0400      	lsls	r0, r0, #16
 80012ae:	4301      	orrs	r1, r0
 80012b0:	2a95      	cmp	r2, #149	@ 0x95
 80012b2:	dc07      	bgt.n	80012c4 <__aeabi_f2iz+0x34>
 80012b4:	2096      	movs	r0, #150	@ 0x96
 80012b6:	1a82      	subs	r2, r0, r2
 80012b8:	40d1      	lsrs	r1, r2
 80012ba:	4248      	negs	r0, r1
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1f3      	bne.n	80012a8 <__aeabi_f2iz+0x18>
 80012c0:	0008      	movs	r0, r1
 80012c2:	e7f1      	b.n	80012a8 <__aeabi_f2iz+0x18>
 80012c4:	3a96      	subs	r2, #150	@ 0x96
 80012c6:	4091      	lsls	r1, r2
 80012c8:	e7f7      	b.n	80012ba <__aeabi_f2iz+0x2a>
 80012ca:	46c0      	nop			@ (mov r8, r8)
 80012cc:	7fffffff 	.word	0x7fffffff

080012d0 <__aeabi_dadd>:
 80012d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012d2:	464f      	mov	r7, r9
 80012d4:	4646      	mov	r6, r8
 80012d6:	46d6      	mov	lr, sl
 80012d8:	b5c0      	push	{r6, r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	9000      	str	r0, [sp, #0]
 80012de:	9101      	str	r1, [sp, #4]
 80012e0:	030e      	lsls	r6, r1, #12
 80012e2:	004c      	lsls	r4, r1, #1
 80012e4:	0fcd      	lsrs	r5, r1, #31
 80012e6:	0a71      	lsrs	r1, r6, #9
 80012e8:	9e00      	ldr	r6, [sp, #0]
 80012ea:	005f      	lsls	r7, r3, #1
 80012ec:	0f76      	lsrs	r6, r6, #29
 80012ee:	430e      	orrs	r6, r1
 80012f0:	9900      	ldr	r1, [sp, #0]
 80012f2:	9200      	str	r2, [sp, #0]
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	00c9      	lsls	r1, r1, #3
 80012f8:	4689      	mov	r9, r1
 80012fa:	0319      	lsls	r1, r3, #12
 80012fc:	0d7b      	lsrs	r3, r7, #21
 80012fe:	4698      	mov	r8, r3
 8001300:	9b01      	ldr	r3, [sp, #4]
 8001302:	0a49      	lsrs	r1, r1, #9
 8001304:	0fdb      	lsrs	r3, r3, #31
 8001306:	469c      	mov	ip, r3
 8001308:	9b00      	ldr	r3, [sp, #0]
 800130a:	9a00      	ldr	r2, [sp, #0]
 800130c:	0f5b      	lsrs	r3, r3, #29
 800130e:	430b      	orrs	r3, r1
 8001310:	4641      	mov	r1, r8
 8001312:	0d64      	lsrs	r4, r4, #21
 8001314:	00d2      	lsls	r2, r2, #3
 8001316:	1a61      	subs	r1, r4, r1
 8001318:	4565      	cmp	r5, ip
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x4e>
 800131c:	e0a6      	b.n	800146c <__aeabi_dadd+0x19c>
 800131e:	2900      	cmp	r1, #0
 8001320:	dd72      	ble.n	8001408 <__aeabi_dadd+0x138>
 8001322:	4647      	mov	r7, r8
 8001324:	2f00      	cmp	r7, #0
 8001326:	d100      	bne.n	800132a <__aeabi_dadd+0x5a>
 8001328:	e0dd      	b.n	80014e6 <__aeabi_dadd+0x216>
 800132a:	4fcc      	ldr	r7, [pc, #816]	@ (800165c <__aeabi_dadd+0x38c>)
 800132c:	42bc      	cmp	r4, r7
 800132e:	d100      	bne.n	8001332 <__aeabi_dadd+0x62>
 8001330:	e19a      	b.n	8001668 <__aeabi_dadd+0x398>
 8001332:	2701      	movs	r7, #1
 8001334:	2938      	cmp	r1, #56	@ 0x38
 8001336:	dc17      	bgt.n	8001368 <__aeabi_dadd+0x98>
 8001338:	2780      	movs	r7, #128	@ 0x80
 800133a:	043f      	lsls	r7, r7, #16
 800133c:	433b      	orrs	r3, r7
 800133e:	291f      	cmp	r1, #31
 8001340:	dd00      	ble.n	8001344 <__aeabi_dadd+0x74>
 8001342:	e1dd      	b.n	8001700 <__aeabi_dadd+0x430>
 8001344:	2720      	movs	r7, #32
 8001346:	1a78      	subs	r0, r7, r1
 8001348:	001f      	movs	r7, r3
 800134a:	4087      	lsls	r7, r0
 800134c:	46ba      	mov	sl, r7
 800134e:	0017      	movs	r7, r2
 8001350:	40cf      	lsrs	r7, r1
 8001352:	4684      	mov	ip, r0
 8001354:	0038      	movs	r0, r7
 8001356:	4657      	mov	r7, sl
 8001358:	4307      	orrs	r7, r0
 800135a:	4660      	mov	r0, ip
 800135c:	4082      	lsls	r2, r0
 800135e:	40cb      	lsrs	r3, r1
 8001360:	1e50      	subs	r0, r2, #1
 8001362:	4182      	sbcs	r2, r0
 8001364:	1af6      	subs	r6, r6, r3
 8001366:	4317      	orrs	r7, r2
 8001368:	464b      	mov	r3, r9
 800136a:	1bdf      	subs	r7, r3, r7
 800136c:	45b9      	cmp	r9, r7
 800136e:	4180      	sbcs	r0, r0
 8001370:	4240      	negs	r0, r0
 8001372:	1a36      	subs	r6, r6, r0
 8001374:	0233      	lsls	r3, r6, #8
 8001376:	d400      	bmi.n	800137a <__aeabi_dadd+0xaa>
 8001378:	e0ff      	b.n	800157a <__aeabi_dadd+0x2aa>
 800137a:	0276      	lsls	r6, r6, #9
 800137c:	0a76      	lsrs	r6, r6, #9
 800137e:	2e00      	cmp	r6, #0
 8001380:	d100      	bne.n	8001384 <__aeabi_dadd+0xb4>
 8001382:	e13c      	b.n	80015fe <__aeabi_dadd+0x32e>
 8001384:	0030      	movs	r0, r6
 8001386:	f000 fef5 	bl	8002174 <__clzsi2>
 800138a:	0003      	movs	r3, r0
 800138c:	3b08      	subs	r3, #8
 800138e:	2120      	movs	r1, #32
 8001390:	0038      	movs	r0, r7
 8001392:	1aca      	subs	r2, r1, r3
 8001394:	40d0      	lsrs	r0, r2
 8001396:	409e      	lsls	r6, r3
 8001398:	0002      	movs	r2, r0
 800139a:	409f      	lsls	r7, r3
 800139c:	4332      	orrs	r2, r6
 800139e:	429c      	cmp	r4, r3
 80013a0:	dd00      	ble.n	80013a4 <__aeabi_dadd+0xd4>
 80013a2:	e1a6      	b.n	80016f2 <__aeabi_dadd+0x422>
 80013a4:	1b18      	subs	r0, r3, r4
 80013a6:	3001      	adds	r0, #1
 80013a8:	1a09      	subs	r1, r1, r0
 80013aa:	003e      	movs	r6, r7
 80013ac:	408f      	lsls	r7, r1
 80013ae:	40c6      	lsrs	r6, r0
 80013b0:	1e7b      	subs	r3, r7, #1
 80013b2:	419f      	sbcs	r7, r3
 80013b4:	0013      	movs	r3, r2
 80013b6:	408b      	lsls	r3, r1
 80013b8:	4337      	orrs	r7, r6
 80013ba:	431f      	orrs	r7, r3
 80013bc:	40c2      	lsrs	r2, r0
 80013be:	003b      	movs	r3, r7
 80013c0:	0016      	movs	r6, r2
 80013c2:	2400      	movs	r4, #0
 80013c4:	4313      	orrs	r3, r2
 80013c6:	d100      	bne.n	80013ca <__aeabi_dadd+0xfa>
 80013c8:	e1df      	b.n	800178a <__aeabi_dadd+0x4ba>
 80013ca:	077b      	lsls	r3, r7, #29
 80013cc:	d100      	bne.n	80013d0 <__aeabi_dadd+0x100>
 80013ce:	e332      	b.n	8001a36 <__aeabi_dadd+0x766>
 80013d0:	230f      	movs	r3, #15
 80013d2:	003a      	movs	r2, r7
 80013d4:	403b      	ands	r3, r7
 80013d6:	2b04      	cmp	r3, #4
 80013d8:	d004      	beq.n	80013e4 <__aeabi_dadd+0x114>
 80013da:	1d3a      	adds	r2, r7, #4
 80013dc:	42ba      	cmp	r2, r7
 80013de:	41bf      	sbcs	r7, r7
 80013e0:	427f      	negs	r7, r7
 80013e2:	19f6      	adds	r6, r6, r7
 80013e4:	0233      	lsls	r3, r6, #8
 80013e6:	d400      	bmi.n	80013ea <__aeabi_dadd+0x11a>
 80013e8:	e323      	b.n	8001a32 <__aeabi_dadd+0x762>
 80013ea:	4b9c      	ldr	r3, [pc, #624]	@ (800165c <__aeabi_dadd+0x38c>)
 80013ec:	3401      	adds	r4, #1
 80013ee:	429c      	cmp	r4, r3
 80013f0:	d100      	bne.n	80013f4 <__aeabi_dadd+0x124>
 80013f2:	e0b4      	b.n	800155e <__aeabi_dadd+0x28e>
 80013f4:	4b9a      	ldr	r3, [pc, #616]	@ (8001660 <__aeabi_dadd+0x390>)
 80013f6:	0564      	lsls	r4, r4, #21
 80013f8:	401e      	ands	r6, r3
 80013fa:	0d64      	lsrs	r4, r4, #21
 80013fc:	0777      	lsls	r7, r6, #29
 80013fe:	08d2      	lsrs	r2, r2, #3
 8001400:	0276      	lsls	r6, r6, #9
 8001402:	4317      	orrs	r7, r2
 8001404:	0b36      	lsrs	r6, r6, #12
 8001406:	e0ac      	b.n	8001562 <__aeabi_dadd+0x292>
 8001408:	2900      	cmp	r1, #0
 800140a:	d100      	bne.n	800140e <__aeabi_dadd+0x13e>
 800140c:	e07e      	b.n	800150c <__aeabi_dadd+0x23c>
 800140e:	4641      	mov	r1, r8
 8001410:	1b09      	subs	r1, r1, r4
 8001412:	2c00      	cmp	r4, #0
 8001414:	d000      	beq.n	8001418 <__aeabi_dadd+0x148>
 8001416:	e160      	b.n	80016da <__aeabi_dadd+0x40a>
 8001418:	0034      	movs	r4, r6
 800141a:	4648      	mov	r0, r9
 800141c:	4304      	orrs	r4, r0
 800141e:	d100      	bne.n	8001422 <__aeabi_dadd+0x152>
 8001420:	e1c9      	b.n	80017b6 <__aeabi_dadd+0x4e6>
 8001422:	1e4c      	subs	r4, r1, #1
 8001424:	2901      	cmp	r1, #1
 8001426:	d100      	bne.n	800142a <__aeabi_dadd+0x15a>
 8001428:	e22e      	b.n	8001888 <__aeabi_dadd+0x5b8>
 800142a:	4d8c      	ldr	r5, [pc, #560]	@ (800165c <__aeabi_dadd+0x38c>)
 800142c:	42a9      	cmp	r1, r5
 800142e:	d100      	bne.n	8001432 <__aeabi_dadd+0x162>
 8001430:	e224      	b.n	800187c <__aeabi_dadd+0x5ac>
 8001432:	2701      	movs	r7, #1
 8001434:	2c38      	cmp	r4, #56	@ 0x38
 8001436:	dc11      	bgt.n	800145c <__aeabi_dadd+0x18c>
 8001438:	0021      	movs	r1, r4
 800143a:	291f      	cmp	r1, #31
 800143c:	dd00      	ble.n	8001440 <__aeabi_dadd+0x170>
 800143e:	e20b      	b.n	8001858 <__aeabi_dadd+0x588>
 8001440:	2420      	movs	r4, #32
 8001442:	0037      	movs	r7, r6
 8001444:	4648      	mov	r0, r9
 8001446:	1a64      	subs	r4, r4, r1
 8001448:	40a7      	lsls	r7, r4
 800144a:	40c8      	lsrs	r0, r1
 800144c:	4307      	orrs	r7, r0
 800144e:	4648      	mov	r0, r9
 8001450:	40a0      	lsls	r0, r4
 8001452:	40ce      	lsrs	r6, r1
 8001454:	1e44      	subs	r4, r0, #1
 8001456:	41a0      	sbcs	r0, r4
 8001458:	1b9b      	subs	r3, r3, r6
 800145a:	4307      	orrs	r7, r0
 800145c:	1bd7      	subs	r7, r2, r7
 800145e:	42ba      	cmp	r2, r7
 8001460:	4192      	sbcs	r2, r2
 8001462:	4252      	negs	r2, r2
 8001464:	4665      	mov	r5, ip
 8001466:	4644      	mov	r4, r8
 8001468:	1a9e      	subs	r6, r3, r2
 800146a:	e783      	b.n	8001374 <__aeabi_dadd+0xa4>
 800146c:	2900      	cmp	r1, #0
 800146e:	dc00      	bgt.n	8001472 <__aeabi_dadd+0x1a2>
 8001470:	e09c      	b.n	80015ac <__aeabi_dadd+0x2dc>
 8001472:	4647      	mov	r7, r8
 8001474:	2f00      	cmp	r7, #0
 8001476:	d167      	bne.n	8001548 <__aeabi_dadd+0x278>
 8001478:	001f      	movs	r7, r3
 800147a:	4317      	orrs	r7, r2
 800147c:	d100      	bne.n	8001480 <__aeabi_dadd+0x1b0>
 800147e:	e0e4      	b.n	800164a <__aeabi_dadd+0x37a>
 8001480:	1e48      	subs	r0, r1, #1
 8001482:	2901      	cmp	r1, #1
 8001484:	d100      	bne.n	8001488 <__aeabi_dadd+0x1b8>
 8001486:	e19b      	b.n	80017c0 <__aeabi_dadd+0x4f0>
 8001488:	4f74      	ldr	r7, [pc, #464]	@ (800165c <__aeabi_dadd+0x38c>)
 800148a:	42b9      	cmp	r1, r7
 800148c:	d100      	bne.n	8001490 <__aeabi_dadd+0x1c0>
 800148e:	e0eb      	b.n	8001668 <__aeabi_dadd+0x398>
 8001490:	2701      	movs	r7, #1
 8001492:	0001      	movs	r1, r0
 8001494:	2838      	cmp	r0, #56	@ 0x38
 8001496:	dc11      	bgt.n	80014bc <__aeabi_dadd+0x1ec>
 8001498:	291f      	cmp	r1, #31
 800149a:	dd00      	ble.n	800149e <__aeabi_dadd+0x1ce>
 800149c:	e1c7      	b.n	800182e <__aeabi_dadd+0x55e>
 800149e:	2720      	movs	r7, #32
 80014a0:	1a78      	subs	r0, r7, r1
 80014a2:	001f      	movs	r7, r3
 80014a4:	4684      	mov	ip, r0
 80014a6:	4087      	lsls	r7, r0
 80014a8:	0010      	movs	r0, r2
 80014aa:	40c8      	lsrs	r0, r1
 80014ac:	4307      	orrs	r7, r0
 80014ae:	4660      	mov	r0, ip
 80014b0:	4082      	lsls	r2, r0
 80014b2:	40cb      	lsrs	r3, r1
 80014b4:	1e50      	subs	r0, r2, #1
 80014b6:	4182      	sbcs	r2, r0
 80014b8:	18f6      	adds	r6, r6, r3
 80014ba:	4317      	orrs	r7, r2
 80014bc:	444f      	add	r7, r9
 80014be:	454f      	cmp	r7, r9
 80014c0:	4180      	sbcs	r0, r0
 80014c2:	4240      	negs	r0, r0
 80014c4:	1836      	adds	r6, r6, r0
 80014c6:	0233      	lsls	r3, r6, #8
 80014c8:	d557      	bpl.n	800157a <__aeabi_dadd+0x2aa>
 80014ca:	4b64      	ldr	r3, [pc, #400]	@ (800165c <__aeabi_dadd+0x38c>)
 80014cc:	3401      	adds	r4, #1
 80014ce:	429c      	cmp	r4, r3
 80014d0:	d045      	beq.n	800155e <__aeabi_dadd+0x28e>
 80014d2:	2101      	movs	r1, #1
 80014d4:	4b62      	ldr	r3, [pc, #392]	@ (8001660 <__aeabi_dadd+0x390>)
 80014d6:	087a      	lsrs	r2, r7, #1
 80014d8:	401e      	ands	r6, r3
 80014da:	4039      	ands	r1, r7
 80014dc:	430a      	orrs	r2, r1
 80014de:	07f7      	lsls	r7, r6, #31
 80014e0:	4317      	orrs	r7, r2
 80014e2:	0876      	lsrs	r6, r6, #1
 80014e4:	e771      	b.n	80013ca <__aeabi_dadd+0xfa>
 80014e6:	001f      	movs	r7, r3
 80014e8:	4317      	orrs	r7, r2
 80014ea:	d100      	bne.n	80014ee <__aeabi_dadd+0x21e>
 80014ec:	e0ad      	b.n	800164a <__aeabi_dadd+0x37a>
 80014ee:	1e4f      	subs	r7, r1, #1
 80014f0:	46bc      	mov	ip, r7
 80014f2:	2901      	cmp	r1, #1
 80014f4:	d100      	bne.n	80014f8 <__aeabi_dadd+0x228>
 80014f6:	e182      	b.n	80017fe <__aeabi_dadd+0x52e>
 80014f8:	4f58      	ldr	r7, [pc, #352]	@ (800165c <__aeabi_dadd+0x38c>)
 80014fa:	42b9      	cmp	r1, r7
 80014fc:	d100      	bne.n	8001500 <__aeabi_dadd+0x230>
 80014fe:	e190      	b.n	8001822 <__aeabi_dadd+0x552>
 8001500:	4661      	mov	r1, ip
 8001502:	2701      	movs	r7, #1
 8001504:	2938      	cmp	r1, #56	@ 0x38
 8001506:	dd00      	ble.n	800150a <__aeabi_dadd+0x23a>
 8001508:	e72e      	b.n	8001368 <__aeabi_dadd+0x98>
 800150a:	e718      	b.n	800133e <__aeabi_dadd+0x6e>
 800150c:	4f55      	ldr	r7, [pc, #340]	@ (8001664 <__aeabi_dadd+0x394>)
 800150e:	1c61      	adds	r1, r4, #1
 8001510:	4239      	tst	r1, r7
 8001512:	d000      	beq.n	8001516 <__aeabi_dadd+0x246>
 8001514:	e0d0      	b.n	80016b8 <__aeabi_dadd+0x3e8>
 8001516:	0031      	movs	r1, r6
 8001518:	4648      	mov	r0, r9
 800151a:	001f      	movs	r7, r3
 800151c:	4301      	orrs	r1, r0
 800151e:	4317      	orrs	r7, r2
 8001520:	2c00      	cmp	r4, #0
 8001522:	d000      	beq.n	8001526 <__aeabi_dadd+0x256>
 8001524:	e13d      	b.n	80017a2 <__aeabi_dadd+0x4d2>
 8001526:	2900      	cmp	r1, #0
 8001528:	d100      	bne.n	800152c <__aeabi_dadd+0x25c>
 800152a:	e1bc      	b.n	80018a6 <__aeabi_dadd+0x5d6>
 800152c:	2f00      	cmp	r7, #0
 800152e:	d000      	beq.n	8001532 <__aeabi_dadd+0x262>
 8001530:	e1bf      	b.n	80018b2 <__aeabi_dadd+0x5e2>
 8001532:	464b      	mov	r3, r9
 8001534:	2100      	movs	r1, #0
 8001536:	08d8      	lsrs	r0, r3, #3
 8001538:	0777      	lsls	r7, r6, #29
 800153a:	4307      	orrs	r7, r0
 800153c:	08f0      	lsrs	r0, r6, #3
 800153e:	0306      	lsls	r6, r0, #12
 8001540:	054c      	lsls	r4, r1, #21
 8001542:	0b36      	lsrs	r6, r6, #12
 8001544:	0d64      	lsrs	r4, r4, #21
 8001546:	e00c      	b.n	8001562 <__aeabi_dadd+0x292>
 8001548:	4f44      	ldr	r7, [pc, #272]	@ (800165c <__aeabi_dadd+0x38c>)
 800154a:	42bc      	cmp	r4, r7
 800154c:	d100      	bne.n	8001550 <__aeabi_dadd+0x280>
 800154e:	e08b      	b.n	8001668 <__aeabi_dadd+0x398>
 8001550:	2701      	movs	r7, #1
 8001552:	2938      	cmp	r1, #56	@ 0x38
 8001554:	dcb2      	bgt.n	80014bc <__aeabi_dadd+0x1ec>
 8001556:	2780      	movs	r7, #128	@ 0x80
 8001558:	043f      	lsls	r7, r7, #16
 800155a:	433b      	orrs	r3, r7
 800155c:	e79c      	b.n	8001498 <__aeabi_dadd+0x1c8>
 800155e:	2600      	movs	r6, #0
 8001560:	2700      	movs	r7, #0
 8001562:	0524      	lsls	r4, r4, #20
 8001564:	4334      	orrs	r4, r6
 8001566:	07ed      	lsls	r5, r5, #31
 8001568:	432c      	orrs	r4, r5
 800156a:	0038      	movs	r0, r7
 800156c:	0021      	movs	r1, r4
 800156e:	b002      	add	sp, #8
 8001570:	bce0      	pop	{r5, r6, r7}
 8001572:	46ba      	mov	sl, r7
 8001574:	46b1      	mov	r9, r6
 8001576:	46a8      	mov	r8, r5
 8001578:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800157a:	077b      	lsls	r3, r7, #29
 800157c:	d004      	beq.n	8001588 <__aeabi_dadd+0x2b8>
 800157e:	230f      	movs	r3, #15
 8001580:	403b      	ands	r3, r7
 8001582:	2b04      	cmp	r3, #4
 8001584:	d000      	beq.n	8001588 <__aeabi_dadd+0x2b8>
 8001586:	e728      	b.n	80013da <__aeabi_dadd+0x10a>
 8001588:	08f8      	lsrs	r0, r7, #3
 800158a:	4b34      	ldr	r3, [pc, #208]	@ (800165c <__aeabi_dadd+0x38c>)
 800158c:	0777      	lsls	r7, r6, #29
 800158e:	4307      	orrs	r7, r0
 8001590:	08f0      	lsrs	r0, r6, #3
 8001592:	429c      	cmp	r4, r3
 8001594:	d000      	beq.n	8001598 <__aeabi_dadd+0x2c8>
 8001596:	e24a      	b.n	8001a2e <__aeabi_dadd+0x75e>
 8001598:	003b      	movs	r3, r7
 800159a:	4303      	orrs	r3, r0
 800159c:	d059      	beq.n	8001652 <__aeabi_dadd+0x382>
 800159e:	2680      	movs	r6, #128	@ 0x80
 80015a0:	0336      	lsls	r6, r6, #12
 80015a2:	4306      	orrs	r6, r0
 80015a4:	0336      	lsls	r6, r6, #12
 80015a6:	4c2d      	ldr	r4, [pc, #180]	@ (800165c <__aeabi_dadd+0x38c>)
 80015a8:	0b36      	lsrs	r6, r6, #12
 80015aa:	e7da      	b.n	8001562 <__aeabi_dadd+0x292>
 80015ac:	2900      	cmp	r1, #0
 80015ae:	d061      	beq.n	8001674 <__aeabi_dadd+0x3a4>
 80015b0:	4641      	mov	r1, r8
 80015b2:	1b09      	subs	r1, r1, r4
 80015b4:	2c00      	cmp	r4, #0
 80015b6:	d100      	bne.n	80015ba <__aeabi_dadd+0x2ea>
 80015b8:	e0b9      	b.n	800172e <__aeabi_dadd+0x45e>
 80015ba:	4c28      	ldr	r4, [pc, #160]	@ (800165c <__aeabi_dadd+0x38c>)
 80015bc:	45a0      	cmp	r8, r4
 80015be:	d100      	bne.n	80015c2 <__aeabi_dadd+0x2f2>
 80015c0:	e1a5      	b.n	800190e <__aeabi_dadd+0x63e>
 80015c2:	2701      	movs	r7, #1
 80015c4:	2938      	cmp	r1, #56	@ 0x38
 80015c6:	dc13      	bgt.n	80015f0 <__aeabi_dadd+0x320>
 80015c8:	2480      	movs	r4, #128	@ 0x80
 80015ca:	0424      	lsls	r4, r4, #16
 80015cc:	4326      	orrs	r6, r4
 80015ce:	291f      	cmp	r1, #31
 80015d0:	dd00      	ble.n	80015d4 <__aeabi_dadd+0x304>
 80015d2:	e1c8      	b.n	8001966 <__aeabi_dadd+0x696>
 80015d4:	2420      	movs	r4, #32
 80015d6:	0037      	movs	r7, r6
 80015d8:	4648      	mov	r0, r9
 80015da:	1a64      	subs	r4, r4, r1
 80015dc:	40a7      	lsls	r7, r4
 80015de:	40c8      	lsrs	r0, r1
 80015e0:	4307      	orrs	r7, r0
 80015e2:	4648      	mov	r0, r9
 80015e4:	40a0      	lsls	r0, r4
 80015e6:	40ce      	lsrs	r6, r1
 80015e8:	1e44      	subs	r4, r0, #1
 80015ea:	41a0      	sbcs	r0, r4
 80015ec:	199b      	adds	r3, r3, r6
 80015ee:	4307      	orrs	r7, r0
 80015f0:	18bf      	adds	r7, r7, r2
 80015f2:	4297      	cmp	r7, r2
 80015f4:	4192      	sbcs	r2, r2
 80015f6:	4252      	negs	r2, r2
 80015f8:	4644      	mov	r4, r8
 80015fa:	18d6      	adds	r6, r2, r3
 80015fc:	e763      	b.n	80014c6 <__aeabi_dadd+0x1f6>
 80015fe:	0038      	movs	r0, r7
 8001600:	f000 fdb8 	bl	8002174 <__clzsi2>
 8001604:	0003      	movs	r3, r0
 8001606:	3318      	adds	r3, #24
 8001608:	2b1f      	cmp	r3, #31
 800160a:	dc00      	bgt.n	800160e <__aeabi_dadd+0x33e>
 800160c:	e6bf      	b.n	800138e <__aeabi_dadd+0xbe>
 800160e:	003a      	movs	r2, r7
 8001610:	3808      	subs	r0, #8
 8001612:	4082      	lsls	r2, r0
 8001614:	429c      	cmp	r4, r3
 8001616:	dd00      	ble.n	800161a <__aeabi_dadd+0x34a>
 8001618:	e083      	b.n	8001722 <__aeabi_dadd+0x452>
 800161a:	1b1b      	subs	r3, r3, r4
 800161c:	1c58      	adds	r0, r3, #1
 800161e:	281f      	cmp	r0, #31
 8001620:	dc00      	bgt.n	8001624 <__aeabi_dadd+0x354>
 8001622:	e1b4      	b.n	800198e <__aeabi_dadd+0x6be>
 8001624:	0017      	movs	r7, r2
 8001626:	3b1f      	subs	r3, #31
 8001628:	40df      	lsrs	r7, r3
 800162a:	2820      	cmp	r0, #32
 800162c:	d005      	beq.n	800163a <__aeabi_dadd+0x36a>
 800162e:	2340      	movs	r3, #64	@ 0x40
 8001630:	1a1b      	subs	r3, r3, r0
 8001632:	409a      	lsls	r2, r3
 8001634:	1e53      	subs	r3, r2, #1
 8001636:	419a      	sbcs	r2, r3
 8001638:	4317      	orrs	r7, r2
 800163a:	2400      	movs	r4, #0
 800163c:	2f00      	cmp	r7, #0
 800163e:	d00a      	beq.n	8001656 <__aeabi_dadd+0x386>
 8001640:	077b      	lsls	r3, r7, #29
 8001642:	d000      	beq.n	8001646 <__aeabi_dadd+0x376>
 8001644:	e6c4      	b.n	80013d0 <__aeabi_dadd+0x100>
 8001646:	0026      	movs	r6, r4
 8001648:	e79e      	b.n	8001588 <__aeabi_dadd+0x2b8>
 800164a:	464b      	mov	r3, r9
 800164c:	000c      	movs	r4, r1
 800164e:	08d8      	lsrs	r0, r3, #3
 8001650:	e79b      	b.n	800158a <__aeabi_dadd+0x2ba>
 8001652:	2700      	movs	r7, #0
 8001654:	4c01      	ldr	r4, [pc, #4]	@ (800165c <__aeabi_dadd+0x38c>)
 8001656:	2600      	movs	r6, #0
 8001658:	e783      	b.n	8001562 <__aeabi_dadd+0x292>
 800165a:	46c0      	nop			@ (mov r8, r8)
 800165c:	000007ff 	.word	0x000007ff
 8001660:	ff7fffff 	.word	0xff7fffff
 8001664:	000007fe 	.word	0x000007fe
 8001668:	464b      	mov	r3, r9
 800166a:	0777      	lsls	r7, r6, #29
 800166c:	08d8      	lsrs	r0, r3, #3
 800166e:	4307      	orrs	r7, r0
 8001670:	08f0      	lsrs	r0, r6, #3
 8001672:	e791      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001674:	4fcd      	ldr	r7, [pc, #820]	@ (80019ac <__aeabi_dadd+0x6dc>)
 8001676:	1c61      	adds	r1, r4, #1
 8001678:	4239      	tst	r1, r7
 800167a:	d16b      	bne.n	8001754 <__aeabi_dadd+0x484>
 800167c:	0031      	movs	r1, r6
 800167e:	4648      	mov	r0, r9
 8001680:	4301      	orrs	r1, r0
 8001682:	2c00      	cmp	r4, #0
 8001684:	d000      	beq.n	8001688 <__aeabi_dadd+0x3b8>
 8001686:	e14b      	b.n	8001920 <__aeabi_dadd+0x650>
 8001688:	001f      	movs	r7, r3
 800168a:	4317      	orrs	r7, r2
 800168c:	2900      	cmp	r1, #0
 800168e:	d100      	bne.n	8001692 <__aeabi_dadd+0x3c2>
 8001690:	e181      	b.n	8001996 <__aeabi_dadd+0x6c6>
 8001692:	2f00      	cmp	r7, #0
 8001694:	d100      	bne.n	8001698 <__aeabi_dadd+0x3c8>
 8001696:	e74c      	b.n	8001532 <__aeabi_dadd+0x262>
 8001698:	444a      	add	r2, r9
 800169a:	454a      	cmp	r2, r9
 800169c:	4180      	sbcs	r0, r0
 800169e:	18f6      	adds	r6, r6, r3
 80016a0:	4240      	negs	r0, r0
 80016a2:	1836      	adds	r6, r6, r0
 80016a4:	0233      	lsls	r3, r6, #8
 80016a6:	d500      	bpl.n	80016aa <__aeabi_dadd+0x3da>
 80016a8:	e1b0      	b.n	8001a0c <__aeabi_dadd+0x73c>
 80016aa:	0017      	movs	r7, r2
 80016ac:	4691      	mov	r9, r2
 80016ae:	4337      	orrs	r7, r6
 80016b0:	d000      	beq.n	80016b4 <__aeabi_dadd+0x3e4>
 80016b2:	e73e      	b.n	8001532 <__aeabi_dadd+0x262>
 80016b4:	2600      	movs	r6, #0
 80016b6:	e754      	b.n	8001562 <__aeabi_dadd+0x292>
 80016b8:	4649      	mov	r1, r9
 80016ba:	1a89      	subs	r1, r1, r2
 80016bc:	4688      	mov	r8, r1
 80016be:	45c1      	cmp	r9, r8
 80016c0:	41bf      	sbcs	r7, r7
 80016c2:	1af1      	subs	r1, r6, r3
 80016c4:	427f      	negs	r7, r7
 80016c6:	1bc9      	subs	r1, r1, r7
 80016c8:	020f      	lsls	r7, r1, #8
 80016ca:	d461      	bmi.n	8001790 <__aeabi_dadd+0x4c0>
 80016cc:	4647      	mov	r7, r8
 80016ce:	430f      	orrs	r7, r1
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dadd+0x404>
 80016d2:	e0bd      	b.n	8001850 <__aeabi_dadd+0x580>
 80016d4:	000e      	movs	r6, r1
 80016d6:	4647      	mov	r7, r8
 80016d8:	e651      	b.n	800137e <__aeabi_dadd+0xae>
 80016da:	4cb5      	ldr	r4, [pc, #724]	@ (80019b0 <__aeabi_dadd+0x6e0>)
 80016dc:	45a0      	cmp	r8, r4
 80016de:	d100      	bne.n	80016e2 <__aeabi_dadd+0x412>
 80016e0:	e100      	b.n	80018e4 <__aeabi_dadd+0x614>
 80016e2:	2701      	movs	r7, #1
 80016e4:	2938      	cmp	r1, #56	@ 0x38
 80016e6:	dd00      	ble.n	80016ea <__aeabi_dadd+0x41a>
 80016e8:	e6b8      	b.n	800145c <__aeabi_dadd+0x18c>
 80016ea:	2480      	movs	r4, #128	@ 0x80
 80016ec:	0424      	lsls	r4, r4, #16
 80016ee:	4326      	orrs	r6, r4
 80016f0:	e6a3      	b.n	800143a <__aeabi_dadd+0x16a>
 80016f2:	4eb0      	ldr	r6, [pc, #704]	@ (80019b4 <__aeabi_dadd+0x6e4>)
 80016f4:	1ae4      	subs	r4, r4, r3
 80016f6:	4016      	ands	r6, r2
 80016f8:	077b      	lsls	r3, r7, #29
 80016fa:	d000      	beq.n	80016fe <__aeabi_dadd+0x42e>
 80016fc:	e73f      	b.n	800157e <__aeabi_dadd+0x2ae>
 80016fe:	e743      	b.n	8001588 <__aeabi_dadd+0x2b8>
 8001700:	000f      	movs	r7, r1
 8001702:	0018      	movs	r0, r3
 8001704:	3f20      	subs	r7, #32
 8001706:	40f8      	lsrs	r0, r7
 8001708:	4684      	mov	ip, r0
 800170a:	2920      	cmp	r1, #32
 800170c:	d003      	beq.n	8001716 <__aeabi_dadd+0x446>
 800170e:	2740      	movs	r7, #64	@ 0x40
 8001710:	1a79      	subs	r1, r7, r1
 8001712:	408b      	lsls	r3, r1
 8001714:	431a      	orrs	r2, r3
 8001716:	1e53      	subs	r3, r2, #1
 8001718:	419a      	sbcs	r2, r3
 800171a:	4663      	mov	r3, ip
 800171c:	0017      	movs	r7, r2
 800171e:	431f      	orrs	r7, r3
 8001720:	e622      	b.n	8001368 <__aeabi_dadd+0x98>
 8001722:	48a4      	ldr	r0, [pc, #656]	@ (80019b4 <__aeabi_dadd+0x6e4>)
 8001724:	1ae1      	subs	r1, r4, r3
 8001726:	4010      	ands	r0, r2
 8001728:	0747      	lsls	r7, r0, #29
 800172a:	08c0      	lsrs	r0, r0, #3
 800172c:	e707      	b.n	800153e <__aeabi_dadd+0x26e>
 800172e:	0034      	movs	r4, r6
 8001730:	4648      	mov	r0, r9
 8001732:	4304      	orrs	r4, r0
 8001734:	d100      	bne.n	8001738 <__aeabi_dadd+0x468>
 8001736:	e0fa      	b.n	800192e <__aeabi_dadd+0x65e>
 8001738:	1e4c      	subs	r4, r1, #1
 800173a:	2901      	cmp	r1, #1
 800173c:	d100      	bne.n	8001740 <__aeabi_dadd+0x470>
 800173e:	e0d7      	b.n	80018f0 <__aeabi_dadd+0x620>
 8001740:	4f9b      	ldr	r7, [pc, #620]	@ (80019b0 <__aeabi_dadd+0x6e0>)
 8001742:	42b9      	cmp	r1, r7
 8001744:	d100      	bne.n	8001748 <__aeabi_dadd+0x478>
 8001746:	e0e2      	b.n	800190e <__aeabi_dadd+0x63e>
 8001748:	2701      	movs	r7, #1
 800174a:	2c38      	cmp	r4, #56	@ 0x38
 800174c:	dd00      	ble.n	8001750 <__aeabi_dadd+0x480>
 800174e:	e74f      	b.n	80015f0 <__aeabi_dadd+0x320>
 8001750:	0021      	movs	r1, r4
 8001752:	e73c      	b.n	80015ce <__aeabi_dadd+0x2fe>
 8001754:	4c96      	ldr	r4, [pc, #600]	@ (80019b0 <__aeabi_dadd+0x6e0>)
 8001756:	42a1      	cmp	r1, r4
 8001758:	d100      	bne.n	800175c <__aeabi_dadd+0x48c>
 800175a:	e0dd      	b.n	8001918 <__aeabi_dadd+0x648>
 800175c:	444a      	add	r2, r9
 800175e:	454a      	cmp	r2, r9
 8001760:	4180      	sbcs	r0, r0
 8001762:	18f3      	adds	r3, r6, r3
 8001764:	4240      	negs	r0, r0
 8001766:	1818      	adds	r0, r3, r0
 8001768:	07c7      	lsls	r7, r0, #31
 800176a:	0852      	lsrs	r2, r2, #1
 800176c:	4317      	orrs	r7, r2
 800176e:	0846      	lsrs	r6, r0, #1
 8001770:	0752      	lsls	r2, r2, #29
 8001772:	d005      	beq.n	8001780 <__aeabi_dadd+0x4b0>
 8001774:	220f      	movs	r2, #15
 8001776:	000c      	movs	r4, r1
 8001778:	403a      	ands	r2, r7
 800177a:	2a04      	cmp	r2, #4
 800177c:	d000      	beq.n	8001780 <__aeabi_dadd+0x4b0>
 800177e:	e62c      	b.n	80013da <__aeabi_dadd+0x10a>
 8001780:	0776      	lsls	r6, r6, #29
 8001782:	08ff      	lsrs	r7, r7, #3
 8001784:	4337      	orrs	r7, r6
 8001786:	0900      	lsrs	r0, r0, #4
 8001788:	e6d9      	b.n	800153e <__aeabi_dadd+0x26e>
 800178a:	2700      	movs	r7, #0
 800178c:	2600      	movs	r6, #0
 800178e:	e6e8      	b.n	8001562 <__aeabi_dadd+0x292>
 8001790:	4649      	mov	r1, r9
 8001792:	1a57      	subs	r7, r2, r1
 8001794:	42ba      	cmp	r2, r7
 8001796:	4192      	sbcs	r2, r2
 8001798:	1b9e      	subs	r6, r3, r6
 800179a:	4252      	negs	r2, r2
 800179c:	4665      	mov	r5, ip
 800179e:	1ab6      	subs	r6, r6, r2
 80017a0:	e5ed      	b.n	800137e <__aeabi_dadd+0xae>
 80017a2:	2900      	cmp	r1, #0
 80017a4:	d000      	beq.n	80017a8 <__aeabi_dadd+0x4d8>
 80017a6:	e0c6      	b.n	8001936 <__aeabi_dadd+0x666>
 80017a8:	2f00      	cmp	r7, #0
 80017aa:	d167      	bne.n	800187c <__aeabi_dadd+0x5ac>
 80017ac:	2680      	movs	r6, #128	@ 0x80
 80017ae:	2500      	movs	r5, #0
 80017b0:	4c7f      	ldr	r4, [pc, #508]	@ (80019b0 <__aeabi_dadd+0x6e0>)
 80017b2:	0336      	lsls	r6, r6, #12
 80017b4:	e6d5      	b.n	8001562 <__aeabi_dadd+0x292>
 80017b6:	4665      	mov	r5, ip
 80017b8:	000c      	movs	r4, r1
 80017ba:	001e      	movs	r6, r3
 80017bc:	08d0      	lsrs	r0, r2, #3
 80017be:	e6e4      	b.n	800158a <__aeabi_dadd+0x2ba>
 80017c0:	444a      	add	r2, r9
 80017c2:	454a      	cmp	r2, r9
 80017c4:	4180      	sbcs	r0, r0
 80017c6:	18f3      	adds	r3, r6, r3
 80017c8:	4240      	negs	r0, r0
 80017ca:	1818      	adds	r0, r3, r0
 80017cc:	0011      	movs	r1, r2
 80017ce:	0203      	lsls	r3, r0, #8
 80017d0:	d400      	bmi.n	80017d4 <__aeabi_dadd+0x504>
 80017d2:	e096      	b.n	8001902 <__aeabi_dadd+0x632>
 80017d4:	4b77      	ldr	r3, [pc, #476]	@ (80019b4 <__aeabi_dadd+0x6e4>)
 80017d6:	0849      	lsrs	r1, r1, #1
 80017d8:	4018      	ands	r0, r3
 80017da:	07c3      	lsls	r3, r0, #31
 80017dc:	430b      	orrs	r3, r1
 80017de:	0844      	lsrs	r4, r0, #1
 80017e0:	0749      	lsls	r1, r1, #29
 80017e2:	d100      	bne.n	80017e6 <__aeabi_dadd+0x516>
 80017e4:	e129      	b.n	8001a3a <__aeabi_dadd+0x76a>
 80017e6:	220f      	movs	r2, #15
 80017e8:	401a      	ands	r2, r3
 80017ea:	2a04      	cmp	r2, #4
 80017ec:	d100      	bne.n	80017f0 <__aeabi_dadd+0x520>
 80017ee:	e0ea      	b.n	80019c6 <__aeabi_dadd+0x6f6>
 80017f0:	1d1f      	adds	r7, r3, #4
 80017f2:	429f      	cmp	r7, r3
 80017f4:	41b6      	sbcs	r6, r6
 80017f6:	4276      	negs	r6, r6
 80017f8:	1936      	adds	r6, r6, r4
 80017fa:	2402      	movs	r4, #2
 80017fc:	e6c4      	b.n	8001588 <__aeabi_dadd+0x2b8>
 80017fe:	4649      	mov	r1, r9
 8001800:	1a8f      	subs	r7, r1, r2
 8001802:	45b9      	cmp	r9, r7
 8001804:	4180      	sbcs	r0, r0
 8001806:	1af6      	subs	r6, r6, r3
 8001808:	4240      	negs	r0, r0
 800180a:	1a36      	subs	r6, r6, r0
 800180c:	0233      	lsls	r3, r6, #8
 800180e:	d406      	bmi.n	800181e <__aeabi_dadd+0x54e>
 8001810:	0773      	lsls	r3, r6, #29
 8001812:	08ff      	lsrs	r7, r7, #3
 8001814:	2101      	movs	r1, #1
 8001816:	431f      	orrs	r7, r3
 8001818:	08f0      	lsrs	r0, r6, #3
 800181a:	e690      	b.n	800153e <__aeabi_dadd+0x26e>
 800181c:	4665      	mov	r5, ip
 800181e:	2401      	movs	r4, #1
 8001820:	e5ab      	b.n	800137a <__aeabi_dadd+0xaa>
 8001822:	464b      	mov	r3, r9
 8001824:	0777      	lsls	r7, r6, #29
 8001826:	08d8      	lsrs	r0, r3, #3
 8001828:	4307      	orrs	r7, r0
 800182a:	08f0      	lsrs	r0, r6, #3
 800182c:	e6b4      	b.n	8001598 <__aeabi_dadd+0x2c8>
 800182e:	000f      	movs	r7, r1
 8001830:	0018      	movs	r0, r3
 8001832:	3f20      	subs	r7, #32
 8001834:	40f8      	lsrs	r0, r7
 8001836:	4684      	mov	ip, r0
 8001838:	2920      	cmp	r1, #32
 800183a:	d003      	beq.n	8001844 <__aeabi_dadd+0x574>
 800183c:	2740      	movs	r7, #64	@ 0x40
 800183e:	1a79      	subs	r1, r7, r1
 8001840:	408b      	lsls	r3, r1
 8001842:	431a      	orrs	r2, r3
 8001844:	1e53      	subs	r3, r2, #1
 8001846:	419a      	sbcs	r2, r3
 8001848:	4663      	mov	r3, ip
 800184a:	0017      	movs	r7, r2
 800184c:	431f      	orrs	r7, r3
 800184e:	e635      	b.n	80014bc <__aeabi_dadd+0x1ec>
 8001850:	2500      	movs	r5, #0
 8001852:	2400      	movs	r4, #0
 8001854:	2600      	movs	r6, #0
 8001856:	e684      	b.n	8001562 <__aeabi_dadd+0x292>
 8001858:	000c      	movs	r4, r1
 800185a:	0035      	movs	r5, r6
 800185c:	3c20      	subs	r4, #32
 800185e:	40e5      	lsrs	r5, r4
 8001860:	2920      	cmp	r1, #32
 8001862:	d005      	beq.n	8001870 <__aeabi_dadd+0x5a0>
 8001864:	2440      	movs	r4, #64	@ 0x40
 8001866:	1a61      	subs	r1, r4, r1
 8001868:	408e      	lsls	r6, r1
 800186a:	4649      	mov	r1, r9
 800186c:	4331      	orrs	r1, r6
 800186e:	4689      	mov	r9, r1
 8001870:	4648      	mov	r0, r9
 8001872:	1e41      	subs	r1, r0, #1
 8001874:	4188      	sbcs	r0, r1
 8001876:	0007      	movs	r7, r0
 8001878:	432f      	orrs	r7, r5
 800187a:	e5ef      	b.n	800145c <__aeabi_dadd+0x18c>
 800187c:	08d2      	lsrs	r2, r2, #3
 800187e:	075f      	lsls	r7, r3, #29
 8001880:	4665      	mov	r5, ip
 8001882:	4317      	orrs	r7, r2
 8001884:	08d8      	lsrs	r0, r3, #3
 8001886:	e687      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001888:	1a17      	subs	r7, r2, r0
 800188a:	42ba      	cmp	r2, r7
 800188c:	4192      	sbcs	r2, r2
 800188e:	1b9e      	subs	r6, r3, r6
 8001890:	4252      	negs	r2, r2
 8001892:	1ab6      	subs	r6, r6, r2
 8001894:	0233      	lsls	r3, r6, #8
 8001896:	d4c1      	bmi.n	800181c <__aeabi_dadd+0x54c>
 8001898:	0773      	lsls	r3, r6, #29
 800189a:	08ff      	lsrs	r7, r7, #3
 800189c:	4665      	mov	r5, ip
 800189e:	2101      	movs	r1, #1
 80018a0:	431f      	orrs	r7, r3
 80018a2:	08f0      	lsrs	r0, r6, #3
 80018a4:	e64b      	b.n	800153e <__aeabi_dadd+0x26e>
 80018a6:	2f00      	cmp	r7, #0
 80018a8:	d07b      	beq.n	80019a2 <__aeabi_dadd+0x6d2>
 80018aa:	4665      	mov	r5, ip
 80018ac:	001e      	movs	r6, r3
 80018ae:	4691      	mov	r9, r2
 80018b0:	e63f      	b.n	8001532 <__aeabi_dadd+0x262>
 80018b2:	1a81      	subs	r1, r0, r2
 80018b4:	4688      	mov	r8, r1
 80018b6:	45c1      	cmp	r9, r8
 80018b8:	41a4      	sbcs	r4, r4
 80018ba:	1af1      	subs	r1, r6, r3
 80018bc:	4264      	negs	r4, r4
 80018be:	1b09      	subs	r1, r1, r4
 80018c0:	2480      	movs	r4, #128	@ 0x80
 80018c2:	0424      	lsls	r4, r4, #16
 80018c4:	4221      	tst	r1, r4
 80018c6:	d077      	beq.n	80019b8 <__aeabi_dadd+0x6e8>
 80018c8:	1a10      	subs	r0, r2, r0
 80018ca:	4282      	cmp	r2, r0
 80018cc:	4192      	sbcs	r2, r2
 80018ce:	0007      	movs	r7, r0
 80018d0:	1b9e      	subs	r6, r3, r6
 80018d2:	4252      	negs	r2, r2
 80018d4:	1ab6      	subs	r6, r6, r2
 80018d6:	4337      	orrs	r7, r6
 80018d8:	d000      	beq.n	80018dc <__aeabi_dadd+0x60c>
 80018da:	e0a0      	b.n	8001a1e <__aeabi_dadd+0x74e>
 80018dc:	4665      	mov	r5, ip
 80018de:	2400      	movs	r4, #0
 80018e0:	2600      	movs	r6, #0
 80018e2:	e63e      	b.n	8001562 <__aeabi_dadd+0x292>
 80018e4:	075f      	lsls	r7, r3, #29
 80018e6:	08d2      	lsrs	r2, r2, #3
 80018e8:	4665      	mov	r5, ip
 80018ea:	4317      	orrs	r7, r2
 80018ec:	08d8      	lsrs	r0, r3, #3
 80018ee:	e653      	b.n	8001598 <__aeabi_dadd+0x2c8>
 80018f0:	1881      	adds	r1, r0, r2
 80018f2:	4291      	cmp	r1, r2
 80018f4:	4192      	sbcs	r2, r2
 80018f6:	18f0      	adds	r0, r6, r3
 80018f8:	4252      	negs	r2, r2
 80018fa:	1880      	adds	r0, r0, r2
 80018fc:	0203      	lsls	r3, r0, #8
 80018fe:	d500      	bpl.n	8001902 <__aeabi_dadd+0x632>
 8001900:	e768      	b.n	80017d4 <__aeabi_dadd+0x504>
 8001902:	0747      	lsls	r7, r0, #29
 8001904:	08c9      	lsrs	r1, r1, #3
 8001906:	430f      	orrs	r7, r1
 8001908:	08c0      	lsrs	r0, r0, #3
 800190a:	2101      	movs	r1, #1
 800190c:	e617      	b.n	800153e <__aeabi_dadd+0x26e>
 800190e:	08d2      	lsrs	r2, r2, #3
 8001910:	075f      	lsls	r7, r3, #29
 8001912:	4317      	orrs	r7, r2
 8001914:	08d8      	lsrs	r0, r3, #3
 8001916:	e63f      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001918:	000c      	movs	r4, r1
 800191a:	2600      	movs	r6, #0
 800191c:	2700      	movs	r7, #0
 800191e:	e620      	b.n	8001562 <__aeabi_dadd+0x292>
 8001920:	2900      	cmp	r1, #0
 8001922:	d156      	bne.n	80019d2 <__aeabi_dadd+0x702>
 8001924:	075f      	lsls	r7, r3, #29
 8001926:	08d2      	lsrs	r2, r2, #3
 8001928:	4317      	orrs	r7, r2
 800192a:	08d8      	lsrs	r0, r3, #3
 800192c:	e634      	b.n	8001598 <__aeabi_dadd+0x2c8>
 800192e:	000c      	movs	r4, r1
 8001930:	001e      	movs	r6, r3
 8001932:	08d0      	lsrs	r0, r2, #3
 8001934:	e629      	b.n	800158a <__aeabi_dadd+0x2ba>
 8001936:	08c1      	lsrs	r1, r0, #3
 8001938:	0770      	lsls	r0, r6, #29
 800193a:	4301      	orrs	r1, r0
 800193c:	08f0      	lsrs	r0, r6, #3
 800193e:	2f00      	cmp	r7, #0
 8001940:	d062      	beq.n	8001a08 <__aeabi_dadd+0x738>
 8001942:	2480      	movs	r4, #128	@ 0x80
 8001944:	0324      	lsls	r4, r4, #12
 8001946:	4220      	tst	r0, r4
 8001948:	d007      	beq.n	800195a <__aeabi_dadd+0x68a>
 800194a:	08de      	lsrs	r6, r3, #3
 800194c:	4226      	tst	r6, r4
 800194e:	d104      	bne.n	800195a <__aeabi_dadd+0x68a>
 8001950:	4665      	mov	r5, ip
 8001952:	0030      	movs	r0, r6
 8001954:	08d1      	lsrs	r1, r2, #3
 8001956:	075b      	lsls	r3, r3, #29
 8001958:	4319      	orrs	r1, r3
 800195a:	0f4f      	lsrs	r7, r1, #29
 800195c:	00c9      	lsls	r1, r1, #3
 800195e:	08c9      	lsrs	r1, r1, #3
 8001960:	077f      	lsls	r7, r7, #29
 8001962:	430f      	orrs	r7, r1
 8001964:	e618      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001966:	000c      	movs	r4, r1
 8001968:	0030      	movs	r0, r6
 800196a:	3c20      	subs	r4, #32
 800196c:	40e0      	lsrs	r0, r4
 800196e:	4684      	mov	ip, r0
 8001970:	2920      	cmp	r1, #32
 8001972:	d005      	beq.n	8001980 <__aeabi_dadd+0x6b0>
 8001974:	2440      	movs	r4, #64	@ 0x40
 8001976:	1a61      	subs	r1, r4, r1
 8001978:	408e      	lsls	r6, r1
 800197a:	4649      	mov	r1, r9
 800197c:	4331      	orrs	r1, r6
 800197e:	4689      	mov	r9, r1
 8001980:	4648      	mov	r0, r9
 8001982:	1e41      	subs	r1, r0, #1
 8001984:	4188      	sbcs	r0, r1
 8001986:	4661      	mov	r1, ip
 8001988:	0007      	movs	r7, r0
 800198a:	430f      	orrs	r7, r1
 800198c:	e630      	b.n	80015f0 <__aeabi_dadd+0x320>
 800198e:	2120      	movs	r1, #32
 8001990:	2700      	movs	r7, #0
 8001992:	1a09      	subs	r1, r1, r0
 8001994:	e50e      	b.n	80013b4 <__aeabi_dadd+0xe4>
 8001996:	001e      	movs	r6, r3
 8001998:	2f00      	cmp	r7, #0
 800199a:	d000      	beq.n	800199e <__aeabi_dadd+0x6ce>
 800199c:	e522      	b.n	80013e4 <__aeabi_dadd+0x114>
 800199e:	2400      	movs	r4, #0
 80019a0:	e758      	b.n	8001854 <__aeabi_dadd+0x584>
 80019a2:	2500      	movs	r5, #0
 80019a4:	2400      	movs	r4, #0
 80019a6:	2600      	movs	r6, #0
 80019a8:	e5db      	b.n	8001562 <__aeabi_dadd+0x292>
 80019aa:	46c0      	nop			@ (mov r8, r8)
 80019ac:	000007fe 	.word	0x000007fe
 80019b0:	000007ff 	.word	0x000007ff
 80019b4:	ff7fffff 	.word	0xff7fffff
 80019b8:	4647      	mov	r7, r8
 80019ba:	430f      	orrs	r7, r1
 80019bc:	d100      	bne.n	80019c0 <__aeabi_dadd+0x6f0>
 80019be:	e747      	b.n	8001850 <__aeabi_dadd+0x580>
 80019c0:	000e      	movs	r6, r1
 80019c2:	46c1      	mov	r9, r8
 80019c4:	e5b5      	b.n	8001532 <__aeabi_dadd+0x262>
 80019c6:	08df      	lsrs	r7, r3, #3
 80019c8:	0764      	lsls	r4, r4, #29
 80019ca:	2102      	movs	r1, #2
 80019cc:	4327      	orrs	r7, r4
 80019ce:	0900      	lsrs	r0, r0, #4
 80019d0:	e5b5      	b.n	800153e <__aeabi_dadd+0x26e>
 80019d2:	0019      	movs	r1, r3
 80019d4:	08c0      	lsrs	r0, r0, #3
 80019d6:	0777      	lsls	r7, r6, #29
 80019d8:	4307      	orrs	r7, r0
 80019da:	4311      	orrs	r1, r2
 80019dc:	08f0      	lsrs	r0, r6, #3
 80019de:	2900      	cmp	r1, #0
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dadd+0x714>
 80019e2:	e5d9      	b.n	8001598 <__aeabi_dadd+0x2c8>
 80019e4:	2180      	movs	r1, #128	@ 0x80
 80019e6:	0309      	lsls	r1, r1, #12
 80019e8:	4208      	tst	r0, r1
 80019ea:	d007      	beq.n	80019fc <__aeabi_dadd+0x72c>
 80019ec:	08dc      	lsrs	r4, r3, #3
 80019ee:	420c      	tst	r4, r1
 80019f0:	d104      	bne.n	80019fc <__aeabi_dadd+0x72c>
 80019f2:	08d2      	lsrs	r2, r2, #3
 80019f4:	075b      	lsls	r3, r3, #29
 80019f6:	431a      	orrs	r2, r3
 80019f8:	0017      	movs	r7, r2
 80019fa:	0020      	movs	r0, r4
 80019fc:	0f7b      	lsrs	r3, r7, #29
 80019fe:	00ff      	lsls	r7, r7, #3
 8001a00:	08ff      	lsrs	r7, r7, #3
 8001a02:	075b      	lsls	r3, r3, #29
 8001a04:	431f      	orrs	r7, r3
 8001a06:	e5c7      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001a08:	000f      	movs	r7, r1
 8001a0a:	e5c5      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001a0c:	4b12      	ldr	r3, [pc, #72]	@ (8001a58 <__aeabi_dadd+0x788>)
 8001a0e:	08d2      	lsrs	r2, r2, #3
 8001a10:	4033      	ands	r3, r6
 8001a12:	075f      	lsls	r7, r3, #29
 8001a14:	025b      	lsls	r3, r3, #9
 8001a16:	2401      	movs	r4, #1
 8001a18:	4317      	orrs	r7, r2
 8001a1a:	0b1e      	lsrs	r6, r3, #12
 8001a1c:	e5a1      	b.n	8001562 <__aeabi_dadd+0x292>
 8001a1e:	4226      	tst	r6, r4
 8001a20:	d012      	beq.n	8001a48 <__aeabi_dadd+0x778>
 8001a22:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <__aeabi_dadd+0x788>)
 8001a24:	4665      	mov	r5, ip
 8001a26:	0002      	movs	r2, r0
 8001a28:	2401      	movs	r4, #1
 8001a2a:	401e      	ands	r6, r3
 8001a2c:	e4e6      	b.n	80013fc <__aeabi_dadd+0x12c>
 8001a2e:	0021      	movs	r1, r4
 8001a30:	e585      	b.n	800153e <__aeabi_dadd+0x26e>
 8001a32:	0017      	movs	r7, r2
 8001a34:	e5a8      	b.n	8001588 <__aeabi_dadd+0x2b8>
 8001a36:	003a      	movs	r2, r7
 8001a38:	e4d4      	b.n	80013e4 <__aeabi_dadd+0x114>
 8001a3a:	08db      	lsrs	r3, r3, #3
 8001a3c:	0764      	lsls	r4, r4, #29
 8001a3e:	431c      	orrs	r4, r3
 8001a40:	0027      	movs	r7, r4
 8001a42:	2102      	movs	r1, #2
 8001a44:	0900      	lsrs	r0, r0, #4
 8001a46:	e57a      	b.n	800153e <__aeabi_dadd+0x26e>
 8001a48:	08c0      	lsrs	r0, r0, #3
 8001a4a:	0777      	lsls	r7, r6, #29
 8001a4c:	4307      	orrs	r7, r0
 8001a4e:	4665      	mov	r5, ip
 8001a50:	2100      	movs	r1, #0
 8001a52:	08f0      	lsrs	r0, r6, #3
 8001a54:	e573      	b.n	800153e <__aeabi_dadd+0x26e>
 8001a56:	46c0      	nop			@ (mov r8, r8)
 8001a58:	ff7fffff 	.word	0xff7fffff

08001a5c <__aeabi_dmul>:
 8001a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a5e:	4657      	mov	r7, sl
 8001a60:	464e      	mov	r6, r9
 8001a62:	46de      	mov	lr, fp
 8001a64:	4645      	mov	r5, r8
 8001a66:	b5e0      	push	{r5, r6, r7, lr}
 8001a68:	001f      	movs	r7, r3
 8001a6a:	030b      	lsls	r3, r1, #12
 8001a6c:	0b1b      	lsrs	r3, r3, #12
 8001a6e:	0016      	movs	r6, r2
 8001a70:	469a      	mov	sl, r3
 8001a72:	0fca      	lsrs	r2, r1, #31
 8001a74:	004b      	lsls	r3, r1, #1
 8001a76:	0004      	movs	r4, r0
 8001a78:	4691      	mov	r9, r2
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	0d5b      	lsrs	r3, r3, #21
 8001a7e:	d100      	bne.n	8001a82 <__aeabi_dmul+0x26>
 8001a80:	e1cf      	b.n	8001e22 <__aeabi_dmul+0x3c6>
 8001a82:	4acd      	ldr	r2, [pc, #820]	@ (8001db8 <__aeabi_dmul+0x35c>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d055      	beq.n	8001b34 <__aeabi_dmul+0xd8>
 8001a88:	4651      	mov	r1, sl
 8001a8a:	0f42      	lsrs	r2, r0, #29
 8001a8c:	00c9      	lsls	r1, r1, #3
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	2180      	movs	r1, #128	@ 0x80
 8001a92:	0409      	lsls	r1, r1, #16
 8001a94:	4311      	orrs	r1, r2
 8001a96:	00c2      	lsls	r2, r0, #3
 8001a98:	4690      	mov	r8, r2
 8001a9a:	4ac8      	ldr	r2, [pc, #800]	@ (8001dbc <__aeabi_dmul+0x360>)
 8001a9c:	468a      	mov	sl, r1
 8001a9e:	4693      	mov	fp, r2
 8001aa0:	449b      	add	fp, r3
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	2500      	movs	r5, #0
 8001aa6:	9302      	str	r3, [sp, #8]
 8001aa8:	033c      	lsls	r4, r7, #12
 8001aaa:	007b      	lsls	r3, r7, #1
 8001aac:	0ffa      	lsrs	r2, r7, #31
 8001aae:	9601      	str	r6, [sp, #4]
 8001ab0:	0b24      	lsrs	r4, r4, #12
 8001ab2:	0d5b      	lsrs	r3, r3, #21
 8001ab4:	9200      	str	r2, [sp, #0]
 8001ab6:	d100      	bne.n	8001aba <__aeabi_dmul+0x5e>
 8001ab8:	e188      	b.n	8001dcc <__aeabi_dmul+0x370>
 8001aba:	4abf      	ldr	r2, [pc, #764]	@ (8001db8 <__aeabi_dmul+0x35c>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d100      	bne.n	8001ac2 <__aeabi_dmul+0x66>
 8001ac0:	e092      	b.n	8001be8 <__aeabi_dmul+0x18c>
 8001ac2:	4abe      	ldr	r2, [pc, #760]	@ (8001dbc <__aeabi_dmul+0x360>)
 8001ac4:	4694      	mov	ip, r2
 8001ac6:	4463      	add	r3, ip
 8001ac8:	449b      	add	fp, r3
 8001aca:	2d0a      	cmp	r5, #10
 8001acc:	dc42      	bgt.n	8001b54 <__aeabi_dmul+0xf8>
 8001ace:	00e4      	lsls	r4, r4, #3
 8001ad0:	0f73      	lsrs	r3, r6, #29
 8001ad2:	4323      	orrs	r3, r4
 8001ad4:	2480      	movs	r4, #128	@ 0x80
 8001ad6:	4649      	mov	r1, r9
 8001ad8:	0424      	lsls	r4, r4, #16
 8001ada:	431c      	orrs	r4, r3
 8001adc:	00f3      	lsls	r3, r6, #3
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	9b00      	ldr	r3, [sp, #0]
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	4059      	eors	r1, r3
 8001ae6:	b2cb      	uxtb	r3, r1
 8001ae8:	9303      	str	r3, [sp, #12]
 8001aea:	2d02      	cmp	r5, #2
 8001aec:	dc00      	bgt.n	8001af0 <__aeabi_dmul+0x94>
 8001aee:	e094      	b.n	8001c1a <__aeabi_dmul+0x1be>
 8001af0:	2301      	movs	r3, #1
 8001af2:	40ab      	lsls	r3, r5
 8001af4:	001d      	movs	r5, r3
 8001af6:	23a6      	movs	r3, #166	@ 0xa6
 8001af8:	002a      	movs	r2, r5
 8001afa:	00db      	lsls	r3, r3, #3
 8001afc:	401a      	ands	r2, r3
 8001afe:	421d      	tst	r5, r3
 8001b00:	d000      	beq.n	8001b04 <__aeabi_dmul+0xa8>
 8001b02:	e229      	b.n	8001f58 <__aeabi_dmul+0x4fc>
 8001b04:	2390      	movs	r3, #144	@ 0x90
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	421d      	tst	r5, r3
 8001b0a:	d100      	bne.n	8001b0e <__aeabi_dmul+0xb2>
 8001b0c:	e24d      	b.n	8001faa <__aeabi_dmul+0x54e>
 8001b0e:	2300      	movs	r3, #0
 8001b10:	2480      	movs	r4, #128	@ 0x80
 8001b12:	4699      	mov	r9, r3
 8001b14:	0324      	lsls	r4, r4, #12
 8001b16:	4ba8      	ldr	r3, [pc, #672]	@ (8001db8 <__aeabi_dmul+0x35c>)
 8001b18:	0010      	movs	r0, r2
 8001b1a:	464a      	mov	r2, r9
 8001b1c:	051b      	lsls	r3, r3, #20
 8001b1e:	4323      	orrs	r3, r4
 8001b20:	07d2      	lsls	r2, r2, #31
 8001b22:	4313      	orrs	r3, r2
 8001b24:	0019      	movs	r1, r3
 8001b26:	b005      	add	sp, #20
 8001b28:	bcf0      	pop	{r4, r5, r6, r7}
 8001b2a:	46bb      	mov	fp, r7
 8001b2c:	46b2      	mov	sl, r6
 8001b2e:	46a9      	mov	r9, r5
 8001b30:	46a0      	mov	r8, r4
 8001b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b34:	4652      	mov	r2, sl
 8001b36:	4302      	orrs	r2, r0
 8001b38:	4690      	mov	r8, r2
 8001b3a:	d000      	beq.n	8001b3e <__aeabi_dmul+0xe2>
 8001b3c:	e1ac      	b.n	8001e98 <__aeabi_dmul+0x43c>
 8001b3e:	469b      	mov	fp, r3
 8001b40:	2302      	movs	r3, #2
 8001b42:	4692      	mov	sl, r2
 8001b44:	2508      	movs	r5, #8
 8001b46:	9302      	str	r3, [sp, #8]
 8001b48:	e7ae      	b.n	8001aa8 <__aeabi_dmul+0x4c>
 8001b4a:	9b00      	ldr	r3, [sp, #0]
 8001b4c:	46a2      	mov	sl, r4
 8001b4e:	4699      	mov	r9, r3
 8001b50:	9b01      	ldr	r3, [sp, #4]
 8001b52:	4698      	mov	r8, r3
 8001b54:	9b02      	ldr	r3, [sp, #8]
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d100      	bne.n	8001b5c <__aeabi_dmul+0x100>
 8001b5a:	e1ca      	b.n	8001ef2 <__aeabi_dmul+0x496>
 8001b5c:	2b03      	cmp	r3, #3
 8001b5e:	d100      	bne.n	8001b62 <__aeabi_dmul+0x106>
 8001b60:	e192      	b.n	8001e88 <__aeabi_dmul+0x42c>
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d110      	bne.n	8001b88 <__aeabi_dmul+0x12c>
 8001b66:	2300      	movs	r3, #0
 8001b68:	2400      	movs	r4, #0
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	e7d4      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001b6e:	2201      	movs	r2, #1
 8001b70:	087b      	lsrs	r3, r7, #1
 8001b72:	403a      	ands	r2, r7
 8001b74:	4313      	orrs	r3, r2
 8001b76:	4652      	mov	r2, sl
 8001b78:	07d2      	lsls	r2, r2, #31
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	4698      	mov	r8, r3
 8001b7e:	4653      	mov	r3, sl
 8001b80:	085b      	lsrs	r3, r3, #1
 8001b82:	469a      	mov	sl, r3
 8001b84:	9b03      	ldr	r3, [sp, #12]
 8001b86:	4699      	mov	r9, r3
 8001b88:	465b      	mov	r3, fp
 8001b8a:	1c58      	adds	r0, r3, #1
 8001b8c:	2380      	movs	r3, #128	@ 0x80
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	445b      	add	r3, fp
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	dc00      	bgt.n	8001b98 <__aeabi_dmul+0x13c>
 8001b96:	e1b1      	b.n	8001efc <__aeabi_dmul+0x4a0>
 8001b98:	4642      	mov	r2, r8
 8001b9a:	0752      	lsls	r2, r2, #29
 8001b9c:	d00b      	beq.n	8001bb6 <__aeabi_dmul+0x15a>
 8001b9e:	220f      	movs	r2, #15
 8001ba0:	4641      	mov	r1, r8
 8001ba2:	400a      	ands	r2, r1
 8001ba4:	2a04      	cmp	r2, #4
 8001ba6:	d006      	beq.n	8001bb6 <__aeabi_dmul+0x15a>
 8001ba8:	4642      	mov	r2, r8
 8001baa:	1d11      	adds	r1, r2, #4
 8001bac:	4541      	cmp	r1, r8
 8001bae:	4192      	sbcs	r2, r2
 8001bb0:	4688      	mov	r8, r1
 8001bb2:	4252      	negs	r2, r2
 8001bb4:	4492      	add	sl, r2
 8001bb6:	4652      	mov	r2, sl
 8001bb8:	01d2      	lsls	r2, r2, #7
 8001bba:	d506      	bpl.n	8001bca <__aeabi_dmul+0x16e>
 8001bbc:	4652      	mov	r2, sl
 8001bbe:	4b80      	ldr	r3, [pc, #512]	@ (8001dc0 <__aeabi_dmul+0x364>)
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	2380      	movs	r3, #128	@ 0x80
 8001bc4:	4692      	mov	sl, r2
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	18c3      	adds	r3, r0, r3
 8001bca:	4a7e      	ldr	r2, [pc, #504]	@ (8001dc4 <__aeabi_dmul+0x368>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	dd00      	ble.n	8001bd2 <__aeabi_dmul+0x176>
 8001bd0:	e18f      	b.n	8001ef2 <__aeabi_dmul+0x496>
 8001bd2:	4642      	mov	r2, r8
 8001bd4:	08d1      	lsrs	r1, r2, #3
 8001bd6:	4652      	mov	r2, sl
 8001bd8:	0752      	lsls	r2, r2, #29
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	4651      	mov	r1, sl
 8001bde:	055b      	lsls	r3, r3, #21
 8001be0:	024c      	lsls	r4, r1, #9
 8001be2:	0b24      	lsrs	r4, r4, #12
 8001be4:	0d5b      	lsrs	r3, r3, #21
 8001be6:	e797      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001be8:	4b73      	ldr	r3, [pc, #460]	@ (8001db8 <__aeabi_dmul+0x35c>)
 8001bea:	4326      	orrs	r6, r4
 8001bec:	469c      	mov	ip, r3
 8001bee:	44e3      	add	fp, ip
 8001bf0:	2e00      	cmp	r6, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dmul+0x19a>
 8001bf4:	e16f      	b.n	8001ed6 <__aeabi_dmul+0x47a>
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	4649      	mov	r1, r9
 8001bfa:	431d      	orrs	r5, r3
 8001bfc:	9b00      	ldr	r3, [sp, #0]
 8001bfe:	4059      	eors	r1, r3
 8001c00:	b2cb      	uxtb	r3, r1
 8001c02:	9303      	str	r3, [sp, #12]
 8001c04:	2d0a      	cmp	r5, #10
 8001c06:	dd00      	ble.n	8001c0a <__aeabi_dmul+0x1ae>
 8001c08:	e133      	b.n	8001e72 <__aeabi_dmul+0x416>
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	40ab      	lsls	r3, r5
 8001c0e:	001d      	movs	r5, r3
 8001c10:	2303      	movs	r3, #3
 8001c12:	9302      	str	r3, [sp, #8]
 8001c14:	2288      	movs	r2, #136	@ 0x88
 8001c16:	422a      	tst	r2, r5
 8001c18:	d197      	bne.n	8001b4a <__aeabi_dmul+0xee>
 8001c1a:	4642      	mov	r2, r8
 8001c1c:	4643      	mov	r3, r8
 8001c1e:	0412      	lsls	r2, r2, #16
 8001c20:	0c12      	lsrs	r2, r2, #16
 8001c22:	0016      	movs	r6, r2
 8001c24:	9801      	ldr	r0, [sp, #4]
 8001c26:	0c1d      	lsrs	r5, r3, #16
 8001c28:	0c03      	lsrs	r3, r0, #16
 8001c2a:	0400      	lsls	r0, r0, #16
 8001c2c:	0c00      	lsrs	r0, r0, #16
 8001c2e:	4346      	muls	r6, r0
 8001c30:	46b4      	mov	ip, r6
 8001c32:	001e      	movs	r6, r3
 8001c34:	436e      	muls	r6, r5
 8001c36:	9600      	str	r6, [sp, #0]
 8001c38:	0016      	movs	r6, r2
 8001c3a:	0007      	movs	r7, r0
 8001c3c:	435e      	muls	r6, r3
 8001c3e:	4661      	mov	r1, ip
 8001c40:	46b0      	mov	r8, r6
 8001c42:	436f      	muls	r7, r5
 8001c44:	0c0e      	lsrs	r6, r1, #16
 8001c46:	44b8      	add	r8, r7
 8001c48:	4446      	add	r6, r8
 8001c4a:	42b7      	cmp	r7, r6
 8001c4c:	d905      	bls.n	8001c5a <__aeabi_dmul+0x1fe>
 8001c4e:	2180      	movs	r1, #128	@ 0x80
 8001c50:	0249      	lsls	r1, r1, #9
 8001c52:	4688      	mov	r8, r1
 8001c54:	9f00      	ldr	r7, [sp, #0]
 8001c56:	4447      	add	r7, r8
 8001c58:	9700      	str	r7, [sp, #0]
 8001c5a:	4661      	mov	r1, ip
 8001c5c:	0409      	lsls	r1, r1, #16
 8001c5e:	0c09      	lsrs	r1, r1, #16
 8001c60:	0c37      	lsrs	r7, r6, #16
 8001c62:	0436      	lsls	r6, r6, #16
 8001c64:	468c      	mov	ip, r1
 8001c66:	0031      	movs	r1, r6
 8001c68:	4461      	add	r1, ip
 8001c6a:	9101      	str	r1, [sp, #4]
 8001c6c:	0011      	movs	r1, r2
 8001c6e:	0c26      	lsrs	r6, r4, #16
 8001c70:	0424      	lsls	r4, r4, #16
 8001c72:	0c24      	lsrs	r4, r4, #16
 8001c74:	4361      	muls	r1, r4
 8001c76:	468c      	mov	ip, r1
 8001c78:	0021      	movs	r1, r4
 8001c7a:	4369      	muls	r1, r5
 8001c7c:	4689      	mov	r9, r1
 8001c7e:	4661      	mov	r1, ip
 8001c80:	0c09      	lsrs	r1, r1, #16
 8001c82:	4688      	mov	r8, r1
 8001c84:	4372      	muls	r2, r6
 8001c86:	444a      	add	r2, r9
 8001c88:	4442      	add	r2, r8
 8001c8a:	4375      	muls	r5, r6
 8001c8c:	4591      	cmp	r9, r2
 8001c8e:	d903      	bls.n	8001c98 <__aeabi_dmul+0x23c>
 8001c90:	2180      	movs	r1, #128	@ 0x80
 8001c92:	0249      	lsls	r1, r1, #9
 8001c94:	4688      	mov	r8, r1
 8001c96:	4445      	add	r5, r8
 8001c98:	0c11      	lsrs	r1, r2, #16
 8001c9a:	4688      	mov	r8, r1
 8001c9c:	4661      	mov	r1, ip
 8001c9e:	0409      	lsls	r1, r1, #16
 8001ca0:	0c09      	lsrs	r1, r1, #16
 8001ca2:	468c      	mov	ip, r1
 8001ca4:	0412      	lsls	r2, r2, #16
 8001ca6:	4462      	add	r2, ip
 8001ca8:	18b9      	adds	r1, r7, r2
 8001caa:	9102      	str	r1, [sp, #8]
 8001cac:	4651      	mov	r1, sl
 8001cae:	0c09      	lsrs	r1, r1, #16
 8001cb0:	468c      	mov	ip, r1
 8001cb2:	4651      	mov	r1, sl
 8001cb4:	040f      	lsls	r7, r1, #16
 8001cb6:	0c3f      	lsrs	r7, r7, #16
 8001cb8:	0039      	movs	r1, r7
 8001cba:	4341      	muls	r1, r0
 8001cbc:	4445      	add	r5, r8
 8001cbe:	4688      	mov	r8, r1
 8001cc0:	4661      	mov	r1, ip
 8001cc2:	4341      	muls	r1, r0
 8001cc4:	468a      	mov	sl, r1
 8001cc6:	4641      	mov	r1, r8
 8001cc8:	4660      	mov	r0, ip
 8001cca:	0c09      	lsrs	r1, r1, #16
 8001ccc:	4689      	mov	r9, r1
 8001cce:	4358      	muls	r0, r3
 8001cd0:	437b      	muls	r3, r7
 8001cd2:	4453      	add	r3, sl
 8001cd4:	444b      	add	r3, r9
 8001cd6:	459a      	cmp	sl, r3
 8001cd8:	d903      	bls.n	8001ce2 <__aeabi_dmul+0x286>
 8001cda:	2180      	movs	r1, #128	@ 0x80
 8001cdc:	0249      	lsls	r1, r1, #9
 8001cde:	4689      	mov	r9, r1
 8001ce0:	4448      	add	r0, r9
 8001ce2:	0c19      	lsrs	r1, r3, #16
 8001ce4:	4689      	mov	r9, r1
 8001ce6:	4641      	mov	r1, r8
 8001ce8:	0409      	lsls	r1, r1, #16
 8001cea:	0c09      	lsrs	r1, r1, #16
 8001cec:	4688      	mov	r8, r1
 8001cee:	0039      	movs	r1, r7
 8001cf0:	4361      	muls	r1, r4
 8001cf2:	041b      	lsls	r3, r3, #16
 8001cf4:	4443      	add	r3, r8
 8001cf6:	4688      	mov	r8, r1
 8001cf8:	4661      	mov	r1, ip
 8001cfa:	434c      	muls	r4, r1
 8001cfc:	4371      	muls	r1, r6
 8001cfe:	468c      	mov	ip, r1
 8001d00:	4641      	mov	r1, r8
 8001d02:	4377      	muls	r7, r6
 8001d04:	0c0e      	lsrs	r6, r1, #16
 8001d06:	193f      	adds	r7, r7, r4
 8001d08:	19f6      	adds	r6, r6, r7
 8001d0a:	4448      	add	r0, r9
 8001d0c:	42b4      	cmp	r4, r6
 8001d0e:	d903      	bls.n	8001d18 <__aeabi_dmul+0x2bc>
 8001d10:	2180      	movs	r1, #128	@ 0x80
 8001d12:	0249      	lsls	r1, r1, #9
 8001d14:	4689      	mov	r9, r1
 8001d16:	44cc      	add	ip, r9
 8001d18:	9902      	ldr	r1, [sp, #8]
 8001d1a:	9f00      	ldr	r7, [sp, #0]
 8001d1c:	4689      	mov	r9, r1
 8001d1e:	0431      	lsls	r1, r6, #16
 8001d20:	444f      	add	r7, r9
 8001d22:	4689      	mov	r9, r1
 8001d24:	4641      	mov	r1, r8
 8001d26:	4297      	cmp	r7, r2
 8001d28:	4192      	sbcs	r2, r2
 8001d2a:	040c      	lsls	r4, r1, #16
 8001d2c:	0c24      	lsrs	r4, r4, #16
 8001d2e:	444c      	add	r4, r9
 8001d30:	18ff      	adds	r7, r7, r3
 8001d32:	4252      	negs	r2, r2
 8001d34:	1964      	adds	r4, r4, r5
 8001d36:	18a1      	adds	r1, r4, r2
 8001d38:	429f      	cmp	r7, r3
 8001d3a:	419b      	sbcs	r3, r3
 8001d3c:	4688      	mov	r8, r1
 8001d3e:	4682      	mov	sl, r0
 8001d40:	425b      	negs	r3, r3
 8001d42:	4699      	mov	r9, r3
 8001d44:	4590      	cmp	r8, r2
 8001d46:	4192      	sbcs	r2, r2
 8001d48:	42ac      	cmp	r4, r5
 8001d4a:	41a4      	sbcs	r4, r4
 8001d4c:	44c2      	add	sl, r8
 8001d4e:	44d1      	add	r9, sl
 8001d50:	4252      	negs	r2, r2
 8001d52:	4264      	negs	r4, r4
 8001d54:	4314      	orrs	r4, r2
 8001d56:	4599      	cmp	r9, r3
 8001d58:	419b      	sbcs	r3, r3
 8001d5a:	4582      	cmp	sl, r0
 8001d5c:	4192      	sbcs	r2, r2
 8001d5e:	425b      	negs	r3, r3
 8001d60:	4252      	negs	r2, r2
 8001d62:	4313      	orrs	r3, r2
 8001d64:	464a      	mov	r2, r9
 8001d66:	0c36      	lsrs	r6, r6, #16
 8001d68:	19a4      	adds	r4, r4, r6
 8001d6a:	18e3      	adds	r3, r4, r3
 8001d6c:	4463      	add	r3, ip
 8001d6e:	025b      	lsls	r3, r3, #9
 8001d70:	0dd2      	lsrs	r2, r2, #23
 8001d72:	431a      	orrs	r2, r3
 8001d74:	9901      	ldr	r1, [sp, #4]
 8001d76:	4692      	mov	sl, r2
 8001d78:	027a      	lsls	r2, r7, #9
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	1e50      	subs	r0, r2, #1
 8001d7e:	4182      	sbcs	r2, r0
 8001d80:	0dff      	lsrs	r7, r7, #23
 8001d82:	4317      	orrs	r7, r2
 8001d84:	464a      	mov	r2, r9
 8001d86:	0252      	lsls	r2, r2, #9
 8001d88:	4317      	orrs	r7, r2
 8001d8a:	46b8      	mov	r8, r7
 8001d8c:	01db      	lsls	r3, r3, #7
 8001d8e:	d500      	bpl.n	8001d92 <__aeabi_dmul+0x336>
 8001d90:	e6ed      	b.n	8001b6e <__aeabi_dmul+0x112>
 8001d92:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <__aeabi_dmul+0x36c>)
 8001d94:	9a03      	ldr	r2, [sp, #12]
 8001d96:	445b      	add	r3, fp
 8001d98:	4691      	mov	r9, r2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	dc00      	bgt.n	8001da0 <__aeabi_dmul+0x344>
 8001d9e:	e0ac      	b.n	8001efa <__aeabi_dmul+0x49e>
 8001da0:	003a      	movs	r2, r7
 8001da2:	0752      	lsls	r2, r2, #29
 8001da4:	d100      	bne.n	8001da8 <__aeabi_dmul+0x34c>
 8001da6:	e710      	b.n	8001bca <__aeabi_dmul+0x16e>
 8001da8:	220f      	movs	r2, #15
 8001daa:	4658      	mov	r0, fp
 8001dac:	403a      	ands	r2, r7
 8001dae:	2a04      	cmp	r2, #4
 8001db0:	d000      	beq.n	8001db4 <__aeabi_dmul+0x358>
 8001db2:	e6f9      	b.n	8001ba8 <__aeabi_dmul+0x14c>
 8001db4:	e709      	b.n	8001bca <__aeabi_dmul+0x16e>
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	000007ff 	.word	0x000007ff
 8001dbc:	fffffc01 	.word	0xfffffc01
 8001dc0:	feffffff 	.word	0xfeffffff
 8001dc4:	000007fe 	.word	0x000007fe
 8001dc8:	000003ff 	.word	0x000003ff
 8001dcc:	0022      	movs	r2, r4
 8001dce:	4332      	orrs	r2, r6
 8001dd0:	d06f      	beq.n	8001eb2 <__aeabi_dmul+0x456>
 8001dd2:	2c00      	cmp	r4, #0
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dmul+0x37c>
 8001dd6:	e0c2      	b.n	8001f5e <__aeabi_dmul+0x502>
 8001dd8:	0020      	movs	r0, r4
 8001dda:	f000 f9cb 	bl	8002174 <__clzsi2>
 8001dde:	0002      	movs	r2, r0
 8001de0:	0003      	movs	r3, r0
 8001de2:	3a0b      	subs	r2, #11
 8001de4:	201d      	movs	r0, #29
 8001de6:	1a82      	subs	r2, r0, r2
 8001de8:	0030      	movs	r0, r6
 8001dea:	0019      	movs	r1, r3
 8001dec:	40d0      	lsrs	r0, r2
 8001dee:	3908      	subs	r1, #8
 8001df0:	408c      	lsls	r4, r1
 8001df2:	0002      	movs	r2, r0
 8001df4:	4322      	orrs	r2, r4
 8001df6:	0034      	movs	r4, r6
 8001df8:	408c      	lsls	r4, r1
 8001dfa:	4659      	mov	r1, fp
 8001dfc:	1acb      	subs	r3, r1, r3
 8001dfe:	4986      	ldr	r1, [pc, #536]	@ (8002018 <__aeabi_dmul+0x5bc>)
 8001e00:	468b      	mov	fp, r1
 8001e02:	449b      	add	fp, r3
 8001e04:	2d0a      	cmp	r5, #10
 8001e06:	dd00      	ble.n	8001e0a <__aeabi_dmul+0x3ae>
 8001e08:	e6a4      	b.n	8001b54 <__aeabi_dmul+0xf8>
 8001e0a:	4649      	mov	r1, r9
 8001e0c:	9b00      	ldr	r3, [sp, #0]
 8001e0e:	9401      	str	r4, [sp, #4]
 8001e10:	4059      	eors	r1, r3
 8001e12:	b2cb      	uxtb	r3, r1
 8001e14:	0014      	movs	r4, r2
 8001e16:	2000      	movs	r0, #0
 8001e18:	9303      	str	r3, [sp, #12]
 8001e1a:	2d02      	cmp	r5, #2
 8001e1c:	dd00      	ble.n	8001e20 <__aeabi_dmul+0x3c4>
 8001e1e:	e667      	b.n	8001af0 <__aeabi_dmul+0x94>
 8001e20:	e6fb      	b.n	8001c1a <__aeabi_dmul+0x1be>
 8001e22:	4653      	mov	r3, sl
 8001e24:	4303      	orrs	r3, r0
 8001e26:	4698      	mov	r8, r3
 8001e28:	d03c      	beq.n	8001ea4 <__aeabi_dmul+0x448>
 8001e2a:	4653      	mov	r3, sl
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d100      	bne.n	8001e32 <__aeabi_dmul+0x3d6>
 8001e30:	e0a3      	b.n	8001f7a <__aeabi_dmul+0x51e>
 8001e32:	4650      	mov	r0, sl
 8001e34:	f000 f99e 	bl	8002174 <__clzsi2>
 8001e38:	230b      	movs	r3, #11
 8001e3a:	425b      	negs	r3, r3
 8001e3c:	469c      	mov	ip, r3
 8001e3e:	0002      	movs	r2, r0
 8001e40:	4484      	add	ip, r0
 8001e42:	0011      	movs	r1, r2
 8001e44:	4650      	mov	r0, sl
 8001e46:	3908      	subs	r1, #8
 8001e48:	4088      	lsls	r0, r1
 8001e4a:	231d      	movs	r3, #29
 8001e4c:	4680      	mov	r8, r0
 8001e4e:	4660      	mov	r0, ip
 8001e50:	1a1b      	subs	r3, r3, r0
 8001e52:	0020      	movs	r0, r4
 8001e54:	40d8      	lsrs	r0, r3
 8001e56:	0003      	movs	r3, r0
 8001e58:	4640      	mov	r0, r8
 8001e5a:	4303      	orrs	r3, r0
 8001e5c:	469a      	mov	sl, r3
 8001e5e:	0023      	movs	r3, r4
 8001e60:	408b      	lsls	r3, r1
 8001e62:	4698      	mov	r8, r3
 8001e64:	4b6c      	ldr	r3, [pc, #432]	@ (8002018 <__aeabi_dmul+0x5bc>)
 8001e66:	2500      	movs	r5, #0
 8001e68:	1a9b      	subs	r3, r3, r2
 8001e6a:	469b      	mov	fp, r3
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	9302      	str	r3, [sp, #8]
 8001e70:	e61a      	b.n	8001aa8 <__aeabi_dmul+0x4c>
 8001e72:	2d0f      	cmp	r5, #15
 8001e74:	d000      	beq.n	8001e78 <__aeabi_dmul+0x41c>
 8001e76:	e0c9      	b.n	800200c <__aeabi_dmul+0x5b0>
 8001e78:	2380      	movs	r3, #128	@ 0x80
 8001e7a:	4652      	mov	r2, sl
 8001e7c:	031b      	lsls	r3, r3, #12
 8001e7e:	421a      	tst	r2, r3
 8001e80:	d002      	beq.n	8001e88 <__aeabi_dmul+0x42c>
 8001e82:	421c      	tst	r4, r3
 8001e84:	d100      	bne.n	8001e88 <__aeabi_dmul+0x42c>
 8001e86:	e092      	b.n	8001fae <__aeabi_dmul+0x552>
 8001e88:	2480      	movs	r4, #128	@ 0x80
 8001e8a:	4653      	mov	r3, sl
 8001e8c:	0324      	lsls	r4, r4, #12
 8001e8e:	431c      	orrs	r4, r3
 8001e90:	0324      	lsls	r4, r4, #12
 8001e92:	4642      	mov	r2, r8
 8001e94:	0b24      	lsrs	r4, r4, #12
 8001e96:	e63e      	b.n	8001b16 <__aeabi_dmul+0xba>
 8001e98:	469b      	mov	fp, r3
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	4680      	mov	r8, r0
 8001e9e:	250c      	movs	r5, #12
 8001ea0:	9302      	str	r3, [sp, #8]
 8001ea2:	e601      	b.n	8001aa8 <__aeabi_dmul+0x4c>
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	469a      	mov	sl, r3
 8001ea8:	469b      	mov	fp, r3
 8001eaa:	3301      	adds	r3, #1
 8001eac:	2504      	movs	r5, #4
 8001eae:	9302      	str	r3, [sp, #8]
 8001eb0:	e5fa      	b.n	8001aa8 <__aeabi_dmul+0x4c>
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	430d      	orrs	r5, r1
 8001eb6:	2d0a      	cmp	r5, #10
 8001eb8:	dd00      	ble.n	8001ebc <__aeabi_dmul+0x460>
 8001eba:	e64b      	b.n	8001b54 <__aeabi_dmul+0xf8>
 8001ebc:	4649      	mov	r1, r9
 8001ebe:	9800      	ldr	r0, [sp, #0]
 8001ec0:	4041      	eors	r1, r0
 8001ec2:	b2c9      	uxtb	r1, r1
 8001ec4:	9103      	str	r1, [sp, #12]
 8001ec6:	2d02      	cmp	r5, #2
 8001ec8:	dc00      	bgt.n	8001ecc <__aeabi_dmul+0x470>
 8001eca:	e096      	b.n	8001ffa <__aeabi_dmul+0x59e>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	2400      	movs	r4, #0
 8001ed0:	2001      	movs	r0, #1
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	e60c      	b.n	8001af0 <__aeabi_dmul+0x94>
 8001ed6:	4649      	mov	r1, r9
 8001ed8:	2302      	movs	r3, #2
 8001eda:	9a00      	ldr	r2, [sp, #0]
 8001edc:	432b      	orrs	r3, r5
 8001ede:	4051      	eors	r1, r2
 8001ee0:	b2ca      	uxtb	r2, r1
 8001ee2:	9203      	str	r2, [sp, #12]
 8001ee4:	2b0a      	cmp	r3, #10
 8001ee6:	dd00      	ble.n	8001eea <__aeabi_dmul+0x48e>
 8001ee8:	e634      	b.n	8001b54 <__aeabi_dmul+0xf8>
 8001eea:	2d00      	cmp	r5, #0
 8001eec:	d157      	bne.n	8001f9e <__aeabi_dmul+0x542>
 8001eee:	9b03      	ldr	r3, [sp, #12]
 8001ef0:	4699      	mov	r9, r3
 8001ef2:	2400      	movs	r4, #0
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	4b49      	ldr	r3, [pc, #292]	@ (800201c <__aeabi_dmul+0x5c0>)
 8001ef8:	e60e      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001efa:	4658      	mov	r0, fp
 8001efc:	2101      	movs	r1, #1
 8001efe:	1ac9      	subs	r1, r1, r3
 8001f00:	2938      	cmp	r1, #56	@ 0x38
 8001f02:	dd00      	ble.n	8001f06 <__aeabi_dmul+0x4aa>
 8001f04:	e62f      	b.n	8001b66 <__aeabi_dmul+0x10a>
 8001f06:	291f      	cmp	r1, #31
 8001f08:	dd56      	ble.n	8001fb8 <__aeabi_dmul+0x55c>
 8001f0a:	221f      	movs	r2, #31
 8001f0c:	4654      	mov	r4, sl
 8001f0e:	4252      	negs	r2, r2
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	40dc      	lsrs	r4, r3
 8001f14:	2920      	cmp	r1, #32
 8001f16:	d007      	beq.n	8001f28 <__aeabi_dmul+0x4cc>
 8001f18:	4b41      	ldr	r3, [pc, #260]	@ (8002020 <__aeabi_dmul+0x5c4>)
 8001f1a:	4642      	mov	r2, r8
 8001f1c:	469c      	mov	ip, r3
 8001f1e:	4653      	mov	r3, sl
 8001f20:	4460      	add	r0, ip
 8001f22:	4083      	lsls	r3, r0
 8001f24:	431a      	orrs	r2, r3
 8001f26:	4690      	mov	r8, r2
 8001f28:	4642      	mov	r2, r8
 8001f2a:	2107      	movs	r1, #7
 8001f2c:	1e53      	subs	r3, r2, #1
 8001f2e:	419a      	sbcs	r2, r3
 8001f30:	000b      	movs	r3, r1
 8001f32:	4322      	orrs	r2, r4
 8001f34:	4013      	ands	r3, r2
 8001f36:	2400      	movs	r4, #0
 8001f38:	4211      	tst	r1, r2
 8001f3a:	d009      	beq.n	8001f50 <__aeabi_dmul+0x4f4>
 8001f3c:	230f      	movs	r3, #15
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b04      	cmp	r3, #4
 8001f42:	d05d      	beq.n	8002000 <__aeabi_dmul+0x5a4>
 8001f44:	1d11      	adds	r1, r2, #4
 8001f46:	4291      	cmp	r1, r2
 8001f48:	419b      	sbcs	r3, r3
 8001f4a:	000a      	movs	r2, r1
 8001f4c:	425b      	negs	r3, r3
 8001f4e:	075b      	lsls	r3, r3, #29
 8001f50:	08d2      	lsrs	r2, r2, #3
 8001f52:	431a      	orrs	r2, r3
 8001f54:	2300      	movs	r3, #0
 8001f56:	e5df      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001f58:	9b03      	ldr	r3, [sp, #12]
 8001f5a:	4699      	mov	r9, r3
 8001f5c:	e5fa      	b.n	8001b54 <__aeabi_dmul+0xf8>
 8001f5e:	9801      	ldr	r0, [sp, #4]
 8001f60:	f000 f908 	bl	8002174 <__clzsi2>
 8001f64:	0002      	movs	r2, r0
 8001f66:	0003      	movs	r3, r0
 8001f68:	3215      	adds	r2, #21
 8001f6a:	3320      	adds	r3, #32
 8001f6c:	2a1c      	cmp	r2, #28
 8001f6e:	dc00      	bgt.n	8001f72 <__aeabi_dmul+0x516>
 8001f70:	e738      	b.n	8001de4 <__aeabi_dmul+0x388>
 8001f72:	9a01      	ldr	r2, [sp, #4]
 8001f74:	3808      	subs	r0, #8
 8001f76:	4082      	lsls	r2, r0
 8001f78:	e73f      	b.n	8001dfa <__aeabi_dmul+0x39e>
 8001f7a:	f000 f8fb 	bl	8002174 <__clzsi2>
 8001f7e:	2315      	movs	r3, #21
 8001f80:	469c      	mov	ip, r3
 8001f82:	4484      	add	ip, r0
 8001f84:	0002      	movs	r2, r0
 8001f86:	4663      	mov	r3, ip
 8001f88:	3220      	adds	r2, #32
 8001f8a:	2b1c      	cmp	r3, #28
 8001f8c:	dc00      	bgt.n	8001f90 <__aeabi_dmul+0x534>
 8001f8e:	e758      	b.n	8001e42 <__aeabi_dmul+0x3e6>
 8001f90:	2300      	movs	r3, #0
 8001f92:	4698      	mov	r8, r3
 8001f94:	0023      	movs	r3, r4
 8001f96:	3808      	subs	r0, #8
 8001f98:	4083      	lsls	r3, r0
 8001f9a:	469a      	mov	sl, r3
 8001f9c:	e762      	b.n	8001e64 <__aeabi_dmul+0x408>
 8001f9e:	001d      	movs	r5, r3
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	2400      	movs	r4, #0
 8001fa4:	2002      	movs	r0, #2
 8001fa6:	9301      	str	r3, [sp, #4]
 8001fa8:	e5a2      	b.n	8001af0 <__aeabi_dmul+0x94>
 8001faa:	9002      	str	r0, [sp, #8]
 8001fac:	e632      	b.n	8001c14 <__aeabi_dmul+0x1b8>
 8001fae:	431c      	orrs	r4, r3
 8001fb0:	9b00      	ldr	r3, [sp, #0]
 8001fb2:	9a01      	ldr	r2, [sp, #4]
 8001fb4:	4699      	mov	r9, r3
 8001fb6:	e5ae      	b.n	8001b16 <__aeabi_dmul+0xba>
 8001fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002024 <__aeabi_dmul+0x5c8>)
 8001fba:	4652      	mov	r2, sl
 8001fbc:	18c3      	adds	r3, r0, r3
 8001fbe:	4640      	mov	r0, r8
 8001fc0:	409a      	lsls	r2, r3
 8001fc2:	40c8      	lsrs	r0, r1
 8001fc4:	4302      	orrs	r2, r0
 8001fc6:	4640      	mov	r0, r8
 8001fc8:	4098      	lsls	r0, r3
 8001fca:	0003      	movs	r3, r0
 8001fcc:	1e58      	subs	r0, r3, #1
 8001fce:	4183      	sbcs	r3, r0
 8001fd0:	4654      	mov	r4, sl
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	40cc      	lsrs	r4, r1
 8001fd6:	0753      	lsls	r3, r2, #29
 8001fd8:	d009      	beq.n	8001fee <__aeabi_dmul+0x592>
 8001fda:	230f      	movs	r3, #15
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b04      	cmp	r3, #4
 8001fe0:	d005      	beq.n	8001fee <__aeabi_dmul+0x592>
 8001fe2:	1d13      	adds	r3, r2, #4
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	4192      	sbcs	r2, r2
 8001fe8:	4252      	negs	r2, r2
 8001fea:	18a4      	adds	r4, r4, r2
 8001fec:	001a      	movs	r2, r3
 8001fee:	0223      	lsls	r3, r4, #8
 8001ff0:	d508      	bpl.n	8002004 <__aeabi_dmul+0x5a8>
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	2400      	movs	r4, #0
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	e58e      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001ffa:	4689      	mov	r9, r1
 8001ffc:	2400      	movs	r4, #0
 8001ffe:	e58b      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8002000:	2300      	movs	r3, #0
 8002002:	e7a5      	b.n	8001f50 <__aeabi_dmul+0x4f4>
 8002004:	0763      	lsls	r3, r4, #29
 8002006:	0264      	lsls	r4, r4, #9
 8002008:	0b24      	lsrs	r4, r4, #12
 800200a:	e7a1      	b.n	8001f50 <__aeabi_dmul+0x4f4>
 800200c:	9b00      	ldr	r3, [sp, #0]
 800200e:	46a2      	mov	sl, r4
 8002010:	4699      	mov	r9, r3
 8002012:	9b01      	ldr	r3, [sp, #4]
 8002014:	4698      	mov	r8, r3
 8002016:	e737      	b.n	8001e88 <__aeabi_dmul+0x42c>
 8002018:	fffffc0d 	.word	0xfffffc0d
 800201c:	000007ff 	.word	0x000007ff
 8002020:	0000043e 	.word	0x0000043e
 8002024:	0000041e 	.word	0x0000041e

08002028 <__aeabi_ui2d>:
 8002028:	b510      	push	{r4, lr}
 800202a:	1e04      	subs	r4, r0, #0
 800202c:	d010      	beq.n	8002050 <__aeabi_ui2d+0x28>
 800202e:	f000 f8a1 	bl	8002174 <__clzsi2>
 8002032:	4b0e      	ldr	r3, [pc, #56]	@ (800206c <__aeabi_ui2d+0x44>)
 8002034:	1a1b      	subs	r3, r3, r0
 8002036:	055b      	lsls	r3, r3, #21
 8002038:	0d5b      	lsrs	r3, r3, #21
 800203a:	280a      	cmp	r0, #10
 800203c:	dc0f      	bgt.n	800205e <__aeabi_ui2d+0x36>
 800203e:	220b      	movs	r2, #11
 8002040:	0021      	movs	r1, r4
 8002042:	1a12      	subs	r2, r2, r0
 8002044:	40d1      	lsrs	r1, r2
 8002046:	3015      	adds	r0, #21
 8002048:	030a      	lsls	r2, r1, #12
 800204a:	4084      	lsls	r4, r0
 800204c:	0b12      	lsrs	r2, r2, #12
 800204e:	e001      	b.n	8002054 <__aeabi_ui2d+0x2c>
 8002050:	2300      	movs	r3, #0
 8002052:	2200      	movs	r2, #0
 8002054:	051b      	lsls	r3, r3, #20
 8002056:	4313      	orrs	r3, r2
 8002058:	0020      	movs	r0, r4
 800205a:	0019      	movs	r1, r3
 800205c:	bd10      	pop	{r4, pc}
 800205e:	0022      	movs	r2, r4
 8002060:	380b      	subs	r0, #11
 8002062:	4082      	lsls	r2, r0
 8002064:	0312      	lsls	r2, r2, #12
 8002066:	2400      	movs	r4, #0
 8002068:	0b12      	lsrs	r2, r2, #12
 800206a:	e7f3      	b.n	8002054 <__aeabi_ui2d+0x2c>
 800206c:	0000041e 	.word	0x0000041e

08002070 <__aeabi_d2f>:
 8002070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002072:	004b      	lsls	r3, r1, #1
 8002074:	030f      	lsls	r7, r1, #12
 8002076:	0d5b      	lsrs	r3, r3, #21
 8002078:	4c3a      	ldr	r4, [pc, #232]	@ (8002164 <__aeabi_d2f+0xf4>)
 800207a:	0f45      	lsrs	r5, r0, #29
 800207c:	b083      	sub	sp, #12
 800207e:	0a7f      	lsrs	r7, r7, #9
 8002080:	1c5e      	adds	r6, r3, #1
 8002082:	432f      	orrs	r7, r5
 8002084:	9000      	str	r0, [sp, #0]
 8002086:	9101      	str	r1, [sp, #4]
 8002088:	0fca      	lsrs	r2, r1, #31
 800208a:	00c5      	lsls	r5, r0, #3
 800208c:	4226      	tst	r6, r4
 800208e:	d00b      	beq.n	80020a8 <__aeabi_d2f+0x38>
 8002090:	4935      	ldr	r1, [pc, #212]	@ (8002168 <__aeabi_d2f+0xf8>)
 8002092:	185c      	adds	r4, r3, r1
 8002094:	2cfe      	cmp	r4, #254	@ 0xfe
 8002096:	dd13      	ble.n	80020c0 <__aeabi_d2f+0x50>
 8002098:	20ff      	movs	r0, #255	@ 0xff
 800209a:	2300      	movs	r3, #0
 800209c:	05c0      	lsls	r0, r0, #23
 800209e:	4318      	orrs	r0, r3
 80020a0:	07d2      	lsls	r2, r2, #31
 80020a2:	4310      	orrs	r0, r2
 80020a4:	b003      	add	sp, #12
 80020a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020a8:	433d      	orrs	r5, r7
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <__aeabi_d2f+0x42>
 80020ae:	2000      	movs	r0, #0
 80020b0:	e7f4      	b.n	800209c <__aeabi_d2f+0x2c>
 80020b2:	2d00      	cmp	r5, #0
 80020b4:	d0f0      	beq.n	8002098 <__aeabi_d2f+0x28>
 80020b6:	2380      	movs	r3, #128	@ 0x80
 80020b8:	03db      	lsls	r3, r3, #15
 80020ba:	20ff      	movs	r0, #255	@ 0xff
 80020bc:	433b      	orrs	r3, r7
 80020be:	e7ed      	b.n	800209c <__aeabi_d2f+0x2c>
 80020c0:	2c00      	cmp	r4, #0
 80020c2:	dd0c      	ble.n	80020de <__aeabi_d2f+0x6e>
 80020c4:	9b00      	ldr	r3, [sp, #0]
 80020c6:	00ff      	lsls	r7, r7, #3
 80020c8:	019b      	lsls	r3, r3, #6
 80020ca:	1e58      	subs	r0, r3, #1
 80020cc:	4183      	sbcs	r3, r0
 80020ce:	0f69      	lsrs	r1, r5, #29
 80020d0:	433b      	orrs	r3, r7
 80020d2:	430b      	orrs	r3, r1
 80020d4:	0759      	lsls	r1, r3, #29
 80020d6:	d127      	bne.n	8002128 <__aeabi_d2f+0xb8>
 80020d8:	08db      	lsrs	r3, r3, #3
 80020da:	b2e0      	uxtb	r0, r4
 80020dc:	e7de      	b.n	800209c <__aeabi_d2f+0x2c>
 80020de:	0021      	movs	r1, r4
 80020e0:	3117      	adds	r1, #23
 80020e2:	db31      	blt.n	8002148 <__aeabi_d2f+0xd8>
 80020e4:	2180      	movs	r1, #128	@ 0x80
 80020e6:	201e      	movs	r0, #30
 80020e8:	0409      	lsls	r1, r1, #16
 80020ea:	4339      	orrs	r1, r7
 80020ec:	1b00      	subs	r0, r0, r4
 80020ee:	281f      	cmp	r0, #31
 80020f0:	dd2d      	ble.n	800214e <__aeabi_d2f+0xde>
 80020f2:	2602      	movs	r6, #2
 80020f4:	4276      	negs	r6, r6
 80020f6:	1b34      	subs	r4, r6, r4
 80020f8:	000e      	movs	r6, r1
 80020fa:	40e6      	lsrs	r6, r4
 80020fc:	0034      	movs	r4, r6
 80020fe:	2820      	cmp	r0, #32
 8002100:	d004      	beq.n	800210c <__aeabi_d2f+0x9c>
 8002102:	481a      	ldr	r0, [pc, #104]	@ (800216c <__aeabi_d2f+0xfc>)
 8002104:	4684      	mov	ip, r0
 8002106:	4463      	add	r3, ip
 8002108:	4099      	lsls	r1, r3
 800210a:	430d      	orrs	r5, r1
 800210c:	002b      	movs	r3, r5
 800210e:	1e59      	subs	r1, r3, #1
 8002110:	418b      	sbcs	r3, r1
 8002112:	4323      	orrs	r3, r4
 8002114:	0759      	lsls	r1, r3, #29
 8002116:	d003      	beq.n	8002120 <__aeabi_d2f+0xb0>
 8002118:	210f      	movs	r1, #15
 800211a:	4019      	ands	r1, r3
 800211c:	2904      	cmp	r1, #4
 800211e:	d10b      	bne.n	8002138 <__aeabi_d2f+0xc8>
 8002120:	019b      	lsls	r3, r3, #6
 8002122:	2000      	movs	r0, #0
 8002124:	0a5b      	lsrs	r3, r3, #9
 8002126:	e7b9      	b.n	800209c <__aeabi_d2f+0x2c>
 8002128:	210f      	movs	r1, #15
 800212a:	4019      	ands	r1, r3
 800212c:	2904      	cmp	r1, #4
 800212e:	d104      	bne.n	800213a <__aeabi_d2f+0xca>
 8002130:	019b      	lsls	r3, r3, #6
 8002132:	0a5b      	lsrs	r3, r3, #9
 8002134:	b2e0      	uxtb	r0, r4
 8002136:	e7b1      	b.n	800209c <__aeabi_d2f+0x2c>
 8002138:	2400      	movs	r4, #0
 800213a:	3304      	adds	r3, #4
 800213c:	0159      	lsls	r1, r3, #5
 800213e:	d5f7      	bpl.n	8002130 <__aeabi_d2f+0xc0>
 8002140:	3401      	adds	r4, #1
 8002142:	2300      	movs	r3, #0
 8002144:	b2e0      	uxtb	r0, r4
 8002146:	e7a9      	b.n	800209c <__aeabi_d2f+0x2c>
 8002148:	2000      	movs	r0, #0
 800214a:	2300      	movs	r3, #0
 800214c:	e7a6      	b.n	800209c <__aeabi_d2f+0x2c>
 800214e:	4c08      	ldr	r4, [pc, #32]	@ (8002170 <__aeabi_d2f+0x100>)
 8002150:	191c      	adds	r4, r3, r4
 8002152:	002b      	movs	r3, r5
 8002154:	40a5      	lsls	r5, r4
 8002156:	40c3      	lsrs	r3, r0
 8002158:	40a1      	lsls	r1, r4
 800215a:	1e68      	subs	r0, r5, #1
 800215c:	4185      	sbcs	r5, r0
 800215e:	4329      	orrs	r1, r5
 8002160:	430b      	orrs	r3, r1
 8002162:	e7d7      	b.n	8002114 <__aeabi_d2f+0xa4>
 8002164:	000007fe 	.word	0x000007fe
 8002168:	fffffc80 	.word	0xfffffc80
 800216c:	fffffca2 	.word	0xfffffca2
 8002170:	fffffc82 	.word	0xfffffc82

08002174 <__clzsi2>:
 8002174:	211c      	movs	r1, #28
 8002176:	2301      	movs	r3, #1
 8002178:	041b      	lsls	r3, r3, #16
 800217a:	4298      	cmp	r0, r3
 800217c:	d301      	bcc.n	8002182 <__clzsi2+0xe>
 800217e:	0c00      	lsrs	r0, r0, #16
 8002180:	3910      	subs	r1, #16
 8002182:	0a1b      	lsrs	r3, r3, #8
 8002184:	4298      	cmp	r0, r3
 8002186:	d301      	bcc.n	800218c <__clzsi2+0x18>
 8002188:	0a00      	lsrs	r0, r0, #8
 800218a:	3908      	subs	r1, #8
 800218c:	091b      	lsrs	r3, r3, #4
 800218e:	4298      	cmp	r0, r3
 8002190:	d301      	bcc.n	8002196 <__clzsi2+0x22>
 8002192:	0900      	lsrs	r0, r0, #4
 8002194:	3904      	subs	r1, #4
 8002196:	a202      	add	r2, pc, #8	@ (adr r2, 80021a0 <__clzsi2+0x2c>)
 8002198:	5c10      	ldrb	r0, [r2, r0]
 800219a:	1840      	adds	r0, r0, r1
 800219c:	4770      	bx	lr
 800219e:	46c0      	nop			@ (mov r8, r8)
 80021a0:	02020304 	.word	0x02020304
 80021a4:	01010101 	.word	0x01010101
	...

080021b0 <LL_TIM_OC_DisablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d01e      	beq.n	80021fe <LL_TIM_OC_DisablePreload+0x4e>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	d019      	beq.n	80021fa <LL_TIM_OC_DisablePreload+0x4a>
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	2b10      	cmp	r3, #16
 80021ca:	d014      	beq.n	80021f6 <LL_TIM_OC_DisablePreload+0x46>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	2b40      	cmp	r3, #64	@ 0x40
 80021d0:	d00f      	beq.n	80021f2 <LL_TIM_OC_DisablePreload+0x42>
 80021d2:	683a      	ldr	r2, [r7, #0]
 80021d4:	2380      	movs	r3, #128	@ 0x80
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	429a      	cmp	r2, r3
 80021da:	d008      	beq.n	80021ee <LL_TIM_OC_DisablePreload+0x3e>
 80021dc:	683a      	ldr	r2, [r7, #0]
 80021de:	2380      	movs	r3, #128	@ 0x80
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d101      	bne.n	80021ea <LL_TIM_OC_DisablePreload+0x3a>
 80021e6:	2305      	movs	r3, #5
 80021e8:	e00a      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021ea:	2306      	movs	r3, #6
 80021ec:	e008      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021ee:	2304      	movs	r3, #4
 80021f0:	e006      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021f2:	2303      	movs	r3, #3
 80021f4:	e004      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021f6:	2302      	movs	r3, #2
 80021f8:	e002      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021fa:	2301      	movs	r3, #1
 80021fc:	e000      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021fe:	2300      	movs	r3, #0
 8002200:	200f      	movs	r0, #15
 8002202:	183a      	adds	r2, r7, r0
 8002204:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3318      	adds	r3, #24
 800220a:	0019      	movs	r1, r3
 800220c:	183b      	adds	r3, r7, r0
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	4a0a      	ldr	r2, [pc, #40]	@ (800223c <LL_TIM_OC_DisablePreload+0x8c>)
 8002212:	5cd3      	ldrb	r3, [r2, r3]
 8002214:	18cb      	adds	r3, r1, r3
 8002216:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	183a      	adds	r2, r7, r0
 800221e:	7812      	ldrb	r2, [r2, #0]
 8002220:	4907      	ldr	r1, [pc, #28]	@ (8002240 <LL_TIM_OC_DisablePreload+0x90>)
 8002222:	5c8a      	ldrb	r2, [r1, r2]
 8002224:	0011      	movs	r1, r2
 8002226:	2208      	movs	r2, #8
 8002228:	408a      	lsls	r2, r1
 800222a:	43d2      	mvns	r2, r2
 800222c:	401a      	ands	r2, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	601a      	str	r2, [r3, #0]
}
 8002232:	46c0      	nop			@ (mov r8, r8)
 8002234:	46bd      	mov	sp, r7
 8002236:	b004      	add	sp, #16
 8002238:	bd80      	pop	{r7, pc}
 800223a:	46c0      	nop			@ (mov r8, r8)
 800223c:	08009380 	.word	0x08009380
 8002240:	08009388 	.word	0x08009388

08002244 <TIM1_OEN_DT_CCEN_IEN_STRT>:

#include "UART_Debugging_Variables.h"
#include "UART_Debugging_Functions.h"

void TIM1_OEN_DT_CCEN_IEN_STRT()
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
	LL_TIM_OC_DisablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 8002248:	4b15      	ldr	r3, [pc, #84]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 800224a:	2110      	movs	r1, #16
 800224c:	0018      	movs	r0, r3
 800224e:	f7ff ffaf 	bl	80021b0 <LL_TIM_OC_DisablePreload>
	LL_TIM_OC_DisablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8002252:	2380      	movs	r3, #128	@ 0x80
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	4a12      	ldr	r2, [pc, #72]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002258:	0019      	movs	r1, r3
 800225a:	0010      	movs	r0, r2
 800225c:	f7ff ffa8 	bl	80021b0 <LL_TIM_OC_DisablePreload>

	TIM1->CCR2 = 0;
 8002260:	4b0f      	ldr	r3, [pc, #60]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002262:	2200      	movs	r2, #0
 8002264:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM1->CCR3 = 0;
 8002266:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002268:	2200      	movs	r2, #0
 800226a:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM1->CCER |= 0x0000;// To Enable Inverter PWM write |= 0x0550
 800226c:	4a0c      	ldr	r2, [pc, #48]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 800226e:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002270:	6a12      	ldr	r2, [r2, #32]
 8002272:	621a      	str	r2, [r3, #32]
	TIM1->SR &= ~(TIM_SR_UIF); // clear the update interrupt flag
 8002274:	4b0a      	ldr	r3, [pc, #40]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002276:	691a      	ldr	r2, [r3, #16]
 8002278:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 800227a:	2101      	movs	r1, #1
 800227c:	438a      	bics	r2, r1
 800227e:	611a      	str	r2, [r3, #16]
	TIM1->DIER |= TIM_DIER_UIE;  //Update interrupt enable
 8002280:	4b07      	ldr	r3, [pc, #28]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002282:	68da      	ldr	r2, [r3, #12]
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002286:	2101      	movs	r1, #1
 8002288:	430a      	orrs	r2, r1
 800228a:	60da      	str	r2, [r3, #12]
	TIM1->CR1 |= TIM_CR1_CEN; // counter enable
 800228c:	4b04      	ldr	r3, [pc, #16]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	4b03      	ldr	r3, [pc, #12]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002292:	2101      	movs	r1, #1
 8002294:	430a      	orrs	r2, r1
 8002296:	601a      	str	r2, [r3, #0]

}
 8002298:	46c0      	nop			@ (mov r8, r8)
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	46c0      	nop			@ (mov r8, r8)
 80022a0:	40012c00 	.word	0x40012c00

080022a4 <ADC_DMA_CH1_CONFIG>:

void ADC_DMA_CH1_CONFIG()
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
	DMA1_Channel1->CPAR = (uint32_t)(&(ADC1->DR));
 80022a8:	4b08      	ldr	r3, [pc, #32]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022aa:	4a09      	ldr	r2, [pc, #36]	@ (80022d0 <ADC_DMA_CH1_CONFIG+0x2c>)
 80022ac:	609a      	str	r2, [r3, #8]
	DMA1_Channel1->CMAR = (uint32_t)(&(ADC_Value));
 80022ae:	4b07      	ldr	r3, [pc, #28]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022b0:	4a08      	ldr	r2, [pc, #32]	@ (80022d4 <ADC_DMA_CH1_CONFIG+0x30>)
 80022b2:	60da      	str	r2, [r3, #12]
	DMA1_Channel1->CNDTR = 11;
 80022b4:	4b05      	ldr	r3, [pc, #20]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022b6:	220b      	movs	r2, #11
 80022b8:	605a      	str	r2, [r3, #4]
	DMA1_Channel1->CCR |= 0x0001;
 80022ba:	4b04      	ldr	r3, [pc, #16]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	4b03      	ldr	r3, [pc, #12]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022c0:	2101      	movs	r1, #1
 80022c2:	430a      	orrs	r2, r1
 80022c4:	601a      	str	r2, [r3, #0]
}
 80022c6:	46c0      	nop			@ (mov r8, r8)
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40020008 	.word	0x40020008
 80022d0:	40012440 	.word	0x40012440
 80022d4:	20000584 	.word	0x20000584

080022d8 <TIM3_CAPEN_IEN_STRT>:

void TIM3_CAPEN_IEN_STRT()
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
//	TIM3->CCER |= TIM_CCER_CC1E;//Capture enable
//	TIM3->DIER |= TIM_DIER_CC1IE | TIM_DIER_CC1DE; //DMA enable and capture CH1 interrupt enable
	TIM3->CR1 |= TIM_CR1_CEN;//Counter enable
 80022dc:	4b04      	ldr	r3, [pc, #16]	@ (80022f0 <TIM3_CAPEN_IEN_STRT+0x18>)
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	4b03      	ldr	r3, [pc, #12]	@ (80022f0 <TIM3_CAPEN_IEN_STRT+0x18>)
 80022e2:	2101      	movs	r1, #1
 80022e4:	430a      	orrs	r2, r1
 80022e6:	601a      	str	r2, [r3, #0]
}
 80022e8:	46c0      	nop			@ (mov r8, r8)
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	46c0      	nop			@ (mov r8, r8)
 80022f0:	40000400 	.word	0x40000400

080022f4 <TIM14_CH1_PWM_Config>:
	DMA1_Channel4->CNDTR = 1;
	DMA1_Channel4->CCR |= DMA_CCR_EN;
}

void TIM14_CH1_PWM_Config()
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
	LL_TIM_OC_DisablePreload(TIM14, LL_TIM_CHANNEL_CH1);
 80022f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 80022fa:	2101      	movs	r1, #1
 80022fc:	0018      	movs	r0, r3
 80022fe:	f7ff ff57 	bl	80021b0 <LL_TIM_OC_DisablePreload>

	TIM14->CCER |= TIM_CCER_CC1E;
 8002302:	4b09      	ldr	r3, [pc, #36]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 8002304:	6a1a      	ldr	r2, [r3, #32]
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 8002308:	2101      	movs	r1, #1
 800230a:	430a      	orrs	r2, r1
 800230c:	621a      	str	r2, [r3, #32]
	TIM14->CCR1 = 300; //160V this is used for PV ref generation, the set voltage of PV will be 30V less than actual set voltage
 800230e:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 8002310:	2296      	movs	r2, #150	@ 0x96
 8002312:	0052      	lsls	r2, r2, #1
 8002314:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM14->CR1 |= TIM_CR1_CEN;
 8002316:	4b04      	ldr	r3, [pc, #16]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	4b03      	ldr	r3, [pc, #12]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 800231c:	2101      	movs	r1, #1
 800231e:	430a      	orrs	r2, r1
 8002320:	601a      	str	r2, [r3, #0]
}
 8002322:	46c0      	nop			@ (mov r8, r8)
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40002000 	.word	0x40002000

0800232c <Inverter_OFF>:

void Inverter_OFF()
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	if(TIM1->BDTR & TIM_BDTR_MOE)
 8002330:	4b1e      	ldr	r3, [pc, #120]	@ (80023ac <Inverter_OFF+0x80>)
 8002332:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002334:	2380      	movs	r3, #128	@ 0x80
 8002336:	021b      	lsls	r3, r3, #8
 8002338:	4013      	ands	r3, r2
 800233a:	d00a      	beq.n	8002352 <Inverter_OFF+0x26>
		{
			TIM1->BDTR&= ~TIM_BDTR_MOE;   // MOE disable
 800233c:	4b1b      	ldr	r3, [pc, #108]	@ (80023ac <Inverter_OFF+0x80>)
 800233e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002340:	4b1a      	ldr	r3, [pc, #104]	@ (80023ac <Inverter_OFF+0x80>)
 8002342:	491b      	ldr	r1, [pc, #108]	@ (80023b0 <Inverter_OFF+0x84>)
 8002344:	400a      	ands	r2, r1
 8002346:	645a      	str	r2, [r3, #68]	@ 0x44
			Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag=1;
 8002348:	4b1a      	ldr	r3, [pc, #104]	@ (80023b4 <Inverter_OFF+0x88>)
 800234a:	781a      	ldrb	r2, [r3, #0]
 800234c:	2120      	movs	r1, #32
 800234e:	430a      	orrs	r2, r1
 8002350:	701a      	strb	r2, [r3, #0]
		}

	if((TIM1->CCR2)||(TIM1->CCR3)||(TIM1->CCER&(~0xfaaf)))
 8002352:	4b16      	ldr	r3, [pc, #88]	@ (80023ac <Inverter_OFF+0x80>)
 8002354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002356:	2b00      	cmp	r3, #0
 8002358:	d108      	bne.n	800236c <Inverter_OFF+0x40>
 800235a:	4b14      	ldr	r3, [pc, #80]	@ (80023ac <Inverter_OFF+0x80>)
 800235c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800235e:	2b00      	cmp	r3, #0
 8002360:	d104      	bne.n	800236c <Inverter_OFF+0x40>
 8002362:	4b12      	ldr	r3, [pc, #72]	@ (80023ac <Inverter_OFF+0x80>)
 8002364:	6a1b      	ldr	r3, [r3, #32]
 8002366:	4a14      	ldr	r2, [pc, #80]	@ (80023b8 <Inverter_OFF+0x8c>)
 8002368:	4013      	ands	r3, r2
 800236a:	d010      	beq.n	800238e <Inverter_OFF+0x62>
		{
			TIM1->CCR2 = 0;
 800236c:	4b0f      	ldr	r3, [pc, #60]	@ (80023ac <Inverter_OFF+0x80>)
 800236e:	2200      	movs	r2, #0
 8002370:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = 0;
 8002372:	4b0e      	ldr	r3, [pc, #56]	@ (80023ac <Inverter_OFF+0x80>)
 8002374:	2200      	movs	r2, #0
 8002376:	63da      	str	r2, [r3, #60]	@ 0x3c
			TIM1->CCER&= 0xfaaf;
 8002378:	4b0c      	ldr	r3, [pc, #48]	@ (80023ac <Inverter_OFF+0x80>)
 800237a:	6a1a      	ldr	r2, [r3, #32]
 800237c:	4b0b      	ldr	r3, [pc, #44]	@ (80023ac <Inverter_OFF+0x80>)
 800237e:	490f      	ldr	r1, [pc, #60]	@ (80023bc <Inverter_OFF+0x90>)
 8002380:	400a      	ands	r2, r1
 8002382:	621a      	str	r2, [r3, #32]
			Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag=1;
 8002384:	4b0b      	ldr	r3, [pc, #44]	@ (80023b4 <Inverter_OFF+0x88>)
 8002386:	781a      	ldrb	r2, [r3, #0]
 8002388:	2120      	movs	r1, #32
 800238a:	430a      	orrs	r2, r1
 800238c:	701a      	strb	r2, [r3, #0]
		}
	else
		{

		}
	if(Is_Mains_Relay_ON)
 800238e:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <Inverter_OFF+0x94>)
 8002390:	695a      	ldr	r2, [r3, #20]
 8002392:	2380      	movs	r3, #128	@ 0x80
 8002394:	019b      	lsls	r3, r3, #6
 8002396:	4013      	ands	r3, r2
 8002398:	d004      	beq.n	80023a4 <Inverter_OFF+0x78>
	{
		Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag=1;
 800239a:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <Inverter_OFF+0x88>)
 800239c:	781a      	ldrb	r2, [r3, #0]
 800239e:	2120      	movs	r1, #32
 80023a0:	430a      	orrs	r2, r1
 80023a2:	701a      	strb	r2, [r3, #0]
	}
}
 80023a4:	46c0      	nop			@ (mov r8, r8)
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	46c0      	nop			@ (mov r8, r8)
 80023ac:	40012c00 	.word	0x40012c00
 80023b0:	ffff7fff 	.word	0xffff7fff
 80023b4:	200002a0 	.word	0x200002a0
 80023b8:	ffff0550 	.word	0xffff0550
 80023bc:	0000faaf 	.word	0x0000faaf
 80023c0:	48000800 	.word	0x48000800

080023c4 <Switch_Off_Mains_Relay>:

void Switch_Off_Mains_Relay()
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
	if((Cntr.Inv_Off_to_Mains_Relay_Off_Delay>=Half_Second_Count)&&(Is_Inv_Off))
 80023c8:	4b12      	ldr	r3, [pc, #72]	@ (8002414 <Switch_Off_Mains_Relay+0x50>)
 80023ca:	69da      	ldr	r2, [r3, #28]
 80023cc:	2396      	movs	r3, #150	@ 0x96
 80023ce:	015b      	lsls	r3, r3, #5
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d31b      	bcc.n	800240c <Switch_Off_Mains_Relay+0x48>
 80023d4:	4b10      	ldr	r3, [pc, #64]	@ (8002418 <Switch_Off_Mains_Relay+0x54>)
 80023d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d117      	bne.n	800240c <Switch_Off_Mains_Relay+0x48>
 80023dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002418 <Switch_Off_Mains_Relay+0x54>)
 80023de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d113      	bne.n	800240c <Switch_Off_Mains_Relay+0x48>
 80023e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002418 <Switch_Off_Mains_Relay+0x54>)
 80023e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023e8:	2380      	movs	r3, #128	@ 0x80
 80023ea:	021b      	lsls	r3, r3, #8
 80023ec:	4013      	ands	r3, r2
 80023ee:	d10d      	bne.n	800240c <Switch_Off_Mains_Relay+0x48>
	{
		Mains_Relay_Off;
 80023f0:	4b0a      	ldr	r3, [pc, #40]	@ (800241c <Switch_Off_Mains_Relay+0x58>)
 80023f2:	695a      	ldr	r2, [r3, #20]
 80023f4:	4b09      	ldr	r3, [pc, #36]	@ (800241c <Switch_Off_Mains_Relay+0x58>)
 80023f6:	2110      	movs	r1, #16
 80023f8:	438a      	bics	r2, r1
 80023fa:	615a      	str	r2, [r3, #20]
		Cntr.Inv_Off_to_Mains_Relay_Off_Delay = 0;
 80023fc:	4b05      	ldr	r3, [pc, #20]	@ (8002414 <Switch_Off_Mains_Relay+0x50>)
 80023fe:	2200      	movs	r2, #0
 8002400:	61da      	str	r2, [r3, #28]
		Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag=0;
 8002402:	4b07      	ldr	r3, [pc, #28]	@ (8002420 <Switch_Off_Mains_Relay+0x5c>)
 8002404:	781a      	ldrb	r2, [r3, #0]
 8002406:	2120      	movs	r1, #32
 8002408:	438a      	bics	r2, r1
 800240a:	701a      	strb	r2, [r3, #0]
	}
}
 800240c:	46c0      	nop			@ (mov r8, r8)
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	20000130 	.word	0x20000130
 8002418:	40012c00 	.word	0x40012c00
 800241c:	48001400 	.word	0x48001400
 8002420:	200002a0 	.word	0x200002a0

08002424 <Switch_On_Mains_Relay>:

void Switch_On_Mains_Relay()
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
	Mains_Relay_On;
 8002428:	4b04      	ldr	r3, [pc, #16]	@ (800243c <Switch_On_Mains_Relay+0x18>)
 800242a:	695a      	ldr	r2, [r3, #20]
 800242c:	4b03      	ldr	r3, [pc, #12]	@ (800243c <Switch_On_Mains_Relay+0x18>)
 800242e:	2110      	movs	r1, #16
 8002430:	430a      	orrs	r2, r1
 8002432:	615a      	str	r2, [r3, #20]
	//Mains_Relay_On_to_Inv_On_Delay_Flag = 1;
}
 8002434:	46c0      	nop			@ (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	46c0      	nop			@ (mov r8, r8)
 800243c:	48001400 	.word	0x48001400

08002440 <Inverter_ON>:

void Inverter_ON()
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
	//if((Cntr.Mains_Relay_On_to_Inv_On_Delay>=1000)&&(Is_Mains_Relay_ON))
	//{
	TIM1->CCER|=0x0550;  // MOE bit not enabled, only channels are enabled
 8002444:	4b04      	ldr	r3, [pc, #16]	@ (8002458 <Inverter_ON+0x18>)
 8002446:	6a1a      	ldr	r2, [r3, #32]
 8002448:	4b03      	ldr	r3, [pc, #12]	@ (8002458 <Inverter_ON+0x18>)
 800244a:	21aa      	movs	r1, #170	@ 0xaa
 800244c:	00c9      	lsls	r1, r1, #3
 800244e:	430a      	orrs	r2, r1
 8002450:	621a      	str	r2, [r3, #32]
	//Cntr.Mains_Relay_On_to_Inv_On_Delay=0;
	//}
}
 8002452:	46c0      	nop			@ (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40012c00 	.word	0x40012c00

0800245c <MPPT_OFF>:

void MPPT_OFF()
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
	TIM14->CCER &= ~TIM_CCER_CC1E;
 8002460:	4b05      	ldr	r3, [pc, #20]	@ (8002478 <MPPT_OFF+0x1c>)
 8002462:	6a1a      	ldr	r2, [r3, #32]
 8002464:	4b04      	ldr	r3, [pc, #16]	@ (8002478 <MPPT_OFF+0x1c>)
 8002466:	2101      	movs	r1, #1
 8002468:	438a      	bics	r2, r1
 800246a:	621a      	str	r2, [r3, #32]
	TIM14->CCR1 = 0;
 800246c:	4b02      	ldr	r3, [pc, #8]	@ (8002478 <MPPT_OFF+0x1c>)
 800246e:	2200      	movs	r2, #0
 8002470:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002472:	46c0      	nop			@ (mov r8, r8)
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40002000 	.word	0x40002000

0800247c <MPPT_ON>:

void MPPT_ON()
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
	TIM14->CCER |= TIM_CCER_CC1E;
 8002480:	4b04      	ldr	r3, [pc, #16]	@ (8002494 <MPPT_ON+0x18>)
 8002482:	6a1a      	ldr	r2, [r3, #32]
 8002484:	4b03      	ldr	r3, [pc, #12]	@ (8002494 <MPPT_ON+0x18>)
 8002486:	2101      	movs	r1, #1
 8002488:	430a      	orrs	r2, r1
 800248a:	621a      	str	r2, [r3, #32]
	//TIM14->BDTR |= TIM_BDTR_MOE; no bdtr register in timer 14
}
 800248c:	46c0      	nop			@ (mov r8, r8)
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	46c0      	nop			@ (mov r8, r8)
 8002494:	40002000 	.word	0x40002000

08002498 <ADC_Avg_And_RMS_Cal>:

void ADC_Avg_And_RMS_Cal()
{
 8002498:	b5b0      	push	{r4, r5, r7, lr}
 800249a:	b09a      	sub	sp, #104	@ 0x68
 800249c:	af00      	add	r7, sp, #0
	/***************************Average calculation*********************************/

	 Norm_Avg.I_PV_Sum 		= Norm_Avg.I_PV_Sum + ((I_PV_ADC - Inv_Cntrl.I_Inv_Pri_Calib_Offset)<<1);         // using I_Add_Mppt to store sum of all current values of 32 values
 800249e:	4bcf      	ldr	r3, [pc, #828]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80024a0:	6959      	ldr	r1, [r3, #20]
 80024a2:	4bcf      	ldr	r3, [pc, #828]	@ (80027e0 <ADC_Avg_And_RMS_Cal+0x348>)
 80024a4:	885b      	ldrh	r3, [r3, #2]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	001a      	movs	r2, r3
 80024aa:	4bce      	ldr	r3, [pc, #824]	@ (80027e4 <ADC_Avg_And_RMS_Cal+0x34c>)
 80024ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	18ca      	adds	r2, r1, r3
 80024b4:	4bc9      	ldr	r3, [pc, #804]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80024b6:	615a      	str	r2, [r3, #20]
	 Norm_Avg.V_PV_Sum 		= Norm_Avg.V_PV_Sum + V_PV_ADC;
 80024b8:	4bc8      	ldr	r3, [pc, #800]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	4bc8      	ldr	r3, [pc, #800]	@ (80027e0 <ADC_Avg_And_RMS_Cal+0x348>)
 80024be:	88db      	ldrh	r3, [r3, #6]
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	18d2      	adds	r2, r2, r3
 80024c4:	4bc5      	ldr	r3, [pc, #788]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80024c6:	611a      	str	r2, [r3, #16]
	 Norm_Avg.V_Batt_Sum 	= Norm_Avg.V_Batt_Sum + V_DC_Link_ADC;
 80024c8:	4bc4      	ldr	r3, [pc, #784]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80024ca:	699a      	ldr	r2, [r3, #24]
 80024cc:	4bc4      	ldr	r3, [pc, #784]	@ (80027e0 <ADC_Avg_And_RMS_Cal+0x348>)
 80024ce:	891b      	ldrh	r3, [r3, #8]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	18d2      	adds	r2, r2, r3
 80024d4:	4bc1      	ldr	r3, [pc, #772]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80024d6:	619a      	str	r2, [r3, #24]

	 Cntr.ADC_Avg 			= Cntr.ADC_Avg+ 1;
 80024d8:	4bc3      	ldr	r3, [pc, #780]	@ (80027e8 <ADC_Avg_And_RMS_Cal+0x350>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	1c5a      	adds	r2, r3, #1
 80024de:	4bc2      	ldr	r3, [pc, #776]	@ (80027e8 <ADC_Avg_And_RMS_Cal+0x350>)
 80024e0:	601a      	str	r2, [r3, #0]

	 if(Cntr.ADC_Avg>Othr.Sine_Length)
 80024e2:	4bc1      	ldr	r3, [pc, #772]	@ (80027e8 <ADC_Avg_And_RMS_Cal+0x350>)
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4bc1      	ldr	r3, [pc, #772]	@ (80027ec <ADC_Avg_And_RMS_Cal+0x354>)
 80024e8:	791b      	ldrb	r3, [r3, #4]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d959      	bls.n	80025a4 <ADC_Avg_And_RMS_Cal+0x10c>
	 {
		 Norm_Avg.V_PV 		= ((Norm_Avg.V_PV_Sum*(Norm_Avg.Multiplier))>>18);
 80024f0:	4bba      	ldr	r3, [pc, #744]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80024f2:	691a      	ldr	r2, [r3, #16]
 80024f4:	4bb9      	ldr	r3, [pc, #740]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	4353      	muls	r3, r2
 80024fa:	0c9a      	lsrs	r2, r3, #18
 80024fc:	4bb7      	ldr	r3, [pc, #732]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80024fe:	601a      	str	r2, [r3, #0]
		 Norm_Avg.V_PV 		= (Norm_Avg.V_PV * Calibration_Var.V_PV)>>11;
 8002500:	4bb6      	ldr	r3, [pc, #728]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	4bba      	ldr	r3, [pc, #744]	@ (80027f0 <ADC_Avg_And_RMS_Cal+0x358>)
 8002506:	891b      	ldrh	r3, [r3, #8]
 8002508:	b29b      	uxth	r3, r3
 800250a:	4353      	muls	r3, r2
 800250c:	0ada      	lsrs	r2, r3, #11
 800250e:	4bb3      	ldr	r3, [pc, #716]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002510:	601a      	str	r2, [r3, #0]

		 Norm_Avg.I_PV 		= ((Norm_Avg.I_PV_Sum*(Norm_Avg.Multiplier))>>18);            // this value can be used in the while function for reading current values
 8002512:	4bb2      	ldr	r3, [pc, #712]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002514:	695a      	ldr	r2, [r3, #20]
 8002516:	4bb1      	ldr	r3, [pc, #708]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	4353      	muls	r3, r2
 800251c:	0c9a      	lsrs	r2, r3, #18
 800251e:	4baf      	ldr	r3, [pc, #700]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002520:	605a      	str	r2, [r3, #4]
		 Norm_Avg.I_PV 		= (Norm_Avg.I_PV * Calibration_Var.I_PV)>>11;
 8002522:	4bae      	ldr	r3, [pc, #696]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	4bb2      	ldr	r3, [pc, #712]	@ (80027f0 <ADC_Avg_And_RMS_Cal+0x358>)
 8002528:	895b      	ldrh	r3, [r3, #10]
 800252a:	b29b      	uxth	r3, r3
 800252c:	4353      	muls	r3, r2
 800252e:	0ada      	lsrs	r2, r3, #11
 8002530:	4baa      	ldr	r3, [pc, #680]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002532:	605a      	str	r2, [r3, #4]

		 Norm_Avg.V_Batt 	= ((Norm_Avg.V_Batt_Sum*(Norm_Avg.Multiplier))>>18);
 8002534:	4ba9      	ldr	r3, [pc, #676]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002536:	699a      	ldr	r2, [r3, #24]
 8002538:	4ba8      	ldr	r3, [pc, #672]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	4353      	muls	r3, r2
 800253e:	0c9a      	lsrs	r2, r3, #18
 8002540:	4ba6      	ldr	r3, [pc, #664]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002542:	609a      	str	r2, [r3, #8]
		 Norm_Avg.V_Batt 	= (Norm_Avg.V_Batt * Calibration_Var.V_Batt)>>11;
 8002544:	4ba5      	ldr	r3, [pc, #660]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	4ba9      	ldr	r3, [pc, #676]	@ (80027f0 <ADC_Avg_And_RMS_Cal+0x358>)
 800254a:	885b      	ldrh	r3, [r3, #2]
 800254c:	b29b      	uxth	r3, r3
 800254e:	4353      	muls	r3, r2
 8002550:	0ada      	lsrs	r2, r3, #11
 8002552:	4ba2      	ldr	r3, [pc, #648]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002554:	609a      	str	r2, [r3, #8]

		 if(Norm_Avg.V_PV > 4095)
 8002556:	4ba1      	ldr	r3, [pc, #644]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	2380      	movs	r3, #128	@ 0x80
 800255c:	015b      	lsls	r3, r3, #5
 800255e:	429a      	cmp	r2, r3
 8002560:	d302      	bcc.n	8002568 <ADC_Avg_And_RMS_Cal+0xd0>
		 {
			 Norm_Avg.V_PV = 4095;
 8002562:	4a9e      	ldr	r2, [pc, #632]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002564:	4ba3      	ldr	r3, [pc, #652]	@ (80027f4 <ADC_Avg_And_RMS_Cal+0x35c>)
 8002566:	6013      	str	r3, [r2, #0]
		 }
		 if(Norm_Avg.I_PV > 4095)
 8002568:	4b9c      	ldr	r3, [pc, #624]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	2380      	movs	r3, #128	@ 0x80
 800256e:	015b      	lsls	r3, r3, #5
 8002570:	429a      	cmp	r2, r3
 8002572:	d302      	bcc.n	800257a <ADC_Avg_And_RMS_Cal+0xe2>
		 {
			 Norm_Avg.I_PV = 4095;
 8002574:	4a99      	ldr	r2, [pc, #612]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002576:	4b9f      	ldr	r3, [pc, #636]	@ (80027f4 <ADC_Avg_And_RMS_Cal+0x35c>)
 8002578:	6053      	str	r3, [r2, #4]
		 }
		 if(Norm_Avg.V_Batt > 4095)
 800257a:	4b98      	ldr	r3, [pc, #608]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	2380      	movs	r3, #128	@ 0x80
 8002580:	015b      	lsls	r3, r3, #5
 8002582:	429a      	cmp	r2, r3
 8002584:	d302      	bcc.n	800258c <ADC_Avg_And_RMS_Cal+0xf4>
		 {
			 Norm_Avg.V_Batt = 4095;
 8002586:	4a95      	ldr	r2, [pc, #596]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002588:	4b9a      	ldr	r3, [pc, #616]	@ (80027f4 <ADC_Avg_And_RMS_Cal+0x35c>)
 800258a:	6093      	str	r3, [r2, #8]
		 }

		 Norm_Avg.I_PV_Sum=0;
 800258c:	4a93      	ldr	r2, [pc, #588]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 800258e:	2300      	movs	r3, #0
 8002590:	6153      	str	r3, [r2, #20]
		 Norm_Avg.V_PV_Sum=0;
 8002592:	4a92      	ldr	r2, [pc, #584]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002594:	2300      	movs	r3, #0
 8002596:	6113      	str	r3, [r2, #16]
		 Norm_Avg.V_Batt_Sum=0;
 8002598:	4a90      	ldr	r2, [pc, #576]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 800259a:	2300      	movs	r3, #0
 800259c:	6193      	str	r3, [r2, #24]

		 Cntr.ADC_Avg=1;
 800259e:	4a92      	ldr	r2, [pc, #584]	@ (80027e8 <ADC_Avg_And_RMS_Cal+0x350>)
 80025a0:	2301      	movs	r3, #1
 80025a2:	6013      	str	r3, [r2, #0]

	 }

	 /***************************RMS calculation*********************************/

	 Norm_ADC.V_Mains_AC 			= -((Mains_Volt_ADC-Inv_Cntrl.V_Mains_Calib_Offset)<<1);
 80025a4:	4b8e      	ldr	r3, [pc, #568]	@ (80027e0 <ADC_Avg_And_RMS_Cal+0x348>)
 80025a6:	895b      	ldrh	r3, [r3, #10]
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	0019      	movs	r1, r3
 80025ac:	4a8d      	ldr	r2, [pc, #564]	@ (80027e4 <ADC_Avg_And_RMS_Cal+0x34c>)
 80025ae:	23b2      	movs	r3, #178	@ 0xb2
 80025b0:	5ad3      	ldrh	r3, [r2, r3]
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	1acb      	subs	r3, r1, r3
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	425a      	negs	r2, r3
 80025ba:	4b8f      	ldr	r3, [pc, #572]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 80025bc:	605a      	str	r2, [r3, #4]
	 Norm_ADC.I_Inv_Pri_AC 			= ((I_Inv_pri_ADC - Inv_Cntrl.I_Inv_Pri_Calib_Offset )<<1); // shifting the ADC values according to offset (500/4096)
 80025be:	4b88      	ldr	r3, [pc, #544]	@ (80027e0 <ADC_Avg_And_RMS_Cal+0x348>)
 80025c0:	889b      	ldrh	r3, [r3, #4]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	001a      	movs	r2, r3
 80025c6:	4b87      	ldr	r3, [pc, #540]	@ (80027e4 <ADC_Avg_And_RMS_Cal+0x34c>)
 80025c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	005a      	lsls	r2, r3, #1
 80025ce:	4b8a      	ldr	r3, [pc, #552]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 80025d0:	601a      	str	r2, [r3, #0]
	 Norm_ADC.I_Mains_CT 			= ((I_Mains_CT_ADC - Inv_Cntrl.I_Inv_CT_Calib_Offset )<<1);
 80025d2:	4b83      	ldr	r3, [pc, #524]	@ (80027e0 <ADC_Avg_And_RMS_Cal+0x348>)
 80025d4:	8a5b      	ldrh	r3, [r3, #18]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	0019      	movs	r1, r3
 80025da:	4a82      	ldr	r2, [pc, #520]	@ (80027e4 <ADC_Avg_And_RMS_Cal+0x34c>)
 80025dc:	2388      	movs	r3, #136	@ 0x88
 80025de:	58d3      	ldr	r3, [r2, r3]
 80025e0:	1acb      	subs	r3, r1, r3
 80025e2:	005a      	lsls	r2, r3, #1
 80025e4:	4b84      	ldr	r3, [pc, #528]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 80025e6:	60da      	str	r2, [r3, #12]

	 Norm_ADC.Mains_Power_Sum 		= ( Norm_ADC.Mains_Power_Sum +(Norm_ADC.V_Mains_AC* Norm_ADC.I_Inv_Pri_AC));
 80025e8:	4b83      	ldr	r3, [pc, #524]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 80025ea:	6918      	ldr	r0, [r3, #16]
 80025ec:	6959      	ldr	r1, [r3, #20]
 80025ee:	4b82      	ldr	r3, [pc, #520]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	4b81      	ldr	r3, [pc, #516]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4353      	muls	r3, r2
 80025f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80025fa:	17db      	asrs	r3, r3, #31
 80025fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80025fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002602:	1812      	adds	r2, r2, r0
 8002604:	414b      	adcs	r3, r1
 8002606:	497c      	ldr	r1, [pc, #496]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 8002608:	610a      	str	r2, [r1, #16]
 800260a:	614b      	str	r3, [r1, #20]

	 Norm_Rms.V_Mains_Sq_Sum 		= (Norm_Rms.V_Mains_Sq_Sum + (Norm_ADC.V_Mains_AC*Norm_ADC.V_Mains_AC));     // using Grid_V_Add we store sum of all voltage square values of  191 voltages
 800260c:	4b7b      	ldr	r3, [pc, #492]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 800260e:	6999      	ldr	r1, [r3, #24]
 8002610:	4b79      	ldr	r3, [pc, #484]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	4b78      	ldr	r3, [pc, #480]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	4353      	muls	r3, r2
 800261a:	18ca      	adds	r2, r1, r3
 800261c:	4b77      	ldr	r3, [pc, #476]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 800261e:	619a      	str	r2, [r3, #24]
	 Norm_Rms.I_Inv_Pri_Sq_Sum 		= (Norm_Rms.I_Inv_Pri_Sq_Sum + (Norm_ADC.I_Inv_Pri_AC*Norm_ADC.I_Inv_Pri_AC));
 8002620:	4b76      	ldr	r3, [pc, #472]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 8002622:	6919      	ldr	r1, [r3, #16]
 8002624:	4b74      	ldr	r3, [pc, #464]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	4b73      	ldr	r3, [pc, #460]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4353      	muls	r3, r2
 800262e:	18ca      	adds	r2, r1, r3
 8002630:	4b72      	ldr	r3, [pc, #456]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 8002632:	611a      	str	r2, [r3, #16]
	 Norm_Rms.I_Mains_CT_Sq_Sum 	= (Norm_Rms.I_Mains_CT_Sq_Sum + (Norm_ADC.I_Mains_CT*Norm_ADC.I_Mains_CT));
 8002634:	4b71      	ldr	r3, [pc, #452]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 8002636:	6959      	ldr	r1, [r3, #20]
 8002638:	4b6f      	ldr	r3, [pc, #444]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 800263a:	68da      	ldr	r2, [r3, #12]
 800263c:	4b6e      	ldr	r3, [pc, #440]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	4353      	muls	r3, r2
 8002642:	18ca      	adds	r2, r1, r3
 8002644:	4b6d      	ldr	r3, [pc, #436]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 8002646:	615a      	str	r2, [r3, #20]

	 Cntr.Mean_Sq_Sum 				= Cntr.Mean_Sq_Sum+1;
 8002648:	4b67      	ldr	r3, [pc, #412]	@ (80027e8 <ADC_Avg_And_RMS_Cal+0x350>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	1c5a      	adds	r2, r3, #1
 800264e:	4b66      	ldr	r3, [pc, #408]	@ (80027e8 <ADC_Avg_And_RMS_Cal+0x350>)
 8002650:	605a      	str	r2, [r3, #4]

	 if(Cntr.Mean_Sq_Sum>Othr.Sine_Length)
 8002652:	4b65      	ldr	r3, [pc, #404]	@ (80027e8 <ADC_Avg_And_RMS_Cal+0x350>)
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	4b65      	ldr	r3, [pc, #404]	@ (80027ec <ADC_Avg_And_RMS_Cal+0x354>)
 8002658:	791b      	ldrb	r3, [r3, #4]
 800265a:	b2db      	uxtb	r3, r3
 800265c:	429a      	cmp	r2, r3
 800265e:	d800      	bhi.n	8002662 <ADC_Avg_And_RMS_Cal+0x1ca>
 8002660:	e0b7      	b.n	80027d2 <ADC_Avg_And_RMS_Cal+0x33a>
	 {
		 Norm_Rms.V_Mains_Mean_Sq 	= (((uint64_t)Norm_Rms.V_Mains_Sq_Sum*Norm_Avg.Multiplier))>>18;           // division by 192 has been shifted
 8002662:	4b66      	ldr	r3, [pc, #408]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002668:	2300      	movs	r3, #0
 800266a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800266c:	4b5b      	ldr	r3, [pc, #364]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	633b      	str	r3, [r7, #48]	@ 0x30
 8002672:	2300      	movs	r3, #0
 8002674:	637b      	str	r3, [r7, #52]	@ 0x34
 8002676:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800267a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800267c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800267e:	f7fd fe09 	bl	8000294 <__aeabi_lmul>
 8002682:	0002      	movs	r2, r0
 8002684:	000b      	movs	r3, r1
 8002686:	0399      	lsls	r1, r3, #14
 8002688:	0c94      	lsrs	r4, r2, #18
 800268a:	430c      	orrs	r4, r1
 800268c:	0c9d      	lsrs	r5, r3, #18
 800268e:	4b5b      	ldr	r3, [pc, #364]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 8002690:	631c      	str	r4, [r3, #48]	@ 0x30
 8002692:	635d      	str	r5, [r3, #52]	@ 0x34
		 Norm_Rms.I_Inv_Pri_Mean_Sq = (((uint64_t)Norm_Rms.I_Inv_Pri_Sq_Sum*Norm_Avg.Multiplier)>>18);
 8002694:	4b59      	ldr	r3, [pc, #356]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 8002696:	691b      	ldr	r3, [r3, #16]
 8002698:	62bb      	str	r3, [r7, #40]	@ 0x28
 800269a:	2300      	movs	r3, #0
 800269c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800269e:	4b4f      	ldr	r3, [pc, #316]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	623b      	str	r3, [r7, #32]
 80026a4:	2300      	movs	r3, #0
 80026a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80026a8:	6a3a      	ldr	r2, [r7, #32]
 80026aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80026ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80026b0:	f7fd fdf0 	bl	8000294 <__aeabi_lmul>
 80026b4:	0002      	movs	r2, r0
 80026b6:	000b      	movs	r3, r1
 80026b8:	0399      	lsls	r1, r3, #14
 80026ba:	0c90      	lsrs	r0, r2, #18
 80026bc:	6638      	str	r0, [r7, #96]	@ 0x60
 80026be:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80026c0:	4308      	orrs	r0, r1
 80026c2:	6638      	str	r0, [r7, #96]	@ 0x60
 80026c4:	0c9b      	lsrs	r3, r3, #18
 80026c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80026c8:	4b4c      	ldr	r3, [pc, #304]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 80026ca:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80026cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80026ce:	6219      	str	r1, [r3, #32]
 80026d0:	625a      	str	r2, [r3, #36]	@ 0x24
		 Norm_Rms.I_Mains_CT_Mean_Sq = (((uint64_t)Norm_Rms.I_Mains_CT_Sq_Sum*Norm_Avg.Multiplier)>>18);
 80026d2:	4b4a      	ldr	r3, [pc, #296]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	61bb      	str	r3, [r7, #24]
 80026d8:	2300      	movs	r3, #0
 80026da:	61fb      	str	r3, [r7, #28]
 80026dc:	4b3f      	ldr	r3, [pc, #252]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	613b      	str	r3, [r7, #16]
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	69b8      	ldr	r0, [r7, #24]
 80026ec:	69f9      	ldr	r1, [r7, #28]
 80026ee:	f7fd fdd1 	bl	8000294 <__aeabi_lmul>
 80026f2:	0002      	movs	r2, r0
 80026f4:	000b      	movs	r3, r1
 80026f6:	0399      	lsls	r1, r3, #14
 80026f8:	0c90      	lsrs	r0, r2, #18
 80026fa:	65b8      	str	r0, [r7, #88]	@ 0x58
 80026fc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80026fe:	4308      	orrs	r0, r1
 8002700:	65b8      	str	r0, [r7, #88]	@ 0x58
 8002702:	0c9b      	lsrs	r3, r3, #18
 8002704:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002706:	4b3d      	ldr	r3, [pc, #244]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 8002708:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800270a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800270c:	6299      	str	r1, [r3, #40]	@ 0x28
 800270e:	62da      	str	r2, [r3, #44]	@ 0x2c

		 if(Norm_ADC.Mains_Power_Sum >= 0)
 8002710:	4b39      	ldr	r3, [pc, #228]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 8002712:	691a      	ldr	r2, [r3, #16]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	2b00      	cmp	r3, #0
 8002718:	db19      	blt.n	800274e <ADC_Avg_And_RMS_Cal+0x2b6>
		 {
			 Norm_ADC.Mains_Power_Mean= ((uint64_t)(Norm_ADC.Mains_Power_Sum*Norm_Avg.Multiplier))>>18; // for calculating the actual power consumed(KW)
 800271a:	4b37      	ldr	r3, [pc, #220]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 800271c:	6918      	ldr	r0, [r3, #16]
 800271e:	6959      	ldr	r1, [r3, #20]
 8002720:	4b2e      	ldr	r3, [pc, #184]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 8002722:	6a1b      	ldr	r3, [r3, #32]
 8002724:	60bb      	str	r3, [r7, #8]
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f7fd fdb1 	bl	8000294 <__aeabi_lmul>
 8002732:	0002      	movs	r2, r0
 8002734:	000b      	movs	r3, r1
 8002736:	0399      	lsls	r1, r3, #14
 8002738:	0c90      	lsrs	r0, r2, #18
 800273a:	6538      	str	r0, [r7, #80]	@ 0x50
 800273c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800273e:	4308      	orrs	r0, r1
 8002740:	6538      	str	r0, [r7, #80]	@ 0x50
 8002742:	0c9b      	lsrs	r3, r3, #18
 8002744:	657b      	str	r3, [r7, #84]	@ 0x54
 8002746:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002748:	4b2b      	ldr	r3, [pc, #172]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 800274a:	619a      	str	r2, [r3, #24]
 800274c:	e026      	b.n	800279c <ADC_Avg_And_RMS_Cal+0x304>
		 }
		 else
		 {
			 Norm_ADC.Mains_Power_Sum = -Norm_ADC.Mains_Power_Sum;
 800274e:	4b2a      	ldr	r3, [pc, #168]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 8002750:	691a      	ldr	r2, [r3, #16]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	2000      	movs	r0, #0
 8002756:	2100      	movs	r1, #0
 8002758:	1a80      	subs	r0, r0, r2
 800275a:	4199      	sbcs	r1, r3
 800275c:	0002      	movs	r2, r0
 800275e:	000b      	movs	r3, r1
 8002760:	4925      	ldr	r1, [pc, #148]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 8002762:	610a      	str	r2, [r1, #16]
 8002764:	614b      	str	r3, [r1, #20]
			 Norm_ADC.Mains_Power_Mean= -(((uint64_t)(Norm_ADC.Mains_Power_Sum*Norm_Avg.Multiplier))>>18); // for calculating the actual power consumed(KW)
 8002766:	4b24      	ldr	r3, [pc, #144]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 8002768:	6918      	ldr	r0, [r3, #16]
 800276a:	6959      	ldr	r1, [r3, #20]
 800276c:	4b1b      	ldr	r3, [pc, #108]	@ (80027dc <ADC_Avg_And_RMS_Cal+0x344>)
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	603b      	str	r3, [r7, #0]
 8002772:	2300      	movs	r3, #0
 8002774:	607b      	str	r3, [r7, #4]
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f7fd fd8b 	bl	8000294 <__aeabi_lmul>
 800277e:	0002      	movs	r2, r0
 8002780:	000b      	movs	r3, r1
 8002782:	0399      	lsls	r1, r3, #14
 8002784:	0c90      	lsrs	r0, r2, #18
 8002786:	64b8      	str	r0, [r7, #72]	@ 0x48
 8002788:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800278a:	4308      	orrs	r0, r1
 800278c:	64b8      	str	r0, [r7, #72]	@ 0x48
 800278e:	0c9b      	lsrs	r3, r3, #18
 8002790:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002792:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002794:	425b      	negs	r3, r3
 8002796:	001a      	movs	r2, r3
 8002798:	4b17      	ldr	r3, [pc, #92]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 800279a:	619a      	str	r2, [r3, #24]
//		 {
//			 Norm_ADC.Mains_Power_CT_Sum = -Norm_ADC.Mains_Power_CT_Sum;
//			 Norm_ADC.Mains_Power_CT_Mean= -(((uint64_t)(Norm_ADC.Mains_Power_CT_Sum*Norm_Avg.Multiplier))>>18); // for calculating the actual power consumed(KW)
//		 }

		 Norm_ADC.Mains_Power_Sum= 0;
 800279c:	4916      	ldr	r1, [pc, #88]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 800279e:	2200      	movs	r2, #0
 80027a0:	2300      	movs	r3, #0
 80027a2:	610a      	str	r2, [r1, #16]
 80027a4:	614b      	str	r3, [r1, #20]
//		 Norm_ADC.Mains_Power_CT_Sum = 0;
         Norm_ADC.Inv_Power_Sum=0;
 80027a6:	4914      	ldr	r1, [pc, #80]	@ (80027f8 <ADC_Avg_And_RMS_Cal+0x360>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	2300      	movs	r3, #0
 80027ac:	630a      	str	r2, [r1, #48]	@ 0x30
 80027ae:	634b      	str	r3, [r1, #52]	@ 0x34

		 Norm_Rms.V_Mains_Sq_Sum= 0;
 80027b0:	4b12      	ldr	r3, [pc, #72]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	619a      	str	r2, [r3, #24]
		 Norm_Rms.I_Inv_Pri_Sq_Sum = 0;
 80027b6:	4b11      	ldr	r3, [pc, #68]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	611a      	str	r2, [r3, #16]
		 Norm_Rms.I_Mains_CT_Sq_Sum = 0;
 80027bc:	4b0f      	ldr	r3, [pc, #60]	@ (80027fc <ADC_Avg_And_RMS_Cal+0x364>)
 80027be:	2200      	movs	r2, #0
 80027c0:	615a      	str	r2, [r3, #20]

		 Inv_Cntrl.RMS_Sqrt_Calc_Request=1;
 80027c2:	4b08      	ldr	r3, [pc, #32]	@ (80027e4 <ADC_Avg_And_RMS_Cal+0x34c>)
 80027c4:	781a      	ldrb	r2, [r3, #0]
 80027c6:	2101      	movs	r1, #1
 80027c8:	430a      	orrs	r2, r1
 80027ca:	701a      	strb	r2, [r3, #0]
		 Cntr.Mean_Sq_Sum=1;
 80027cc:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <ADC_Avg_And_RMS_Cal+0x350>)
 80027ce:	2201      	movs	r2, #1
 80027d0:	605a      	str	r2, [r3, #4]
	}
}
 80027d2:	46c0      	nop			@ (mov r8, r8)
 80027d4:	46bd      	mov	sp, r7
 80027d6:	b01a      	add	sp, #104	@ 0x68
 80027d8:	bdb0      	pop	{r4, r5, r7, pc}
 80027da:	46c0      	nop			@ (mov r8, r8)
 80027dc:	200000b8 	.word	0x200000b8
 80027e0:	20000584 	.word	0x20000584
 80027e4:	200002a0 	.word	0x200002a0
 80027e8:	20000130 	.word	0x20000130
 80027ec:	200001e4 	.word	0x200001e4
 80027f0:	20000568 	.word	0x20000568
 80027f4:	00000fff 	.word	0x00000fff
 80027f8:	20000078 	.word	0x20000078
 80027fc:	200000e8 	.word	0x200000e8

08002800 <PV_Duty_Dec_Code>:

void PV_Duty_Dec_Code()
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
	if(PV_Cntrl.Duty_Dec==1)
 8002804:	4b16      	ldr	r3, [pc, #88]	@ (8002860 <PV_Duty_Dec_Code+0x60>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	079b      	lsls	r3, r3, #30
 800280a:	0fdb      	lsrs	r3, r3, #31
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b01      	cmp	r3, #1
 8002810:	d122      	bne.n	8002858 <PV_Duty_Dec_Code+0x58>
	{
//		PV_Cntrl.Delta_Duty = PV_Cntrl.Delta_Duty_Neg_Step;
		PV_Cntrl.Duty_Dec=0;
 8002812:	4b13      	ldr	r3, [pc, #76]	@ (8002860 <PV_Duty_Dec_Code+0x60>)
 8002814:	781a      	ldrb	r2, [r3, #0]
 8002816:	2102      	movs	r1, #2
 8002818:	438a      	bics	r2, r1
 800281a:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.Duty_Inc=0;
 800281c:	4b10      	ldr	r3, [pc, #64]	@ (8002860 <PV_Duty_Dec_Code+0x60>)
 800281e:	781a      	ldrb	r2, [r3, #0]
 8002820:	2101      	movs	r1, #1
 8002822:	438a      	bics	r2, r1
 8002824:	701a      	strb	r2, [r3, #0]

		if(MPPT_PWM_Channel>=PV_Cntrl.Delta_Duty)               //  checking if TIM1_CCR1 has not gone below a user defined value
 8002826:	4b0f      	ldr	r3, [pc, #60]	@ (8002864 <PV_Duty_Dec_Code+0x64>)
 8002828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800282a:	4a0d      	ldr	r2, [pc, #52]	@ (8002860 <PV_Duty_Dec_Code+0x60>)
 800282c:	89d2      	ldrh	r2, [r2, #14]
 800282e:	b292      	uxth	r2, r2
 8002830:	4293      	cmp	r3, r2
 8002832:	d309      	bcc.n	8002848 <PV_Duty_Dec_Code+0x48>
			{
				MPPT_PWM_Channel=((MPPT_PWM_Channel)-PV_Cntrl.Delta_Duty);
 8002834:	4b0b      	ldr	r3, [pc, #44]	@ (8002864 <PV_Duty_Dec_Code+0x64>)
 8002836:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002838:	4b09      	ldr	r3, [pc, #36]	@ (8002860 <PV_Duty_Dec_Code+0x60>)
 800283a:	89db      	ldrh	r3, [r3, #14]
 800283c:	b29b      	uxth	r3, r3
 800283e:	0019      	movs	r1, r3
 8002840:	4b08      	ldr	r3, [pc, #32]	@ (8002864 <PV_Duty_Dec_Code+0x64>)
 8002842:	1a52      	subs	r2, r2, r1
 8002844:	635a      	str	r2, [r3, #52]	@ 0x34
 8002846:	e002      	b.n	800284e <PV_Duty_Dec_Code+0x4e>
			}
		else
			{
				MPPT_PWM_Channel=0;
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <PV_Duty_Dec_Code+0x64>)
 800284a:	2200      	movs	r2, #0
 800284c:	635a      	str	r2, [r3, #52]	@ 0x34
			}
		PV_Cntrl.Duty_Sweep_Mode=0;        // since we have decremented duty cycle and intend to futher decrease the duty cycle
 800284e:	4b04      	ldr	r3, [pc, #16]	@ (8002860 <PV_Duty_Dec_Code+0x60>)
 8002850:	781a      	ldrb	r2, [r3, #0]
 8002852:	2104      	movs	r1, #4
 8002854:	438a      	bics	r2, r1
 8002856:	701a      	strb	r2, [r3, #0]
	}
}
 8002858:	46c0      	nop			@ (mov r8, r8)
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	46c0      	nop			@ (mov r8, r8)
 8002860:	20000380 	.word	0x20000380
 8002864:	40002000 	.word	0x40002000

08002868 <PV_Duty_Inc_Code>:

void PV_Duty_Inc_Code()
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
	if(PV_Cntrl.Duty_Inc==1)
 800286c:	4b15      	ldr	r3, [pc, #84]	@ (80028c4 <PV_Duty_Inc_Code+0x5c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	07db      	lsls	r3, r3, #31
 8002872:	0fdb      	lsrs	r3, r3, #31
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b01      	cmp	r3, #1
 8002878:	d121      	bne.n	80028be <PV_Duty_Inc_Code+0x56>
	{
//		PV_Cntrl.Delta_Duty = PV_Cntrl.Delta_Duty_Pos_Step;
		if((MPPT_PWM_Channel)<=((MPPT_Time_Period) - PV_Cntrl.Delta_Duty))
 800287a:	4b13      	ldr	r3, [pc, #76]	@ (80028c8 <PV_Duty_Inc_Code+0x60>)
 800287c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800287e:	4b12      	ldr	r3, [pc, #72]	@ (80028c8 <PV_Duty_Inc_Code+0x60>)
 8002880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002882:	4910      	ldr	r1, [pc, #64]	@ (80028c4 <PV_Duty_Inc_Code+0x5c>)
 8002884:	89c9      	ldrh	r1, [r1, #14]
 8002886:	b289      	uxth	r1, r1
 8002888:	1a5b      	subs	r3, r3, r1
 800288a:	429a      	cmp	r2, r3
 800288c:	d80e      	bhi.n	80028ac <PV_Duty_Inc_Code+0x44>
			{
				MPPT_PWM_Channel = ((MPPT_PWM_Channel)+PV_Cntrl.Delta_Duty);
 800288e:	4b0e      	ldr	r3, [pc, #56]	@ (80028c8 <PV_Duty_Inc_Code+0x60>)
 8002890:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002892:	4b0c      	ldr	r3, [pc, #48]	@ (80028c4 <PV_Duty_Inc_Code+0x5c>)
 8002894:	89db      	ldrh	r3, [r3, #14]
 8002896:	b29b      	uxth	r3, r3
 8002898:	0019      	movs	r1, r3
 800289a:	4b0b      	ldr	r3, [pc, #44]	@ (80028c8 <PV_Duty_Inc_Code+0x60>)
 800289c:	1852      	adds	r2, r2, r1
 800289e:	635a      	str	r2, [r3, #52]	@ 0x34
				PV_Cntrl.Duty_Inc=0;
 80028a0:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <PV_Duty_Inc_Code+0x5c>)
 80028a2:	781a      	ldrb	r2, [r3, #0]
 80028a4:	2101      	movs	r1, #1
 80028a6:	438a      	bics	r2, r1
 80028a8:	701a      	strb	r2, [r3, #0]
 80028aa:	e003      	b.n	80028b4 <PV_Duty_Inc_Code+0x4c>
			}
		else
			{
				MPPT_PWM_Channel = MPPT_Time_Period;
 80028ac:	4a06      	ldr	r2, [pc, #24]	@ (80028c8 <PV_Duty_Inc_Code+0x60>)
 80028ae:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <PV_Duty_Inc_Code+0x60>)
 80028b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80028b2:	635a      	str	r2, [r3, #52]	@ 0x34
			}
		PV_Cntrl.Duty_Sweep_Mode=1;       // since we have incremented duty cycle and intend to futher increase the duty cycle
 80028b4:	4b03      	ldr	r3, [pc, #12]	@ (80028c4 <PV_Duty_Inc_Code+0x5c>)
 80028b6:	781a      	ldrb	r2, [r3, #0]
 80028b8:	2104      	movs	r1, #4
 80028ba:	430a      	orrs	r2, r1
 80028bc:	701a      	strb	r2, [r3, #0]
	}
}
 80028be:	46c0      	nop			@ (mov r8, r8)
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000380 	.word	0x20000380
 80028c8:	40002000 	.word	0x40002000

080028cc <Update_Sine_Freq_To_Grid_Freq>:

void Update_Sine_Freq_To_Grid_Freq()
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
	if(Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag == 0)
 80028d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002904 <Update_Sine_Freq_To_Grid_Freq+0x38>)
 80028d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d4:	079b      	lsls	r3, r3, #30
 80028d6:	0fdb      	lsrs	r3, r3, #31
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d10f      	bne.n	80028fe <Update_Sine_Freq_To_Grid_Freq+0x32>
	{

		Inv_Cntrl.Time_Period_Grid_Shifted = (Inv_Cntrl.Time_Period_Grid>>5)-1;
 80028de:	4b09      	ldr	r3, [pc, #36]	@ (8002904 <Update_Sine_Freq_To_Grid_Freq+0x38>)
 80028e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	095b      	lsrs	r3, r3, #5
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	3b01      	subs	r3, #1
 80028ea:	b299      	uxth	r1, r3
 80028ec:	4b05      	ldr	r3, [pc, #20]	@ (8002904 <Update_Sine_Freq_To_Grid_Freq+0x38>)
 80028ee:	2240      	movs	r2, #64	@ 0x40
 80028f0:	5299      	strh	r1, [r3, r2]
		TIM1->ARR = Inv_Cntrl.Time_Period_Grid_Shifted;   // setting the TIM1->ARR register according to the timeperiod grid for input capture
 80028f2:	4b04      	ldr	r3, [pc, #16]	@ (8002904 <Update_Sine_Freq_To_Grid_Freq+0x38>)
 80028f4:	2240      	movs	r2, #64	@ 0x40
 80028f6:	5a9b      	ldrh	r3, [r3, r2]
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	4b03      	ldr	r3, [pc, #12]	@ (8002908 <Update_Sine_Freq_To_Grid_Freq+0x3c>)
 80028fc:	62da      	str	r2, [r3, #44]	@ 0x2c
	}
}
 80028fe:	46c0      	nop			@ (mov r8, r8)
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	200002a0 	.word	0x200002a0
 8002908:	40012c00 	.word	0x40012c00

0800290c <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq>:

void Anti_Islanding_Update_Sine_Freq_To_Grid_Freq()
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
	if(Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag == 0)
 8002910:	4b15      	ldr	r3, [pc, #84]	@ (8002968 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 8002912:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002914:	079b      	lsls	r3, r3, #30
 8002916:	0fdb      	lsrs	r3, r3, #31
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d120      	bne.n	8002960 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x54>
	{
		Inv_Cntrl.Time_Period_Grid_Shifted = (Inv_Cntrl.Time_Period_Grid>>5)-1;
 800291e:	4b12      	ldr	r3, [pc, #72]	@ (8002968 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 8002920:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002922:	b29b      	uxth	r3, r3
 8002924:	095b      	lsrs	r3, r3, #5
 8002926:	b29b      	uxth	r3, r3
 8002928:	3b01      	subs	r3, #1
 800292a:	b299      	uxth	r1, r3
 800292c:	4b0e      	ldr	r3, [pc, #56]	@ (8002968 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 800292e:	2240      	movs	r2, #64	@ 0x40
 8002930:	5299      	strh	r1, [r3, r2]
		if((Inv_Cntrl.Time_Period_Grid_Shifted<1500)&&(Inv_Cntrl.Time_Period_Grid_Shifted>900))//this is always true
 8002932:	4b0d      	ldr	r3, [pc, #52]	@ (8002968 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 8002934:	2240      	movs	r2, #64	@ 0x40
 8002936:	5a9b      	ldrh	r3, [r3, r2]
 8002938:	b29b      	uxth	r3, r3
 800293a:	4a0c      	ldr	r2, [pc, #48]	@ (800296c <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x60>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d80f      	bhi.n	8002960 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x54>
 8002940:	4b09      	ldr	r3, [pc, #36]	@ (8002968 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 8002942:	2240      	movs	r2, #64	@ 0x40
 8002944:	5a9b      	ldrh	r3, [r3, r2]
 8002946:	b29a      	uxth	r2, r3
 8002948:	23e1      	movs	r3, #225	@ 0xe1
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	429a      	cmp	r2, r3
 800294e:	d907      	bls.n	8002960 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x54>
		{
			TIM1->ARR = Inv_Cntrl.Time_Period_Grid_Shifted + Delta_Time_Period; //1250 implies 20ms so 10 implies 0.16ms this is for AI
 8002950:	4b05      	ldr	r3, [pc, #20]	@ (8002968 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 8002952:	2240      	movs	r2, #64	@ 0x40
 8002954:	5a9b      	ldrh	r3, [r3, r2]
 8002956:	b29b      	uxth	r3, r3
 8002958:	3314      	adds	r3, #20
 800295a:	001a      	movs	r2, r3
 800295c:	4b04      	ldr	r3, [pc, #16]	@ (8002970 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x64>)
 800295e:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
}
 8002960:	46c0      	nop			@ (mov r8, r8)
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	46c0      	nop			@ (mov r8, r8)
 8002968:	200002a0 	.word	0x200002a0
 800296c:	000005db 	.word	0x000005db
 8002970:	40012c00 	.word	0x40012c00

08002974 <Cntrs_Incrmnt_Fn_for_100us_ISR>:

void Cntrs_Incrmnt_Fn_for_100us_ISR()
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0

	Othr.System_Off_Timer=Othr.System_Off_Timer+1;      //during development we put this off timer and share the hex file
 8002978:	4bc0      	ldr	r3, [pc, #768]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	1c5a      	adds	r2, r3, #1
 800297e:	4bbf      	ldr	r3, [pc, #764]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 8002980:	60da      	str	r2, [r3, #12]
	if(Othr.System_Off_Timer >= Othr.System_Off_Timer_Limit)
 8002982:	4bbe      	ldr	r3, [pc, #760]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 8002984:	68da      	ldr	r2, [r3, #12]
 8002986:	4bbd      	ldr	r3, [pc, #756]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	429a      	cmp	r2, r3
 800298c:	d30e      	bcc.n	80029ac <Cntrs_Incrmnt_Fn_for_100us_ISR+0x38>
	{
		Othr.System_Off_Timer = 0;
 800298e:	4bbb      	ldr	r3, [pc, #748]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 8002990:	2200      	movs	r2, #0
 8002992:	60da      	str	r2, [r3, #12]
		Othr.System_Off_Timer_Limit_Cycle_Count = Othr.System_Off_Timer_Limit_Cycle_Count+1;
 8002994:	4bb9      	ldr	r3, [pc, #740]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	1c5a      	adds	r2, r3, #1
 800299a:	4bb8      	ldr	r3, [pc, #736]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 800299c:	615a      	str	r2, [r3, #20]
		if(Othr.System_Off_Timer_Limit_Cycle_Count >= 7)
 800299e:	4bb7      	ldr	r3, [pc, #732]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	2b06      	cmp	r3, #6
 80029a4:	d902      	bls.n	80029ac <Cntrs_Incrmnt_Fn_for_100us_ISR+0x38>
		{
			Othr.System_Off_Timer_Limit_Cycle_Count = 7;
 80029a6:	4bb5      	ldr	r3, [pc, #724]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 80029a8:	2207      	movs	r2, #7
 80029aa:	615a      	str	r2, [r3, #20]
		}
	}

	if(Othr.System_Off_Timer_Limit_Cycle_Count >= 7)
 80029ac:	4bb3      	ldr	r3, [pc, #716]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	2b06      	cmp	r3, #6
 80029b2:	d913      	bls.n	80029dc <Cntrs_Incrmnt_Fn_for_100us_ISR+0x68>
	{
		Inv_Cntrl.State = 0;   // go to state 0 and stay there
 80029b4:	4bb2      	ldr	r3, [pc, #712]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry = 1;
 80029ba:	4bb1      	ldr	r3, [pc, #708]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 80029bc:	781a      	ldrb	r2, [r3, #0]
 80029be:	2110      	movs	r1, #16
 80029c0:	430a      	orrs	r2, r1
 80029c2:	701a      	strb	r2, [r3, #0]
		Inverter_OFF();
 80029c4:	f7ff fcb2 	bl	800232c <Inverter_OFF>
		MPPT_OFF();
 80029c8:	f7ff fd48 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 80029cc:	4bad      	ldr	r3, [pc, #692]	@ (8002c84 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry = 1;
 80029d2:	4bac      	ldr	r3, [pc, #688]	@ (8002c84 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 80029d4:	781a      	ldrb	r2, [r3, #0]
 80029d6:	2120      	movs	r1, #32
 80029d8:	430a      	orrs	r2, r1
 80029da:	701a      	strb	r2, [r3, #0]
	}

	Inv_Cntrl.Count = Inv_Cntrl.Count+1;      		// increment the count value
 80029dc:	4ba8      	ldr	r3, [pc, #672]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 80029de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e0:	1c5a      	adds	r2, r3, #1
 80029e2:	4ba7      	ldr	r3, [pc, #668]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 80029e4:	629a      	str	r2, [r3, #40]	@ 0x28
	if(Inv_Cntrl.Count > Othr.Sine_Length) 					// if count is greater than 192 then it is reset to 1
 80029e6:	4ba6      	ldr	r3, [pc, #664]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 80029e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ea:	4aa4      	ldr	r2, [pc, #656]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 80029ec:	7912      	ldrb	r2, [r2, #4]
 80029ee:	b2d2      	uxtb	r2, r2
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d902      	bls.n	80029fa <Cntrs_Incrmnt_Fn_for_100us_ISR+0x86>
	{
		Inv_Cntrl.Count = 1;
 80029f4:	4ba2      	ldr	r3, [pc, #648]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	Cntr.Mppt_Loop = Cntr.Mppt_Loop+1;         		//this count is used for executing MPPT algorithm after a fixed delay depending on Mppt_Loop_Time_Sec
 80029fa:	4ba3      	ldr	r3, [pc, #652]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	4ba1      	ldr	r3, [pc, #644]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a02:	609a      	str	r2, [r3, #8]
	if(Cntr.Mppt_Loop > Two_Hundred_ms_Count)
 8002a04:	4ba0      	ldr	r3, [pc, #640]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	23f0      	movs	r3, #240	@ 0xf0
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d903      	bls.n	8002a18 <Cntrs_Incrmnt_Fn_for_100us_ISR+0xa4>
	{
		Cntr.Mppt_Loop = Two_Hundred_ms_Count;           // we are limiting Cntr.Mppt_Loop so that it does not overflow
 8002a10:	4b9d      	ldr	r3, [pc, #628]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a12:	22f0      	movs	r2, #240	@ 0xf0
 8002a14:	00d2      	lsls	r2, r2, #3
 8002a16:	609a      	str	r2, [r3, #8]
	}

	if(Inv_Cntrl.Start_Ov_Temp_Cnt_Request == 1)  // This counter is used for the delay for temperature signal
 8002a18:	4b99      	ldr	r3, [pc, #612]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	079b      	lsls	r3, r3, #30
 8002a1e:	0fdb      	lsrs	r3, r3, #31
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d10d      	bne.n	8002a42 <Cntrs_Incrmnt_Fn_for_100us_ISR+0xce>
	{
		Cntr.Over_Temp  = Cntr.Over_Temp +1;
 8002a26:	4b98      	ldr	r3, [pc, #608]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	1c5a      	adds	r2, r3, #1
 8002a2c:	4b96      	ldr	r3, [pc, #600]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a2e:	615a      	str	r2, [r3, #20]
		if(Cntr.Over_Temp > Ten_Second_Count)
 8002a30:	4b95      	ldr	r3, [pc, #596]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	4a95      	ldr	r2, [pc, #596]	@ (8002c8c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d906      	bls.n	8002a48 <Cntrs_Incrmnt_Fn_for_100us_ISR+0xd4>
		{
			 Cntr.Over_Temp = Ten_Second_Count;
 8002a3a:	4b93      	ldr	r3, [pc, #588]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a3c:	4a93      	ldr	r2, [pc, #588]	@ (8002c8c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002a3e:	615a      	str	r2, [r3, #20]
 8002a40:	e002      	b.n	8002a48 <Cntrs_Incrmnt_Fn_for_100us_ISR+0xd4>
		}
	}
	else
	{
		Cntr.Over_Temp = 0;
 8002a42:	4b91      	ldr	r3, [pc, #580]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	615a      	str	r2, [r3, #20]
	}

	if(Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag==1) // This counter is used for giving delay to relay after switching off the inverter
 8002a48:	4b8d      	ldr	r3, [pc, #564]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	069b      	lsls	r3, r3, #26
 8002a4e:	0fdb      	lsrs	r3, r3, #31
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d114      	bne.n	8002a80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x10c>
	{
		Cntr.Inv_Off_to_Mains_Relay_Off_Delay = Cntr.Inv_Off_to_Mains_Relay_Off_Delay+1;
 8002a56:	4b8c      	ldr	r3, [pc, #560]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	1c5a      	adds	r2, r3, #1
 8002a5c:	4b8a      	ldr	r3, [pc, #552]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a5e:	61da      	str	r2, [r3, #28]
		if(Cntr.Inv_Off_to_Mains_Relay_Off_Delay >= Half_Second_Count)
 8002a60:	4b89      	ldr	r3, [pc, #548]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a62:	69da      	ldr	r2, [r3, #28]
 8002a64:	2396      	movs	r3, #150	@ 0x96
 8002a66:	015b      	lsls	r3, r3, #5
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d30c      	bcc.n	8002a86 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x112>
		{
			Cntr.Inv_Off_to_Mains_Relay_Off_Delay = Half_Second_Count;
 8002a6c:	4b86      	ldr	r3, [pc, #536]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a6e:	2296      	movs	r2, #150	@ 0x96
 8002a70:	0152      	lsls	r2, r2, #5
 8002a72:	61da      	str	r2, [r3, #28]
			Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag = 0;
 8002a74:	4b82      	ldr	r3, [pc, #520]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a76:	781a      	ldrb	r2, [r3, #0]
 8002a78:	2120      	movs	r1, #32
 8002a7a:	438a      	bics	r2, r1
 8002a7c:	701a      	strb	r2, [r3, #0]
 8002a7e:	e002      	b.n	8002a86 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x112>
		}
	}
	else
	{
		Cntr.Inv_Off_to_Mains_Relay_Off_Delay = 0;
 8002a80:	4b81      	ldr	r3, [pc, #516]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	61da      	str	r2, [r3, #28]
	}

	if(Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag == 1)  // This is for staying upto transients are suppressed after switching on relay
 8002a86:	4b7e      	ldr	r3, [pc, #504]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a8a:	079b      	lsls	r3, r3, #30
 8002a8c:	0fdb      	lsrs	r3, r3, #31
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d10d      	bne.n	8002ab0 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x13c>
	{
		Cntr.ZCD_Diag_Delay = Cntr.ZCD_Diag_Delay+1; 							 // delay counter for ZCD delay
 8002a94:	4b7c      	ldr	r3, [pc, #496]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	4b7b      	ldr	r3, [pc, #492]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a9c:	621a      	str	r2, [r3, #32]
		if(Cntr.ZCD_Diag_Delay >= Ten_Second_Count)   					 //  1 second delay
 8002a9e:	4b7a      	ldr	r3, [pc, #488]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	4a7b      	ldr	r2, [pc, #492]	@ (8002c90 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x31c>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d906      	bls.n	8002ab6 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x142>
		{
			Cntr.ZCD_Diag_Delay = Ten_Second_Count;
 8002aa8:	4b77      	ldr	r3, [pc, #476]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002aaa:	4a78      	ldr	r2, [pc, #480]	@ (8002c8c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002aac:	621a      	str	r2, [r3, #32]
 8002aae:	e002      	b.n	8002ab6 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x142>
		}
	}
	else
	{
		Cntr.ZCD_Diag_Delay = 0;
 8002ab0:	4b75      	ldr	r3, [pc, #468]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	621a      	str	r2, [r3, #32]
	}


	UART1_Send_Var.Count = UART1_Send_Var.Count+1;        // This is for send data through UART every 1ms
 8002ab6:	4b77      	ldr	r3, [pc, #476]	@ (8002c94 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x320>)
 8002ab8:	7b9b      	ldrb	r3, [r3, #14]
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	3301      	adds	r3, #1
 8002abe:	b2da      	uxtb	r2, r3
 8002ac0:	4b74      	ldr	r3, [pc, #464]	@ (8002c94 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x320>)
 8002ac2:	739a      	strb	r2, [r3, #14]
	if(UART1_Send_Var.Count >= 10)
 8002ac4:	4b73      	ldr	r3, [pc, #460]	@ (8002c94 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x320>)
 8002ac6:	7b9b      	ldrb	r3, [r3, #14]
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b09      	cmp	r3, #9
 8002acc:	d902      	bls.n	8002ad4 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x160>
	{
		UART1_Send_Var.Count = 10;
 8002ace:	4b71      	ldr	r3, [pc, #452]	@ (8002c94 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x320>)
 8002ad0:	220a      	movs	r2, #10
 8002ad2:	739a      	strb	r2, [r3, #14]
	}
	UART2_Send_Var.Count = UART2_Send_Var.Count+1;        // This is for send data through UART every 1ms
 8002ad4:	4b70      	ldr	r3, [pc, #448]	@ (8002c98 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x324>)
 8002ad6:	7b9b      	ldrb	r3, [r3, #14]
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	3301      	adds	r3, #1
 8002adc:	b2da      	uxtb	r2, r3
 8002ade:	4b6e      	ldr	r3, [pc, #440]	@ (8002c98 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x324>)
 8002ae0:	739a      	strb	r2, [r3, #14]
	if(UART2_Send_Var.Count >= 10)
 8002ae2:	4b6d      	ldr	r3, [pc, #436]	@ (8002c98 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x324>)
 8002ae4:	7b9b      	ldrb	r3, [r3, #14]
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	2b09      	cmp	r3, #9
 8002aea:	d902      	bls.n	8002af2 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x17e>
	{
		UART2_Send_Var.Count = 10;
 8002aec:	4b6a      	ldr	r3, [pc, #424]	@ (8002c98 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x324>)
 8002aee:	220a      	movs	r2, #10
 8002af0:	739a      	strb	r2, [r3, #14]
	}

	Cntr.ZCD_Error = Cntr.ZCD_Error + 1;  										// this counter is used for detection of failure of grid
 8002af2:	4b65      	ldr	r3, [pc, #404]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	4b63      	ldr	r3, [pc, #396]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002afa:	625a      	str	r2, [r3, #36]	@ 0x24
	if(Cntr.ZCD_Error >= 585)
 8002afc:	4b62      	ldr	r3, [pc, #392]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002afe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b00:	2392      	movs	r3, #146	@ 0x92
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d902      	bls.n	8002b0e <Cntrs_Incrmnt_Fn_for_100us_ISR+0x19a>
	{
		Cntr.ZCD_Error = 585;
 8002b08:	4b5f      	ldr	r3, [pc, #380]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b0a:	4a64      	ldr	r2, [pc, #400]	@ (8002c9c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x328>)
 8002b0c:	625a      	str	r2, [r3, #36]	@ 0x24
	}

	if(Inv_Cntrl.Diag_Delay == 1)                        // All diagnosis are delayed upto transients are suppressed
 8002b0e:	4b5c      	ldr	r3, [pc, #368]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b12:	065b      	lsls	r3, r3, #25
 8002b14:	0fdb      	lsrs	r3, r3, #31
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d114      	bne.n	8002b46 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x1d2>
	{
		Cntr.Diag_delay = Cntr.Diag_delay + 1;
 8002b1c:	4b5a      	ldr	r3, [pc, #360]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b20:	1c5a      	adds	r2, r3, #1
 8002b22:	4b59      	ldr	r3, [pc, #356]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b24:	629a      	str	r2, [r3, #40]	@ 0x28
		if(Cntr.Diag_delay > 1920)
 8002b26:	4b58      	ldr	r3, [pc, #352]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b2a:	23f0      	movs	r3, #240	@ 0xf0
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d90c      	bls.n	8002b4c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x1d8>
		{
			Cntr.Diag_delay = 0;
 8002b32:	4b55      	ldr	r3, [pc, #340]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	629a      	str	r2, [r3, #40]	@ 0x28
			Inv_Cntrl.Diag_Delay = 0;
 8002b38:	4b51      	ldr	r3, [pc, #324]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002b3a:	2274      	movs	r2, #116	@ 0x74
 8002b3c:	5c99      	ldrb	r1, [r3, r2]
 8002b3e:	2040      	movs	r0, #64	@ 0x40
 8002b40:	4381      	bics	r1, r0
 8002b42:	5499      	strb	r1, [r3, r2]
 8002b44:	e002      	b.n	8002b4c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x1d8>
		}
	}
	else
	{
		Cntr.Diag_delay = 0;
 8002b46:	4b50      	ldr	r3, [pc, #320]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	629a      	str	r2, [r3, #40]	@ 0x28
	}


	if(Othr.Inv_Short_Ckt_Count!=0)
 8002b4c:	4b4b      	ldr	r3, [pc, #300]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 8002b4e:	2296      	movs	r2, #150	@ 0x96
 8002b50:	5a9b      	ldrh	r3, [r3, r2]
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d010      	beq.n	8002b7a <Cntrs_Incrmnt_Fn_for_100us_ISR+0x206>
	{
		Cntr.Inv_Shortckt_Count_Reset_Counter = Cntr.Inv_Shortckt_Count_Reset_Counter+1;
 8002b58:	4b4b      	ldr	r3, [pc, #300]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b5c:	1c5a      	adds	r2, r3, #1
 8002b5e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b60:	649a      	str	r2, [r3, #72]	@ 0x48
		if(Cntr.Inv_Shortckt_Count_Reset_Counter >= Fifteen_Minute_Count)
 8002b62:	4b49      	ldr	r3, [pc, #292]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b66:	4a4e      	ldr	r2, [pc, #312]	@ (8002ca0 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x32c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d906      	bls.n	8002b7a <Cntrs_Incrmnt_Fn_for_100us_ISR+0x206>
		{
			Othr.Inv_Short_Ckt_Count = 0;
 8002b6c:	4b43      	ldr	r3, [pc, #268]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 8002b6e:	2296      	movs	r2, #150	@ 0x96
 8002b70:	2100      	movs	r1, #0
 8002b72:	5299      	strh	r1, [r3, r2]
			Cntr.Inv_Shortckt_Count_Reset_Counter = 0;
 8002b74:	4b44      	ldr	r3, [pc, #272]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	649a      	str	r2, [r3, #72]	@ 0x48
		}
	}


	if(Othr.Inv_Fast_I_limit_Count!=0)
 8002b7a:	4b40      	ldr	r3, [pc, #256]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 8002b7c:	2298      	movs	r2, #152	@ 0x98
 8002b7e:	5a9b      	ldrh	r3, [r3, r2]
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d010      	beq.n	8002ba8 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x234>
	{
		Cntr.Inv_Fast_I_limit_Count_Reset_Counter = Cntr.Inv_Fast_I_limit_Count_Reset_Counter+1;
 8002b86:	4b40      	ldr	r3, [pc, #256]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b8a:	1c5a      	adds	r2, r3, #1
 8002b8c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b8e:	64da      	str	r2, [r3, #76]	@ 0x4c
		if(Cntr.Inv_Fast_I_limit_Count_Reset_Counter >= Fifteen_Minute_Count)
 8002b90:	4b3d      	ldr	r3, [pc, #244]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b94:	4a42      	ldr	r2, [pc, #264]	@ (8002ca0 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x32c>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d906      	bls.n	8002ba8 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x234>
		{
			Othr.Inv_Fast_I_limit_Count = 0;
 8002b9a:	4b38      	ldr	r3, [pc, #224]	@ (8002c7c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x308>)
 8002b9c:	2298      	movs	r2, #152	@ 0x98
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	5299      	strh	r1, [r3, r2]
			Cntr.Inv_Fast_I_limit_Count_Reset_Counter = 0;
 8002ba2:	4b39      	ldr	r3, [pc, #228]	@ (8002c88 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
	}

	if(Inv_Cntrl.State == 1)
 8002ba8:	4b35      	ldr	r3, [pc, #212]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002baa:	785b      	ldrb	r3, [r3, #1]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d111      	bne.n	8002bd6 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x262>
	{
		Inv_Cntrl.State_1_Counter = Inv_Cntrl.State_1_Counter+1;
 8002bb2:	4b33      	ldr	r3, [pc, #204]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002bb4:	22cc      	movs	r2, #204	@ 0xcc
 8002bb6:	589b      	ldr	r3, [r3, r2]
 8002bb8:	1c5a      	adds	r2, r3, #1
 8002bba:	4b31      	ldr	r3, [pc, #196]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002bbc:	21cc      	movs	r1, #204	@ 0xcc
 8002bbe:	505a      	str	r2, [r3, r1]
		if(Inv_Cntrl.State_1_Counter >= Five_Second_Count)
 8002bc0:	4b2f      	ldr	r3, [pc, #188]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002bc2:	22cc      	movs	r2, #204	@ 0xcc
 8002bc4:	589b      	ldr	r3, [r3, r2]
 8002bc6:	4a37      	ldr	r2, [pc, #220]	@ (8002ca4 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x330>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d908      	bls.n	8002bde <Cntrs_Incrmnt_Fn_for_100us_ISR+0x26a>
		{
			Inv_Cntrl.State_1_Counter = Five_Second_Count;
 8002bcc:	4b2c      	ldr	r3, [pc, #176]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002bce:	22cc      	movs	r2, #204	@ 0xcc
 8002bd0:	4935      	ldr	r1, [pc, #212]	@ (8002ca8 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x334>)
 8002bd2:	5099      	str	r1, [r3, r2]
 8002bd4:	e003      	b.n	8002bde <Cntrs_Incrmnt_Fn_for_100us_ISR+0x26a>
		}
	}
	else
	{
		Inv_Cntrl.State_1_Counter = 0;
 8002bd6:	4b2a      	ldr	r3, [pc, #168]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002bd8:	22cc      	movs	r2, #204	@ 0xcc
 8002bda:	2100      	movs	r1, #0
 8002bdc:	5099      	str	r1, [r3, r2]
	}

	if((Inv_Cntrl.State==1)&&(Inv_Cntrl.First_Time_State_Entry == 0)&&(Inv_Cntrl.Count == 1))
 8002bde:	4b28      	ldr	r3, [pc, #160]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002be0:	785b      	ldrb	r3, [r3, #1]
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d136      	bne.n	8002c56 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2e2>
 8002be8:	4b25      	ldr	r3, [pc, #148]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	06db      	lsls	r3, r3, #27
 8002bee:	0fdb      	lsrs	r3, r3, #31
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d12f      	bne.n	8002c56 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2e2>
 8002bf6:	4b22      	ldr	r3, [pc, #136]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d12b      	bne.n	8002c56 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2e2>
	{
		Inv_Cntrl.Inv_Export_Ipeak_limit = Inv_Cntrl.Inv_Export_Ipeak_limit + 2;
 8002bfe:	4b20      	ldr	r3, [pc, #128]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c00:	2242      	movs	r2, #66	@ 0x42
 8002c02:	5a9b      	ldrh	r3, [r3, r2]
 8002c04:	b21b      	sxth	r3, r3
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	3302      	adds	r3, #2
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	b219      	sxth	r1, r3
 8002c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c10:	2242      	movs	r2, #66	@ 0x42
 8002c12:	5299      	strh	r1, [r3, r2]
		if(Inv_Cntrl.Inv_Export_Ipeak_limit >= I_Export_Limit_10A_Peak)
 8002c14:	4b1a      	ldr	r3, [pc, #104]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c16:	2242      	movs	r2, #66	@ 0x42
 8002c18:	5a9b      	ldrh	r3, [r3, r2]
 8002c1a:	b21b      	sxth	r3, r3
 8002c1c:	4a23      	ldr	r2, [pc, #140]	@ (8002cac <Cntrs_Incrmnt_Fn_for_100us_ISR+0x338>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	dd03      	ble.n	8002c2a <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2b6>
		{
			Inv_Cntrl.Inv_Export_Ipeak_limit = I_Export_Limit_10A_Peak;
 8002c22:	4b17      	ldr	r3, [pc, #92]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c24:	2242      	movs	r2, #66	@ 0x42
 8002c26:	4922      	ldr	r1, [pc, #136]	@ (8002cb0 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x33c>)
 8002c28:	5299      	strh	r1, [r3, r2]
		}

		Inv_Cntrl.Inv_Import_Ipeak_limit = Inv_Cntrl.Inv_Import_Ipeak_limit + 2;
 8002c2a:	4b15      	ldr	r3, [pc, #84]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c2c:	2244      	movs	r2, #68	@ 0x44
 8002c2e:	5a9b      	ldrh	r3, [r3, r2]
 8002c30:	b21b      	sxth	r3, r3
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	3302      	adds	r3, #2
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	b219      	sxth	r1, r3
 8002c3a:	4b11      	ldr	r3, [pc, #68]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c3c:	2244      	movs	r2, #68	@ 0x44
 8002c3e:	5299      	strh	r1, [r3, r2]
		if(Inv_Cntrl.Inv_Import_Ipeak_limit >= I_Import_Limit_10A_Peak)
 8002c40:	4b0f      	ldr	r3, [pc, #60]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c42:	2244      	movs	r2, #68	@ 0x44
 8002c44:	5a9b      	ldrh	r3, [r3, r2]
 8002c46:	b21b      	sxth	r3, r3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	db11      	blt.n	8002c70 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2fc>
		{
			Inv_Cntrl.Inv_Import_Ipeak_limit = I_Import_Limit_10A_Peak;
 8002c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c4e:	2244      	movs	r2, #68	@ 0x44
 8002c50:	2100      	movs	r1, #0
 8002c52:	5299      	strh	r1, [r3, r2]
		if(Inv_Cntrl.Inv_Import_Ipeak_limit >= I_Import_Limit_10A_Peak)
 8002c54:	e00c      	b.n	8002c70 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2fc>
		}
	}
	else if(Inv_Cntrl.State == 0)
 8002c56:	4b0a      	ldr	r3, [pc, #40]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c58:	785b      	ldrb	r3, [r3, #1]
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d107      	bne.n	8002c70 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2fc>
	{
		Inv_Cntrl.Inv_Import_Ipeak_limit = 0;
 8002c60:	4b07      	ldr	r3, [pc, #28]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c62:	2244      	movs	r2, #68	@ 0x44
 8002c64:	2100      	movs	r1, #0
 8002c66:	5299      	strh	r1, [r3, r2]
		Inv_Cntrl.Inv_Export_Ipeak_limit = 0;
 8002c68:	4b05      	ldr	r3, [pc, #20]	@ (8002c80 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c6a:	2242      	movs	r2, #66	@ 0x42
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	5299      	strh	r1, [r3, r2]
	}

	Zero_Crossing_Detection_Counter_Fn();
 8002c70:	f000 f820 	bl	8002cb4 <Zero_Crossing_Detection_Counter_Fn>
}
 8002c74:	46c0      	nop			@ (mov r8, r8)
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	46c0      	nop			@ (mov r8, r8)
 8002c7c:	200001e4 	.word	0x200001e4
 8002c80:	200002a0 	.word	0x200002a0
 8002c84:	20000380 	.word	0x20000380
 8002c88:	20000130 	.word	0x20000130
 8002c8c:	00017700 	.word	0x00017700
 8002c90:	000176ff 	.word	0x000176ff
 8002c94:	20000700 	.word	0x20000700
 8002c98:	20000734 	.word	0x20000734
 8002c9c:	00000249 	.word	0x00000249
 8002ca0:	0083d5ff 	.word	0x0083d5ff
 8002ca4:	0000bb7f 	.word	0x0000bb7f
 8002ca8:	0000bb80 	.word	0x0000bb80
 8002cac:	000004e1 	.word	0x000004e1
 8002cb0:	000004e2 	.word	0x000004e2

08002cb4 <Zero_Crossing_Detection_Counter_Fn>:

void Zero_Crossing_Detection_Counter_Fn()
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
//	Othr.ZCD_Counter = Othr.ZCD_Counter + 1;
	if(ZCD_Pin_is_Low)
 8002cb8:	4b2c      	ldr	r3, [pc, #176]	@ (8002d6c <Zero_Crossing_Detection_Counter_Fn+0xb8>)
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	2240      	movs	r2, #64	@ 0x40
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	d104      	bne.n	8002ccc <Zero_Crossing_Detection_Counter_Fn+0x18>
	{
		Othr.ZCD_Present_State = 1;
 8002cc2:	4b2b      	ldr	r3, [pc, #172]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002cc4:	22a6      	movs	r2, #166	@ 0xa6
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	5299      	strh	r1, [r3, r2]
 8002cca:	e003      	b.n	8002cd4 <Zero_Crossing_Detection_Counter_Fn+0x20>
//		GPIOC->ODR |= GPIO_ODR_5;
	}
	else
	{
		Othr.ZCD_Present_State = 0;
 8002ccc:	4b28      	ldr	r3, [pc, #160]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002cce:	22a6      	movs	r2, #166	@ 0xa6
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	5299      	strh	r1, [r3, r2]
//		GPIOC->ODR &= ~GPIO_ODR_5;
	}

	if((Othr.ZCD_Prev_State == 1)&&(Othr.ZCD_Present_State == 0))
 8002cd4:	4b26      	ldr	r3, [pc, #152]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002cd6:	22a8      	movs	r2, #168	@ 0xa8
 8002cd8:	5a9b      	ldrh	r3, [r3, r2]
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d13a      	bne.n	8002d56 <Zero_Crossing_Detection_Counter_Fn+0xa2>
 8002ce0:	4b23      	ldr	r3, [pc, #140]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002ce2:	22a6      	movs	r2, #166	@ 0xa6
 8002ce4:	5a9b      	ldrh	r3, [r3, r2]
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d134      	bne.n	8002d56 <Zero_Crossing_Detection_Counter_Fn+0xa2>
	{
		Othr.ZCD_Value_From_Timer = TIM3->CNT;
 8002cec:	4b21      	ldr	r3, [pc, #132]	@ (8002d74 <Zero_Crossing_Detection_Counter_Fn+0xc0>)
 8002cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf0:	b299      	uxth	r1, r3
 8002cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002cf4:	22ac      	movs	r2, #172	@ 0xac
 8002cf6:	5299      	strh	r1, [r3, r2]

		TIM3->CNT = 0;
 8002cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8002d74 <Zero_Crossing_Detection_Counter_Fn+0xc0>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	625a      	str	r2, [r3, #36]	@ 0x24

		Cntr.ZCD_Error 		= 0;
 8002cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8002d78 <Zero_Crossing_Detection_Counter_Fn+0xc4>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	625a      	str	r2, [r3, #36]	@ 0x24
//			Inv_Cntrl.Count 	= 4;
//			Inv_Cntrl.ZCD 		= 0;
//		}
//		Othr.ZCD_Counter 	= 0;

		if((Othr.ZCD_Value_From_Timer > 9000)&&(Othr.ZCD_Value_From_Timer < 11111)) //if the freq between 45Hz and 55Hz, for 50Hz it is 10000
 8002d04:	4b1a      	ldr	r3, [pc, #104]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d06:	22ac      	movs	r2, #172	@ 0xac
 8002d08:	5a9b      	ldrh	r3, [r3, r2]
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	4a1b      	ldr	r2, [pc, #108]	@ (8002d7c <Zero_Crossing_Detection_Counter_Fn+0xc8>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d921      	bls.n	8002d56 <Zero_Crossing_Detection_Counter_Fn+0xa2>
 8002d12:	4b17      	ldr	r3, [pc, #92]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d14:	22ac      	movs	r2, #172	@ 0xac
 8002d16:	5a9b      	ldrh	r3, [r3, r2]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	4a19      	ldr	r2, [pc, #100]	@ (8002d80 <Zero_Crossing_Detection_Counter_Fn+0xcc>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d81a      	bhi.n	8002d56 <Zero_Crossing_Detection_Counter_Fn+0xa2>
		{
			TIM1->ARR 					= (Othr.ZCD_Value_From_Timer>>3);
 8002d20:	4b13      	ldr	r3, [pc, #76]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d22:	22ac      	movs	r2, #172	@ 0xac
 8002d24:	5a9b      	ldrh	r3, [r3, r2]
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	08db      	lsrs	r3, r3, #3
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	4b15      	ldr	r3, [pc, #84]	@ (8002d84 <Zero_Crossing_Detection_Counter_Fn+0xd0>)
 8002d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
			Inv_Cntrl.Time_Period_Grid 	= (Othr.ZCD_Value_From_Timer<<2);
 8002d30:	4b0f      	ldr	r3, [pc, #60]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d32:	22ac      	movs	r2, #172	@ 0xac
 8002d34:	5a9b      	ldrh	r3, [r3, r2]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	4b12      	ldr	r3, [pc, #72]	@ (8002d88 <Zero_Crossing_Detection_Counter_Fn+0xd4>)
 8002d3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
			Inv_Cntrl.Count 			= 4;
 8002d40:	4b11      	ldr	r3, [pc, #68]	@ (8002d88 <Zero_Crossing_Detection_Counter_Fn+0xd4>)
 8002d42:	2204      	movs	r2, #4
 8002d44:	629a      	str	r2, [r3, #40]	@ 0x28
			Cntr.ZCD_Error 				= 0;
 8002d46:	4b0c      	ldr	r3, [pc, #48]	@ (8002d78 <Zero_Crossing_Detection_Counter_Fn+0xc4>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	625a      	str	r2, [r3, #36]	@ 0x24
			Inv_Cntrl.ZCD 				= 0; // if this is one then it is used for anti-islanding code
 8002d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d88 <Zero_Crossing_Detection_Counter_Fn+0xd4>)
 8002d4e:	781a      	ldrb	r2, [r3, #0]
 8002d50:	2108      	movs	r1, #8
 8002d52:	438a      	bics	r2, r1
 8002d54:	701a      	strb	r2, [r3, #0]
//	if(Othr.ZCD_Counter >= 2000)
//	{
//		Othr.ZCD_Counter = 0;
//	}

	Othr.ZCD_Prev_State = Othr.ZCD_Present_State;
 8002d56:	4b06      	ldr	r3, [pc, #24]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d58:	22a6      	movs	r2, #166	@ 0xa6
 8002d5a:	5a9b      	ldrh	r3, [r3, r2]
 8002d5c:	b299      	uxth	r1, r3
 8002d5e:	4b04      	ldr	r3, [pc, #16]	@ (8002d70 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d60:	22a8      	movs	r2, #168	@ 0xa8
 8002d62:	5299      	strh	r1, [r3, r2]
//	if(Freq_In_limits)
//	{
//		Inv_Cntrl.Time_Period_Grid_Shifted = Inv_Cntrl.Time_Period_Grid>>5;
//		TIM1->ARR = Inv_Cntrl.Time_Period_Grid_Shifted;// + Delta_Time_Period;
//	}
}
 8002d64:	46c0      	nop			@ (mov r8, r8)
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	46c0      	nop			@ (mov r8, r8)
 8002d6c:	48000800 	.word	0x48000800
 8002d70:	200001e4 	.word	0x200001e4
 8002d74:	40000400 	.word	0x40000400
 8002d78:	20000130 	.word	0x20000130
 8002d7c:	00002328 	.word	0x00002328
 8002d80:	00002b66 	.word	0x00002b66
 8002d84:	40012c00 	.word	0x40012c00
 8002d88:	200002a0 	.word	0x200002a0

08002d8c <Batt_V_Err_Integ_Saturator_Code>:

void Batt_V_Err_Integ_Saturator_Code()
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0

	if(Inv_Cntrl.V_Batt_Err_Integ > (Inv_Cntrl.Inv_Export_Ipeak_limit<<12))
 8002d90:	4b28      	ldr	r3, [pc, #160]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002d92:	69da      	ldr	r2, [r3, #28]
 8002d94:	4b27      	ldr	r3, [pc, #156]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002d96:	2142      	movs	r1, #66	@ 0x42
 8002d98:	5a5b      	ldrh	r3, [r3, r1]
 8002d9a:	b21b      	sxth	r3, r3
 8002d9c:	031b      	lsls	r3, r3, #12
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	dd06      	ble.n	8002db0 <Batt_V_Err_Integ_Saturator_Code+0x24>
	{
		Inv_Cntrl.V_Batt_Err_Integ = (Inv_Cntrl.Inv_Export_Ipeak_limit<<12);
 8002da2:	4b24      	ldr	r3, [pc, #144]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002da4:	2242      	movs	r2, #66	@ 0x42
 8002da6:	5a9b      	ldrh	r3, [r3, r2]
 8002da8:	b21b      	sxth	r3, r3
 8002daa:	031a      	lsls	r2, r3, #12
 8002dac:	4b21      	ldr	r3, [pc, #132]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002dae:	61da      	str	r2, [r3, #28]
	}

	if(Inv_Cntrl.V_Batt_Err_Integ < -((Inv_Cntrl.Inv_Import_Ipeak_limit<<12)))
 8002db0:	4b20      	ldr	r3, [pc, #128]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002db2:	69da      	ldr	r2, [r3, #28]
 8002db4:	4b1f      	ldr	r3, [pc, #124]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002db6:	2144      	movs	r1, #68	@ 0x44
 8002db8:	5a5b      	ldrh	r3, [r3, r1]
 8002dba:	b21b      	sxth	r3, r3
 8002dbc:	031b      	lsls	r3, r3, #12
 8002dbe:	425b      	negs	r3, r3
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	da07      	bge.n	8002dd4 <Batt_V_Err_Integ_Saturator_Code+0x48>
	{
		Inv_Cntrl.V_Batt_Err_Integ = -(Inv_Cntrl.Inv_Import_Ipeak_limit<<12);
 8002dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002dc6:	2244      	movs	r2, #68	@ 0x44
 8002dc8:	5a9b      	ldrh	r3, [r3, r2]
 8002dca:	b21b      	sxth	r3, r3
 8002dcc:	031b      	lsls	r3, r3, #12
 8002dce:	425a      	negs	r2, r3
 8002dd0:	4b18      	ldr	r3, [pc, #96]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002dd2:	61da      	str	r2, [r3, #28]
	}

	Inv_Cntrl.V_Batt_Err_Prop_Integ = Inv_Cntrl.V_Loop_Proportional_OP + (Inv_Cntrl.V_Batt_Err_Integ>>12);
 8002dd4:	4b17      	ldr	r3, [pc, #92]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002dd6:	22c0      	movs	r2, #192	@ 0xc0
 8002dd8:	589a      	ldr	r2, [r3, r2]
 8002dda:	4b16      	ldr	r3, [pc, #88]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002ddc:	69db      	ldr	r3, [r3, #28]
 8002dde:	131b      	asrs	r3, r3, #12
 8002de0:	18d2      	adds	r2, r2, r3
 8002de2:	4b14      	ldr	r3, [pc, #80]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002de4:	21c4      	movs	r1, #196	@ 0xc4
 8002de6:	505a      	str	r2, [r3, r1]

	if(Inv_Cntrl.V_Batt_Err_Prop_Integ > Inv_Cntrl.Inv_Export_Ipeak_limit)
 8002de8:	4b12      	ldr	r3, [pc, #72]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002dea:	22c4      	movs	r2, #196	@ 0xc4
 8002dec:	589b      	ldr	r3, [r3, r2]
 8002dee:	4a11      	ldr	r2, [pc, #68]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002df0:	2142      	movs	r1, #66	@ 0x42
 8002df2:	5a52      	ldrh	r2, [r2, r1]
 8002df4:	b212      	sxth	r2, r2
 8002df6:	4293      	cmp	r3, r2
 8002df8:	dd07      	ble.n	8002e0a <Batt_V_Err_Integ_Saturator_Code+0x7e>
	{
		Inv_Cntrl.V_Batt_Err_Prop_Integ = Inv_Cntrl.Inv_Export_Ipeak_limit;
 8002dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002dfc:	2242      	movs	r2, #66	@ 0x42
 8002dfe:	5a9b      	ldrh	r3, [r3, r2]
 8002e00:	b21b      	sxth	r3, r3
 8002e02:	0019      	movs	r1, r3
 8002e04:	4b0b      	ldr	r3, [pc, #44]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e06:	22c4      	movs	r2, #196	@ 0xc4
 8002e08:	5099      	str	r1, [r3, r2]
	}

	if(Inv_Cntrl.V_Batt_Err_Prop_Integ < -(Inv_Cntrl.Inv_Import_Ipeak_limit))
 8002e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e0c:	22c4      	movs	r2, #196	@ 0xc4
 8002e0e:	589a      	ldr	r2, [r3, r2]
 8002e10:	4b08      	ldr	r3, [pc, #32]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e12:	2144      	movs	r1, #68	@ 0x44
 8002e14:	5a5b      	ldrh	r3, [r3, r1]
 8002e16:	b21b      	sxth	r3, r3
 8002e18:	425b      	negs	r3, r3
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	da07      	bge.n	8002e2e <Batt_V_Err_Integ_Saturator_Code+0xa2>
	{
		Inv_Cntrl.V_Batt_Err_Prop_Integ = -Inv_Cntrl.Inv_Import_Ipeak_limit;
 8002e1e:	4b05      	ldr	r3, [pc, #20]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e20:	2244      	movs	r2, #68	@ 0x44
 8002e22:	5a9b      	ldrh	r3, [r3, r2]
 8002e24:	b21b      	sxth	r3, r3
 8002e26:	425a      	negs	r2, r3
 8002e28:	4b02      	ldr	r3, [pc, #8]	@ (8002e34 <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e2a:	21c4      	movs	r1, #196	@ 0xc4
 8002e2c:	505a      	str	r2, [r3, r1]
	}
}
 8002e2e:	46c0      	nop			@ (mov r8, r8)
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	200002a0 	.word	0x200002a0

08002e38 <V_Generate_Saturator_Code>:

void V_Generate_Saturator_Code()
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
	if (Inv_Cntrl.V_Generate>=625)
 8002e3c:	4b09      	ldr	r3, [pc, #36]	@ (8002e64 <V_Generate_Saturator_Code+0x2c>)
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	239c      	movs	r3, #156	@ 0x9c
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	429a      	cmp	r2, r3
 8002e46:	dd02      	ble.n	8002e4e <V_Generate_Saturator_Code+0x16>
	{
		Inv_Cntrl.V_Generate = 625;
 8002e48:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <V_Generate_Saturator_Code+0x2c>)
 8002e4a:	4a07      	ldr	r2, [pc, #28]	@ (8002e68 <V_Generate_Saturator_Code+0x30>)
 8002e4c:	605a      	str	r2, [r3, #4]
	}

	if (Inv_Cntrl.V_Generate<-625)
 8002e4e:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <V_Generate_Saturator_Code+0x2c>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	4a06      	ldr	r2, [pc, #24]	@ (8002e6c <V_Generate_Saturator_Code+0x34>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	da02      	bge.n	8002e5e <V_Generate_Saturator_Code+0x26>
	{
		Inv_Cntrl.V_Generate = -625;
 8002e58:	4b02      	ldr	r3, [pc, #8]	@ (8002e64 <V_Generate_Saturator_Code+0x2c>)
 8002e5a:	4a04      	ldr	r2, [pc, #16]	@ (8002e6c <V_Generate_Saturator_Code+0x34>)
 8002e5c:	605a      	str	r2, [r3, #4]
	}
}
 8002e5e:	46c0      	nop			@ (mov r8, r8)
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	200002a0 	.word	0x200002a0
 8002e68:	00000271 	.word	0x00000271
 8002e6c:	fffffd8f 	.word	0xfffffd8f

08002e70 <V_Delta_Generate_Saturator_Code>:

void V_Delta_Generate_Saturator_Code()
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
	if (Inv_Cntrl.V_Delta_Generate>=1170)
 8002e74:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <V_Delta_Generate_Saturator_Code+0x2c>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	4a09      	ldr	r2, [pc, #36]	@ (8002ea0 <V_Delta_Generate_Saturator_Code+0x30>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	dd03      	ble.n	8002e86 <V_Delta_Generate_Saturator_Code+0x16>
	{
		Inv_Cntrl.V_Delta_Generate = 1170;
 8002e7e:	4b07      	ldr	r3, [pc, #28]	@ (8002e9c <V_Delta_Generate_Saturator_Code+0x2c>)
 8002e80:	4a08      	ldr	r2, [pc, #32]	@ (8002ea4 <V_Delta_Generate_Saturator_Code+0x34>)
 8002e82:	609a      	str	r2, [r3, #8]

	else if (Inv_Cntrl.V_Delta_Generate<-1170)
	{
		Inv_Cntrl.V_Delta_Generate = -1170;
	}
}
 8002e84:	e007      	b.n	8002e96 <V_Delta_Generate_Saturator_Code+0x26>
	else if (Inv_Cntrl.V_Delta_Generate<-1170)
 8002e86:	4b05      	ldr	r3, [pc, #20]	@ (8002e9c <V_Delta_Generate_Saturator_Code+0x2c>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	4a07      	ldr	r2, [pc, #28]	@ (8002ea8 <V_Delta_Generate_Saturator_Code+0x38>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	da02      	bge.n	8002e96 <V_Delta_Generate_Saturator_Code+0x26>
		Inv_Cntrl.V_Delta_Generate = -1170;
 8002e90:	4b02      	ldr	r3, [pc, #8]	@ (8002e9c <V_Delta_Generate_Saturator_Code+0x2c>)
 8002e92:	4a05      	ldr	r2, [pc, #20]	@ (8002ea8 <V_Delta_Generate_Saturator_Code+0x38>)
 8002e94:	609a      	str	r2, [r3, #8]
}
 8002e96:	46c0      	nop			@ (mov r8, r8)
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	200002a0 	.word	0x200002a0
 8002ea0:	00000491 	.word	0x00000491
 8002ea4:	00000492 	.word	0x00000492
 8002ea8:	fffffb6e 	.word	0xfffffb6e

08002eac <Fast_Diagnostics>:

void Fast_Diagnostics()
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
	if (V_Batt_Outof_Fast_Limits)
 8002eb0:	4bcf      	ldr	r3, [pc, #828]	@ (80031f0 <Fast_Diagnostics+0x344>)
 8002eb2:	891b      	ldrh	r3, [r3, #8]
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	4bcf      	ldr	r3, [pc, #828]	@ (80031f4 <Fast_Diagnostics+0x348>)
 8002eb8:	89db      	ldrh	r3, [r3, #14]
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d807      	bhi.n	8002ed0 <Fast_Diagnostics+0x24>
 8002ec0:	4bcb      	ldr	r3, [pc, #812]	@ (80031f0 <Fast_Diagnostics+0x344>)
 8002ec2:	891b      	ldrh	r3, [r3, #8]
 8002ec4:	b29a      	uxth	r2, r3
 8002ec6:	4bcb      	ldr	r3, [pc, #812]	@ (80031f4 <Fast_Diagnostics+0x348>)
 8002ec8:	8a1b      	ldrh	r3, [r3, #16]
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d233      	bcs.n	8002f38 <Fast_Diagnostics+0x8c>
	{
		if(Inv_Cntrl.State == 1)
 8002ed0:	4bc9      	ldr	r3, [pc, #804]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8002ed2:	785b      	ldrb	r3, [r3, #1]
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d107      	bne.n	8002eea <Fast_Diagnostics+0x3e>
		{
			Debug_Fast.A |= 0x1U;
 8002eda:	4bc8      	ldr	r3, [pc, #800]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002edc:	881b      	ldrh	r3, [r3, #0]
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	4bc5      	ldr	r3, [pc, #788]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002ee8:	801a      	strh	r2, [r3, #0]
		}

		Debug_Fast.B |= 0x1U;
 8002eea:	4bc4      	ldr	r3, [pc, #784]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002eec:	885b      	ldrh	r3, [r3, #2]
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	4bc1      	ldr	r3, [pc, #772]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002ef8:	805a      	strh	r2, [r3, #2]

		Fast_Limit_Flags.V_Batt = 1;
 8002efa:	4bc1      	ldr	r3, [pc, #772]	@ (8003200 <Fast_Diagnostics+0x354>)
 8002efc:	881a      	ldrh	r2, [r3, #0]
 8002efe:	2120      	movs	r1, #32
 8002f00:	430a      	orrs	r2, r1
 8002f02:	801a      	strh	r2, [r3, #0]
		Avg_Limit_Flags.V_Batt = 1;
 8002f04:	4bbf      	ldr	r3, [pc, #764]	@ (8003204 <Fast_Diagnostics+0x358>)
 8002f06:	881a      	ldrh	r2, [r3, #0]
 8002f08:	2120      	movs	r1, #32
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	801a      	strh	r2, [r3, #0]

		Inverter_OFF();
 8002f0e:	f7ff fa0d 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 8002f12:	4bb9      	ldr	r3, [pc, #740]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 8002f18:	4bb7      	ldr	r3, [pc, #732]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8002f1a:	781a      	ldrb	r2, [r3, #0]
 8002f1c:	2110      	movs	r1, #16
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 8002f22:	f7ff fa9b 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 8002f26:	4bb8      	ldr	r3, [pc, #736]	@ (8003208 <Fast_Diagnostics+0x35c>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 8002f2c:	4bb6      	ldr	r3, [pc, #728]	@ (8003208 <Fast_Diagnostics+0x35c>)
 8002f2e:	781a      	ldrb	r2, [r3, #0]
 8002f30:	2120      	movs	r1, #32
 8002f32:	430a      	orrs	r2, r1
 8002f34:	701a      	strb	r2, [r3, #0]
 8002f36:	e007      	b.n	8002f48 <Fast_Diagnostics+0x9c>

	}
	else
	{
		Debug_Fast.B &= ~(0x1U);
 8002f38:	4bb0      	ldr	r3, [pc, #704]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002f3a:	885b      	ldrh	r3, [r3, #2]
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	2201      	movs	r2, #1
 8002f40:	4393      	bics	r3, r2
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	4bad      	ldr	r3, [pc, #692]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002f46:	805a      	strh	r2, [r3, #2]
	}

	if(I_Inv_Pri_AC_Outof_Fast_Limits)
 8002f48:	4bb0      	ldr	r3, [pc, #704]	@ (800320c <Fast_Diagnostics+0x360>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4aa9      	ldr	r2, [pc, #676]	@ (80031f4 <Fast_Diagnostics+0x348>)
 8002f4e:	8812      	ldrh	r2, [r2, #0]
 8002f50:	b212      	sxth	r2, r2
 8002f52:	4293      	cmp	r3, r2
 8002f54:	dc06      	bgt.n	8002f64 <Fast_Diagnostics+0xb8>
 8002f56:	4bad      	ldr	r3, [pc, #692]	@ (800320c <Fast_Diagnostics+0x360>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4aa6      	ldr	r2, [pc, #664]	@ (80031f4 <Fast_Diagnostics+0x348>)
 8002f5c:	8852      	ldrh	r2, [r2, #2]
 8002f5e:	b212      	sxth	r2, r2
 8002f60:	4293      	cmp	r3, r2
 8002f62:	da24      	bge.n	8002fae <Fast_Diagnostics+0x102>
	{
		if(Inv_Cntrl.State == 1)
 8002f64:	4ba4      	ldr	r3, [pc, #656]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8002f66:	785b      	ldrb	r3, [r3, #1]
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d10c      	bne.n	8002f88 <Fast_Diagnostics+0xdc>
		{
			Debug_Fast.A |= (0x1U<<1);
 8002f6e:	4ba3      	ldr	r3, [pc, #652]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002f70:	881b      	ldrh	r3, [r3, #0]
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	2202      	movs	r2, #2
 8002f76:	4313      	orrs	r3, r2
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	4ba0      	ldr	r3, [pc, #640]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002f7c:	801a      	strh	r2, [r3, #0]
			Debug_Fast.D = Norm_ADC.I_Inv_Pri_AC;
 8002f7e:	4ba3      	ldr	r3, [pc, #652]	@ (800320c <Fast_Diagnostics+0x360>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	4b9d      	ldr	r3, [pc, #628]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002f86:	80da      	strh	r2, [r3, #6]
		}

		Debug_Fast.B |= (0x1U<<1);
 8002f88:	4b9c      	ldr	r3, [pc, #624]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002f8a:	885b      	ldrh	r3, [r3, #2]
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	2202      	movs	r2, #2
 8002f90:	4313      	orrs	r3, r2
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	4b99      	ldr	r3, [pc, #612]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002f96:	805a      	strh	r2, [r3, #2]
		Inverter_OFF();
 8002f98:	f7ff f9c8 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 8002f9c:	4b96      	ldr	r3, [pc, #600]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 8002fa2:	4b95      	ldr	r3, [pc, #596]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8002fa4:	781a      	ldrb	r2, [r3, #0]
 8002fa6:	2110      	movs	r1, #16
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	701a      	strb	r2, [r3, #0]
 8002fac:	e007      	b.n	8002fbe <Fast_Diagnostics+0x112>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<1);
 8002fae:	4b93      	ldr	r3, [pc, #588]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002fb0:	885b      	ldrh	r3, [r3, #2]
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	2202      	movs	r2, #2
 8002fb6:	4393      	bics	r3, r2
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	4b90      	ldr	r3, [pc, #576]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002fbc:	805a      	strh	r2, [r3, #2]
	}

	if(Cntr.ZCD_Error>=585) //585 refers to 3 cycles
 8002fbe:	4b94      	ldr	r3, [pc, #592]	@ (8003210 <Fast_Diagnostics+0x364>)
 8002fc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fc2:	2392      	movs	r3, #146	@ 0x92
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d941      	bls.n	800304e <Fast_Diagnostics+0x1a2>
	{
		if(Inv_Cntrl.State == 1)
 8002fca:	4b8b      	ldr	r3, [pc, #556]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8002fcc:	785b      	ldrb	r3, [r3, #1]
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d107      	bne.n	8002fe4 <Fast_Diagnostics+0x138>
		{
			Debug_Fast.A |= (0x1U<<2);
 8002fd4:	4b89      	ldr	r3, [pc, #548]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002fd6:	881b      	ldrh	r3, [r3, #0]
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2204      	movs	r2, #4
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	4b86      	ldr	r3, [pc, #536]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002fe2:	801a      	strh	r2, [r3, #0]
		}

		if(Inv_Cntrl.State == 1)
 8002fe4:	4b84      	ldr	r3, [pc, #528]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8002fe6:	785b      	ldrb	r3, [r3, #1]
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d105      	bne.n	8002ffa <Fast_Diagnostics+0x14e>
		{
			Othr.Inv_Off_Latch=1;
 8002fee:	4b89      	ldr	r3, [pc, #548]	@ (8003214 <Fast_Diagnostics+0x368>)
 8002ff0:	227c      	movs	r2, #124	@ 0x7c
 8002ff2:	5c99      	ldrb	r1, [r3, r2]
 8002ff4:	2001      	movs	r0, #1
 8002ff6:	4301      	orrs	r1, r0
 8002ff8:	5499      	strb	r1, [r3, r2]
		}

		Debug_Fast.B |= (0x1U<<2);
 8002ffa:	4b80      	ldr	r3, [pc, #512]	@ (80031fc <Fast_Diagnostics+0x350>)
 8002ffc:	885b      	ldrh	r3, [r3, #2]
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	2204      	movs	r2, #4
 8003002:	4313      	orrs	r3, r2
 8003004:	b29a      	uxth	r2, r3
 8003006:	4b7d      	ldr	r3, [pc, #500]	@ (80031fc <Fast_Diagnostics+0x350>)
 8003008:	805a      	strh	r2, [r3, #2]
		Inv_Cntrl.Time_Period_Grid =Inv_Cntrl.Time_Period_Grid_UL+10;// we use this for generating freq flags
 800300a:	4b7b      	ldr	r3, [pc, #492]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 800300c:	2246      	movs	r2, #70	@ 0x46
 800300e:	5a9b      	ldrh	r3, [r3, r2]
 8003010:	b29b      	uxth	r3, r3
 8003012:	330a      	adds	r3, #10
 8003014:	b29a      	uxth	r2, r3
 8003016:	4b78      	ldr	r3, [pc, #480]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003018:	87da      	strh	r2, [r3, #62]	@ 0x3e
		Fast_Limit_Flags.Freq = 1;
 800301a:	4b79      	ldr	r3, [pc, #484]	@ (8003200 <Fast_Diagnostics+0x354>)
 800301c:	881a      	ldrh	r2, [r3, #0]
 800301e:	2104      	movs	r1, #4
 8003020:	430a      	orrs	r2, r1
 8003022:	801a      	strh	r2, [r3, #0]

		Inverter_OFF();
 8003024:	f7ff f982 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 8003028:	4b73      	ldr	r3, [pc, #460]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 800302a:	2200      	movs	r2, #0
 800302c:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 800302e:	4b72      	ldr	r3, [pc, #456]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003030:	781a      	ldrb	r2, [r3, #0]
 8003032:	2110      	movs	r1, #16
 8003034:	430a      	orrs	r2, r1
 8003036:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 8003038:	f7ff fa10 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 800303c:	4b72      	ldr	r3, [pc, #456]	@ (8003208 <Fast_Diagnostics+0x35c>)
 800303e:	2200      	movs	r2, #0
 8003040:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 8003042:	4b71      	ldr	r3, [pc, #452]	@ (8003208 <Fast_Diagnostics+0x35c>)
 8003044:	781a      	ldrb	r2, [r3, #0]
 8003046:	2120      	movs	r1, #32
 8003048:	430a      	orrs	r2, r1
 800304a:	701a      	strb	r2, [r3, #0]
 800304c:	e007      	b.n	800305e <Fast_Diagnostics+0x1b2>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<2);
 800304e:	4b6b      	ldr	r3, [pc, #428]	@ (80031fc <Fast_Diagnostics+0x350>)
 8003050:	885b      	ldrh	r3, [r3, #2]
 8003052:	b29b      	uxth	r3, r3
 8003054:	2204      	movs	r2, #4
 8003056:	4393      	bics	r3, r2
 8003058:	b29a      	uxth	r2, r3
 800305a:	4b68      	ldr	r3, [pc, #416]	@ (80031fc <Fast_Diagnostics+0x350>)
 800305c:	805a      	strh	r2, [r3, #2]
	}

	if((Freq_Out_Of_limits)&&(Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag==0))
 800305e:	4b66      	ldr	r3, [pc, #408]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003060:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003062:	b29a      	uxth	r2, r3
 8003064:	4b64      	ldr	r3, [pc, #400]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003066:	2146      	movs	r1, #70	@ 0x46
 8003068:	5a5b      	ldrh	r3, [r3, r1]
 800306a:	b29b      	uxth	r3, r3
 800306c:	429a      	cmp	r2, r3
 800306e:	d808      	bhi.n	8003082 <Fast_Diagnostics+0x1d6>
 8003070:	4b61      	ldr	r3, [pc, #388]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003072:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003074:	b29a      	uxth	r2, r3
 8003076:	4b60      	ldr	r3, [pc, #384]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003078:	2148      	movs	r1, #72	@ 0x48
 800307a:	5a5b      	ldrh	r3, [r3, r1]
 800307c:	b29b      	uxth	r3, r3
 800307e:	429a      	cmp	r2, r3
 8003080:	d238      	bcs.n	80030f4 <Fast_Diagnostics+0x248>
 8003082:	4b5d      	ldr	r3, [pc, #372]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003084:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003086:	079b      	lsls	r3, r3, #30
 8003088:	0fdb      	lsrs	r3, r3, #31
 800308a:	b2db      	uxtb	r3, r3
 800308c:	2b00      	cmp	r3, #0
 800308e:	d131      	bne.n	80030f4 <Fast_Diagnostics+0x248>
//		if(Inv_Cntrl.State == 1)
//		{
//			Othr.Inv_Off_Latch=1;
//		}

		if(Inv_Cntrl.State == 1)
 8003090:	4b59      	ldr	r3, [pc, #356]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003092:	785b      	ldrb	r3, [r3, #1]
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b01      	cmp	r3, #1
 8003098:	d107      	bne.n	80030aa <Fast_Diagnostics+0x1fe>
		{
			Debug_Fast.A |= (0x1U<<3);
 800309a:	4b58      	ldr	r3, [pc, #352]	@ (80031fc <Fast_Diagnostics+0x350>)
 800309c:	881b      	ldrh	r3, [r3, #0]
 800309e:	b29b      	uxth	r3, r3
 80030a0:	2208      	movs	r2, #8
 80030a2:	4313      	orrs	r3, r2
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	4b55      	ldr	r3, [pc, #340]	@ (80031fc <Fast_Diagnostics+0x350>)
 80030a8:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<3);
 80030aa:	4b54      	ldr	r3, [pc, #336]	@ (80031fc <Fast_Diagnostics+0x350>)
 80030ac:	885b      	ldrh	r3, [r3, #2]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	2208      	movs	r2, #8
 80030b2:	4313      	orrs	r3, r2
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	4b51      	ldr	r3, [pc, #324]	@ (80031fc <Fast_Diagnostics+0x350>)
 80030b8:	805a      	strh	r2, [r3, #2]
		Inverter_OFF();
 80030ba:	f7ff f937 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 80030be:	4b4e      	ldr	r3, [pc, #312]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 80030c4:	4b4c      	ldr	r3, [pc, #304]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 80030c6:	781a      	ldrb	r2, [r3, #0]
 80030c8:	2110      	movs	r1, #16
 80030ca:	430a      	orrs	r2, r1
 80030cc:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 80030ce:	f7ff f9c5 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 80030d2:	4b4d      	ldr	r3, [pc, #308]	@ (8003208 <Fast_Diagnostics+0x35c>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 80030d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003208 <Fast_Diagnostics+0x35c>)
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	2120      	movs	r1, #32
 80030de:	430a      	orrs	r2, r1
 80030e0:	701a      	strb	r2, [r3, #0]

		Fast_Limit_Flags.Freq = 1;
 80030e2:	4b47      	ldr	r3, [pc, #284]	@ (8003200 <Fast_Diagnostics+0x354>)
 80030e4:	881a      	ldrh	r2, [r3, #0]
 80030e6:	2104      	movs	r1, #4
 80030e8:	430a      	orrs	r2, r1
 80030ea:	801a      	strh	r2, [r3, #0]
		Debug_Fast.C = 1;
 80030ec:	4b43      	ldr	r3, [pc, #268]	@ (80031fc <Fast_Diagnostics+0x350>)
 80030ee:	2201      	movs	r2, #1
 80030f0:	809a      	strh	r2, [r3, #4]
 80030f2:	e007      	b.n	8003104 <Fast_Diagnostics+0x258>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<3);
 80030f4:	4b41      	ldr	r3, [pc, #260]	@ (80031fc <Fast_Diagnostics+0x350>)
 80030f6:	885b      	ldrh	r3, [r3, #2]
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	2208      	movs	r2, #8
 80030fc:	4393      	bics	r3, r2
 80030fe:	b29a      	uxth	r2, r3
 8003100:	4b3e      	ldr	r3, [pc, #248]	@ (80031fc <Fast_Diagnostics+0x350>)
 8003102:	805a      	strh	r2, [r3, #2]
	}

	if((Norm_ADC.V_Mains_AC>Norm_ADC_Limits.V_Mains_AC_UL)||(Norm_ADC.V_Mains_AC<Norm_ADC_Limits.V_Mains_AC_LL))  // if the voltage upper limit is crossed then switch off the inverter immediately
 8003104:	4b41      	ldr	r3, [pc, #260]	@ (800320c <Fast_Diagnostics+0x360>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	4a3a      	ldr	r2, [pc, #232]	@ (80031f4 <Fast_Diagnostics+0x348>)
 800310a:	8892      	ldrh	r2, [r2, #4]
 800310c:	b212      	sxth	r2, r2
 800310e:	4293      	cmp	r3, r2
 8003110:	dc06      	bgt.n	8003120 <Fast_Diagnostics+0x274>
 8003112:	4b3e      	ldr	r3, [pc, #248]	@ (800320c <Fast_Diagnostics+0x360>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	4a37      	ldr	r2, [pc, #220]	@ (80031f4 <Fast_Diagnostics+0x348>)
 8003118:	88d2      	ldrh	r2, [r2, #6]
 800311a:	b212      	sxth	r2, r2
 800311c:	4293      	cmp	r3, r2
 800311e:	da2e      	bge.n	800317e <Fast_Diagnostics+0x2d2>
	{
		if(Inv_Cntrl.State == 1)
 8003120:	4b35      	ldr	r3, [pc, #212]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003122:	785b      	ldrb	r3, [r3, #1]
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b01      	cmp	r3, #1
 8003128:	d107      	bne.n	800313a <Fast_Diagnostics+0x28e>
		{
			Debug_Fast.A |= (0x1U<<4);
 800312a:	4b34      	ldr	r3, [pc, #208]	@ (80031fc <Fast_Diagnostics+0x350>)
 800312c:	881b      	ldrh	r3, [r3, #0]
 800312e:	b29b      	uxth	r3, r3
 8003130:	2210      	movs	r2, #16
 8003132:	4313      	orrs	r3, r2
 8003134:	b29a      	uxth	r2, r3
 8003136:	4b31      	ldr	r3, [pc, #196]	@ (80031fc <Fast_Diagnostics+0x350>)
 8003138:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<4);
 800313a:	4b30      	ldr	r3, [pc, #192]	@ (80031fc <Fast_Diagnostics+0x350>)
 800313c:	885b      	ldrh	r3, [r3, #2]
 800313e:	b29b      	uxth	r3, r3
 8003140:	2210      	movs	r2, #16
 8003142:	4313      	orrs	r3, r2
 8003144:	b29a      	uxth	r2, r3
 8003146:	4b2d      	ldr	r3, [pc, #180]	@ (80031fc <Fast_Diagnostics+0x350>)
 8003148:	805a      	strh	r2, [r3, #2]
		Fast_Limit_Flags.V_Mains = 1;
 800314a:	4b2d      	ldr	r3, [pc, #180]	@ (8003200 <Fast_Diagnostics+0x354>)
 800314c:	881a      	ldrh	r2, [r3, #0]
 800314e:	2102      	movs	r1, #2
 8003150:	430a      	orrs	r2, r1
 8003152:	801a      	strh	r2, [r3, #0]

		Inverter_OFF();
 8003154:	f7ff f8ea 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 8003158:	4b27      	ldr	r3, [pc, #156]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 800315a:	2200      	movs	r2, #0
 800315c:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 800315e:	4b26      	ldr	r3, [pc, #152]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 8003160:	781a      	ldrb	r2, [r3, #0]
 8003162:	2110      	movs	r1, #16
 8003164:	430a      	orrs	r2, r1
 8003166:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 8003168:	f7ff f978 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 800316c:	4b26      	ldr	r3, [pc, #152]	@ (8003208 <Fast_Diagnostics+0x35c>)
 800316e:	2200      	movs	r2, #0
 8003170:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 8003172:	4b25      	ldr	r3, [pc, #148]	@ (8003208 <Fast_Diagnostics+0x35c>)
 8003174:	781a      	ldrb	r2, [r3, #0]
 8003176:	2120      	movs	r1, #32
 8003178:	430a      	orrs	r2, r1
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e007      	b.n	800318e <Fast_Diagnostics+0x2e2>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<4);
 800317e:	4b1f      	ldr	r3, [pc, #124]	@ (80031fc <Fast_Diagnostics+0x350>)
 8003180:	885b      	ldrh	r3, [r3, #2]
 8003182:	b29b      	uxth	r3, r3
 8003184:	2210      	movs	r2, #16
 8003186:	4393      	bics	r3, r2
 8003188:	b29a      	uxth	r2, r3
 800318a:	4b1c      	ldr	r3, [pc, #112]	@ (80031fc <Fast_Diagnostics+0x350>)
 800318c:	805a      	strh	r2, [r3, #2]
	}

	if((Switch_Is_OFF))  // if the switch is turned off then system is shut down
 800318e:	2390      	movs	r3, #144	@ 0x90
 8003190:	05db      	lsls	r3, r3, #23
 8003192:	691a      	ldr	r2, [r3, #16]
 8003194:	2380      	movs	r3, #128	@ 0x80
 8003196:	011b      	lsls	r3, r3, #4
 8003198:	4013      	ands	r3, r2
 800319a:	d13f      	bne.n	800321c <Fast_Diagnostics+0x370>
	{
		if(Inv_Cntrl.State == 1)
 800319c:	4b16      	ldr	r3, [pc, #88]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 800319e:	785b      	ldrb	r3, [r3, #1]
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d107      	bne.n	80031b6 <Fast_Diagnostics+0x30a>
		{
			Debug_Fast.A |= (0x1U<<5);
 80031a6:	4b15      	ldr	r3, [pc, #84]	@ (80031fc <Fast_Diagnostics+0x350>)
 80031a8:	881b      	ldrh	r3, [r3, #0]
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	2220      	movs	r2, #32
 80031ae:	4313      	orrs	r3, r2
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	4b12      	ldr	r3, [pc, #72]	@ (80031fc <Fast_Diagnostics+0x350>)
 80031b4:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<5);
 80031b6:	4b11      	ldr	r3, [pc, #68]	@ (80031fc <Fast_Diagnostics+0x350>)
 80031b8:	885b      	ldrh	r3, [r3, #2]
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	2220      	movs	r2, #32
 80031be:	4313      	orrs	r3, r2
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	4b0e      	ldr	r3, [pc, #56]	@ (80031fc <Fast_Diagnostics+0x350>)
 80031c4:	805a      	strh	r2, [r3, #2]
		Inverter_OFF();
 80031c6:	f7ff f8b1 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State=0;   // go to state 0 and stay there
 80031ca:	4b0b      	ldr	r3, [pc, #44]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 80031d0:	4b09      	ldr	r3, [pc, #36]	@ (80031f8 <Fast_Diagnostics+0x34c>)
 80031d2:	781a      	ldrb	r2, [r3, #0]
 80031d4:	2110      	movs	r1, #16
 80031d6:	430a      	orrs	r2, r1
 80031d8:	701a      	strb	r2, [r3, #0]

		TIM3->CCR2 = 0;
 80031da:	4b0f      	ldr	r3, [pc, #60]	@ (8003218 <Fast_Diagnostics+0x36c>)
 80031dc:	2200      	movs	r2, #0
 80031de:	639a      	str	r2, [r3, #56]	@ 0x38

		Othr.Previous_Switch_State = 0;
 80031e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003214 <Fast_Diagnostics+0x368>)
 80031e2:	2288      	movs	r2, #136	@ 0x88
 80031e4:	5c99      	ldrb	r1, [r3, r2]
 80031e6:	2001      	movs	r0, #1
 80031e8:	4381      	bics	r1, r0
 80031ea:	5499      	strb	r1, [r3, r2]
 80031ec:	e01e      	b.n	800322c <Fast_Diagnostics+0x380>
 80031ee:	46c0      	nop			@ (mov r8, r8)
 80031f0:	20000584 	.word	0x20000584
 80031f4:	2000019c 	.word	0x2000019c
 80031f8:	200002a0 	.word	0x200002a0
 80031fc:	200003a0 	.word	0x200003a0
 8003200:	20000294 	.word	0x20000294
 8003204:	2000029c 	.word	0x2000029c
 8003208:	20000380 	.word	0x20000380
 800320c:	20000078 	.word	0x20000078
 8003210:	20000130 	.word	0x20000130
 8003214:	200001e4 	.word	0x200001e4
 8003218:	40000400 	.word	0x40000400
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<5);
 800321c:	4b12      	ldr	r3, [pc, #72]	@ (8003268 <Fast_Diagnostics+0x3bc>)
 800321e:	885b      	ldrh	r3, [r3, #2]
 8003220:	b29b      	uxth	r3, r3
 8003222:	2220      	movs	r2, #32
 8003224:	4393      	bics	r3, r2
 8003226:	b29a      	uxth	r2, r3
 8003228:	4b0f      	ldr	r3, [pc, #60]	@ (8003268 <Fast_Diagnostics+0x3bc>)
 800322a:	805a      	strh	r2, [r3, #2]
	}

	if(Switch_Is_ON)
 800322c:	2390      	movs	r3, #144	@ 0x90
 800322e:	05db      	lsls	r3, r3, #23
 8003230:	691a      	ldr	r2, [r3, #16]
 8003232:	2380      	movs	r3, #128	@ 0x80
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	4013      	ands	r3, r2
 8003238:	d013      	beq.n	8003262 <Fast_Diagnostics+0x3b6>
	{
		if(Othr.Previous_Switch_State==0)
 800323a:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <Fast_Diagnostics+0x3c0>)
 800323c:	2288      	movs	r2, #136	@ 0x88
 800323e:	589b      	ldr	r3, [r3, r2]
 8003240:	07db      	lsls	r3, r3, #31
 8003242:	0fdb      	lsrs	r3, r3, #31
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d105      	bne.n	8003256 <Fast_Diagnostics+0x3aa>
		{
			Othr.Inv_Off_Latch=0;
 800324a:	4b08      	ldr	r3, [pc, #32]	@ (800326c <Fast_Diagnostics+0x3c0>)
 800324c:	227c      	movs	r2, #124	@ 0x7c
 800324e:	5c99      	ldrb	r1, [r3, r2]
 8003250:	2001      	movs	r0, #1
 8003252:	4381      	bics	r1, r0
 8003254:	5499      	strb	r1, [r3, r2]
		}
		Othr.Previous_Switch_State=1;
 8003256:	4b05      	ldr	r3, [pc, #20]	@ (800326c <Fast_Diagnostics+0x3c0>)
 8003258:	2288      	movs	r2, #136	@ 0x88
 800325a:	5c99      	ldrb	r1, [r3, r2]
 800325c:	2001      	movs	r0, #1
 800325e:	4301      	orrs	r1, r0
 8003260:	5499      	strb	r1, [r3, r2]
//			Othr.Inv_Off_Latch=0;
////			Inverter_Relay_OFF;
//		}
//		Othr.Previous_Switch_State=1;
//	}
}
 8003262:	46c0      	nop			@ (mov r8, r8)
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	200003a0 	.word	0x200003a0
 800326c:	200001e4 	.word	0x200001e4

08003270 <Avg_Diagnostics>:

void Avg_Diagnostics()
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
//		PV_Cntrl.State = 0;
//		PV_Cntrl.First_Time_State_Entry=1;
//
//		Debug_Fast.A |= (0x1U<<6);
//	}
}
 8003274:	46c0      	nop			@ (mov r8, r8)
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
	...

0800327c <RMS_Diagnostics>:

void RMS_Diagnostics()
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
	/********************   Diagnosis for State 1   *********************/

	if(V_Mains_Outof_RMS_Limits_Cutoff)
 8003280:	4b3d      	ldr	r3, [pc, #244]	@ (8003378 <RMS_Diagnostics+0xfc>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	4a3d      	ldr	r2, [pc, #244]	@ (800337c <RMS_Diagnostics+0x100>)
 8003286:	8892      	ldrh	r2, [r2, #4]
 8003288:	b292      	uxth	r2, r2
 800328a:	4293      	cmp	r3, r2
 800328c:	dc06      	bgt.n	800329c <RMS_Diagnostics+0x20>
 800328e:	4b3a      	ldr	r3, [pc, #232]	@ (8003378 <RMS_Diagnostics+0xfc>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	4a3a      	ldr	r2, [pc, #232]	@ (800337c <RMS_Diagnostics+0x100>)
 8003294:	8912      	ldrh	r2, [r2, #8]
 8003296:	b292      	uxth	r2, r2
 8003298:	4293      	cmp	r3, r2
 800329a:	da30      	bge.n	80032fe <RMS_Diagnostics+0x82>
	{
		if(Inv_Cntrl.State == 1)
 800329c:	4b38      	ldr	r3, [pc, #224]	@ (8003380 <RMS_Diagnostics+0x104>)
 800329e:	785b      	ldrb	r3, [r3, #1]
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d108      	bne.n	80032b8 <RMS_Diagnostics+0x3c>
		{
			Debug_Fast.A |= (0x1U<<8);
 80032a6:	4b37      	ldr	r3, [pc, #220]	@ (8003384 <RMS_Diagnostics+0x108>)
 80032a8:	881b      	ldrh	r3, [r3, #0]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	2280      	movs	r2, #128	@ 0x80
 80032ae:	0052      	lsls	r2, r2, #1
 80032b0:	4313      	orrs	r3, r2
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	4b33      	ldr	r3, [pc, #204]	@ (8003384 <RMS_Diagnostics+0x108>)
 80032b6:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<8);
 80032b8:	4b32      	ldr	r3, [pc, #200]	@ (8003384 <RMS_Diagnostics+0x108>)
 80032ba:	885b      	ldrh	r3, [r3, #2]
 80032bc:	b29b      	uxth	r3, r3
 80032be:	2280      	movs	r2, #128	@ 0x80
 80032c0:	0052      	lsls	r2, r2, #1
 80032c2:	4313      	orrs	r3, r2
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	4b2f      	ldr	r3, [pc, #188]	@ (8003384 <RMS_Diagnostics+0x108>)
 80032c8:	805a      	strh	r2, [r3, #2]
		RMS_Limit_Flags.V_Mains=1;
 80032ca:	4b2f      	ldr	r3, [pc, #188]	@ (8003388 <RMS_Diagnostics+0x10c>)
 80032cc:	881a      	ldrh	r2, [r3, #0]
 80032ce:	2102      	movs	r1, #2
 80032d0:	430a      	orrs	r2, r1
 80032d2:	801a      	strh	r2, [r3, #0]

		Inverter_OFF();
 80032d4:	f7ff f82a 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 80032d8:	4b29      	ldr	r3, [pc, #164]	@ (8003380 <RMS_Diagnostics+0x104>)
 80032da:	2200      	movs	r2, #0
 80032dc:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 80032de:	4b28      	ldr	r3, [pc, #160]	@ (8003380 <RMS_Diagnostics+0x104>)
 80032e0:	781a      	ldrb	r2, [r3, #0]
 80032e2:	2110      	movs	r1, #16
 80032e4:	430a      	orrs	r2, r1
 80032e6:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 80032e8:	f7ff f8b8 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 80032ec:	4b27      	ldr	r3, [pc, #156]	@ (800338c <RMS_Diagnostics+0x110>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 80032f2:	4b26      	ldr	r3, [pc, #152]	@ (800338c <RMS_Diagnostics+0x110>)
 80032f4:	781a      	ldrb	r2, [r3, #0]
 80032f6:	2120      	movs	r1, #32
 80032f8:	430a      	orrs	r2, r1
 80032fa:	701a      	strb	r2, [r3, #0]
 80032fc:	e007      	b.n	800330e <RMS_Diagnostics+0x92>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<8);
 80032fe:	4b21      	ldr	r3, [pc, #132]	@ (8003384 <RMS_Diagnostics+0x108>)
 8003300:	885b      	ldrh	r3, [r3, #2]
 8003302:	b29b      	uxth	r3, r3
 8003304:	4a22      	ldr	r2, [pc, #136]	@ (8003390 <RMS_Diagnostics+0x114>)
 8003306:	4013      	ands	r3, r2
 8003308:	b29a      	uxth	r2, r3
 800330a:	4b1e      	ldr	r3, [pc, #120]	@ (8003384 <RMS_Diagnostics+0x108>)
 800330c:	805a      	strh	r2, [r3, #2]
	}

	if(I_Inv_Pri_Outof_RMS_Limits_UL)
 800330e:	4b1a      	ldr	r3, [pc, #104]	@ (8003378 <RMS_Diagnostics+0xfc>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a1a      	ldr	r2, [pc, #104]	@ (800337c <RMS_Diagnostics+0x100>)
 8003314:	8812      	ldrh	r2, [r2, #0]
 8003316:	b292      	uxth	r2, r2
 8003318:	4293      	cmp	r3, r2
 800331a:	dd21      	ble.n	8003360 <RMS_Diagnostics+0xe4>
	{
		if(Inv_Cntrl.State == 1)
 800331c:	4b18      	ldr	r3, [pc, #96]	@ (8003380 <RMS_Diagnostics+0x104>)
 800331e:	785b      	ldrb	r3, [r3, #1]
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b01      	cmp	r3, #1
 8003324:	d108      	bne.n	8003338 <RMS_Diagnostics+0xbc>
		{
			Debug_Fast.A |= (0x1U<<9);
 8003326:	4b17      	ldr	r3, [pc, #92]	@ (8003384 <RMS_Diagnostics+0x108>)
 8003328:	881b      	ldrh	r3, [r3, #0]
 800332a:	b29b      	uxth	r3, r3
 800332c:	2280      	movs	r2, #128	@ 0x80
 800332e:	0092      	lsls	r2, r2, #2
 8003330:	4313      	orrs	r3, r2
 8003332:	b29a      	uxth	r2, r3
 8003334:	4b13      	ldr	r3, [pc, #76]	@ (8003384 <RMS_Diagnostics+0x108>)
 8003336:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<9);
 8003338:	4b12      	ldr	r3, [pc, #72]	@ (8003384 <RMS_Diagnostics+0x108>)
 800333a:	885b      	ldrh	r3, [r3, #2]
 800333c:	b29b      	uxth	r3, r3
 800333e:	2280      	movs	r2, #128	@ 0x80
 8003340:	0092      	lsls	r2, r2, #2
 8003342:	4313      	orrs	r3, r2
 8003344:	b29a      	uxth	r2, r3
 8003346:	4b0f      	ldr	r3, [pc, #60]	@ (8003384 <RMS_Diagnostics+0x108>)
 8003348:	805a      	strh	r2, [r3, #2]
		Inverter_OFF();
 800334a:	f7fe ffef 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 800334e:	4b0c      	ldr	r3, [pc, #48]	@ (8003380 <RMS_Diagnostics+0x104>)
 8003350:	2200      	movs	r2, #0
 8003352:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 8003354:	4b0a      	ldr	r3, [pc, #40]	@ (8003380 <RMS_Diagnostics+0x104>)
 8003356:	781a      	ldrb	r2, [r3, #0]
 8003358:	2110      	movs	r1, #16
 800335a:	430a      	orrs	r2, r1
 800335c:	701a      	strb	r2, [r3, #0]
	else
	{
		Debug_Fast.B &= ~(0x1U<<9);
	}

}
 800335e:	e007      	b.n	8003370 <RMS_Diagnostics+0xf4>
		Debug_Fast.B &= ~(0x1U<<9);
 8003360:	4b08      	ldr	r3, [pc, #32]	@ (8003384 <RMS_Diagnostics+0x108>)
 8003362:	885b      	ldrh	r3, [r3, #2]
 8003364:	b29b      	uxth	r3, r3
 8003366:	4a0b      	ldr	r2, [pc, #44]	@ (8003394 <RMS_Diagnostics+0x118>)
 8003368:	4013      	ands	r3, r2
 800336a:	b29a      	uxth	r2, r3
 800336c:	4b05      	ldr	r3, [pc, #20]	@ (8003384 <RMS_Diagnostics+0x108>)
 800336e:	805a      	strh	r2, [r3, #2]
}
 8003370:	46c0      	nop			@ (mov r8, r8)
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	46c0      	nop			@ (mov r8, r8)
 8003378:	200000e8 	.word	0x200000e8
 800337c:	200001cc 	.word	0x200001cc
 8003380:	200002a0 	.word	0x200002a0
 8003384:	200003a0 	.word	0x200003a0
 8003388:	20000298 	.word	0x20000298
 800338c:	20000380 	.word	0x20000380
 8003390:	fffffeff 	.word	0xfffffeff
 8003394:	fffffdff 	.word	0xfffffdff

08003398 <Energy_Calculation>:
		}
	}
}

void Energy_Calculation()
{
 8003398:	b5b0      	push	{r4, r5, r7, lr}
 800339a:	af00      	add	r7, sp, #0
	if(Norm_ADC.Mains_Power_Mean>=0)
 800339c:	4b2a      	ldr	r3, [pc, #168]	@ (8003448 <Energy_Calculation+0xb0>)
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	db0d      	blt.n	80033c0 <Energy_Calculation+0x28>
	{
		Metering.Export_Energy = Metering.Export_Energy + Norm_ADC.Mains_Power_Mean;
 80033a4:	4b29      	ldr	r3, [pc, #164]	@ (800344c <Energy_Calculation+0xb4>)
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	4927      	ldr	r1, [pc, #156]	@ (8003448 <Energy_Calculation+0xb0>)
 80033ac:	6989      	ldr	r1, [r1, #24]
 80033ae:	000c      	movs	r4, r1
 80033b0:	17c9      	asrs	r1, r1, #31
 80033b2:	000d      	movs	r5, r1
 80033b4:	1912      	adds	r2, r2, r4
 80033b6:	416b      	adcs	r3, r5
 80033b8:	4924      	ldr	r1, [pc, #144]	@ (800344c <Energy_Calculation+0xb4>)
 80033ba:	600a      	str	r2, [r1, #0]
 80033bc:	604b      	str	r3, [r1, #4]
 80033be:	e01d      	b.n	80033fc <Energy_Calculation+0x64>
	}
	else
	{
		Metering.Import_Energy = Metering.Import_Energy - Norm_ADC.Mains_Power_Mean;
 80033c0:	4b22      	ldr	r3, [pc, #136]	@ (800344c <Energy_Calculation+0xb4>)
 80033c2:	699a      	ldr	r2, [r3, #24]
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	4c20      	ldr	r4, [pc, #128]	@ (8003448 <Energy_Calculation+0xb0>)
 80033c8:	69a4      	ldr	r4, [r4, #24]
 80033ca:	0020      	movs	r0, r4
 80033cc:	17e4      	asrs	r4, r4, #31
 80033ce:	0021      	movs	r1, r4
 80033d0:	1a12      	subs	r2, r2, r0
 80033d2:	418b      	sbcs	r3, r1
 80033d4:	491d      	ldr	r1, [pc, #116]	@ (800344c <Energy_Calculation+0xb4>)
 80033d6:	618a      	str	r2, [r1, #24]
 80033d8:	61cb      	str	r3, [r1, #28]
 	 *
 	 * therefore
 	 * Point_01_E_for_1KWHr = E / 100
 	 *
 	 */
	while(Metering.Export_Energy > Point_01_E_for_1KWHr)
 80033da:	e00f      	b.n	80033fc <Energy_Calculation+0x64>
	{
		Metering.Export_Energy = Metering.Export_Energy - Point_01_E_for_1KWHr;
 80033dc:	4b1b      	ldr	r3, [pc, #108]	@ (800344c <Energy_Calculation+0xb4>)
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	481b      	ldr	r0, [pc, #108]	@ (8003450 <Energy_Calculation+0xb8>)
 80033e4:	2101      	movs	r1, #1
 80033e6:	4249      	negs	r1, r1
 80033e8:	1812      	adds	r2, r2, r0
 80033ea:	414b      	adcs	r3, r1
 80033ec:	4917      	ldr	r1, [pc, #92]	@ (800344c <Energy_Calculation+0xb4>)
 80033ee:	600a      	str	r2, [r1, #0]
 80033f0:	604b      	str	r3, [r1, #4]
		Metering.Export_KWH = Metering.Export_KWH +1;
 80033f2:	4b16      	ldr	r3, [pc, #88]	@ (800344c <Energy_Calculation+0xb4>)
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	1c5a      	adds	r2, r3, #1
 80033f8:	4b14      	ldr	r3, [pc, #80]	@ (800344c <Energy_Calculation+0xb4>)
 80033fa:	611a      	str	r2, [r3, #16]
	while(Metering.Export_Energy > Point_01_E_for_1KWHr)
 80033fc:	4b13      	ldr	r3, [pc, #76]	@ (800344c <Energy_Calculation+0xb4>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1ea      	bne.n	80033dc <Energy_Calculation+0x44>
 8003406:	d113      	bne.n	8003430 <Energy_Calculation+0x98>
 8003408:	4912      	ldr	r1, [pc, #72]	@ (8003454 <Energy_Calculation+0xbc>)
 800340a:	428a      	cmp	r2, r1
 800340c:	d8e6      	bhi.n	80033dc <Energy_Calculation+0x44>
	}

	while(Metering.Import_Energy > Point_01_E_for_1KWHr)
 800340e:	e00f      	b.n	8003430 <Energy_Calculation+0x98>
	{
		Metering.Import_Energy = Metering.Import_Energy - Point_01_E_for_1KWHr;
 8003410:	4b0e      	ldr	r3, [pc, #56]	@ (800344c <Energy_Calculation+0xb4>)
 8003412:	699a      	ldr	r2, [r3, #24]
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	480e      	ldr	r0, [pc, #56]	@ (8003450 <Energy_Calculation+0xb8>)
 8003418:	2101      	movs	r1, #1
 800341a:	4249      	negs	r1, r1
 800341c:	1812      	adds	r2, r2, r0
 800341e:	414b      	adcs	r3, r1
 8003420:	490a      	ldr	r1, [pc, #40]	@ (800344c <Energy_Calculation+0xb4>)
 8003422:	618a      	str	r2, [r1, #24]
 8003424:	61cb      	str	r3, [r1, #28]
		Metering.Import_KWH = Metering.Import_KWH +1;
 8003426:	4b09      	ldr	r3, [pc, #36]	@ (800344c <Energy_Calculation+0xb4>)
 8003428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800342a:	1c5a      	adds	r2, r3, #1
 800342c:	4b07      	ldr	r3, [pc, #28]	@ (800344c <Energy_Calculation+0xb4>)
 800342e:	629a      	str	r2, [r3, #40]	@ 0x28
	while(Metering.Import_Energy > Point_01_E_for_1KWHr)
 8003430:	4b06      	ldr	r3, [pc, #24]	@ (800344c <Energy_Calculation+0xb4>)
 8003432:	699a      	ldr	r2, [r3, #24]
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1ea      	bne.n	8003410 <Energy_Calculation+0x78>
 800343a:	d102      	bne.n	8003442 <Energy_Calculation+0xaa>
 800343c:	4905      	ldr	r1, [pc, #20]	@ (8003454 <Energy_Calculation+0xbc>)
 800343e:	428a      	cmp	r2, r1
 8003440:	d8e6      	bhi.n	8003410 <Energy_Calculation+0x78>
	}
}
 8003442:	46c0      	nop			@ (mov r8, r8)
 8003444:	46bd      	mov	sp, r7
 8003446:	bdb0      	pop	{r4, r5, r7, pc}
 8003448:	20000078 	.word	0x20000078
 800344c:	200004d8 	.word	0x200004d8
 8003450:	d8ccfda2 	.word	0xd8ccfda2
 8003454:	2733025e 	.word	0x2733025e

08003458 <Energy_Calculation_With_Mains_CT>:

void Energy_Calculation_With_Mains_CT()
{
 8003458:	b5b0      	push	{r4, r5, r7, lr}
 800345a:	af00      	add	r7, sp, #0
	if(Norm_ADC.Mains_Power_CT_Mean>=0)
 800345c:	4b2a      	ldr	r3, [pc, #168]	@ (8003508 <Energy_Calculation_With_Mains_CT+0xb0>)
 800345e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003460:	2b00      	cmp	r3, #0
 8003462:	db0d      	blt.n	8003480 <Energy_Calculation_With_Mains_CT+0x28>
	{
		Metering.Export_Energy_CT = Metering.Export_Energy_CT + Norm_ADC.Mains_Power_CT_Mean;
 8003464:	4b29      	ldr	r3, [pc, #164]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 8003466:	689a      	ldr	r2, [r3, #8]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	4927      	ldr	r1, [pc, #156]	@ (8003508 <Energy_Calculation_With_Mains_CT+0xb0>)
 800346c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800346e:	000c      	movs	r4, r1
 8003470:	17c9      	asrs	r1, r1, #31
 8003472:	000d      	movs	r5, r1
 8003474:	1912      	adds	r2, r2, r4
 8003476:	416b      	adcs	r3, r5
 8003478:	4924      	ldr	r1, [pc, #144]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 800347a:	608a      	str	r2, [r1, #8]
 800347c:	60cb      	str	r3, [r1, #12]
 800347e:	e01d      	b.n	80034bc <Energy_Calculation_With_Mains_CT+0x64>
	}
	else
	{
		Metering.Import_Energy_CT = Metering.Import_Energy_CT - Norm_ADC.Mains_Power_CT_Mean;
 8003480:	4b22      	ldr	r3, [pc, #136]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 8003482:	6a1a      	ldr	r2, [r3, #32]
 8003484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003486:	4c20      	ldr	r4, [pc, #128]	@ (8003508 <Energy_Calculation_With_Mains_CT+0xb0>)
 8003488:	6aa4      	ldr	r4, [r4, #40]	@ 0x28
 800348a:	0020      	movs	r0, r4
 800348c:	17e4      	asrs	r4, r4, #31
 800348e:	0021      	movs	r1, r4
 8003490:	1a12      	subs	r2, r2, r0
 8003492:	418b      	sbcs	r3, r1
 8003494:	491d      	ldr	r1, [pc, #116]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 8003496:	620a      	str	r2, [r1, #32]
 8003498:	624b      	str	r3, [r1, #36]	@ 0x24
 	 *
 	 * therefore
 	 *
 	 * Point_01_E_for_1KWHr_Mains_CT = E / 100
 	 */
	while(Metering.Export_Energy_CT > Point_01_E_for_1KWHr_Mains_CT)
 800349a:	e00f      	b.n	80034bc <Energy_Calculation_With_Mains_CT+0x64>
	{
		Metering.Export_Energy_CT = Metering.Export_Energy_CT - Point_01_E_for_1KWHr_Mains_CT;
 800349c:	4b1b      	ldr	r3, [pc, #108]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	481b      	ldr	r0, [pc, #108]	@ (8003510 <Energy_Calculation_With_Mains_CT+0xb8>)
 80034a4:	2101      	movs	r1, #1
 80034a6:	4249      	negs	r1, r1
 80034a8:	1812      	adds	r2, r2, r0
 80034aa:	414b      	adcs	r3, r1
 80034ac:	4917      	ldr	r1, [pc, #92]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 80034ae:	608a      	str	r2, [r1, #8]
 80034b0:	60cb      	str	r3, [r1, #12]
		Metering.Export_KWH_CT = Metering.Export_KWH_CT +1;
 80034b2:	4b16      	ldr	r3, [pc, #88]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	1c5a      	adds	r2, r3, #1
 80034b8:	4b14      	ldr	r3, [pc, #80]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 80034ba:	615a      	str	r2, [r3, #20]
	while(Metering.Export_Energy_CT > Point_01_E_for_1KWHr_Mains_CT)
 80034bc:	4b13      	ldr	r3, [pc, #76]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1ea      	bne.n	800349c <Energy_Calculation_With_Mains_CT+0x44>
 80034c6:	d113      	bne.n	80034f0 <Energy_Calculation_With_Mains_CT+0x98>
 80034c8:	4912      	ldr	r1, [pc, #72]	@ (8003514 <Energy_Calculation_With_Mains_CT+0xbc>)
 80034ca:	428a      	cmp	r2, r1
 80034cc:	d8e6      	bhi.n	800349c <Energy_Calculation_With_Mains_CT+0x44>
	}

	while(Metering.Import_Energy_CT > Point_01_E_for_1KWHr_Mains_CT)
 80034ce:	e00f      	b.n	80034f0 <Energy_Calculation_With_Mains_CT+0x98>
	{
		Metering.Import_Energy_CT = Metering.Import_Energy_CT - Point_01_E_for_1KWHr_Mains_CT;
 80034d0:	4b0e      	ldr	r3, [pc, #56]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 80034d2:	6a1a      	ldr	r2, [r3, #32]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d6:	480e      	ldr	r0, [pc, #56]	@ (8003510 <Energy_Calculation_With_Mains_CT+0xb8>)
 80034d8:	2101      	movs	r1, #1
 80034da:	4249      	negs	r1, r1
 80034dc:	1812      	adds	r2, r2, r0
 80034de:	414b      	adcs	r3, r1
 80034e0:	490a      	ldr	r1, [pc, #40]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 80034e2:	620a      	str	r2, [r1, #32]
 80034e4:	624b      	str	r3, [r1, #36]	@ 0x24
		Metering.Import_KWH_CT = Metering.Import_KWH_CT +1;
 80034e6:	4b09      	ldr	r3, [pc, #36]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 80034e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ea:	1c5a      	adds	r2, r3, #1
 80034ec:	4b07      	ldr	r3, [pc, #28]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 80034ee:	62da      	str	r2, [r3, #44]	@ 0x2c
	while(Metering.Import_Energy_CT > Point_01_E_for_1KWHr_Mains_CT)
 80034f0:	4b06      	ldr	r3, [pc, #24]	@ (800350c <Energy_Calculation_With_Mains_CT+0xb4>)
 80034f2:	6a1a      	ldr	r2, [r3, #32]
 80034f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1ea      	bne.n	80034d0 <Energy_Calculation_With_Mains_CT+0x78>
 80034fa:	d102      	bne.n	8003502 <Energy_Calculation_With_Mains_CT+0xaa>
 80034fc:	4905      	ldr	r1, [pc, #20]	@ (8003514 <Energy_Calculation_With_Mains_CT+0xbc>)
 80034fe:	428a      	cmp	r2, r1
 8003500:	d8e6      	bhi.n	80034d0 <Energy_Calculation_With_Mains_CT+0x78>
	}

}
 8003502:	46c0      	nop			@ (mov r8, r8)
 8003504:	46bd      	mov	sp, r7
 8003506:	bdb0      	pop	{r4, r5, r7, pc}
 8003508:	20000078 	.word	0x20000078
 800350c:	200004d8 	.word	0x200004d8
 8003510:	a0f0d263 	.word	0xa0f0d263
 8003514:	5f0f2d9d 	.word	0x5f0f2d9d

08003518 <PV_KWhr_Calculation>:
	}
}


void PV_KWhr_Calculation()
{
 8003518:	b5b0      	push	{r4, r5, r7, lr}
 800351a:	af00      	add	r7, sp, #0
	Metering.PV_KWH_Sum = Metering.PV_KWH_Sum + (Norm_Avg.I_PV * Norm_Avg.V_PV);
 800351c:	4b16      	ldr	r3, [pc, #88]	@ (8003578 <PV_KWhr_Calculation+0x60>)
 800351e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003522:	4c16      	ldr	r4, [pc, #88]	@ (800357c <PV_KWhr_Calculation+0x64>)
 8003524:	6865      	ldr	r5, [r4, #4]
 8003526:	4c15      	ldr	r4, [pc, #84]	@ (800357c <PV_KWhr_Calculation+0x64>)
 8003528:	6824      	ldr	r4, [r4, #0]
 800352a:	436c      	muls	r4, r5
 800352c:	0020      	movs	r0, r4
 800352e:	2400      	movs	r4, #0
 8003530:	0021      	movs	r1, r4
 8003532:	1812      	adds	r2, r2, r0
 8003534:	414b      	adcs	r3, r1
 8003536:	4910      	ldr	r1, [pc, #64]	@ (8003578 <PV_KWhr_Calculation+0x60>)
 8003538:	650a      	str	r2, [r1, #80]	@ 0x50
 800353a:	654b      	str	r3, [r1, #84]	@ 0x54
 	  As per request from STATCON(Niranjan) we will be sending 0.01 KWH
 	 *
 	 * therefore
 	 * 0.01 KWHr = (60*60*1000*1000)/(x * y *20)*(1/100)
 	 */
	if(Metering.PV_KWH_Sum > P_01_PV_E_For_1KWHr)
 800353c:	4b0e      	ldr	r3, [pc, #56]	@ (8003578 <PV_KWhr_Calculation+0x60>)
 800353e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003542:	2b00      	cmp	r3, #0
 8003544:	d104      	bne.n	8003550 <PV_KWhr_Calculation+0x38>
 8003546:	d113      	bne.n	8003570 <PV_KWhr_Calculation+0x58>
 8003548:	490d      	ldr	r1, [pc, #52]	@ (8003580 <PV_KWhr_Calculation+0x68>)
 800354a:	428a      	cmp	r2, r1
 800354c:	d800      	bhi.n	8003550 <PV_KWhr_Calculation+0x38>
	{
		Metering.PV_KWH_Sum = Metering.PV_KWH_Sum - P_01_PV_E_For_1KWHr;
		Metering.PV_KWH = Metering.PV_KWH + 1;
	}

}
 800354e:	e00f      	b.n	8003570 <PV_KWhr_Calculation+0x58>
		Metering.PV_KWH_Sum = Metering.PV_KWH_Sum - P_01_PV_E_For_1KWHr;
 8003550:	4b09      	ldr	r3, [pc, #36]	@ (8003578 <PV_KWhr_Calculation+0x60>)
 8003552:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003556:	480b      	ldr	r0, [pc, #44]	@ (8003584 <PV_KWhr_Calculation+0x6c>)
 8003558:	2101      	movs	r1, #1
 800355a:	4249      	negs	r1, r1
 800355c:	1812      	adds	r2, r2, r0
 800355e:	414b      	adcs	r3, r1
 8003560:	4905      	ldr	r1, [pc, #20]	@ (8003578 <PV_KWhr_Calculation+0x60>)
 8003562:	650a      	str	r2, [r1, #80]	@ 0x50
 8003564:	654b      	str	r3, [r1, #84]	@ 0x54
		Metering.PV_KWH = Metering.PV_KWH + 1;
 8003566:	4b04      	ldr	r3, [pc, #16]	@ (8003578 <PV_KWhr_Calculation+0x60>)
 8003568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356a:	1c5a      	adds	r2, r3, #1
 800356c:	4b02      	ldr	r3, [pc, #8]	@ (8003578 <PV_KWhr_Calculation+0x60>)
 800356e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8003570:	46c0      	nop			@ (mov r8, r8)
 8003572:	46bd      	mov	sp, r7
 8003574:	bdb0      	pop	{r4, r5, r7, pc}
 8003576:	46c0      	nop			@ (mov r8, r8)
 8003578:	200004d8 	.word	0x200004d8
 800357c:	200000b8 	.word	0x200000b8
 8003580:	199745f8 	.word	0x199745f8
 8003584:	e668ba08 	.word	0xe668ba08

08003588 <Variable_Init>:
	}

}

void Variable_Init()
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
	Norm_ADC.I_Inv_Pri_AC 		= 0;
 800358c:	4bf5      	ldr	r3, [pc, #980]	@ (8003964 <Variable_Init+0x3dc>)
 800358e:	2200      	movs	r2, #0
 8003590:	601a      	str	r2, [r3, #0]
	Norm_ADC.V_Mains_AC 		= 0;
 8003592:	4bf4      	ldr	r3, [pc, #976]	@ (8003964 <Variable_Init+0x3dc>)
 8003594:	2200      	movs	r2, #0
 8003596:	605a      	str	r2, [r3, #4]
	Norm_ADC.Mains_Power_Sum	= 0;
 8003598:	49f2      	ldr	r1, [pc, #968]	@ (8003964 <Variable_Init+0x3dc>)
 800359a:	2200      	movs	r2, #0
 800359c:	2300      	movs	r3, #0
 800359e:	610a      	str	r2, [r1, #16]
 80035a0:	614b      	str	r3, [r1, #20]
	Norm_ADC.Mains_Power_CT_Sum	= 0;
 80035a2:	49f0      	ldr	r1, [pc, #960]	@ (8003964 <Variable_Init+0x3dc>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	2300      	movs	r3, #0
 80035a8:	620a      	str	r2, [r1, #32]
 80035aa:	624b      	str	r3, [r1, #36]	@ 0x24
	Norm_ADC.Inv_Power_Sum		= 0;
 80035ac:	49ed      	ldr	r1, [pc, #948]	@ (8003964 <Variable_Init+0x3dc>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	2300      	movs	r3, #0
 80035b2:	630a      	str	r2, [r1, #48]	@ 0x30
 80035b4:	634b      	str	r3, [r1, #52]	@ 0x34
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	Norm_Avg.I_Batt 			= 0;
 80035b6:	4bec      	ldr	r3, [pc, #944]	@ (8003968 <Variable_Init+0x3e0>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	60da      	str	r2, [r3, #12]
	Norm_Avg.I_Batt_Sum 		= 0;
 80035bc:	4bea      	ldr	r3, [pc, #936]	@ (8003968 <Variable_Init+0x3e0>)
 80035be:	2200      	movs	r2, #0
 80035c0:	61da      	str	r2, [r3, #28]
	Norm_Avg.I_PV 				= 0;
 80035c2:	4be9      	ldr	r3, [pc, #932]	@ (8003968 <Variable_Init+0x3e0>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	605a      	str	r2, [r3, #4]
	Norm_Avg.I_PV_Sum 			= 0;
 80035c8:	4be7      	ldr	r3, [pc, #924]	@ (8003968 <Variable_Init+0x3e0>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	615a      	str	r2, [r3, #20]
	Norm_Avg.V_Batt 			= 0;
 80035ce:	4be6      	ldr	r3, [pc, #920]	@ (8003968 <Variable_Init+0x3e0>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	609a      	str	r2, [r3, #8]
	Norm_Avg.V_Batt_Sum 		= 0;
 80035d4:	4be4      	ldr	r3, [pc, #912]	@ (8003968 <Variable_Init+0x3e0>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	619a      	str	r2, [r3, #24]
	Norm_Avg.V_PV 				= 0;
 80035da:	4be3      	ldr	r3, [pc, #908]	@ (8003968 <Variable_Init+0x3e0>)
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
	Norm_Avg.V_PV_Sum 			= 0;
 80035e0:	4be1      	ldr	r3, [pc, #900]	@ (8003968 <Variable_Init+0x3e0>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	611a      	str	r2, [r3, #16]
	Norm_Avg.Multiplier 		= 1365; //(1/192)<<18
 80035e6:	4be0      	ldr	r3, [pc, #896]	@ (8003968 <Variable_Init+0x3e0>)
 80035e8:	4ae0      	ldr	r2, [pc, #896]	@ (800396c <Variable_Init+0x3e4>)
 80035ea:	621a      	str	r2, [r3, #32]
	Norm_Avg.Power_Multiplier 	= 2730; // (1/96)<< 18
 80035ec:	4bde      	ldr	r3, [pc, #888]	@ (8003968 <Variable_Init+0x3e0>)
 80035ee:	4ae0      	ldr	r2, [pc, #896]	@ (8003970 <Variable_Init+0x3e8>)
 80035f0:	625a      	str	r2, [r3, #36]	@ 0x24
	Norm_Avg.Batt_Temperature 	= 0;
 80035f2:	4bdd      	ldr	r3, [pc, #884]	@ (8003968 <Variable_Init+0x3e0>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	851a      	strh	r2, [r3, #40]	@ 0x28

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Norm_Rms.I_Inv_Pri 			= 0;
 80035f8:	4bde      	ldr	r3, [pc, #888]	@ (8003974 <Variable_Init+0x3ec>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	601a      	str	r2, [r3, #0]
	Norm_Rms.I_Inv_Pri_Mean_Sq 	= 0;
 80035fe:	49dd      	ldr	r1, [pc, #884]	@ (8003974 <Variable_Init+0x3ec>)
 8003600:	2200      	movs	r2, #0
 8003602:	2300      	movs	r3, #0
 8003604:	620a      	str	r2, [r1, #32]
 8003606:	624b      	str	r3, [r1, #36]	@ 0x24
	Norm_Rms.I_Inv_Pri_Sq_Sum 	= 0;
 8003608:	4bda      	ldr	r3, [pc, #872]	@ (8003974 <Variable_Init+0x3ec>)
 800360a:	2200      	movs	r2, #0
 800360c:	611a      	str	r2, [r3, #16]
	Norm_Rms.V_Mains 			= 0;
 800360e:	4bd9      	ldr	r3, [pc, #868]	@ (8003974 <Variable_Init+0x3ec>)
 8003610:	2200      	movs	r2, #0
 8003612:	605a      	str	r2, [r3, #4]
	Norm_Rms.V_Mains_Mean_Sq 	= 0;
 8003614:	49d7      	ldr	r1, [pc, #860]	@ (8003974 <Variable_Init+0x3ec>)
 8003616:	2200      	movs	r2, #0
 8003618:	2300      	movs	r3, #0
 800361a:	630a      	str	r2, [r1, #48]	@ 0x30
 800361c:	634b      	str	r3, [r1, #52]	@ 0x34
	Norm_Rms.V_Mains_Sq_Sum 	= 0;
 800361e:	4bd5      	ldr	r3, [pc, #852]	@ (8003974 <Variable_Init+0x3ec>)
 8003620:	2200      	movs	r2, #0
 8003622:	619a      	str	r2, [r3, #24]
	Norm_Rms.I_Mains_CT 		= 0;
 8003624:	4bd3      	ldr	r3, [pc, #844]	@ (8003974 <Variable_Init+0x3ec>)
 8003626:	2200      	movs	r2, #0
 8003628:	60da      	str	r2, [r3, #12]
	Norm_Rms.I_Mains_CT_Mean_Sq = 0;
 800362a:	49d2      	ldr	r1, [pc, #840]	@ (8003974 <Variable_Init+0x3ec>)
 800362c:	2200      	movs	r2, #0
 800362e:	2300      	movs	r3, #0
 8003630:	628a      	str	r2, [r1, #40]	@ 0x28
 8003632:	62cb      	str	r3, [r1, #44]	@ 0x2c
	Norm_Rms.I_Mains_CT_Sq_Sum 	= 0;
 8003634:	4bcf      	ldr	r3, [pc, #828]	@ (8003974 <Variable_Init+0x3ec>)
 8003636:	2200      	movs	r2, #0
 8003638:	615a      	str	r2, [r3, #20]

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Cntr.ADC_Avg 				= 0;
 800363a:	4bcf      	ldr	r3, [pc, #828]	@ (8003978 <Variable_Init+0x3f0>)
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]
	Cntr.Inv_EOS0_1  			= 0;
 8003640:	4bcd      	ldr	r3, [pc, #820]	@ (8003978 <Variable_Init+0x3f0>)
 8003642:	2200      	movs	r2, #0
 8003644:	60da      	str	r2, [r3, #12]
	Cntr.Inv_Soft_Start 		= 0;
 8003646:	4bcc      	ldr	r3, [pc, #816]	@ (8003978 <Variable_Init+0x3f0>)
 8003648:	2200      	movs	r2, #0
 800364a:	619a      	str	r2, [r3, #24]
	Cntr.Mean_Sq_Sum 			= 0;
 800364c:	4bca      	ldr	r3, [pc, #808]	@ (8003978 <Variable_Init+0x3f0>)
 800364e:	2200      	movs	r2, #0
 8003650:	605a      	str	r2, [r3, #4]
	Cntr.Mppt_Loop 				= 0;
 8003652:	4bc9      	ldr	r3, [pc, #804]	@ (8003978 <Variable_Init+0x3f0>)
 8003654:	2200      	movs	r2, #0
 8003656:	609a      	str	r2, [r3, #8]
	Cntr.Over_Temp 				= 0;
 8003658:	4bc7      	ldr	r3, [pc, #796]	@ (8003978 <Variable_Init+0x3f0>)
 800365a:	2200      	movs	r2, #0
 800365c:	615a      	str	r2, [r3, #20]
	Cntr.PV_EOS0 				= 0;
 800365e:	4bc6      	ldr	r3, [pc, #792]	@ (8003978 <Variable_Init+0x3f0>)
 8003660:	2200      	movs	r2, #0
 8003662:	611a      	str	r2, [r3, #16]
	Cntr.Inv_Off_to_Mains_Relay_Off_Delay = 0;
 8003664:	4bc4      	ldr	r3, [pc, #784]	@ (8003978 <Variable_Init+0x3f0>)
 8003666:	2200      	movs	r2, #0
 8003668:	61da      	str	r2, [r3, #28]
	Cntr.ZCD_Error 				= 0;
 800366a:	4bc3      	ldr	r3, [pc, #780]	@ (8003978 <Variable_Init+0x3f0>)
 800366c:	2200      	movs	r2, #0
 800366e:	625a      	str	r2, [r3, #36]	@ 0x24
	Cntr.Watt_Hour 				= 0;
 8003670:	4bc1      	ldr	r3, [pc, #772]	@ (8003978 <Variable_Init+0x3f0>)
 8003672:	2200      	movs	r2, #0
 8003674:	639a      	str	r2, [r3, #56]	@ 0x38
	Cntr.Watt_Min 				= 0;
 8003676:	4bc0      	ldr	r3, [pc, #768]	@ (8003978 <Variable_Init+0x3f0>)
 8003678:	2200      	movs	r2, #0
 800367a:	635a      	str	r2, [r3, #52]	@ 0x34
	Cntr.Watt_Sec 				= 0;
 800367c:	4bbe      	ldr	r3, [pc, #760]	@ (8003978 <Variable_Init+0x3f0>)
 800367e:	2200      	movs	r2, #0
 8003680:	631a      	str	r2, [r3, #48]	@ 0x30
	Cntr.Watt_mSec  			= 0;
 8003682:	4bbd      	ldr	r3, [pc, #756]	@ (8003978 <Variable_Init+0x3f0>)
 8003684:	2200      	movs	r2, #0
 8003686:	62da      	str	r2, [r3, #44]	@ 0x2c
	Cntr.Calibration_Avg 		= 0;
 8003688:	4bbb      	ldr	r3, [pc, #748]	@ (8003978 <Variable_Init+0x3f0>)
 800368a:	2200      	movs	r2, #0
 800368c:	63da      	str	r2, [r3, #60]	@ 0x3c
	Cntr.Grid_To_Inv_Off_Delay  = 0;
 800368e:	4bba      	ldr	r3, [pc, #744]	@ (8003978 <Variable_Init+0x3f0>)
 8003690:	2200      	movs	r2, #0
 8003692:	641a      	str	r2, [r3, #64]	@ 0x40
	Cntr.Tfr_Saturation_Detect  = 0;
 8003694:	4bb8      	ldr	r3, [pc, #736]	@ (8003978 <Variable_Init+0x3f0>)
 8003696:	2244      	movs	r2, #68	@ 0x44
 8003698:	2100      	movs	r1, #0
 800369a:	5299      	strh	r1, [r3, r2]
	Cntr.PV_Absent 				= 0;
 800369c:	4bb6      	ldr	r3, [pc, #728]	@ (8003978 <Variable_Init+0x3f0>)
 800369e:	2246      	movs	r2, #70	@ 0x46
 80036a0:	2100      	movs	r1, #0
 80036a2:	5299      	strh	r1, [r3, r2]
	Cntr.Inv_Shortckt_Count_Reset_Counter=0;
 80036a4:	4bb4      	ldr	r3, [pc, #720]	@ (8003978 <Variable_Init+0x3f0>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	649a      	str	r2, [r3, #72]	@ 0x48
	Cntr.Relay_Activation_Delay = 0;
 80036aa:	4bb3      	ldr	r3, [pc, #716]	@ (8003978 <Variable_Init+0x3f0>)
 80036ac:	2250      	movs	r2, #80	@ 0x50
 80036ae:	2100      	movs	r1, #0
 80036b0:	5299      	strh	r1, [r3, r2]
	Cntr.Grid_Failure_Detection = 0;
 80036b2:	4bb1      	ldr	r3, [pc, #708]	@ (8003978 <Variable_Init+0x3f0>)
 80036b4:	2252      	movs	r2, #82	@ 0x52
 80036b6:	2100      	movs	r1, #0
 80036b8:	5299      	strh	r1, [r3, r2]

	Cntr.Noload_Detect 			= 0;
 80036ba:	4baf      	ldr	r3, [pc, #700]	@ (8003978 <Variable_Init+0x3f0>)
 80036bc:	2200      	movs	r2, #0
 80036be:	655a      	str	r2, [r3, #84]	@ 0x54
	Cntr.Noload_Turnoff_to_Turnon_Delay = 0;
 80036c0:	4bad      	ldr	r3, [pc, #692]	@ (8003978 <Variable_Init+0x3f0>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	659a      	str	r2, [r3, #88]	@ 0x58
	Cntr.Calibration_Rqst 		= 0;
 80036c6:	4bac      	ldr	r3, [pc, #688]	@ (8003978 <Variable_Init+0x3f0>)
 80036c8:	225c      	movs	r2, #92	@ 0x5c
 80036ca:	2100      	movs	r1, #0
 80036cc:	5299      	strh	r1, [r3, r2]

	Cntr.V_Mains_Offset_Calib_Avg = 0;
 80036ce:	4baa      	ldr	r3, [pc, #680]	@ (8003978 <Variable_Init+0x3f0>)
 80036d0:	225e      	movs	r2, #94	@ 0x5e
 80036d2:	2100      	movs	r1, #0
 80036d4:	5299      	strh	r1, [r3, r2]
	Cntr.V_Mains_Offset_Calib_Rqst = 0;
 80036d6:	4ba8      	ldr	r3, [pc, #672]	@ (8003978 <Variable_Init+0x3f0>)
 80036d8:	2260      	movs	r2, #96	@ 0x60
 80036da:	2100      	movs	r1, #0
 80036dc:	5299      	strh	r1, [r3, r2]

	Cntr.PV_Ref_Soft 			= 0;
 80036de:	4ba6      	ldr	r3, [pc, #664]	@ (8003978 <Variable_Init+0x3f0>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	669a      	str	r2, [r3, #104]	@ 0x68
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Norm_ADC_Limits.I_PV_UL 				= 3905; //2403=40A
 80036e4:	4ba5      	ldr	r3, [pc, #660]	@ (800397c <Variable_Init+0x3f4>)
 80036e6:	4aa6      	ldr	r2, [pc, #664]	@ (8003980 <Variable_Init+0x3f8>)
 80036e8:	819a      	strh	r2, [r3, #12]
	Norm_ADC_Limits.V_Batt_LL 				= 1027; //250V
 80036ea:	4ba4      	ldr	r3, [pc, #656]	@ (800397c <Variable_Init+0x3f4>)
 80036ec:	4aa5      	ldr	r2, [pc, #660]	@ (8003984 <Variable_Init+0x3fc>)
 80036ee:	821a      	strh	r2, [r3, #16]
	Norm_ADC_Limits.V_Batt_UL 				= 1960; //480V
 80036f0:	4ba2      	ldr	r3, [pc, #648]	@ (800397c <Variable_Init+0x3f4>)
 80036f2:	22f5      	movs	r2, #245	@ 0xf5
 80036f4:	00d2      	lsls	r2, r2, #3
 80036f6:	81da      	strh	r2, [r3, #14]
	Norm_ADC_Limits.V_PV_LL 				= 0;
 80036f8:	4ba0      	ldr	r3, [pc, #640]	@ (800397c <Variable_Init+0x3f4>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	815a      	strh	r2, [r3, #10]
	Norm_ADC_Limits.V_PV_UL 				= 4000; //150V
 80036fe:	4b9f      	ldr	r3, [pc, #636]	@ (800397c <Variable_Init+0x3f4>)
 8003700:	22fa      	movs	r2, #250	@ 0xfa
 8003702:	0112      	lsls	r2, r2, #4
 8003704:	811a      	strh	r2, [r3, #8]
	Norm_ADC_Limits.V_Mains_AC_LL 			= -3500;//415
 8003706:	4b9d      	ldr	r3, [pc, #628]	@ (800397c <Variable_Init+0x3f4>)
 8003708:	4a9f      	ldr	r2, [pc, #636]	@ (8003988 <Variable_Init+0x400>)
 800370a:	80da      	strh	r2, [r3, #6]
	Norm_ADC_Limits.V_Mains_AC_UL 			= 3500; //415
 800370c:	4b9b      	ldr	r3, [pc, #620]	@ (800397c <Variable_Init+0x3f4>)
 800370e:	4a9f      	ldr	r2, [pc, #636]	@ (800398c <Variable_Init+0x404>)
 8003710:	809a      	strh	r2, [r3, #4]
	Norm_ADC_Limits.I_Inv_Pri_AC_LL 		= -2400;//22A peak
 8003712:	4b9a      	ldr	r3, [pc, #616]	@ (800397c <Variable_Init+0x3f4>)
 8003714:	4a9e      	ldr	r2, [pc, #632]	@ (8003990 <Variable_Init+0x408>)
 8003716:	805a      	strh	r2, [r3, #2]
	Norm_ADC_Limits.I_Inv_Pri_AC_UL 		= 2400; //22A peak
 8003718:	4b98      	ldr	r3, [pc, #608]	@ (800397c <Variable_Init+0x3f4>)
 800371a:	2296      	movs	r2, #150	@ 0x96
 800371c:	0112      	lsls	r2, r2, #4
 800371e:	801a      	strh	r2, [r3, #0]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Norm_Avg_Limits.I_PV_UL 				= 1622; //27A
 8003720:	4b9c      	ldr	r3, [pc, #624]	@ (8003994 <Variable_Init+0x40c>)
 8003722:	4a9d      	ldr	r2, [pc, #628]	@ (8003998 <Variable_Init+0x410>)
 8003724:	811a      	strh	r2, [r3, #8]
	Norm_Avg_Limits.V_Batt_LL_H_Cut_In 		= 1190; //290V
 8003726:	4b9b      	ldr	r3, [pc, #620]	@ (8003994 <Variable_Init+0x40c>)
 8003728:	4a9c      	ldr	r2, [pc, #624]	@ (800399c <Variable_Init+0x414>)
 800372a:	821a      	strh	r2, [r3, #16]
	Norm_Avg_Limits.V_Batt_LL_L_Cut_Off 	= 1150; //280V
 800372c:	4b99      	ldr	r3, [pc, #612]	@ (8003994 <Variable_Init+0x40c>)
 800372e:	4a9c      	ldr	r2, [pc, #624]	@ (80039a0 <Variable_Init+0x418>)
 8003730:	81da      	strh	r2, [r3, #14]
	Norm_Avg_Limits.V_Batt_UL_H_Cut_Off 	= 1850; //450V
 8003732:	4b98      	ldr	r3, [pc, #608]	@ (8003994 <Variable_Init+0x40c>)
 8003734:	4a9b      	ldr	r2, [pc, #620]	@ (80039a4 <Variable_Init+0x41c>)
 8003736:	815a      	strh	r2, [r3, #10]
	Norm_Avg_Limits.V_Batt_UL_L_Cut_In 		= 1808; //440V
 8003738:	4b96      	ldr	r3, [pc, #600]	@ (8003994 <Variable_Init+0x40c>)
 800373a:	22e2      	movs	r2, #226	@ 0xe2
 800373c:	00d2      	lsls	r2, r2, #3
 800373e:	819a      	strh	r2, [r3, #12]

	Norm_Avg_Limits.V_PV_LL_H_Cut_In 		= 603;  //110V
 8003740:	4b94      	ldr	r3, [pc, #592]	@ (8003994 <Variable_Init+0x40c>)
 8003742:	4a99      	ldr	r2, [pc, #612]	@ (80039a8 <Variable_Init+0x420>)
 8003744:	80da      	strh	r2, [r3, #6]
	Norm_Avg_Limits.V_PV_LL_L_Cut_Off 		= 550;  //100V
 8003746:	4b93      	ldr	r3, [pc, #588]	@ (8003994 <Variable_Init+0x40c>)
 8003748:	4a98      	ldr	r2, [pc, #608]	@ (80039ac <Variable_Init+0x424>)
 800374a:	809a      	strh	r2, [r3, #4]
	Norm_Avg_Limits.V_PV_UL_H_Cut_Off 		= 2621; //460V
 800374c:	4b91      	ldr	r3, [pc, #580]	@ (8003994 <Variable_Init+0x40c>)
 800374e:	4a98      	ldr	r2, [pc, #608]	@ (80039b0 <Variable_Init+0x428>)
 8003750:	801a      	strh	r2, [r3, #0]
	Norm_Avg_Limits.V_PV_UL_L_Cut_In 		= 2507; //440V
 8003752:	4b90      	ldr	r3, [pc, #576]	@ (8003994 <Variable_Init+0x40c>)
 8003754:	4a97      	ldr	r2, [pc, #604]	@ (80039b4 <Variable_Init+0x42c>)
 8003756:	805a      	strh	r2, [r3, #2]

	Norm_Avg_Limits.Batt_Temp_LL_H_Cut_In 	= 0;
 8003758:	4b8e      	ldr	r3, [pc, #568]	@ (8003994 <Variable_Init+0x40c>)
 800375a:	2200      	movs	r2, #0
 800375c:	831a      	strh	r2, [r3, #24]
	Norm_Avg_Limits.Batt_Temp_LL_L_Cut_Off 	= 0;
 800375e:	4b8d      	ldr	r3, [pc, #564]	@ (8003994 <Variable_Init+0x40c>)
 8003760:	2200      	movs	r2, #0
 8003762:	82da      	strh	r2, [r3, #22]
	Norm_Avg_Limits.Batt_Temp_UL_H_Cut_Off 	= 4096;
 8003764:	4b8b      	ldr	r3, [pc, #556]	@ (8003994 <Variable_Init+0x40c>)
 8003766:	2280      	movs	r2, #128	@ 0x80
 8003768:	0152      	lsls	r2, r2, #5
 800376a:	825a      	strh	r2, [r3, #18]
	Norm_Avg_Limits.Batt_Temp_UL_L_Cut_In 	= 4096;
 800376c:	4b89      	ldr	r3, [pc, #548]	@ (8003994 <Variable_Init+0x40c>)
 800376e:	2280      	movs	r2, #128	@ 0x80
 8003770:	0152      	lsls	r2, r2, #5
 8003772:	829a      	strh	r2, [r3, #20]

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Norm_RMS_Limits.I_Inv_Pri_AC_LL 		= 0;
 8003774:	4b90      	ldr	r3, [pc, #576]	@ (80039b8 <Variable_Init+0x430>)
 8003776:	2200      	movs	r2, #0
 8003778:	805a      	strh	r2, [r3, #2]
	Norm_RMS_Limits.I_Inv_Pri_AC_UL 		= 1075; //12.5A RMS //set to 1075 for 100A RMS
 800377a:	4b8f      	ldr	r3, [pc, #572]	@ (80039b8 <Variable_Init+0x430>)
 800377c:	4a8f      	ldr	r2, [pc, #572]	@ (80039bc <Variable_Init+0x434>)
 800377e:	801a      	strh	r2, [r3, #0]

	Norm_RMS_Limits.V_Mains_AC_LL_H_Cut_In 	= 1530;//180 V
 8003780:	4b8d      	ldr	r3, [pc, #564]	@ (80039b8 <Variable_Init+0x430>)
 8003782:	4a8f      	ldr	r2, [pc, #572]	@ (80039c0 <Variable_Init+0x438>)
 8003784:	815a      	strh	r2, [r3, #10]
	Norm_RMS_Limits.V_Mains_AC_LL_L_Cut_Off = 1448;//170 V
 8003786:	4b8c      	ldr	r3, [pc, #560]	@ (80039b8 <Variable_Init+0x430>)
 8003788:	22b5      	movs	r2, #181	@ 0xb5
 800378a:	00d2      	lsls	r2, r2, #3
 800378c:	811a      	strh	r2, [r3, #8]
	Norm_RMS_Limits.V_Mains_AC_UL_H_Cut_Off = 2358;//280 V
 800378e:	4b8a      	ldr	r3, [pc, #552]	@ (80039b8 <Variable_Init+0x430>)
 8003790:	4a8c      	ldr	r2, [pc, #560]	@ (80039c4 <Variable_Init+0x43c>)
 8003792:	809a      	strh	r2, [r3, #4]
	Norm_RMS_Limits.V_Mains_AC_UL_L_Cut_In 	= 2275;//270 V
 8003794:	4b88      	ldr	r3, [pc, #544]	@ (80039b8 <Variable_Init+0x430>)
 8003796:	4a8c      	ldr	r2, [pc, #560]	@ (80039c8 <Variable_Init+0x440>)
 8003798:	80da      	strh	r2, [r3, #6]

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Fast_Limit_Flags.Freq 					= 1;
 800379a:	4b8c      	ldr	r3, [pc, #560]	@ (80039cc <Variable_Init+0x444>)
 800379c:	881a      	ldrh	r2, [r3, #0]
 800379e:	2104      	movs	r1, #4
 80037a0:	430a      	orrs	r2, r1
 80037a2:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.I_Inv 					= 1;
 80037a4:	4b89      	ldr	r3, [pc, #548]	@ (80039cc <Variable_Init+0x444>)
 80037a6:	881a      	ldrh	r2, [r3, #0]
 80037a8:	2101      	movs	r1, #1
 80037aa:	430a      	orrs	r2, r1
 80037ac:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.I_PV 					= 1;
 80037ae:	4b87      	ldr	r3, [pc, #540]	@ (80039cc <Variable_Init+0x444>)
 80037b0:	881a      	ldrh	r2, [r3, #0]
 80037b2:	2110      	movs	r1, #16
 80037b4:	430a      	orrs	r2, r1
 80037b6:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.V_Batt 				= 1;
 80037b8:	4b84      	ldr	r3, [pc, #528]	@ (80039cc <Variable_Init+0x444>)
 80037ba:	881a      	ldrh	r2, [r3, #0]
 80037bc:	2120      	movs	r1, #32
 80037be:	430a      	orrs	r2, r1
 80037c0:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.V_Mains 				= 1;
 80037c2:	4b82      	ldr	r3, [pc, #520]	@ (80039cc <Variable_Init+0x444>)
 80037c4:	881a      	ldrh	r2, [r3, #0]
 80037c6:	2102      	movs	r1, #2
 80037c8:	430a      	orrs	r2, r1
 80037ca:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.V_PV 					= 1;
 80037cc:	4b7f      	ldr	r3, [pc, #508]	@ (80039cc <Variable_Init+0x444>)
 80037ce:	881a      	ldrh	r2, [r3, #0]
 80037d0:	2108      	movs	r1, #8
 80037d2:	430a      	orrs	r2, r1
 80037d4:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.Grid_Failure 			= 1;
 80037d6:	4b7d      	ldr	r3, [pc, #500]	@ (80039cc <Variable_Init+0x444>)
 80037d8:	881a      	ldrh	r2, [r3, #0]
 80037da:	2180      	movs	r1, #128	@ 0x80
 80037dc:	0109      	lsls	r1, r1, #4
 80037de:	430a      	orrs	r2, r1
 80037e0:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.V_Batt_For_PV 			= 1;
 80037e2:	4b7a      	ldr	r3, [pc, #488]	@ (80039cc <Variable_Init+0x444>)
 80037e4:	881a      	ldrh	r2, [r3, #0]
 80037e6:	2180      	movs	r1, #128	@ 0x80
 80037e8:	0149      	lsls	r1, r1, #5
 80037ea:	430a      	orrs	r2, r1
 80037ec:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.Short_Circuit 			= 1;
 80037ee:	4b77      	ldr	r3, [pc, #476]	@ (80039cc <Variable_Init+0x444>)
 80037f0:	881a      	ldrh	r2, [r3, #0]
 80037f2:	2180      	movs	r1, #128	@ 0x80
 80037f4:	0189      	lsls	r1, r1, #6
 80037f6:	430a      	orrs	r2, r1
 80037f8:	801a      	strh	r2, [r3, #0]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	RMS_Limit_Flags.I_Inv 					= 1;
 80037fa:	4b75      	ldr	r3, [pc, #468]	@ (80039d0 <Variable_Init+0x448>)
 80037fc:	881a      	ldrh	r2, [r3, #0]
 80037fe:	2101      	movs	r1, #1
 8003800:	430a      	orrs	r2, r1
 8003802:	801a      	strh	r2, [r3, #0]
	RMS_Limit_Flags.V_Mains 				= 1;
 8003804:	4b72      	ldr	r3, [pc, #456]	@ (80039d0 <Variable_Init+0x448>)
 8003806:	881a      	ldrh	r2, [r3, #0]
 8003808:	2102      	movs	r1, #2
 800380a:	430a      	orrs	r2, r1
 800380c:	801a      	strh	r2, [r3, #0]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Avg_Limit_Flags.Batt_Over_Temp 			= 1;
 800380e:	4b71      	ldr	r3, [pc, #452]	@ (80039d4 <Variable_Init+0x44c>)
 8003810:	881a      	ldrh	r2, [r3, #0]
 8003812:	2140      	movs	r1, #64	@ 0x40
 8003814:	430a      	orrs	r2, r1
 8003816:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.I_PV 					= 1;
 8003818:	4b6e      	ldr	r3, [pc, #440]	@ (80039d4 <Variable_Init+0x44c>)
 800381a:	881a      	ldrh	r2, [r3, #0]
 800381c:	2110      	movs	r1, #16
 800381e:	430a      	orrs	r2, r1
 8003820:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.Inv_Over_Temp 			= 1;
 8003822:	4b6c      	ldr	r3, [pc, #432]	@ (80039d4 <Variable_Init+0x44c>)
 8003824:	881a      	ldrh	r2, [r3, #0]
 8003826:	2180      	movs	r1, #128	@ 0x80
 8003828:	430a      	orrs	r2, r1
 800382a:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.V_Batt 					= 1;
 800382c:	4b69      	ldr	r3, [pc, #420]	@ (80039d4 <Variable_Init+0x44c>)
 800382e:	881a      	ldrh	r2, [r3, #0]
 8003830:	2120      	movs	r1, #32
 8003832:	430a      	orrs	r2, r1
 8003834:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.V_PV 					= 1;
 8003836:	4b67      	ldr	r3, [pc, #412]	@ (80039d4 <Variable_Init+0x44c>)
 8003838:	881a      	ldrh	r2, [r3, #0]
 800383a:	2108      	movs	r1, #8
 800383c:	430a      	orrs	r2, r1
 800383e:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.V_Batt_For_PV 			= 1;
 8003840:	4b64      	ldr	r3, [pc, #400]	@ (80039d4 <Variable_Init+0x44c>)
 8003842:	881a      	ldrh	r2, [r3, #0]
 8003844:	2180      	movs	r1, #128	@ 0x80
 8003846:	0149      	lsls	r1, r1, #5
 8003848:	430a      	orrs	r2, r1
 800384a:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.V_Mains_Offset_Calib_Failure = 1;
 800384c:	4b61      	ldr	r3, [pc, #388]	@ (80039d4 <Variable_Init+0x44c>)
 800384e:	881a      	ldrh	r2, [r3, #0]
 8003850:	2180      	movs	r1, #128	@ 0x80
 8003852:	01c9      	lsls	r1, r1, #7
 8003854:	430a      	orrs	r2, r1
 8003856:	801a      	strh	r2, [r3, #0]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Inv_Cntrl.Count 						= 1;
 8003858:	4b5f      	ldr	r3, [pc, #380]	@ (80039d8 <Variable_Init+0x450>)
 800385a:	2201      	movs	r2, #1
 800385c:	629a      	str	r2, [r3, #40]	@ 0x28
	Inv_Cntrl.Duty_Cycle_1 					= 0;
 800385e:	4b5e      	ldr	r3, [pc, #376]	@ (80039d8 <Variable_Init+0x450>)
 8003860:	2200      	movs	r2, #0
 8003862:	859a      	strh	r2, [r3, #44]	@ 0x2c
	Inv_Cntrl.Duty_Cycle_2 					= 0;
 8003864:	4b5c      	ldr	r3, [pc, #368]	@ (80039d8 <Variable_Init+0x450>)
 8003866:	2200      	movs	r2, #0
 8003868:	85da      	strh	r2, [r3, #46]	@ 0x2e
	Inv_Cntrl.EOS0_Cntr_Request 			= 0;
 800386a:	4b5b      	ldr	r3, [pc, #364]	@ (80039d8 <Variable_Init+0x450>)
 800386c:	781a      	ldrb	r2, [r3, #0]
 800386e:	2104      	movs	r1, #4
 8003870:	438a      	bics	r2, r1
 8003872:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.I_Peak_Ref 					= 0;
 8003874:	4b58      	ldr	r3, [pc, #352]	@ (80039d8 <Variable_Init+0x450>)
 8003876:	2200      	movs	r2, #0
 8003878:	60da      	str	r2, [r3, #12]
	Inv_Cntrl.I_Error_Inv 					= 0;
 800387a:	4b57      	ldr	r3, [pc, #348]	@ (80039d8 <Variable_Init+0x450>)
 800387c:	2200      	movs	r2, #0
 800387e:	615a      	str	r2, [r3, #20]
	Inv_Cntrl.I_Ref 						= 0;
 8003880:	4b55      	ldr	r3, [pc, #340]	@ (80039d8 <Variable_Init+0x450>)
 8003882:	2200      	movs	r2, #0
 8003884:	611a      	str	r2, [r3, #16]
	Inv_Cntrl.Ki_V_Batt 					= 0 ;
 8003886:	4b54      	ldr	r3, [pc, #336]	@ (80039d8 <Variable_Init+0x450>)
 8003888:	2200      	movs	r2, #0
 800388a:	631a      	str	r2, [r3, #48]	@ 0x30
	Inv_Cntrl.Kp_I_Inv_Loop 				= 16384;    //1.5<<12 = 6144
 800388c:	4b52      	ldr	r3, [pc, #328]	@ (80039d8 <Variable_Init+0x450>)
 800388e:	2280      	movs	r2, #128	@ 0x80
 8003890:	01d2      	lsls	r2, r2, #7
 8003892:	635a      	str	r2, [r3, #52]	@ 0x34
	Inv_Cntrl.PerUnit 						= 4096;
 8003894:	4b50      	ldr	r3, [pc, #320]	@ (80039d8 <Variable_Init+0x450>)
 8003896:	2280      	movs	r2, #128	@ 0x80
 8003898:	0152      	lsls	r2, r2, #5
 800389a:	879a      	strh	r2, [r3, #60]	@ 0x3c
	Inv_Cntrl.RMS_Sqrt_Calc_Request 		= 0;
 800389c:	4b4e      	ldr	r3, [pc, #312]	@ (80039d8 <Variable_Init+0x450>)
 800389e:	781a      	ldrb	r2, [r3, #0]
 80038a0:	2101      	movs	r1, #1
 80038a2:	438a      	bics	r2, r1
 80038a4:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.Soft_Start_Var 				= 0;
 80038a6:	4b4c      	ldr	r3, [pc, #304]	@ (80039d8 <Variable_Init+0x450>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	639a      	str	r2, [r3, #56]	@ 0x38
	Inv_Cntrl.Start_Ov_Temp_Cnt_Request 	= 0;
 80038ac:	4b4a      	ldr	r3, [pc, #296]	@ (80039d8 <Variable_Init+0x450>)
 80038ae:	781a      	ldrb	r2, [r3, #0]
 80038b0:	2102      	movs	r1, #2
 80038b2:	438a      	bics	r2, r1
 80038b4:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.State 						= 0;
 80038b6:	4b48      	ldr	r3, [pc, #288]	@ (80039d8 <Variable_Init+0x450>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	705a      	strb	r2, [r3, #1]
	Inv_Cntrl.Time_Period_Grid 				= 0;
 80038bc:	4b46      	ldr	r3, [pc, #280]	@ (80039d8 <Variable_Init+0x450>)
 80038be:	2200      	movs	r2, #0
 80038c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
	Inv_Cntrl.Time_Period_Grid_Shifted 		= 0;
 80038c2:	4b45      	ldr	r3, [pc, #276]	@ (80039d8 <Variable_Init+0x450>)
 80038c4:	2240      	movs	r2, #64	@ 0x40
 80038c6:	2100      	movs	r1, #0
 80038c8:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.V_Batt_Err 					= 0;
 80038ca:	4b43      	ldr	r3, [pc, #268]	@ (80039d8 <Variable_Init+0x450>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	619a      	str	r2, [r3, #24]
	Inv_Cntrl.V_Batt_Err_Integ 				= 0;
 80038d0:	4b41      	ldr	r3, [pc, #260]	@ (80039d8 <Variable_Init+0x450>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	61da      	str	r2, [r3, #28]
	Inv_Cntrl.V_Batt_ref 					= 1920;     //2765; //55V    //set to 2262 for 45V
 80038d6:	4b40      	ldr	r3, [pc, #256]	@ (80039d8 <Variable_Init+0x450>)
 80038d8:	22f0      	movs	r2, #240	@ 0xf0
 80038da:	00d2      	lsls	r2, r2, #3
 80038dc:	621a      	str	r2, [r3, #32]
	Inv_Cntrl.V_Delta_Generate 				= 0;
 80038de:	4b3e      	ldr	r3, [pc, #248]	@ (80039d8 <Variable_Init+0x450>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	609a      	str	r2, [r3, #8]
	Inv_Cntrl.V_Generate 					= 0;
 80038e4:	4b3c      	ldr	r3, [pc, #240]	@ (80039d8 <Variable_Init+0x450>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	605a      	str	r2, [r3, #4]
	Inv_Cntrl.ZCD 							= 0;
 80038ea:	4b3b      	ldr	r3, [pc, #236]	@ (80039d8 <Variable_Init+0x450>)
 80038ec:	781a      	ldrb	r2, [r3, #0]
 80038ee:	2108      	movs	r1, #8
 80038f0:	438a      	bics	r2, r1
 80038f2:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.First_Time_State_Entry 		= 1;
 80038f4:	4b38      	ldr	r3, [pc, #224]	@ (80039d8 <Variable_Init+0x450>)
 80038f6:	781a      	ldrb	r2, [r3, #0]
 80038f8:	2110      	movs	r1, #16
 80038fa:	430a      	orrs	r2, r1
 80038fc:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.Inv_Export_Ipeak_limit 		= 2317;//2151; //set to 600 for 56.56 A peak(40A RMS)
 80038fe:	4b36      	ldr	r3, [pc, #216]	@ (80039d8 <Variable_Init+0x450>)
 8003900:	2242      	movs	r2, #66	@ 0x42
 8003902:	4936      	ldr	r1, [pc, #216]	@ (80039dc <Variable_Init+0x454>)
 8003904:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Inv_Import_Ipeak_limit 		= 2317;//2151; //set to 600 for 56.56 A peak(40A RMS)
 8003906:	4b34      	ldr	r3, [pc, #208]	@ (80039d8 <Variable_Init+0x450>)
 8003908:	2244      	movs	r2, #68	@ 0x44
 800390a:	4934      	ldr	r1, [pc, #208]	@ (80039dc <Variable_Init+0x454>)
 800390c:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Time_Period_Grid_LL 			= 36363; //55Hz
 800390e:	4b32      	ldr	r3, [pc, #200]	@ (80039d8 <Variable_Init+0x450>)
 8003910:	2248      	movs	r2, #72	@ 0x48
 8003912:	4933      	ldr	r1, [pc, #204]	@ (80039e0 <Variable_Init+0x458>)
 8003914:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Time_Period_Grid_UL 			= 44444; //45Hz
 8003916:	4b30      	ldr	r3, [pc, #192]	@ (80039d8 <Variable_Init+0x450>)
 8003918:	2246      	movs	r2, #70	@ 0x46
 800391a:	4932      	ldr	r1, [pc, #200]	@ (80039e4 <Variable_Init+0x45c>)
 800391c:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag = 0;
 800391e:	4b2e      	ldr	r3, [pc, #184]	@ (80039d8 <Variable_Init+0x450>)
 8003920:	781a      	ldrb	r2, [r3, #0]
 8003922:	2120      	movs	r1, #32
 8003924:	438a      	bics	r2, r1
 8003926:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.V_Mains_FF 					= 0;
 8003928:	492b      	ldr	r1, [pc, #172]	@ (80039d8 <Variable_Init+0x450>)
 800392a:	2200      	movs	r2, #0
 800392c:	2300      	movs	r3, #0
 800392e:	650a      	str	r2, [r1, #80]	@ 0x50
 8003930:	654b      	str	r3, [r1, #84]	@ 0x54
	Inv_Cntrl.V_Mains_Adjstr 				= 0;
 8003932:	4b29      	ldr	r3, [pc, #164]	@ (80039d8 <Variable_Init+0x450>)
 8003934:	2200      	movs	r2, #0
 8003936:	659a      	str	r2, [r3, #88]	@ 0x58
	Inv_Cntrl.V_Batt_For_Mains_Adjst 		= 0;
 8003938:	4b27      	ldr	r3, [pc, #156]	@ (80039d8 <Variable_Init+0x450>)
 800393a:	2200      	movs	r2, #0
 800393c:	65da      	str	r2, [r3, #92]	@ 0x5c
 	Inv_Cntrl.Inverter_ON_Delay 			= 0;
 800393e:	4b26      	ldr	r3, [pc, #152]	@ (80039d8 <Variable_Init+0x450>)
 8003940:	2200      	movs	r2, #0
 8003942:	661a      	str	r2, [r3, #96]	@ 0x60
	Inv_Cntrl.Inverter_ON_Delay_Rqst 		= 0;
 8003944:	4b24      	ldr	r3, [pc, #144]	@ (80039d8 <Variable_Init+0x450>)
 8003946:	2274      	movs	r2, #116	@ 0x74
 8003948:	5c99      	ldrb	r1, [r3, r2]
 800394a:	2001      	movs	r0, #1
 800394c:	4381      	bics	r1, r0
 800394e:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.Over_Load_Cntr 				= 0;
 8003950:	4b21      	ldr	r3, [pc, #132]	@ (80039d8 <Variable_Init+0x450>)
 8003952:	2200      	movs	r2, #0
 8003954:	669a      	str	r2, [r3, #104]	@ 0x68
	Inv_Cntrl.Over_Load_Cntr_Rqst 			= 0;
 8003956:	4b20      	ldr	r3, [pc, #128]	@ (80039d8 <Variable_Init+0x450>)
 8003958:	2274      	movs	r2, #116	@ 0x74
 800395a:	5c99      	ldrb	r1, [r3, r2]
 800395c:	2008      	movs	r0, #8
 800395e:	4381      	bics	r1, r0
 8003960:	e042      	b.n	80039e8 <Variable_Init+0x460>
 8003962:	46c0      	nop			@ (mov r8, r8)
 8003964:	20000078 	.word	0x20000078
 8003968:	200000b8 	.word	0x200000b8
 800396c:	00000555 	.word	0x00000555
 8003970:	00000aaa 	.word	0x00000aaa
 8003974:	200000e8 	.word	0x200000e8
 8003978:	20000130 	.word	0x20000130
 800397c:	2000019c 	.word	0x2000019c
 8003980:	00000f41 	.word	0x00000f41
 8003984:	00000403 	.word	0x00000403
 8003988:	fffff254 	.word	0xfffff254
 800398c:	00000dac 	.word	0x00000dac
 8003990:	fffff6a0 	.word	0xfffff6a0
 8003994:	200001b0 	.word	0x200001b0
 8003998:	00000656 	.word	0x00000656
 800399c:	000004a6 	.word	0x000004a6
 80039a0:	0000047e 	.word	0x0000047e
 80039a4:	0000073a 	.word	0x0000073a
 80039a8:	0000025b 	.word	0x0000025b
 80039ac:	00000226 	.word	0x00000226
 80039b0:	00000a3d 	.word	0x00000a3d
 80039b4:	000009cb 	.word	0x000009cb
 80039b8:	200001cc 	.word	0x200001cc
 80039bc:	00000433 	.word	0x00000433
 80039c0:	000005fa 	.word	0x000005fa
 80039c4:	00000936 	.word	0x00000936
 80039c8:	000008e3 	.word	0x000008e3
 80039cc:	20000294 	.word	0x20000294
 80039d0:	20000298 	.word	0x20000298
 80039d4:	2000029c 	.word	0x2000029c
 80039d8:	200002a0 	.word	0x200002a0
 80039dc:	0000090d 	.word	0x0000090d
 80039e0:	ffff8e0b 	.word	0xffff8e0b
 80039e4:	ffffad9c 	.word	0xffffad9c
 80039e8:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.Grid_Disconnected_Flag 		= 0;
 80039ea:	4bef      	ldr	r3, [pc, #956]	@ (8003da8 <Variable_Init+0x820>)
 80039ec:	2274      	movs	r2, #116	@ 0x74
 80039ee:	5c99      	ldrb	r1, [r3, r2]
 80039f0:	2010      	movs	r0, #16
 80039f2:	4381      	bics	r1, r0
 80039f4:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.Direct_State_Entry 			= 0;
 80039f6:	4bec      	ldr	r3, [pc, #944]	@ (8003da8 <Variable_Init+0x820>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	671a      	str	r2, [r3, #112]	@ 0x70
	Inv_Cntrl.I_Inv_Pri_Calib_Offset 		= 2010;
 80039fc:	4bea      	ldr	r3, [pc, #936]	@ (8003da8 <Variable_Init+0x820>)
 80039fe:	4aeb      	ldr	r2, [pc, #940]	@ (8003dac <Variable_Init+0x824>)
 8003a00:	679a      	str	r2, [r3, #120]	@ 0x78
	Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum 	= 0;
 8003a02:	4be9      	ldr	r3, [pc, #932]	@ (8003da8 <Variable_Init+0x820>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	67da      	str	r2, [r3, #124]	@ 0x7c
	Inv_Cntrl.Calib_Successful_Flag 		= 0;
 8003a08:	4be7      	ldr	r3, [pc, #924]	@ (8003da8 <Variable_Init+0x820>)
 8003a0a:	2290      	movs	r2, #144	@ 0x90
 8003a0c:	5c99      	ldrb	r1, [r3, r2]
 8003a0e:	2001      	movs	r0, #1
 8003a10:	4381      	bics	r1, r0
 8003a12:	5499      	strb	r1, [r3, r2]

	Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag=0;  // newly added
 8003a14:	4be4      	ldr	r3, [pc, #912]	@ (8003da8 <Variable_Init+0x820>)
 8003a16:	2274      	movs	r2, #116	@ 0x74
 8003a18:	5c99      	ldrb	r1, [r3, r2]
 8003a1a:	2002      	movs	r0, #2
 8003a1c:	4381      	bics	r1, r0
 8003a1e:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.In_Transition_to_Inv_Mode 	= 0;
 8003a20:	4be1      	ldr	r3, [pc, #900]	@ (8003da8 <Variable_Init+0x820>)
 8003a22:	2274      	movs	r2, #116	@ 0x74
 8003a24:	5c99      	ldrb	r1, [r3, r2]
 8003a26:	207f      	movs	r0, #127	@ 0x7f
 8003a28:	4001      	ands	r1, r0
 8003a2a:	5499      	strb	r1, [r3, r2]

	Inv_Cntrl.Integral_For_Sat_Detect 		= 0;
 8003a2c:	4bde      	ldr	r3, [pc, #888]	@ (8003da8 <Variable_Init+0x820>)
 8003a2e:	2298      	movs	r2, #152	@ 0x98
 8003a30:	2100      	movs	r1, #0
 8003a32:	5099      	str	r1, [r3, r2]
	Inv_Cntrl.Local_Load_Compensation 		= 0;
 8003a34:	4bdc      	ldr	r3, [pc, #880]	@ (8003da8 <Variable_Init+0x820>)
 8003a36:	229c      	movs	r2, #156	@ 0x9c
 8003a38:	2100      	movs	r1, #0
 8003a3a:	5299      	strh	r1, [r3, r2]

	Inv_Cntrl.Inverter_Rating 				= 3; // #KW
 8003a3c:	4bda      	ldr	r3, [pc, #872]	@ (8003da8 <Variable_Init+0x820>)
 8003a3e:	229e      	movs	r2, #158	@ 0x9e
 8003a40:	2103      	movs	r1, #3
 8003a42:	5299      	strh	r1, [r3, r2]

	Inv_Cntrl.Wave_Shift_Count 				= 5;
 8003a44:	4bd8      	ldr	r3, [pc, #864]	@ (8003da8 <Variable_Init+0x820>)
 8003a46:	22a0      	movs	r2, #160	@ 0xa0
 8003a48:	2105      	movs	r1, #5
 8003a4a:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Half_Wave_Symm_Count 			= 100;
 8003a4c:	4bd6      	ldr	r3, [pc, #856]	@ (8003da8 <Variable_Init+0x820>)
 8003a4e:	22a2      	movs	r2, #162	@ 0xa2
 8003a50:	2164      	movs	r1, #100	@ 0x64
 8003a52:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Half_Wave_Symm_Adjst 			= 100;
 8003a54:	4bd4      	ldr	r3, [pc, #848]	@ (8003da8 <Variable_Init+0x820>)
 8003a56:	22a4      	movs	r2, #164	@ 0xa4
 8003a58:	2164      	movs	r1, #100	@ 0x64
 8003a5a:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.PV_Absent 					= 0;
 8003a5c:	4bd2      	ldr	r3, [pc, #840]	@ (8003da8 <Variable_Init+0x820>)
 8003a5e:	22a6      	movs	r2, #166	@ 0xa6
 8003a60:	5c99      	ldrb	r1, [r3, r2]
 8003a62:	2001      	movs	r0, #1
 8003a64:	4381      	bics	r1, r0
 8003a66:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.Relay_Activation_Delay_Rqst 	= 0;
 8003a68:	4bcf      	ldr	r3, [pc, #828]	@ (8003da8 <Variable_Init+0x820>)
 8003a6a:	22a6      	movs	r2, #166	@ 0xa6
 8003a6c:	5c99      	ldrb	r1, [r3, r2]
 8003a6e:	2002      	movs	r0, #2
 8003a70:	4381      	bics	r1, r0
 8003a72:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.V_Mains_Failure_Band_LL 		= -1130; // -116V (V_Mains_LL_Cut_Off*1.414/2)
 8003a74:	4bcc      	ldr	r3, [pc, #816]	@ (8003da8 <Variable_Init+0x820>)
 8003a76:	22ac      	movs	r2, #172	@ 0xac
 8003a78:	49cd      	ldr	r1, [pc, #820]	@ (8003db0 <Variable_Init+0x828>)
 8003a7a:	5099      	str	r1, [r3, r2]
	Inv_Cntrl.V_Mains_Failure_Band_UL 		= 1130; // 116V
 8003a7c:	4bca      	ldr	r3, [pc, #808]	@ (8003da8 <Variable_Init+0x820>)
 8003a7e:	22a8      	movs	r2, #168	@ 0xa8
 8003a80:	49cc      	ldr	r1, [pc, #816]	@ (8003db4 <Variable_Init+0x82c>)
 8003a82:	5099      	str	r1, [r3, r2]
	Inv_Cntrl.Inv_Off_Dueto_Low_V_Batt 		= 0;
 8003a84:	4bc8      	ldr	r3, [pc, #800]	@ (8003da8 <Variable_Init+0x820>)
 8003a86:	22b0      	movs	r2, #176	@ 0xb0
 8003a88:	5c99      	ldrb	r1, [r3, r2]
 8003a8a:	2001      	movs	r0, #1
 8003a8c:	4381      	bics	r1, r0
 8003a8e:	5499      	strb	r1, [r3, r2]

	Inv_Cntrl.V_Mains_Calib_Offset 			= 1950;
 8003a90:	4bc5      	ldr	r3, [pc, #788]	@ (8003da8 <Variable_Init+0x820>)
 8003a92:	22b2      	movs	r2, #178	@ 0xb2
 8003a94:	49c8      	ldr	r1, [pc, #800]	@ (8003db8 <Variable_Init+0x830>)
 8003a96:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.V_Mains_Calib_Offset_Sum 		= 0;
 8003a98:	4bc3      	ldr	r3, [pc, #780]	@ (8003da8 <Variable_Init+0x820>)
 8003a9a:	22b4      	movs	r2, #180	@ 0xb4
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	5099      	str	r1, [r3, r2]

	Inv_Cntrl.Kp_V_DC_Link_Loop 			= 43008;//7<<12 = 28672
 8003aa0:	4bc1      	ldr	r3, [pc, #772]	@ (8003da8 <Variable_Init+0x820>)
 8003aa2:	21b8      	movs	r1, #184	@ 0xb8
 8003aa4:	22a8      	movs	r2, #168	@ 0xa8
 8003aa6:	0212      	lsls	r2, r2, #8
 8003aa8:	505a      	str	r2, [r3, r1]
	Inv_Cntrl.Ki_V_DC_Link_Loop 			= 4096;//1<<12 = 4096
 8003aaa:	4bbf      	ldr	r3, [pc, #764]	@ (8003da8 <Variable_Init+0x820>)
 8003aac:	21bc      	movs	r1, #188	@ 0xbc
 8003aae:	2280      	movs	r2, #128	@ 0x80
 8003ab0:	0152      	lsls	r2, r2, #5
 8003ab2:	505a      	str	r2, [r3, r1]

	Inv_Cntrl.Divide_1_By_5P3 				= 761; // 1/5.36->0.186 ->0.001000110111 <<12
 8003ab4:	4bbc      	ldr	r3, [pc, #752]	@ (8003da8 <Variable_Init+0x820>)
 8003ab6:	22c8      	movs	r2, #200	@ 0xc8
 8003ab8:	49c0      	ldr	r1, [pc, #768]	@ (8003dbc <Variable_Init+0x834>)
 8003aba:	5099      	str	r1, [r3, r2]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	//othr settings have to be below Norm_Avg_Setting initialization

	Othr.Batt_Temp50 						= 4096;
 8003abc:	4bc0      	ldr	r3, [pc, #768]	@ (8003dc0 <Variable_Init+0x838>)
 8003abe:	2280      	movs	r2, #128	@ 0x80
 8003ac0:	0152      	lsls	r2, r2, #5
 8003ac2:	801a      	strh	r2, [r3, #0]
	Othr.Batt_Temp80 						= 4096;
 8003ac4:	4bbe      	ldr	r3, [pc, #760]	@ (8003dc0 <Variable_Init+0x838>)
 8003ac6:	2280      	movs	r2, #128	@ 0x80
 8003ac8:	0152      	lsls	r2, r2, #5
 8003aca:	805a      	strh	r2, [r3, #2]

	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Othr.Sine_Length 						= 192;
 8003acc:	4bbc      	ldr	r3, [pc, #752]	@ (8003dc0 <Variable_Init+0x838>)
 8003ace:	22c0      	movs	r2, #192	@ 0xc0
 8003ad0:	711a      	strb	r2, [r3, #4]
	Othr.Half_Sine_Length 					= 96;
 8003ad2:	4bbb      	ldr	r3, [pc, #748]	@ (8003dc0 <Variable_Init+0x838>)
 8003ad4:	2260      	movs	r2, #96	@ 0x60
 8003ad6:	715a      	strb	r2, [r3, #5]
	Othr.Fault_Reg_1 						= 0;
 8003ad8:	4bb9      	ldr	r3, [pc, #740]	@ (8003dc0 <Variable_Init+0x838>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	80da      	strh	r2, [r3, #6]
	Othr.Recieved_Settings_Error 			= 1;
 8003ade:	4bb8      	ldr	r3, [pc, #736]	@ (8003dc0 <Variable_Init+0x838>)
 8003ae0:	7a9a      	ldrb	r2, [r3, #10]
 8003ae2:	2102      	movs	r1, #2
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	729a      	strb	r2, [r3, #10]
	Othr.Recieved_Settings_Ok 				= 0;
 8003ae8:	4bb5      	ldr	r3, [pc, #724]	@ (8003dc0 <Variable_Init+0x838>)
 8003aea:	7a9a      	ldrb	r2, [r3, #10]
 8003aec:	2101      	movs	r1, #1
 8003aee:	438a      	bics	r2, r1
 8003af0:	729a      	strb	r2, [r3, #10]

	Othr.System_Off_Timer 					= 0;
 8003af2:	4bb3      	ldr	r3, [pc, #716]	@ (8003dc0 <Variable_Init+0x838>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	60da      	str	r2, [r3, #12]
	Othr.System_Off_Timer_Limit 			= 60000000;//X 100us
 8003af8:	4bb1      	ldr	r3, [pc, #708]	@ (8003dc0 <Variable_Init+0x838>)
 8003afa:	4ab2      	ldr	r2, [pc, #712]	@ (8003dc4 <Variable_Init+0x83c>)
 8003afc:	611a      	str	r2, [r3, #16]
	Othr.System_Off_Timer_Limit_Cycle_Count = 0;
 8003afe:	4bb0      	ldr	r3, [pc, #704]	@ (8003dc0 <Variable_Init+0x838>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	615a      	str	r2, [r3, #20]

	Othr.V_Batt_Boost_Ref 					= 2614;     //2765; //55V    //set to 2262 for 45V;
 8003b04:	4bae      	ldr	r3, [pc, #696]	@ (8003dc0 <Variable_Init+0x838>)
 8003b06:	4ab0      	ldr	r2, [pc, #704]	@ (8003dc8 <Variable_Init+0x840>)
 8003b08:	835a      	strh	r2, [r3, #26]
	Othr.V_Batt_Equaliz_Ref 				= 2614;     //2765; //55V    //set to 2262 for 45V;
 8003b0a:	4bad      	ldr	r3, [pc, #692]	@ (8003dc0 <Variable_Init+0x838>)
 8003b0c:	4aae      	ldr	r2, [pc, #696]	@ (8003dc8 <Variable_Init+0x840>)
 8003b0e:	839a      	strh	r2, [r3, #28]
	Othr.V_Batt_Float_Ref 					= 2614;     //2765; //55V    //set to 2262 for 45V;
 8003b10:	4bab      	ldr	r3, [pc, #684]	@ (8003dc0 <Variable_Init+0x838>)
 8003b12:	4aad      	ldr	r2, [pc, #692]	@ (8003dc8 <Variable_Init+0x840>)
 8003b14:	831a      	strh	r2, [r3, #24]
	Othr.Batt_Chg_Mode 						= 2;
 8003b16:	4baa      	ldr	r3, [pc, #680]	@ (8003dc0 <Variable_Init+0x838>)
 8003b18:	222c      	movs	r2, #44	@ 0x2c
 8003b1a:	2102      	movs	r1, #2
 8003b1c:	5499      	strb	r1, [r3, r2]
	Othr.Batt_Chg_Prev_Mode 				= 1;
 8003b1e:	4ba8      	ldr	r3, [pc, #672]	@ (8003dc0 <Variable_Init+0x838>)
 8003b20:	222d      	movs	r2, #45	@ 0x2d
 8003b22:	2101      	movs	r1, #1
 8003b24:	5499      	strb	r1, [r3, r2]

	Othr.Inv_Off_Latch 						= 0;
 8003b26:	4ba6      	ldr	r3, [pc, #664]	@ (8003dc0 <Variable_Init+0x838>)
 8003b28:	227c      	movs	r2, #124	@ 0x7c
 8003b2a:	5c99      	ldrb	r1, [r3, r2]
 8003b2c:	2001      	movs	r0, #1
 8003b2e:	4381      	bics	r1, r0
 8003b30:	5499      	strb	r1, [r3, r2]
	Othr.Overload_110_percent_Count 		= 0;
 8003b32:	4ba3      	ldr	r3, [pc, #652]	@ (8003dc0 <Variable_Init+0x838>)
 8003b34:	227d      	movs	r2, #125	@ 0x7d
 8003b36:	2100      	movs	r1, #0
 8003b38:	5499      	strb	r1, [r3, r2]
	Othr.Overload_125_percent_Count 		= 0;
 8003b3a:	4ba1      	ldr	r3, [pc, #644]	@ (8003dc0 <Variable_Init+0x838>)
 8003b3c:	227e      	movs	r2, #126	@ 0x7e
 8003b3e:	2100      	movs	r1, #0
 8003b40:	5499      	strb	r1, [r3, r2]
	Othr.Overload_150_percent_Count 		= 0;
 8003b42:	4b9f      	ldr	r3, [pc, #636]	@ (8003dc0 <Variable_Init+0x838>)
 8003b44:	227f      	movs	r2, #127	@ 0x7f
 8003b46:	2100      	movs	r1, #0
 8003b48:	5499      	strb	r1, [r3, r2]
	Othr.Overload_Count_Reset_Timer 		= 0;
 8003b4a:	4b9d      	ldr	r3, [pc, #628]	@ (8003dc0 <Variable_Init+0x838>)
 8003b4c:	2280      	movs	r2, #128	@ 0x80
 8003b4e:	2100      	movs	r1, #0
 8003b50:	5099      	str	r1, [r3, r2]
	Othr.Overload_Count_Reset_Timer_Limit 	= 36000000;
 8003b52:	4b9b      	ldr	r3, [pc, #620]	@ (8003dc0 <Variable_Init+0x838>)
 8003b54:	2284      	movs	r2, #132	@ 0x84
 8003b56:	499d      	ldr	r1, [pc, #628]	@ (8003dcc <Variable_Init+0x844>)
 8003b58:	5099      	str	r1, [r3, r2]
	Othr.V_RMS_Inv_OV_Shutdown_Count 		= 0;
 8003b5a:	4b99      	ldr	r3, [pc, #612]	@ (8003dc0 <Variable_Init+0x838>)
 8003b5c:	2289      	movs	r2, #137	@ 0x89
 8003b5e:	2100      	movs	r1, #0
 8003b60:	5499      	strb	r1, [r3, r2]
	Othr.Batt_Temp_Comp_Factor 				= 4095;
 8003b62:	4b97      	ldr	r3, [pc, #604]	@ (8003dc0 <Variable_Init+0x838>)
 8003b64:	228c      	movs	r2, #140	@ 0x8c
 8003b66:	499a      	ldr	r1, [pc, #616]	@ (8003dd0 <Variable_Init+0x848>)
 8003b68:	5099      	str	r1, [r3, r2]
	Othr.Batt_Temp_Outof_Bounds_Flag 		= 0;
 8003b6a:	4b95      	ldr	r3, [pc, #596]	@ (8003dc0 <Variable_Init+0x838>)
 8003b6c:	2290      	movs	r2, #144	@ 0x90
 8003b6e:	5c99      	ldrb	r1, [r3, r2]
 8003b70:	2001      	movs	r0, #1
 8003b72:	4381      	bics	r1, r0
 8003b74:	5499      	strb	r1, [r3, r2]

	Othr.GPRS_On_Off_Command 				= 1;
 8003b76:	4b92      	ldr	r3, [pc, #584]	@ (8003dc0 <Variable_Init+0x838>)
 8003b78:	2274      	movs	r2, #116	@ 0x74
 8003b7a:	5c99      	ldrb	r1, [r3, r2]
 8003b7c:	2001      	movs	r0, #1
 8003b7e:	4301      	orrs	r1, r0
 8003b80:	5499      	strb	r1, [r3, r2]

	Othr.Relay_OFF_Delay_Time 				= 200;
 8003b82:	4b8f      	ldr	r3, [pc, #572]	@ (8003dc0 <Variable_Init+0x838>)
 8003b84:	2292      	movs	r2, #146	@ 0x92
 8003b86:	21c8      	movs	r1, #200	@ 0xc8
 8003b88:	5299      	strh	r1, [r3, r2]
//		Othr.Relay_ON_Delay_Time=100;
	Othr.Relay_Activation_Delay 			= 100;
 8003b8a:	4b8d      	ldr	r3, [pc, #564]	@ (8003dc0 <Variable_Init+0x838>)
 8003b8c:	2294      	movs	r2, #148	@ 0x94
 8003b8e:	2164      	movs	r1, #100	@ 0x64
 8003b90:	5299      	strh	r1, [r3, r2]
	Othr.Inv_Short_Ckt_Count 				= 0;
 8003b92:	4b8b      	ldr	r3, [pc, #556]	@ (8003dc0 <Variable_Init+0x838>)
 8003b94:	2296      	movs	r2, #150	@ 0x96
 8003b96:	2100      	movs	r1, #0
 8003b98:	5299      	strh	r1, [r3, r2]
	Othr.Inv_Fast_I_limit_Count 			= 0;
 8003b9a:	4b89      	ldr	r3, [pc, #548]	@ (8003dc0 <Variable_Init+0x838>)
 8003b9c:	2298      	movs	r2, #152	@ 0x98
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	5299      	strh	r1, [r3, r2]

	Othr.Noload_Shutdown_Activate 			= 0;
 8003ba2:	4b87      	ldr	r3, [pc, #540]	@ (8003dc0 <Variable_Init+0x838>)
 8003ba4:	229a      	movs	r2, #154	@ 0x9a
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	5299      	strh	r1, [r3, r2]
	Othr.I_Load_CT_NoLoad_Detect_RMS_Limit 	= 0;
 8003baa:	4b85      	ldr	r3, [pc, #532]	@ (8003dc0 <Variable_Init+0x838>)
 8003bac:	229c      	movs	r2, #156	@ 0x9c
 8003bae:	2100      	movs	r1, #0
 8003bb0:	5299      	strh	r1, [r3, r2]

	Othr.Noload_Detect_Cntr_Rqst 			= 0;
 8003bb2:	4b83      	ldr	r3, [pc, #524]	@ (8003dc0 <Variable_Init+0x838>)
 8003bb4:	229e      	movs	r2, #158	@ 0x9e
 8003bb6:	5c99      	ldrb	r1, [r3, r2]
 8003bb8:	2001      	movs	r0, #1
 8003bba:	4381      	bics	r1, r0
 8003bbc:	5499      	strb	r1, [r3, r2]
	Othr.Noload_Turnoff_to_Turnon_Delay_Cntr_Rqst = 0;
 8003bbe:	4b80      	ldr	r3, [pc, #512]	@ (8003dc0 <Variable_Init+0x838>)
 8003bc0:	229e      	movs	r2, #158	@ 0x9e
 8003bc2:	5c99      	ldrb	r1, [r3, r2]
 8003bc4:	2002      	movs	r0, #2
 8003bc6:	4381      	bics	r1, r0
 8003bc8:	5499      	strb	r1, [r3, r2]
	Othr.Noload_Shutdown_Flag 				= 0;
 8003bca:	4b7d      	ldr	r3, [pc, #500]	@ (8003dc0 <Variable_Init+0x838>)
 8003bcc:	229e      	movs	r2, #158	@ 0x9e
 8003bce:	5c99      	ldrb	r1, [r3, r2]
 8003bd0:	2004      	movs	r0, #4
 8003bd2:	4381      	bics	r1, r0
 8003bd4:	5499      	strb	r1, [r3, r2]
	Othr.Previous_PowerON_Status_VbattS2 	= 0;
 8003bd6:	4b7a      	ldr	r3, [pc, #488]	@ (8003dc0 <Variable_Init+0x838>)
 8003bd8:	229e      	movs	r2, #158	@ 0x9e
 8003bda:	5c99      	ldrb	r1, [r3, r2]
 8003bdc:	2008      	movs	r0, #8
 8003bde:	4381      	bics	r1, r0
 8003be0:	5499      	strb	r1, [r3, r2]

	Othr.V_Mains_Offset_Calib_Rqst 			= 0;
 8003be2:	4b77      	ldr	r3, [pc, #476]	@ (8003dc0 <Variable_Init+0x838>)
 8003be4:	22a0      	movs	r2, #160	@ 0xa0
 8003be6:	2100      	movs	r1, #0
 8003be8:	5299      	strh	r1, [r3, r2]
	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	PV_Cntrl.Delta_Duty 					= 5;// 10 implies 0.5%
 8003bea:	4b7a      	ldr	r3, [pc, #488]	@ (8003dd4 <Variable_Init+0x84c>)
 8003bec:	2205      	movs	r2, #5
 8003bee:	81da      	strh	r2, [r3, #14]
	PV_Cntrl.Duty_Cycle 					= 0;
 8003bf0:	4b78      	ldr	r3, [pc, #480]	@ (8003dd4 <Variable_Init+0x84c>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	819a      	strh	r2, [r3, #12]
	PV_Cntrl.Duty_Dec 						= 0;
 8003bf6:	4b77      	ldr	r3, [pc, #476]	@ (8003dd4 <Variable_Init+0x84c>)
 8003bf8:	781a      	ldrb	r2, [r3, #0]
 8003bfa:	2102      	movs	r1, #2
 8003bfc:	438a      	bics	r2, r1
 8003bfe:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.Duty_Inc 						= 0;
 8003c00:	4b74      	ldr	r3, [pc, #464]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c02:	781a      	ldrb	r2, [r3, #0]
 8003c04:	2101      	movs	r1, #1
 8003c06:	438a      	bics	r2, r1
 8003c08:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.Duty_Sweep_Mode 				= 1;
 8003c0a:	4b72      	ldr	r3, [pc, #456]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c0c:	781a      	ldrb	r2, [r3, #0]
 8003c0e:	2104      	movs	r1, #4
 8003c10:	430a      	orrs	r2, r1
 8003c12:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.Power_New 						= 0;
 8003c14:	4b6f      	ldr	r3, [pc, #444]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	609a      	str	r2, [r3, #8]
	PV_Cntrl.Power_Old 						= 0;
 8003c1a:	4b6e      	ldr	r3, [pc, #440]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	605a      	str	r2, [r3, #4]
	PV_Cntrl.State 							= 0;
 8003c20:	4b6c      	ldr	r3, [pc, #432]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	705a      	strb	r2, [r3, #1]
	PV_Cntrl.I_PV_Soft_Limit_Flag 			= 0;
 8003c26:	4b6b      	ldr	r3, [pc, #428]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c28:	781a      	ldrb	r2, [r3, #0]
 8003c2a:	2108      	movs	r1, #8
 8003c2c:	438a      	bics	r2, r1
 8003c2e:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.Mppt_Loop_Time 				= 48000;  //in terms of timer interrupt count
 8003c30:	4b68      	ldr	r3, [pc, #416]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c32:	4a69      	ldr	r2, [pc, #420]	@ (8003dd8 <Variable_Init+0x850>)
 8003c34:	611a      	str	r2, [r3, #16]
	PV_Cntrl.V_PV_Soft_Limit 				= 2386;  //exceeding this limit will make the duty cycle decrease in PV loop
 8003c36:	4b67      	ldr	r3, [pc, #412]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c38:	4a68      	ldr	r2, [pc, #416]	@ (8003ddc <Variable_Init+0x854>)
 8003c3a:	829a      	strh	r2, [r3, #20]
	PV_Cntrl.I_PV_Soft_Limit				= 2403;
 8003c3c:	4b65      	ldr	r3, [pc, #404]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c3e:	4a68      	ldr	r2, [pc, #416]	@ (8003de0 <Variable_Init+0x858>)
 8003c40:	82da      	strh	r2, [r3, #22]
	PV_Cntrl.First_Time_State_Entry 		= 1;
 8003c42:	4b64      	ldr	r3, [pc, #400]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c44:	781a      	ldrb	r2, [r3, #0]
 8003c46:	2120      	movs	r1, #32
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.V_Batt_ref 					= 2941;//58.5V     //2765; //55V    //set to 2262 for 45V
 8003c4c:	4b61      	ldr	r3, [pc, #388]	@ (8003dd4 <Variable_Init+0x84c>)
 8003c4e:	4a65      	ldr	r2, [pc, #404]	@ (8003de4 <Variable_Init+0x85c>)
 8003c50:	831a      	strh	r2, [r3, #24]

	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Metering.Batt_AH_In 					= 0;
 8003c52:	4b65      	ldr	r3, [pc, #404]	@ (8003de8 <Variable_Init+0x860>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	649a      	str	r2, [r3, #72]	@ 0x48
	Metering.Batt_AH_Out 					= 0;
 8003c58:	4b63      	ldr	r3, [pc, #396]	@ (8003de8 <Variable_Init+0x860>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	639a      	str	r2, [r3, #56]	@ 0x38
	Metering.Batt_Ampere_In_Sum 			= 0;
 8003c5e:	4962      	ldr	r1, [pc, #392]	@ (8003de8 <Variable_Init+0x860>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	2300      	movs	r3, #0
 8003c64:	640a      	str	r2, [r1, #64]	@ 0x40
 8003c66:	644b      	str	r3, [r1, #68]	@ 0x44
	Metering.Batt_Ampere_Out_Sum 			= 0;
 8003c68:	495f      	ldr	r1, [pc, #380]	@ (8003de8 <Variable_Init+0x860>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	630a      	str	r2, [r1, #48]	@ 0x30
 8003c70:	634b      	str	r3, [r1, #52]	@ 0x34
	Metering.Export_Energy 					= 0;
 8003c72:	495d      	ldr	r1, [pc, #372]	@ (8003de8 <Variable_Init+0x860>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	2300      	movs	r3, #0
 8003c78:	600a      	str	r2, [r1, #0]
 8003c7a:	604b      	str	r3, [r1, #4]
	Metering.Export_KWH 					= 0;
 8003c7c:	4b5a      	ldr	r3, [pc, #360]	@ (8003de8 <Variable_Init+0x860>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	611a      	str	r2, [r3, #16]
	Metering.Import_Energy 					= 0;
 8003c82:	4959      	ldr	r1, [pc, #356]	@ (8003de8 <Variable_Init+0x860>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	2300      	movs	r3, #0
 8003c88:	618a      	str	r2, [r1, #24]
 8003c8a:	61cb      	str	r3, [r1, #28]
	Metering.Import_KWH 					= 0;
 8003c8c:	4b56      	ldr	r3, [pc, #344]	@ (8003de8 <Variable_Init+0x860>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	629a      	str	r2, [r3, #40]	@ 0x28

	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Debug.A = 0;
 8003c92:	4b56      	ldr	r3, [pc, #344]	@ (8003dec <Variable_Init+0x864>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	801a      	strh	r2, [r3, #0]
	Debug.B = 0;
 8003c98:	4b54      	ldr	r3, [pc, #336]	@ (8003dec <Variable_Init+0x864>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	805a      	strh	r2, [r3, #2]
	Debug.C = 0;
 8003c9e:	4b53      	ldr	r3, [pc, #332]	@ (8003dec <Variable_Init+0x864>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	809a      	strh	r2, [r3, #4]
	Debug.D = 0;
 8003ca4:	4b51      	ldr	r3, [pc, #324]	@ (8003dec <Variable_Init+0x864>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	80da      	strh	r2, [r3, #6]
	Debug.E = 0;
 8003caa:	4b50      	ldr	r3, [pc, #320]	@ (8003dec <Variable_Init+0x864>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	811a      	strh	r2, [r3, #8]
	Debug.F = 0;
 8003cb0:	4b4e      	ldr	r3, [pc, #312]	@ (8003dec <Variable_Init+0x864>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	815a      	strh	r2, [r3, #10]
	Debug.G = 0;
 8003cb6:	4b4d      	ldr	r3, [pc, #308]	@ (8003dec <Variable_Init+0x864>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	819a      	strh	r2, [r3, #12]
	Debug.H = 0;
 8003cbc:	4b4b      	ldr	r3, [pc, #300]	@ (8003dec <Variable_Init+0x864>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	81da      	strh	r2, [r3, #14]
	Debug.I = 0;
 8003cc2:	4b4a      	ldr	r3, [pc, #296]	@ (8003dec <Variable_Init+0x864>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	821a      	strh	r2, [r3, #16]
	Debug.J = 0;
 8003cc8:	4b48      	ldr	r3, [pc, #288]	@ (8003dec <Variable_Init+0x864>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	825a      	strh	r2, [r3, #18]

	Debug.I_Batt_ADC_Dummy_ADC 		= 0;
 8003cce:	4b47      	ldr	r3, [pc, #284]	@ (8003dec <Variable_Init+0x864>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	84da      	strh	r2, [r3, #38]	@ 0x26
	Debug.Batt_Temp_Dummy_ADC 		= 0;
 8003cd4:	4b45      	ldr	r3, [pc, #276]	@ (8003dec <Variable_Init+0x864>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	85da      	strh	r2, [r3, #46]	@ 0x2e
	Debug.I_Inv_CT_ADC_Dummy_ADC 	= 2048;
 8003cda:	4b44      	ldr	r3, [pc, #272]	@ (8003dec <Variable_Init+0x864>)
 8003cdc:	2280      	movs	r2, #128	@ 0x80
 8003cde:	0112      	lsls	r2, r2, #4
 8003ce0:	83da      	strh	r2, [r3, #30]
	Debug.I_Inv_pri_ADC_Dummy_ADC	= 2048;
 8003ce2:	4b42      	ldr	r3, [pc, #264]	@ (8003dec <Variable_Init+0x864>)
 8003ce4:	2280      	movs	r2, #128	@ 0x80
 8003ce6:	0112      	lsls	r2, r2, #4
 8003ce8:	845a      	strh	r2, [r3, #34]	@ 0x22
	Debug.I_Mains_CT_ADC_Dummy_ADC	= 2048;
 8003cea:	4b40      	ldr	r3, [pc, #256]	@ (8003dec <Variable_Init+0x864>)
 8003cec:	2280      	movs	r2, #128	@ 0x80
 8003cee:	0112      	lsls	r2, r2, #4
 8003cf0:	841a      	strh	r2, [r3, #32]
	Debug.Mains_Volt_ADC_Dummy_ADC	= 3148;
 8003cf2:	4b3e      	ldr	r3, [pc, #248]	@ (8003dec <Variable_Init+0x864>)
 8003cf4:	4a3e      	ldr	r2, [pc, #248]	@ (8003df0 <Variable_Init+0x868>)
 8003cf6:	849a      	strh	r2, [r3, #36]	@ 0x24
	Debug.V_Batt_ADC_Dummy_ADC		= 2815;
 8003cf8:	4b3c      	ldr	r3, [pc, #240]	@ (8003dec <Variable_Init+0x864>)
 8003cfa:	4a3e      	ldr	r2, [pc, #248]	@ (8003df4 <Variable_Init+0x86c>)
 8003cfc:	859a      	strh	r2, [r3, #44]	@ 0x2c
	Debug.V_Inv_ADC_Dummy_ADC		= 2048;
 8003cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8003dec <Variable_Init+0x864>)
 8003d00:	2280      	movs	r2, #128	@ 0x80
 8003d02:	0112      	lsls	r2, r2, #4
 8003d04:	861a      	strh	r2, [r3, #48]	@ 0x30
	Debug.V_PV_ADC_Dummy_ADC		= 2359;
 8003d06:	4b39      	ldr	r3, [pc, #228]	@ (8003dec <Variable_Init+0x864>)
 8003d08:	4a3b      	ldr	r2, [pc, #236]	@ (8003df8 <Variable_Init+0x870>)
 8003d0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
	Debug.I_PV_ADC_Dummy_ADC		= 0;
 8003d0c:	4b37      	ldr	r3, [pc, #220]	@ (8003dec <Variable_Init+0x864>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	851a      	strh	r2, [r3, #40]	@ 0x28

	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Calibration_Temp.I_Batt 		= 2048;
 8003d12:	4b3a      	ldr	r3, [pc, #232]	@ (8003dfc <Variable_Init+0x874>)
 8003d14:	2280      	movs	r2, #128	@ 0x80
 8003d16:	0112      	lsls	r2, r2, #4
 8003d18:	80da      	strh	r2, [r3, #6]
	Calibration_Temp.I_Inv 			= 2048;
 8003d1a:	4b38      	ldr	r3, [pc, #224]	@ (8003dfc <Variable_Init+0x874>)
 8003d1c:	2280      	movs	r2, #128	@ 0x80
 8003d1e:	0112      	lsls	r2, r2, #4
 8003d20:	809a      	strh	r2, [r3, #4]
	Calibration_Temp.I_PV 			= 2048;
 8003d22:	4b36      	ldr	r3, [pc, #216]	@ (8003dfc <Variable_Init+0x874>)
 8003d24:	2280      	movs	r2, #128	@ 0x80
 8003d26:	0112      	lsls	r2, r2, #4
 8003d28:	815a      	strh	r2, [r3, #10]
	Calibration_Temp.V_Batt 		= 1912;// Due to request from statcon (kushal) 2048*56/60
 8003d2a:	4b34      	ldr	r3, [pc, #208]	@ (8003dfc <Variable_Init+0x874>)
 8003d2c:	22ef      	movs	r2, #239	@ 0xef
 8003d2e:	00d2      	lsls	r2, r2, #3
 8003d30:	805a      	strh	r2, [r3, #2]
	Calibration_Temp.V_Inv 			= 2048;
 8003d32:	4b32      	ldr	r3, [pc, #200]	@ (8003dfc <Variable_Init+0x874>)
 8003d34:	2280      	movs	r2, #128	@ 0x80
 8003d36:	0112      	lsls	r2, r2, #4
 8003d38:	801a      	strh	r2, [r3, #0]
	Calibration_Temp.V_Mains 		= 2048;
 8003d3a:	4b30      	ldr	r3, [pc, #192]	@ (8003dfc <Variable_Init+0x874>)
 8003d3c:	2280      	movs	r2, #128	@ 0x80
 8003d3e:	0112      	lsls	r2, r2, #4
 8003d40:	819a      	strh	r2, [r3, #12]
	Calibration_Temp.V_PV 			= 2048;
 8003d42:	4b2e      	ldr	r3, [pc, #184]	@ (8003dfc <Variable_Init+0x874>)
 8003d44:	2280      	movs	r2, #128	@ 0x80
 8003d46:	0112      	lsls	r2, r2, #4
 8003d48:	811a      	strh	r2, [r3, #8]
	Calibration_Temp.I_Mains_CT 	= 2048;
 8003d4a:	4b2c      	ldr	r3, [pc, #176]	@ (8003dfc <Variable_Init+0x874>)
 8003d4c:	2280      	movs	r2, #128	@ 0x80
 8003d4e:	0112      	lsls	r2, r2, #4
 8003d50:	81da      	strh	r2, [r3, #14]
	Calibration_Temp.I_Inv_CT 		= 2048;
 8003d52:	4b2a      	ldr	r3, [pc, #168]	@ (8003dfc <Variable_Init+0x874>)
 8003d54:	2280      	movs	r2, #128	@ 0x80
 8003d56:	0112      	lsls	r2, r2, #4
 8003d58:	821a      	strh	r2, [r3, #16]

	Calibration_Var.I_Batt 			= 2050;
 8003d5a:	4b29      	ldr	r3, [pc, #164]	@ (8003e00 <Variable_Init+0x878>)
 8003d5c:	4a29      	ldr	r2, [pc, #164]	@ (8003e04 <Variable_Init+0x87c>)
 8003d5e:	80da      	strh	r2, [r3, #6]
	Calibration_Var.I_Inv 			= 2051;
 8003d60:	4b27      	ldr	r3, [pc, #156]	@ (8003e00 <Variable_Init+0x878>)
 8003d62:	4a29      	ldr	r2, [pc, #164]	@ (8003e08 <Variable_Init+0x880>)
 8003d64:	809a      	strh	r2, [r3, #4]
	Calibration_Var.I_PV 			= 2052;
 8003d66:	4b26      	ldr	r3, [pc, #152]	@ (8003e00 <Variable_Init+0x878>)
 8003d68:	4a28      	ldr	r2, [pc, #160]	@ (8003e0c <Variable_Init+0x884>)
 8003d6a:	815a      	strh	r2, [r3, #10]
	Calibration_Var.V_Batt 			= 1912;
 8003d6c:	4b24      	ldr	r3, [pc, #144]	@ (8003e00 <Variable_Init+0x878>)
 8003d6e:	22ef      	movs	r2, #239	@ 0xef
 8003d70:	00d2      	lsls	r2, r2, #3
 8003d72:	805a      	strh	r2, [r3, #2]
	Calibration_Var.V_Inv 			= 2053;
 8003d74:	4b22      	ldr	r3, [pc, #136]	@ (8003e00 <Variable_Init+0x878>)
 8003d76:	4a26      	ldr	r2, [pc, #152]	@ (8003e10 <Variable_Init+0x888>)
 8003d78:	801a      	strh	r2, [r3, #0]
	Calibration_Var.V_Mains 		= 2054;
 8003d7a:	4b21      	ldr	r3, [pc, #132]	@ (8003e00 <Variable_Init+0x878>)
 8003d7c:	4a25      	ldr	r2, [pc, #148]	@ (8003e14 <Variable_Init+0x88c>)
 8003d7e:	819a      	strh	r2, [r3, #12]
	Calibration_Var.V_PV 			= 2055;
 8003d80:	4b1f      	ldr	r3, [pc, #124]	@ (8003e00 <Variable_Init+0x878>)
 8003d82:	4a25      	ldr	r2, [pc, #148]	@ (8003e18 <Variable_Init+0x890>)
 8003d84:	811a      	strh	r2, [r3, #8]
	Calibration_Var.I_Mains_CT 		= 2048;
 8003d86:	4b1e      	ldr	r3, [pc, #120]	@ (8003e00 <Variable_Init+0x878>)
 8003d88:	2280      	movs	r2, #128	@ 0x80
 8003d8a:	0112      	lsls	r2, r2, #4
 8003d8c:	81da      	strh	r2, [r3, #14]
	Calibration_Var.I_Inv_CT 		= 2048;
 8003d8e:	4b1c      	ldr	r3, [pc, #112]	@ (8003e00 <Variable_Init+0x878>)
 8003d90:	2280      	movs	r2, #128	@ 0x80
 8003d92:	0112      	lsls	r2, r2, #4
 8003d94:	821a      	strh	r2, [r3, #16]

	Calibration_Var.Copy_To_Flash_Rqst_V_Mains_Offset=0;
 8003d96:	4b1a      	ldr	r3, [pc, #104]	@ (8003e00 <Variable_Init+0x878>)
 8003d98:	7e1a      	ldrb	r2, [r3, #24]
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	438a      	bics	r2, r1
 8003d9e:	761a      	strb	r2, [r3, #24]


}
 8003da0:	46c0      	nop			@ (mov r8, r8)
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	46c0      	nop			@ (mov r8, r8)
 8003da8:	200002a0 	.word	0x200002a0
 8003dac:	000007da 	.word	0x000007da
 8003db0:	fffffb96 	.word	0xfffffb96
 8003db4:	0000046a 	.word	0x0000046a
 8003db8:	0000079e 	.word	0x0000079e
 8003dbc:	000002f9 	.word	0x000002f9
 8003dc0:	200001e4 	.word	0x200001e4
 8003dc4:	03938700 	.word	0x03938700
 8003dc8:	00000a36 	.word	0x00000a36
 8003dcc:	02255100 	.word	0x02255100
 8003dd0:	00000fff 	.word	0x00000fff
 8003dd4:	20000380 	.word	0x20000380
 8003dd8:	0000bb80 	.word	0x0000bb80
 8003ddc:	00000952 	.word	0x00000952
 8003de0:	00000963 	.word	0x00000963
 8003de4:	00000b7d 	.word	0x00000b7d
 8003de8:	200004d8 	.word	0x200004d8
 8003dec:	2000043c 	.word	0x2000043c
 8003df0:	00000c4c 	.word	0x00000c4c
 8003df4:	00000aff 	.word	0x00000aff
 8003df8:	00000937 	.word	0x00000937
 8003dfc:	2000054c 	.word	0x2000054c
 8003e00:	20000568 	.word	0x20000568
 8003e04:	00000802 	.word	0x00000802
 8003e08:	00000803 	.word	0x00000803
 8003e0c:	00000804 	.word	0x00000804
 8003e10:	00000805 	.word	0x00000805
 8003e14:	00000806 	.word	0x00000806
 8003e18:	00000807 	.word	0x00000807

08003e1c <Generate_Fault_Data_For_Metering>:

}


void Generate_Fault_Data_For_Metering()
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
	// Flags_fault.pv_uv
	if(Norm_Avg.V_PV<Norm_Avg_Limits.V_PV_LL_H_Cut_In)
 8003e20:	4bc3      	ldr	r3, [pc, #780]	@ (8004130 <Generate_Fault_Data_For_Metering+0x314>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4ac3      	ldr	r2, [pc, #780]	@ (8004134 <Generate_Fault_Data_For_Metering+0x318>)
 8003e26:	88d2      	ldrh	r2, [r2, #6]
 8003e28:	b292      	uxth	r2, r2
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d208      	bcs.n	8003e40 <Generate_Fault_Data_For_Metering+0x24>
	{
	Othr.Fault_Reg_1|=0x1U;
 8003e2e:	4bc2      	ldr	r3, [pc, #776]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e30:	88db      	ldrh	r3, [r3, #6]
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	2201      	movs	r2, #1
 8003e36:	4313      	orrs	r3, r2
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	4bbf      	ldr	r3, [pc, #764]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e3c:	80da      	strh	r2, [r3, #6]
 8003e3e:	e007      	b.n	8003e50 <Generate_Fault_Data_For_Metering+0x34>
	}
	else
	{
	Othr.Fault_Reg_1 &=~0x1U;
 8003e40:	4bbd      	ldr	r3, [pc, #756]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e42:	88db      	ldrh	r3, [r3, #6]
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	2201      	movs	r2, #1
 8003e48:	4393      	bics	r3, r2
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	4bba      	ldr	r3, [pc, #744]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e4e:	80da      	strh	r2, [r3, #6]
	}

	//  Flags_fault.pv_ov
	if(Norm_Avg.V_PV>Norm_Avg_Limits.V_PV_UL_L_Cut_In)
 8003e50:	4bb7      	ldr	r3, [pc, #732]	@ (8004130 <Generate_Fault_Data_For_Metering+0x314>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4ab7      	ldr	r2, [pc, #732]	@ (8004134 <Generate_Fault_Data_For_Metering+0x318>)
 8003e56:	8852      	ldrh	r2, [r2, #2]
 8003e58:	b292      	uxth	r2, r2
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d908      	bls.n	8003e70 <Generate_Fault_Data_For_Metering+0x54>
	{
	Othr.Fault_Reg_1 |=(0x1U<<1);
 8003e5e:	4bb6      	ldr	r3, [pc, #728]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e60:	88db      	ldrh	r3, [r3, #6]
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	2202      	movs	r2, #2
 8003e66:	4313      	orrs	r3, r2
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	4bb3      	ldr	r3, [pc, #716]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e6c:	80da      	strh	r2, [r3, #6]
 8003e6e:	e007      	b.n	8003e80 <Generate_Fault_Data_For_Metering+0x64>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<1);
 8003e70:	4bb1      	ldr	r3, [pc, #708]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e72:	88db      	ldrh	r3, [r3, #6]
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2202      	movs	r2, #2
 8003e78:	4393      	bics	r3, r2
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	4bae      	ldr	r3, [pc, #696]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e7e:	80da      	strh	r2, [r3, #6]
	}

	//  F_Flags.System_switched_off

	if(!Switch_Is_ON)
 8003e80:	2390      	movs	r3, #144	@ 0x90
 8003e82:	05db      	lsls	r3, r3, #23
 8003e84:	691a      	ldr	r2, [r3, #16]
 8003e86:	2380      	movs	r3, #128	@ 0x80
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	d108      	bne.n	8003ea0 <Generate_Fault_Data_For_Metering+0x84>
	{
	 Othr.Fault_Reg_1 |=(0x1U<<2);
 8003e8e:	4baa      	ldr	r3, [pc, #680]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e90:	88db      	ldrh	r3, [r3, #6]
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	2204      	movs	r2, #4
 8003e96:	4313      	orrs	r3, r2
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	4ba7      	ldr	r3, [pc, #668]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003e9c:	80da      	strh	r2, [r3, #6]
 8003e9e:	e007      	b.n	8003eb0 <Generate_Fault_Data_For_Metering+0x94>
	}
	else
	{
	Othr.Fault_Reg_1 &=~(0x1U<<2);
 8003ea0:	4ba5      	ldr	r3, [pc, #660]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ea2:	88db      	ldrh	r3, [r3, #6]
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	2204      	movs	r2, #4
 8003ea8:	4393      	bics	r3, r2
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	4ba2      	ldr	r3, [pc, #648]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003eae:	80da      	strh	r2, [r3, #6]
	}


	//  F_Flags.Sleep_mode
	if(!Switch_Is_ON)
 8003eb0:	2390      	movs	r3, #144	@ 0x90
 8003eb2:	05db      	lsls	r3, r3, #23
 8003eb4:	691a      	ldr	r2, [r3, #16]
 8003eb6:	2380      	movs	r3, #128	@ 0x80
 8003eb8:	011b      	lsls	r3, r3, #4
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d108      	bne.n	8003ed0 <Generate_Fault_Data_For_Metering+0xb4>
	{
	 Othr.Fault_Reg_1 |=(0x1U<<3);
 8003ebe:	4b9e      	ldr	r3, [pc, #632]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ec0:	88db      	ldrh	r3, [r3, #6]
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	2208      	movs	r2, #8
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	4b9b      	ldr	r3, [pc, #620]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ecc:	80da      	strh	r2, [r3, #6]
 8003ece:	e007      	b.n	8003ee0 <Generate_Fault_Data_For_Metering+0xc4>
	}
	else
	{
	Othr.Fault_Reg_1 &=~(0x1U<<3);
 8003ed0:	4b99      	ldr	r3, [pc, #612]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ed2:	88db      	ldrh	r3, [r3, #6]
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	2208      	movs	r2, #8
 8003ed8:	4393      	bics	r3, r2
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	4b96      	ldr	r3, [pc, #600]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ede:	80da      	strh	r2, [r3, #6]
	}

	//  Flags.boost_flag /Float Flag
	if(Othr.Batt_Chg_Mode==1)
 8003ee0:	4b95      	ldr	r3, [pc, #596]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ee2:	222c      	movs	r2, #44	@ 0x2c
 8003ee4:	5c9b      	ldrb	r3, [r3, r2]
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d108      	bne.n	8003efe <Generate_Fault_Data_For_Metering+0xe2>
	{
	Othr.Fault_Reg_1 |=(0x1U<<4);
 8003eec:	4b92      	ldr	r3, [pc, #584]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003eee:	88db      	ldrh	r3, [r3, #6]
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	2210      	movs	r2, #16
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	4b8f      	ldr	r3, [pc, #572]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003efa:	80da      	strh	r2, [r3, #6]
 8003efc:	e007      	b.n	8003f0e <Generate_Fault_Data_For_Metering+0xf2>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<4);
 8003efe:	4b8e      	ldr	r3, [pc, #568]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f00:	88db      	ldrh	r3, [r3, #6]
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	2210      	movs	r2, #16
 8003f06:	4393      	bics	r3, r2
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	4b8b      	ldr	r3, [pc, #556]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f0c:	80da      	strh	r2, [r3, #6]
	}


	if(Othr.Batt_Chg_Mode==2)
 8003f0e:	4b8a      	ldr	r3, [pc, #552]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f10:	222c      	movs	r2, #44	@ 0x2c
 8003f12:	5c9b      	ldrb	r3, [r3, r2]
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d108      	bne.n	8003f2c <Generate_Fault_Data_For_Metering+0x110>
	{
	Othr.Fault_Reg_1 |=(0x1U<<5);
 8003f1a:	4b87      	ldr	r3, [pc, #540]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f1c:	88db      	ldrh	r3, [r3, #6]
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	2220      	movs	r2, #32
 8003f22:	4313      	orrs	r3, r2
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	4b84      	ldr	r3, [pc, #528]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f28:	80da      	strh	r2, [r3, #6]
 8003f2a:	e007      	b.n	8003f3c <Generate_Fault_Data_For_Metering+0x120>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<5);
 8003f2c:	4b82      	ldr	r3, [pc, #520]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f2e:	88db      	ldrh	r3, [r3, #6]
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2220      	movs	r2, #32
 8003f34:	4393      	bics	r3, r2
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	4b7f      	ldr	r3, [pc, #508]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f3a:	80da      	strh	r2, [r3, #6]
	}


	if(Othr.Batt_Chg_Mode==3)
 8003f3c:	4b7e      	ldr	r3, [pc, #504]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f3e:	222c      	movs	r2, #44	@ 0x2c
 8003f40:	5c9b      	ldrb	r3, [r3, r2]
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b03      	cmp	r3, #3
 8003f46:	d108      	bne.n	8003f5a <Generate_Fault_Data_For_Metering+0x13e>
	{
	Othr.Fault_Reg_1 |=(0x1U<<6);
 8003f48:	4b7b      	ldr	r3, [pc, #492]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f4a:	88db      	ldrh	r3, [r3, #6]
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2240      	movs	r2, #64	@ 0x40
 8003f50:	4313      	orrs	r3, r2
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	4b78      	ldr	r3, [pc, #480]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f56:	80da      	strh	r2, [r3, #6]
 8003f58:	e007      	b.n	8003f6a <Generate_Fault_Data_For_Metering+0x14e>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<6);
 8003f5a:	4b77      	ldr	r3, [pc, #476]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f5c:	88db      	ldrh	r3, [r3, #6]
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	2240      	movs	r2, #64	@ 0x40
 8003f62:	4393      	bics	r3, r2
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	4b74      	ldr	r3, [pc, #464]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f68:	80da      	strh	r2, [r3, #6]

*/


	//  Flags_fault.mains_OV
	if(Norm_Rms.V_Mains>Norm_RMS_Limits.V_Mains_AC_UL_L_Cut_In)
 8003f6a:	4b74      	ldr	r3, [pc, #464]	@ (800413c <Generate_Fault_Data_For_Metering+0x320>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	4a74      	ldr	r2, [pc, #464]	@ (8004140 <Generate_Fault_Data_For_Metering+0x324>)
 8003f70:	88d2      	ldrh	r2, [r2, #6]
 8003f72:	b292      	uxth	r2, r2
 8003f74:	4293      	cmp	r3, r2
 8003f76:	dd09      	ble.n	8003f8c <Generate_Fault_Data_For_Metering+0x170>
	{
	Othr.Fault_Reg_1 |=(0x1U<<8);
 8003f78:	4b6f      	ldr	r3, [pc, #444]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f7a:	88db      	ldrh	r3, [r3, #6]
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	2280      	movs	r2, #128	@ 0x80
 8003f80:	0052      	lsls	r2, r2, #1
 8003f82:	4313      	orrs	r3, r2
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	4b6c      	ldr	r3, [pc, #432]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f88:	80da      	strh	r2, [r3, #6]
 8003f8a:	e007      	b.n	8003f9c <Generate_Fault_Data_For_Metering+0x180>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<8);
 8003f8c:	4b6a      	ldr	r3, [pc, #424]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f8e:	88db      	ldrh	r3, [r3, #6]
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	4a6c      	ldr	r2, [pc, #432]	@ (8004144 <Generate_Fault_Data_For_Metering+0x328>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	4b67      	ldr	r3, [pc, #412]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f9a:	80da      	strh	r2, [r3, #6]
	}

	//  F_Flags.mains_UF
	if(Norm_Rms.V_Mains<Norm_RMS_Limits.V_Mains_AC_LL_H_Cut_In)
 8003f9c:	4b67      	ldr	r3, [pc, #412]	@ (800413c <Generate_Fault_Data_For_Metering+0x320>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	4a67      	ldr	r2, [pc, #412]	@ (8004140 <Generate_Fault_Data_For_Metering+0x324>)
 8003fa2:	8952      	ldrh	r2, [r2, #10]
 8003fa4:	b292      	uxth	r2, r2
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	da09      	bge.n	8003fbe <Generate_Fault_Data_For_Metering+0x1a2>
	{
	Othr.Fault_Reg_1 |=(0x1U<<9);
 8003faa:	4b63      	ldr	r3, [pc, #396]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fac:	88db      	ldrh	r3, [r3, #6]
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	2280      	movs	r2, #128	@ 0x80
 8003fb2:	0092      	lsls	r2, r2, #2
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	4b5f      	ldr	r3, [pc, #380]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fba:	80da      	strh	r2, [r3, #6]
 8003fbc:	e007      	b.n	8003fce <Generate_Fault_Data_For_Metering+0x1b2>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<9);
 8003fbe:	4b5e      	ldr	r3, [pc, #376]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fc0:	88db      	ldrh	r3, [r3, #6]
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	4a60      	ldr	r2, [pc, #384]	@ (8004148 <Generate_Fault_Data_For_Metering+0x32c>)
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	4b5b      	ldr	r3, [pc, #364]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fcc:	80da      	strh	r2, [r3, #6]



	//  F_F_Flags.System_UNDER_Ovrload

	if(Othr.Fault_Indication_Time_Extended_I_Inv)
 8003fce:	4b5a      	ldr	r3, [pc, #360]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fd0:	22a0      	movs	r2, #160	@ 0xa0
 8003fd2:	589b      	ldr	r3, [r3, r2]
 8003fd4:	039b      	lsls	r3, r3, #14
 8003fd6:	0fdb      	lsrs	r3, r3, #31
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d009      	beq.n	8003ff2 <Generate_Fault_Data_For_Metering+0x1d6>
	{
	Othr.Fault_Reg_1 |=(0x1U<<11);
 8003fde:	4b56      	ldr	r3, [pc, #344]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fe0:	88db      	ldrh	r3, [r3, #6]
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	2280      	movs	r2, #128	@ 0x80
 8003fe6:	0112      	lsls	r2, r2, #4
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	4b52      	ldr	r3, [pc, #328]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fee:	80da      	strh	r2, [r3, #6]
 8003ff0:	e007      	b.n	8004002 <Generate_Fault_Data_For_Metering+0x1e6>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<11);
 8003ff2:	4b51      	ldr	r3, [pc, #324]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ff4:	88db      	ldrh	r3, [r3, #6]
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	4a54      	ldr	r2, [pc, #336]	@ (800414c <Generate_Fault_Data_For_Metering+0x330>)
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	4b4e      	ldr	r3, [pc, #312]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8004000:	80da      	strh	r2, [r3, #6]
	}

	//  F_Flags.PV_CHG_OL
	if(I_PV_Outof_Avg_Limits_UL)
 8004002:	4b4b      	ldr	r3, [pc, #300]	@ (8004130 <Generate_Fault_Data_For_Metering+0x314>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	4a4b      	ldr	r2, [pc, #300]	@ (8004134 <Generate_Fault_Data_For_Metering+0x318>)
 8004008:	8912      	ldrh	r2, [r2, #8]
 800400a:	b292      	uxth	r2, r2
 800400c:	4293      	cmp	r3, r2
 800400e:	d909      	bls.n	8004024 <Generate_Fault_Data_For_Metering+0x208>
	{
	Othr.Fault_Reg_1 |=(0x1U<<12);
 8004010:	4b49      	ldr	r3, [pc, #292]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8004012:	88db      	ldrh	r3, [r3, #6]
 8004014:	b29b      	uxth	r3, r3
 8004016:	2280      	movs	r2, #128	@ 0x80
 8004018:	0152      	lsls	r2, r2, #5
 800401a:	4313      	orrs	r3, r2
 800401c:	b29a      	uxth	r2, r3
 800401e:	4b46      	ldr	r3, [pc, #280]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8004020:	80da      	strh	r2, [r3, #6]
 8004022:	e007      	b.n	8004034 <Generate_Fault_Data_For_Metering+0x218>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<12);
 8004024:	4b44      	ldr	r3, [pc, #272]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8004026:	88db      	ldrh	r3, [r3, #6]
 8004028:	b29b      	uxth	r3, r3
 800402a:	4a49      	ldr	r2, [pc, #292]	@ (8004150 <Generate_Fault_Data_For_Metering+0x334>)
 800402c:	4013      	ands	r3, r2
 800402e:	b29a      	uxth	r2, r3
 8004030:	4b41      	ldr	r3, [pc, #260]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8004032:	80da      	strh	r2, [r3, #6]
	}

	//  Flags_fault.temp_c_fail

	//  Flags_fault.Batt_Temp_error
	if((Inv_Temp_ADC <= 176)||(Inv_Temp_ADC  >= 3084))//<4 deg or >70 deg
 8004034:	4b47      	ldr	r3, [pc, #284]	@ (8004154 <Generate_Fault_Data_For_Metering+0x338>)
 8004036:	899b      	ldrh	r3, [r3, #12]
 8004038:	b29b      	uxth	r3, r3
 800403a:	2bb0      	cmp	r3, #176	@ 0xb0
 800403c:	d905      	bls.n	800404a <Generate_Fault_Data_For_Metering+0x22e>
 800403e:	4b45      	ldr	r3, [pc, #276]	@ (8004154 <Generate_Fault_Data_For_Metering+0x338>)
 8004040:	899b      	ldrh	r3, [r3, #12]
 8004042:	b29b      	uxth	r3, r3
 8004044:	4a44      	ldr	r2, [pc, #272]	@ (8004158 <Generate_Fault_Data_For_Metering+0x33c>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d909      	bls.n	800405e <Generate_Fault_Data_For_Metering+0x242>
	{
	Othr.Fault_Reg_1 |=(0x1U<<14);
 800404a:	4b3b      	ldr	r3, [pc, #236]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 800404c:	88db      	ldrh	r3, [r3, #6]
 800404e:	b29b      	uxth	r3, r3
 8004050:	2280      	movs	r2, #128	@ 0x80
 8004052:	01d2      	lsls	r2, r2, #7
 8004054:	4313      	orrs	r3, r2
 8004056:	b29a      	uxth	r2, r3
 8004058:	4b37      	ldr	r3, [pc, #220]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 800405a:	80da      	strh	r2, [r3, #6]
 800405c:	e007      	b.n	800406e <Generate_Fault_Data_For_Metering+0x252>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<14);
 800405e:	4b36      	ldr	r3, [pc, #216]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8004060:	88db      	ldrh	r3, [r3, #6]
 8004062:	b29b      	uxth	r3, r3
 8004064:	4a3d      	ldr	r2, [pc, #244]	@ (800415c <Generate_Fault_Data_For_Metering+0x340>)
 8004066:	4013      	ands	r3, r2
 8004068:	b29a      	uxth	r2, r3
 800406a:	4b33      	ldr	r3, [pc, #204]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 800406c:	80da      	strh	r2, [r3, #6]
	}

	  //Flags_fault.batt_ov
	if(Norm_Avg.V_Batt>Norm_Avg_Limits.V_Batt_UL_L_Cut_In)
 800406e:	4b30      	ldr	r3, [pc, #192]	@ (8004130 <Generate_Fault_Data_For_Metering+0x314>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	4a30      	ldr	r2, [pc, #192]	@ (8004134 <Generate_Fault_Data_For_Metering+0x318>)
 8004074:	8992      	ldrh	r2, [r2, #12]
 8004076:	b292      	uxth	r2, r2
 8004078:	4293      	cmp	r3, r2
 800407a:	d908      	bls.n	800408e <Generate_Fault_Data_For_Metering+0x272>
	{
	Othr.Fault_Reg_2 |=(0x1U);
 800407c:	4b2e      	ldr	r3, [pc, #184]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 800407e:	891b      	ldrh	r3, [r3, #8]
 8004080:	b29b      	uxth	r3, r3
 8004082:	2201      	movs	r2, #1
 8004084:	4313      	orrs	r3, r2
 8004086:	b29a      	uxth	r2, r3
 8004088:	4b2b      	ldr	r3, [pc, #172]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 800408a:	811a      	strh	r2, [r3, #8]
 800408c:	e007      	b.n	800409e <Generate_Fault_Data_For_Metering+0x282>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U);
 800408e:	4b2a      	ldr	r3, [pc, #168]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8004090:	891b      	ldrh	r3, [r3, #8]
 8004092:	b29b      	uxth	r3, r3
 8004094:	2201      	movs	r2, #1
 8004096:	4393      	bics	r3, r2
 8004098:	b29a      	uxth	r2, r3
 800409a:	4b27      	ldr	r3, [pc, #156]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 800409c:	811a      	strh	r2, [r3, #8]
	}


	//  Flags_fault.batt_uv
	if(Norm_Avg.V_Batt<Norm_Avg_Limits.V_Batt_LL_H_Cut_In)
 800409e:	4b24      	ldr	r3, [pc, #144]	@ (8004130 <Generate_Fault_Data_For_Metering+0x314>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	4a24      	ldr	r2, [pc, #144]	@ (8004134 <Generate_Fault_Data_For_Metering+0x318>)
 80040a4:	8a12      	ldrh	r2, [r2, #16]
 80040a6:	b292      	uxth	r2, r2
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d208      	bcs.n	80040be <Generate_Fault_Data_For_Metering+0x2a2>
	{
	Othr.Fault_Reg_2 |=(0x1U<<1);
 80040ac:	4b22      	ldr	r3, [pc, #136]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 80040ae:	891b      	ldrh	r3, [r3, #8]
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	2202      	movs	r2, #2
 80040b4:	4313      	orrs	r3, r2
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 80040ba:	811a      	strh	r2, [r3, #8]
 80040bc:	e007      	b.n	80040ce <Generate_Fault_Data_For_Metering+0x2b2>
	}
	else
	{
		Othr.Fault_Reg_2 &= ~(0x1U<<1);
 80040be:	4b1e      	ldr	r3, [pc, #120]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 80040c0:	891b      	ldrh	r3, [r3, #8]
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	2202      	movs	r2, #2
 80040c6:	4393      	bics	r3, r2
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 80040cc:	811a      	strh	r2, [r3, #8]

	//Flags.op_uv


		//Grid_Export_Flag
	if((Inv_Cntrl.State == 1)&&(Norm_ADC.Mains_Power_CT_Mean>=0))//Norm_ADC.Mains_Power_CT_Mean>>12
 80040ce:	4b24      	ldr	r3, [pc, #144]	@ (8004160 <Generate_Fault_Data_For_Metering+0x344>)
 80040d0:	785b      	ldrb	r3, [r3, #1]
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d10c      	bne.n	80040f2 <Generate_Fault_Data_For_Metering+0x2d6>
 80040d8:	4b22      	ldr	r3, [pc, #136]	@ (8004164 <Generate_Fault_Data_For_Metering+0x348>)
 80040da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040dc:	2b00      	cmp	r3, #0
 80040de:	db08      	blt.n	80040f2 <Generate_Fault_Data_For_Metering+0x2d6>
	{
		Othr.Fault_Reg_2 |=(0x1U<<4);
 80040e0:	4b15      	ldr	r3, [pc, #84]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 80040e2:	891b      	ldrh	r3, [r3, #8]
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	2210      	movs	r2, #16
 80040e8:	4313      	orrs	r3, r2
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	4b12      	ldr	r3, [pc, #72]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 80040ee:	811a      	strh	r2, [r3, #8]
 80040f0:	e007      	b.n	8004102 <Generate_Fault_Data_For_Metering+0x2e6>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<4);
 80040f2:	4b11      	ldr	r3, [pc, #68]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 80040f4:	891b      	ldrh	r3, [r3, #8]
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	2210      	movs	r2, #16
 80040fa:	4393      	bics	r3, r2
 80040fc:	b29a      	uxth	r2, r3
 80040fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8004100:	811a      	strh	r2, [r3, #8]
	}

		//Grid_Import_Flag
	if(((Inv_Cntrl.State == 1)||(Inv_Cntrl.State == 3))&&(Norm_ADC.Mains_Power_CT_Mean<0))
 8004102:	4b17      	ldr	r3, [pc, #92]	@ (8004160 <Generate_Fault_Data_For_Metering+0x344>)
 8004104:	785b      	ldrb	r3, [r3, #1]
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b01      	cmp	r3, #1
 800410a:	d004      	beq.n	8004116 <Generate_Fault_Data_For_Metering+0x2fa>
 800410c:	4b14      	ldr	r3, [pc, #80]	@ (8004160 <Generate_Fault_Data_For_Metering+0x344>)
 800410e:	785b      	ldrb	r3, [r3, #1]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b03      	cmp	r3, #3
 8004114:	d128      	bne.n	8004168 <Generate_Fault_Data_For_Metering+0x34c>
 8004116:	4b13      	ldr	r3, [pc, #76]	@ (8004164 <Generate_Fault_Data_For_Metering+0x348>)
 8004118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411a:	2b00      	cmp	r3, #0
 800411c:	da24      	bge.n	8004168 <Generate_Fault_Data_For_Metering+0x34c>
	{
		Othr.Fault_Reg_2 |=(0x1U<<5);
 800411e:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 8004120:	891b      	ldrh	r3, [r3, #8]
 8004122:	b29b      	uxth	r3, r3
 8004124:	2220      	movs	r2, #32
 8004126:	4313      	orrs	r3, r2
 8004128:	b29a      	uxth	r2, r3
 800412a:	4b03      	ldr	r3, [pc, #12]	@ (8004138 <Generate_Fault_Data_For_Metering+0x31c>)
 800412c:	811a      	strh	r2, [r3, #8]
 800412e:	e023      	b.n	8004178 <Generate_Fault_Data_For_Metering+0x35c>
 8004130:	200000b8 	.word	0x200000b8
 8004134:	200001b0 	.word	0x200001b0
 8004138:	200001e4 	.word	0x200001e4
 800413c:	200000e8 	.word	0x200000e8
 8004140:	200001cc 	.word	0x200001cc
 8004144:	fffffeff 	.word	0xfffffeff
 8004148:	fffffdff 	.word	0xfffffdff
 800414c:	fffff7ff 	.word	0xfffff7ff
 8004150:	ffffefff 	.word	0xffffefff
 8004154:	20000584 	.word	0x20000584
 8004158:	00000c0b 	.word	0x00000c0b
 800415c:	ffffbfff 	.word	0xffffbfff
 8004160:	200002a0 	.word	0x200002a0
 8004164:	20000078 	.word	0x20000078
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<5);
 8004168:	4b73      	ldr	r3, [pc, #460]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 800416a:	891b      	ldrh	r3, [r3, #8]
 800416c:	b29b      	uxth	r3, r3
 800416e:	2220      	movs	r2, #32
 8004170:	4393      	bics	r3, r2
 8004172:	b29a      	uxth	r2, r3
 8004174:	4b70      	ldr	r3, [pc, #448]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004176:	811a      	strh	r2, [r3, #8]
	}

	//Flags.trip
	if(Inv_Cntrl.State == 0)
 8004178:	4b70      	ldr	r3, [pc, #448]	@ (800433c <Generate_Fault_Data_For_Metering+0x520>)
 800417a:	785b      	ldrb	r3, [r3, #1]
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d108      	bne.n	8004194 <Generate_Fault_Data_For_Metering+0x378>
	{
		Othr.Fault_Reg_2 |=(0x1U<<6);
 8004182:	4b6d      	ldr	r3, [pc, #436]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004184:	891b      	ldrh	r3, [r3, #8]
 8004186:	b29b      	uxth	r3, r3
 8004188:	2240      	movs	r2, #64	@ 0x40
 800418a:	4313      	orrs	r3, r2
 800418c:	b29a      	uxth	r2, r3
 800418e:	4b6a      	ldr	r3, [pc, #424]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004190:	811a      	strh	r2, [r3, #8]
 8004192:	e007      	b.n	80041a4 <Generate_Fault_Data_For_Metering+0x388>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<6);
 8004194:	4b68      	ldr	r3, [pc, #416]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004196:	891b      	ldrh	r3, [r3, #8]
 8004198:	b29b      	uxth	r3, r3
 800419a:	2240      	movs	r2, #64	@ 0x40
 800419c:	4393      	bics	r3, r2
 800419e:	b29a      	uxth	r2, r3
 80041a0:	4b65      	ldr	r3, [pc, #404]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80041a2:	811a      	strh	r2, [r3, #8]
	}

//	Grid_Mode_on
	if(Inv_Cntrl.State == 1)
 80041a4:	4b65      	ldr	r3, [pc, #404]	@ (800433c <Generate_Fault_Data_For_Metering+0x520>)
 80041a6:	785b      	ldrb	r3, [r3, #1]
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d108      	bne.n	80041c0 <Generate_Fault_Data_For_Metering+0x3a4>
	{
		Othr.Fault_Reg_2 |=(0x1U<<7);
 80041ae:	4b62      	ldr	r3, [pc, #392]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80041b0:	891b      	ldrh	r3, [r3, #8]
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	2280      	movs	r2, #128	@ 0x80
 80041b6:	4313      	orrs	r3, r2
 80041b8:	b29a      	uxth	r2, r3
 80041ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80041bc:	811a      	strh	r2, [r3, #8]
 80041be:	e007      	b.n	80041d0 <Generate_Fault_Data_For_Metering+0x3b4>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<7);
 80041c0:	4b5d      	ldr	r3, [pc, #372]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80041c2:	891b      	ldrh	r3, [r3, #8]
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	2280      	movs	r2, #128	@ 0x80
 80041c8:	4393      	bics	r3, r2
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	4b5a      	ldr	r3, [pc, #360]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80041ce:	811a      	strh	r2, [r3, #8]
	}
	//	Inv_Mode_on

	if(Inv_Cntrl.State == 2)
 80041d0:	4b5a      	ldr	r3, [pc, #360]	@ (800433c <Generate_Fault_Data_For_Metering+0x520>)
 80041d2:	785b      	ldrb	r3, [r3, #1]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d109      	bne.n	80041ee <Generate_Fault_Data_For_Metering+0x3d2>
	{
		Othr.Fault_Reg_2 |=(0x1U<<8);
 80041da:	4b57      	ldr	r3, [pc, #348]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80041dc:	891b      	ldrh	r3, [r3, #8]
 80041de:	b29b      	uxth	r3, r3
 80041e0:	2280      	movs	r2, #128	@ 0x80
 80041e2:	0052      	lsls	r2, r2, #1
 80041e4:	4313      	orrs	r3, r2
 80041e6:	b29a      	uxth	r2, r3
 80041e8:	4b53      	ldr	r3, [pc, #332]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80041ea:	811a      	strh	r2, [r3, #8]
 80041ec:	e007      	b.n	80041fe <Generate_Fault_Data_For_Metering+0x3e2>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<8);
 80041ee:	4b52      	ldr	r3, [pc, #328]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80041f0:	891b      	ldrh	r3, [r3, #8]
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	4a52      	ldr	r2, [pc, #328]	@ (8004340 <Generate_Fault_Data_For_Metering+0x524>)
 80041f6:	4013      	ands	r3, r2
 80041f8:	b29a      	uxth	r2, r3
 80041fa:	4b4f      	ldr	r3, [pc, #316]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80041fc:	811a      	strh	r2, [r3, #8]
	}

	//Grid_Export_Flag
	if((Inv_Cntrl.State == 1)&&(Inv_Cntrl.I_Peak_Ref>=0))
 80041fe:	4b4f      	ldr	r3, [pc, #316]	@ (800433c <Generate_Fault_Data_For_Metering+0x520>)
 8004200:	785b      	ldrb	r3, [r3, #1]
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b01      	cmp	r3, #1
 8004206:	d10d      	bne.n	8004224 <Generate_Fault_Data_For_Metering+0x408>
 8004208:	4b4c      	ldr	r3, [pc, #304]	@ (800433c <Generate_Fault_Data_For_Metering+0x520>)
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	2b00      	cmp	r3, #0
 800420e:	db09      	blt.n	8004224 <Generate_Fault_Data_For_Metering+0x408>
	{
		Othr.Fault_Reg_2 |=(0x1U<<9);
 8004210:	4b49      	ldr	r3, [pc, #292]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004212:	891b      	ldrh	r3, [r3, #8]
 8004214:	b29b      	uxth	r3, r3
 8004216:	2280      	movs	r2, #128	@ 0x80
 8004218:	0092      	lsls	r2, r2, #2
 800421a:	4313      	orrs	r3, r2
 800421c:	b29a      	uxth	r2, r3
 800421e:	4b46      	ldr	r3, [pc, #280]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004220:	811a      	strh	r2, [r3, #8]
 8004222:	e007      	b.n	8004234 <Generate_Fault_Data_For_Metering+0x418>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<9);
 8004224:	4b44      	ldr	r3, [pc, #272]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004226:	891b      	ldrh	r3, [r3, #8]
 8004228:	b29b      	uxth	r3, r3
 800422a:	4a46      	ldr	r2, [pc, #280]	@ (8004344 <Generate_Fault_Data_For_Metering+0x528>)
 800422c:	4013      	ands	r3, r2
 800422e:	b29a      	uxth	r2, r3
 8004230:	4b41      	ldr	r3, [pc, #260]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004232:	811a      	strh	r2, [r3, #8]
	}

	//Grid_Import_Flag
	if((Inv_Cntrl.State == 1)&&(Inv_Cntrl.I_Peak_Ref<0))
 8004234:	4b41      	ldr	r3, [pc, #260]	@ (800433c <Generate_Fault_Data_For_Metering+0x520>)
 8004236:	785b      	ldrb	r3, [r3, #1]
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b01      	cmp	r3, #1
 800423c:	d10d      	bne.n	800425a <Generate_Fault_Data_For_Metering+0x43e>
 800423e:	4b3f      	ldr	r3, [pc, #252]	@ (800433c <Generate_Fault_Data_For_Metering+0x520>)
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	2b00      	cmp	r3, #0
 8004244:	da09      	bge.n	800425a <Generate_Fault_Data_For_Metering+0x43e>
	{
		Othr.Fault_Reg_2 |=(0x1U<<10);
 8004246:	4b3c      	ldr	r3, [pc, #240]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004248:	891b      	ldrh	r3, [r3, #8]
 800424a:	b29b      	uxth	r3, r3
 800424c:	2280      	movs	r2, #128	@ 0x80
 800424e:	00d2      	lsls	r2, r2, #3
 8004250:	4313      	orrs	r3, r2
 8004252:	b29a      	uxth	r2, r3
 8004254:	4b38      	ldr	r3, [pc, #224]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004256:	811a      	strh	r2, [r3, #8]
 8004258:	e007      	b.n	800426a <Generate_Fault_Data_For_Metering+0x44e>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<10);
 800425a:	4b37      	ldr	r3, [pc, #220]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 800425c:	891b      	ldrh	r3, [r3, #8]
 800425e:	b29b      	uxth	r3, r3
 8004260:	4a39      	ldr	r2, [pc, #228]	@ (8004348 <Generate_Fault_Data_For_Metering+0x52c>)
 8004262:	4013      	ands	r3, r2
 8004264:	b29a      	uxth	r2, r3
 8004266:	4b34      	ldr	r3, [pc, #208]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004268:	811a      	strh	r2, [r3, #8]
	}

	if(Othr.Noload_Shutdown_Flag)
 800426a:	4b33      	ldr	r3, [pc, #204]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 800426c:	229c      	movs	r2, #156	@ 0x9c
 800426e:	589b      	ldr	r3, [r3, r2]
 8004270:	035b      	lsls	r3, r3, #13
 8004272:	0fdb      	lsrs	r3, r3, #31
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d009      	beq.n	800428e <Generate_Fault_Data_For_Metering+0x472>
	{
		Othr.Fault_Reg_2 |=(0x1U<<11);
 800427a:	4b2f      	ldr	r3, [pc, #188]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 800427c:	891b      	ldrh	r3, [r3, #8]
 800427e:	b29b      	uxth	r3, r3
 8004280:	2280      	movs	r2, #128	@ 0x80
 8004282:	0112      	lsls	r2, r2, #4
 8004284:	4313      	orrs	r3, r2
 8004286:	b29a      	uxth	r2, r3
 8004288:	4b2b      	ldr	r3, [pc, #172]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 800428a:	811a      	strh	r2, [r3, #8]
 800428c:	e007      	b.n	800429e <Generate_Fault_Data_For_Metering+0x482>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<11);
 800428e:	4b2a      	ldr	r3, [pc, #168]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004290:	891b      	ldrh	r3, [r3, #8]
 8004292:	b29b      	uxth	r3, r3
 8004294:	4a2d      	ldr	r2, [pc, #180]	@ (800434c <Generate_Fault_Data_For_Metering+0x530>)
 8004296:	4013      	ands	r3, r2
 8004298:	b29a      	uxth	r2, r3
 800429a:	4b27      	ldr	r3, [pc, #156]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 800429c:	811a      	strh	r2, [r3, #8]
	}

	if(Othr.GPRS_On_Off_Command==0)//if inv off signal from GPRS
 800429e:	4b26      	ldr	r3, [pc, #152]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80042a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042a2:	07db      	lsls	r3, r3, #31
 80042a4:	0fdb      	lsrs	r3, r3, #31
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d109      	bne.n	80042c0 <Generate_Fault_Data_For_Metering+0x4a4>
	{
		Othr.Fault_Reg_2 |=(0x1U<<12);
 80042ac:	4b22      	ldr	r3, [pc, #136]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80042ae:	891b      	ldrh	r3, [r3, #8]
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	2280      	movs	r2, #128	@ 0x80
 80042b4:	0152      	lsls	r2, r2, #5
 80042b6:	4313      	orrs	r3, r2
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	4b1f      	ldr	r3, [pc, #124]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80042bc:	811a      	strh	r2, [r3, #8]
 80042be:	e007      	b.n	80042d0 <Generate_Fault_Data_For_Metering+0x4b4>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<12);
 80042c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80042c2:	891b      	ldrh	r3, [r3, #8]
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	4a22      	ldr	r2, [pc, #136]	@ (8004350 <Generate_Fault_Data_For_Metering+0x534>)
 80042c8:	4013      	ands	r3, r2
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80042ce:	811a      	strh	r2, [r3, #8]
	}
	if(Othr.Fault_Indication_Time_Extended_Short_Circuit==1)//if inv off signal from GPRS
 80042d0:	4b19      	ldr	r3, [pc, #100]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80042d2:	22a0      	movs	r2, #160	@ 0xa0
 80042d4:	589b      	ldr	r3, [r3, r2]
 80042d6:	035b      	lsls	r3, r3, #13
 80042d8:	0fdb      	lsrs	r3, r3, #31
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d109      	bne.n	80042f4 <Generate_Fault_Data_For_Metering+0x4d8>
	{
		Othr.Fault_Reg_2 |=(0x1U<<13);
 80042e0:	4b15      	ldr	r3, [pc, #84]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80042e2:	891b      	ldrh	r3, [r3, #8]
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	2280      	movs	r2, #128	@ 0x80
 80042e8:	0192      	lsls	r2, r2, #6
 80042ea:	4313      	orrs	r3, r2
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	4b12      	ldr	r3, [pc, #72]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80042f0:	811a      	strh	r2, [r3, #8]
 80042f2:	e007      	b.n	8004304 <Generate_Fault_Data_For_Metering+0x4e8>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<13);
 80042f4:	4b10      	ldr	r3, [pc, #64]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 80042f6:	891b      	ldrh	r3, [r3, #8]
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	4a16      	ldr	r2, [pc, #88]	@ (8004354 <Generate_Fault_Data_For_Metering+0x538>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	b29a      	uxth	r2, r3
 8004300:	4b0d      	ldr	r3, [pc, #52]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004302:	811a      	strh	r2, [r3, #8]
	}
	if((Othr.Fault_Indication_Time_Extended_Fast_I_Inv ==1)||(Othr.Fault_Indication_Time_Extended_I_Inv == 1))//if inv off signal from GPRS
 8004304:	4b0c      	ldr	r3, [pc, #48]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004306:	22a0      	movs	r2, #160	@ 0xa0
 8004308:	589b      	ldr	r3, [r3, r2]
 800430a:	031b      	lsls	r3, r3, #12
 800430c:	0fdb      	lsrs	r3, r3, #31
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b01      	cmp	r3, #1
 8004312:	d007      	beq.n	8004324 <Generate_Fault_Data_For_Metering+0x508>
 8004314:	4b08      	ldr	r3, [pc, #32]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004316:	22a0      	movs	r2, #160	@ 0xa0
 8004318:	589b      	ldr	r3, [r3, r2]
 800431a:	039b      	lsls	r3, r3, #14
 800431c:	0fdb      	lsrs	r3, r3, #31
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b01      	cmp	r3, #1
 8004322:	d119      	bne.n	8004358 <Generate_Fault_Data_For_Metering+0x53c>
	{
		Othr.Fault_Reg_2 |=(0x1U<<14);
 8004324:	4b04      	ldr	r3, [pc, #16]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004326:	891b      	ldrh	r3, [r3, #8]
 8004328:	b29b      	uxth	r3, r3
 800432a:	2280      	movs	r2, #128	@ 0x80
 800432c:	01d2      	lsls	r2, r2, #7
 800432e:	4313      	orrs	r3, r2
 8004330:	b29a      	uxth	r2, r3
 8004332:	4b01      	ldr	r3, [pc, #4]	@ (8004338 <Generate_Fault_Data_For_Metering+0x51c>)
 8004334:	811a      	strh	r2, [r3, #8]
 8004336:	e017      	b.n	8004368 <Generate_Fault_Data_For_Metering+0x54c>
 8004338:	200001e4 	.word	0x200001e4
 800433c:	200002a0 	.word	0x200002a0
 8004340:	fffffeff 	.word	0xfffffeff
 8004344:	fffffdff 	.word	0xfffffdff
 8004348:	fffffbff 	.word	0xfffffbff
 800434c:	fffff7ff 	.word	0xfffff7ff
 8004350:	ffffefff 	.word	0xffffefff
 8004354:	ffffdfff 	.word	0xffffdfff
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<14);
 8004358:	4bd9      	ldr	r3, [pc, #868]	@ (80046c0 <Generate_Fault_Data_For_Metering+0x8a4>)
 800435a:	891b      	ldrh	r3, [r3, #8]
 800435c:	b29b      	uxth	r3, r3
 800435e:	4ad9      	ldr	r2, [pc, #868]	@ (80046c4 <Generate_Fault_Data_For_Metering+0x8a8>)
 8004360:	4013      	ands	r3, r2
 8004362:	b29a      	uxth	r2, r3
 8004364:	4bd6      	ldr	r3, [pc, #856]	@ (80046c0 <Generate_Fault_Data_For_Metering+0x8a4>)
 8004366:	811a      	strh	r2, [r3, #8]
	}

		//////////////////////////////////Debug_Information
		Debug_Fast.Overall=0;
 8004368:	4bd7      	ldr	r3, [pc, #860]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 800436a:	2200      	movs	r2, #0
 800436c:	839a      	strh	r2, [r3, #28]
		Debug_Fast.Overall |= (Debug_Fast.A)|(Debug_Fast.B<<1)|(Debug_Fast.C<<2)|(Debug_Fast.D<<3)|(Debug_Fast.E<<4);
 800436e:	4bd6      	ldr	r3, [pc, #856]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004370:	881b      	ldrh	r3, [r3, #0]
 8004372:	b29b      	uxth	r3, r3
 8004374:	001a      	movs	r2, r3
 8004376:	4bd4      	ldr	r3, [pc, #848]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004378:	885b      	ldrh	r3, [r3, #2]
 800437a:	b29b      	uxth	r3, r3
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	431a      	orrs	r2, r3
 8004380:	4bd1      	ldr	r3, [pc, #836]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004382:	889b      	ldrh	r3, [r3, #4]
 8004384:	b29b      	uxth	r3, r3
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	431a      	orrs	r2, r3
 800438a:	4bcf      	ldr	r3, [pc, #828]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 800438c:	88db      	ldrh	r3, [r3, #6]
 800438e:	b29b      	uxth	r3, r3
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	431a      	orrs	r2, r3
 8004394:	4bcc      	ldr	r3, [pc, #816]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004396:	891b      	ldrh	r3, [r3, #8]
 8004398:	b29b      	uxth	r3, r3
 800439a:	011b      	lsls	r3, r3, #4
 800439c:	431a      	orrs	r2, r3
 800439e:	0011      	movs	r1, r2
 80043a0:	4bc9      	ldr	r3, [pc, #804]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043a2:	8b9b      	ldrh	r3, [r3, #28]
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	b21a      	sxth	r2, r3
 80043a8:	b20b      	sxth	r3, r1
 80043aa:	4313      	orrs	r3, r2
 80043ac:	b21b      	sxth	r3, r3
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	4bc5      	ldr	r3, [pc, #788]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043b2:	839a      	strh	r2, [r3, #28]
		Debug_Fast.Overall |= (Debug_Fast.F<<5)|(Debug_Fast.G<<6)|(Debug_Fast.H<<7)|(Debug_Fast.I<<8)|(Debug_Fast.J<<9);
 80043b4:	4bc4      	ldr	r3, [pc, #784]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043b6:	895b      	ldrh	r3, [r3, #10]
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	015a      	lsls	r2, r3, #5
 80043bc:	4bc2      	ldr	r3, [pc, #776]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043be:	899b      	ldrh	r3, [r3, #12]
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	019b      	lsls	r3, r3, #6
 80043c4:	431a      	orrs	r2, r3
 80043c6:	4bc0      	ldr	r3, [pc, #768]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043c8:	89db      	ldrh	r3, [r3, #14]
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	01db      	lsls	r3, r3, #7
 80043ce:	431a      	orrs	r2, r3
 80043d0:	4bbd      	ldr	r3, [pc, #756]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043d2:	8a1b      	ldrh	r3, [r3, #16]
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	021b      	lsls	r3, r3, #8
 80043d8:	431a      	orrs	r2, r3
 80043da:	4bbb      	ldr	r3, [pc, #748]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043dc:	8a5b      	ldrh	r3, [r3, #18]
 80043de:	b29b      	uxth	r3, r3
 80043e0:	025b      	lsls	r3, r3, #9
 80043e2:	431a      	orrs	r2, r3
 80043e4:	0011      	movs	r1, r2
 80043e6:	4bb8      	ldr	r3, [pc, #736]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043e8:	8b9b      	ldrh	r3, [r3, #28]
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	b21a      	sxth	r2, r3
 80043ee:	b20b      	sxth	r3, r1
 80043f0:	4313      	orrs	r3, r2
 80043f2:	b21b      	sxth	r3, r3
 80043f4:	b29a      	uxth	r2, r3
 80043f6:	4bb4      	ldr	r3, [pc, #720]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043f8:	839a      	strh	r2, [r3, #28]
		Debug_Fast.Overall |= (Debug_Fast.K<<10)|(Debug_Fast.L<<11)|(Debug_Fast.M<<12)|(Debug_Fast.M<<13)|(Debug_Fast.N<<14);
 80043fa:	4bb3      	ldr	r3, [pc, #716]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 80043fc:	8a9b      	ldrh	r3, [r3, #20]
 80043fe:	b29b      	uxth	r3, r3
 8004400:	029a      	lsls	r2, r3, #10
 8004402:	4bb1      	ldr	r3, [pc, #708]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004404:	8adb      	ldrh	r3, [r3, #22]
 8004406:	b29b      	uxth	r3, r3
 8004408:	02db      	lsls	r3, r3, #11
 800440a:	431a      	orrs	r2, r3
 800440c:	4bae      	ldr	r3, [pc, #696]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 800440e:	8b1b      	ldrh	r3, [r3, #24]
 8004410:	b29b      	uxth	r3, r3
 8004412:	031b      	lsls	r3, r3, #12
 8004414:	431a      	orrs	r2, r3
 8004416:	4bac      	ldr	r3, [pc, #688]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004418:	8b1b      	ldrh	r3, [r3, #24]
 800441a:	b29b      	uxth	r3, r3
 800441c:	035b      	lsls	r3, r3, #13
 800441e:	431a      	orrs	r2, r3
 8004420:	4ba9      	ldr	r3, [pc, #676]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004422:	8b5b      	ldrh	r3, [r3, #26]
 8004424:	b29b      	uxth	r3, r3
 8004426:	039b      	lsls	r3, r3, #14
 8004428:	431a      	orrs	r2, r3
 800442a:	0011      	movs	r1, r2
 800442c:	4ba6      	ldr	r3, [pc, #664]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 800442e:	8b9b      	ldrh	r3, [r3, #28]
 8004430:	b29b      	uxth	r3, r3
 8004432:	b21a      	sxth	r2, r3
 8004434:	b20b      	sxth	r3, r1
 8004436:	4313      	orrs	r3, r2
 8004438:	b21b      	sxth	r3, r3
 800443a:	b29a      	uxth	r2, r3
 800443c:	4ba2      	ldr	r3, [pc, #648]	@ (80046c8 <Generate_Fault_Data_For_Metering+0x8ac>)
 800443e:	839a      	strh	r2, [r3, #28]

		Debug_Avg.Overall=0;
 8004440:	4ba2      	ldr	r3, [pc, #648]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 8004442:	2200      	movs	r2, #0
 8004444:	839a      	strh	r2, [r3, #28]
		Debug_Avg.Overall |= (Debug_Avg.A)|(Debug_Avg.B<<1)|(Debug_Avg.C<<2)|(Debug_Avg.D<<3)|(Debug_Avg.E<<4);
 8004446:	4ba1      	ldr	r3, [pc, #644]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 8004448:	881b      	ldrh	r3, [r3, #0]
 800444a:	b29b      	uxth	r3, r3
 800444c:	001a      	movs	r2, r3
 800444e:	4b9f      	ldr	r3, [pc, #636]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 8004450:	885b      	ldrh	r3, [r3, #2]
 8004452:	b29b      	uxth	r3, r3
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	431a      	orrs	r2, r3
 8004458:	4b9c      	ldr	r3, [pc, #624]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 800445a:	889b      	ldrh	r3, [r3, #4]
 800445c:	b29b      	uxth	r3, r3
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	431a      	orrs	r2, r3
 8004462:	4b9a      	ldr	r3, [pc, #616]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 8004464:	88db      	ldrh	r3, [r3, #6]
 8004466:	b29b      	uxth	r3, r3
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	431a      	orrs	r2, r3
 800446c:	4b97      	ldr	r3, [pc, #604]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 800446e:	891b      	ldrh	r3, [r3, #8]
 8004470:	b29b      	uxth	r3, r3
 8004472:	011b      	lsls	r3, r3, #4
 8004474:	431a      	orrs	r2, r3
 8004476:	0011      	movs	r1, r2
 8004478:	4b94      	ldr	r3, [pc, #592]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 800447a:	8b9b      	ldrh	r3, [r3, #28]
 800447c:	b29b      	uxth	r3, r3
 800447e:	b21a      	sxth	r2, r3
 8004480:	b20b      	sxth	r3, r1
 8004482:	4313      	orrs	r3, r2
 8004484:	b21b      	sxth	r3, r3
 8004486:	b29a      	uxth	r2, r3
 8004488:	4b90      	ldr	r3, [pc, #576]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 800448a:	839a      	strh	r2, [r3, #28]
		Debug_Avg.Overall |= (Debug_Avg.F<<5)|(Debug_Avg.G<<6)|(Debug_Avg.H<<7)|(Debug_Avg.I<<8)|(Debug_Avg.J<<9);
 800448c:	4b8f      	ldr	r3, [pc, #572]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 800448e:	895b      	ldrh	r3, [r3, #10]
 8004490:	b29b      	uxth	r3, r3
 8004492:	015a      	lsls	r2, r3, #5
 8004494:	4b8d      	ldr	r3, [pc, #564]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 8004496:	899b      	ldrh	r3, [r3, #12]
 8004498:	b29b      	uxth	r3, r3
 800449a:	019b      	lsls	r3, r3, #6
 800449c:	431a      	orrs	r2, r3
 800449e:	4b8b      	ldr	r3, [pc, #556]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044a0:	89db      	ldrh	r3, [r3, #14]
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	01db      	lsls	r3, r3, #7
 80044a6:	431a      	orrs	r2, r3
 80044a8:	4b88      	ldr	r3, [pc, #544]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044aa:	8a1b      	ldrh	r3, [r3, #16]
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	021b      	lsls	r3, r3, #8
 80044b0:	431a      	orrs	r2, r3
 80044b2:	4b86      	ldr	r3, [pc, #536]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044b4:	8a5b      	ldrh	r3, [r3, #18]
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	025b      	lsls	r3, r3, #9
 80044ba:	431a      	orrs	r2, r3
 80044bc:	0011      	movs	r1, r2
 80044be:	4b83      	ldr	r3, [pc, #524]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044c0:	8b9b      	ldrh	r3, [r3, #28]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	b21a      	sxth	r2, r3
 80044c6:	b20b      	sxth	r3, r1
 80044c8:	4313      	orrs	r3, r2
 80044ca:	b21b      	sxth	r3, r3
 80044cc:	b29a      	uxth	r2, r3
 80044ce:	4b7f      	ldr	r3, [pc, #508]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044d0:	839a      	strh	r2, [r3, #28]
		Debug_Avg.Overall |= (Debug_Avg.K<<10)|(Debug_Avg.L<<11)|(Debug_Avg.M<<12)|(Debug_Avg.M<<13)|(Debug_Avg.N<<14);
 80044d2:	4b7e      	ldr	r3, [pc, #504]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044d4:	8a9b      	ldrh	r3, [r3, #20]
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	029a      	lsls	r2, r3, #10
 80044da:	4b7c      	ldr	r3, [pc, #496]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044dc:	8adb      	ldrh	r3, [r3, #22]
 80044de:	b29b      	uxth	r3, r3
 80044e0:	02db      	lsls	r3, r3, #11
 80044e2:	431a      	orrs	r2, r3
 80044e4:	4b79      	ldr	r3, [pc, #484]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044e6:	8b1b      	ldrh	r3, [r3, #24]
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	031b      	lsls	r3, r3, #12
 80044ec:	431a      	orrs	r2, r3
 80044ee:	4b77      	ldr	r3, [pc, #476]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044f0:	8b1b      	ldrh	r3, [r3, #24]
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	035b      	lsls	r3, r3, #13
 80044f6:	431a      	orrs	r2, r3
 80044f8:	4b74      	ldr	r3, [pc, #464]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 80044fa:	8b5b      	ldrh	r3, [r3, #26]
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	039b      	lsls	r3, r3, #14
 8004500:	431a      	orrs	r2, r3
 8004502:	0011      	movs	r1, r2
 8004504:	4b71      	ldr	r3, [pc, #452]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 8004506:	8b9b      	ldrh	r3, [r3, #28]
 8004508:	b29b      	uxth	r3, r3
 800450a:	b21a      	sxth	r2, r3
 800450c:	b20b      	sxth	r3, r1
 800450e:	4313      	orrs	r3, r2
 8004510:	b21b      	sxth	r3, r3
 8004512:	b29a      	uxth	r2, r3
 8004514:	4b6d      	ldr	r3, [pc, #436]	@ (80046cc <Generate_Fault_Data_For_Metering+0x8b0>)
 8004516:	839a      	strh	r2, [r3, #28]


		Debug_Rms.Overall=0;
 8004518:	4b6d      	ldr	r3, [pc, #436]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 800451a:	2200      	movs	r2, #0
 800451c:	839a      	strh	r2, [r3, #28]
		Debug_Rms.Overall |= (Debug_Rms.A)|(Debug_Rms.B<<1)|(Debug_Rms.C<<2)|(Debug_Rms.D<<3)|(Debug_Rms.E<<4);
 800451e:	4b6c      	ldr	r3, [pc, #432]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004520:	881b      	ldrh	r3, [r3, #0]
 8004522:	b29b      	uxth	r3, r3
 8004524:	001a      	movs	r2, r3
 8004526:	4b6a      	ldr	r3, [pc, #424]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004528:	885b      	ldrh	r3, [r3, #2]
 800452a:	b29b      	uxth	r3, r3
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	431a      	orrs	r2, r3
 8004530:	4b67      	ldr	r3, [pc, #412]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004532:	889b      	ldrh	r3, [r3, #4]
 8004534:	b29b      	uxth	r3, r3
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	431a      	orrs	r2, r3
 800453a:	4b65      	ldr	r3, [pc, #404]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 800453c:	88db      	ldrh	r3, [r3, #6]
 800453e:	b29b      	uxth	r3, r3
 8004540:	00db      	lsls	r3, r3, #3
 8004542:	431a      	orrs	r2, r3
 8004544:	4b62      	ldr	r3, [pc, #392]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004546:	891b      	ldrh	r3, [r3, #8]
 8004548:	b29b      	uxth	r3, r3
 800454a:	011b      	lsls	r3, r3, #4
 800454c:	431a      	orrs	r2, r3
 800454e:	0011      	movs	r1, r2
 8004550:	4b5f      	ldr	r3, [pc, #380]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004552:	8b9b      	ldrh	r3, [r3, #28]
 8004554:	b29b      	uxth	r3, r3
 8004556:	b21a      	sxth	r2, r3
 8004558:	b20b      	sxth	r3, r1
 800455a:	4313      	orrs	r3, r2
 800455c:	b21b      	sxth	r3, r3
 800455e:	b29a      	uxth	r2, r3
 8004560:	4b5b      	ldr	r3, [pc, #364]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004562:	839a      	strh	r2, [r3, #28]
		Debug_Rms.Overall |= (Debug_Rms.F<<5)|(Debug_Rms.G<<6)|(Debug_Rms.H<<7)|(Debug_Rms.I<<8)|(Debug_Rms.J<<9);
 8004564:	4b5a      	ldr	r3, [pc, #360]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004566:	895b      	ldrh	r3, [r3, #10]
 8004568:	b29b      	uxth	r3, r3
 800456a:	015a      	lsls	r2, r3, #5
 800456c:	4b58      	ldr	r3, [pc, #352]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 800456e:	899b      	ldrh	r3, [r3, #12]
 8004570:	b29b      	uxth	r3, r3
 8004572:	019b      	lsls	r3, r3, #6
 8004574:	431a      	orrs	r2, r3
 8004576:	4b56      	ldr	r3, [pc, #344]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004578:	89db      	ldrh	r3, [r3, #14]
 800457a:	b29b      	uxth	r3, r3
 800457c:	01db      	lsls	r3, r3, #7
 800457e:	431a      	orrs	r2, r3
 8004580:	4b53      	ldr	r3, [pc, #332]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004582:	8a1b      	ldrh	r3, [r3, #16]
 8004584:	b29b      	uxth	r3, r3
 8004586:	021b      	lsls	r3, r3, #8
 8004588:	431a      	orrs	r2, r3
 800458a:	4b51      	ldr	r3, [pc, #324]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 800458c:	8a5b      	ldrh	r3, [r3, #18]
 800458e:	b29b      	uxth	r3, r3
 8004590:	025b      	lsls	r3, r3, #9
 8004592:	431a      	orrs	r2, r3
 8004594:	0011      	movs	r1, r2
 8004596:	4b4e      	ldr	r3, [pc, #312]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004598:	8b9b      	ldrh	r3, [r3, #28]
 800459a:	b29b      	uxth	r3, r3
 800459c:	b21a      	sxth	r2, r3
 800459e:	b20b      	sxth	r3, r1
 80045a0:	4313      	orrs	r3, r2
 80045a2:	b21b      	sxth	r3, r3
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	4b4a      	ldr	r3, [pc, #296]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045a8:	839a      	strh	r2, [r3, #28]
		Debug_Rms.Overall |= (Debug_Rms.K<<10)|(Debug_Rms.L<<11)|(Debug_Rms.M<<12)|(Debug_Rms.M<<13)|(Debug_Rms.N<<14);
 80045aa:	4b49      	ldr	r3, [pc, #292]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045ac:	8a9b      	ldrh	r3, [r3, #20]
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	029a      	lsls	r2, r3, #10
 80045b2:	4b47      	ldr	r3, [pc, #284]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045b4:	8adb      	ldrh	r3, [r3, #22]
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	02db      	lsls	r3, r3, #11
 80045ba:	431a      	orrs	r2, r3
 80045bc:	4b44      	ldr	r3, [pc, #272]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045be:	8b1b      	ldrh	r3, [r3, #24]
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	031b      	lsls	r3, r3, #12
 80045c4:	431a      	orrs	r2, r3
 80045c6:	4b42      	ldr	r3, [pc, #264]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045c8:	8b1b      	ldrh	r3, [r3, #24]
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	035b      	lsls	r3, r3, #13
 80045ce:	431a      	orrs	r2, r3
 80045d0:	4b3f      	ldr	r3, [pc, #252]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045d2:	8b5b      	ldrh	r3, [r3, #26]
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	039b      	lsls	r3, r3, #14
 80045d8:	431a      	orrs	r2, r3
 80045da:	0011      	movs	r1, r2
 80045dc:	4b3c      	ldr	r3, [pc, #240]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045de:	8b9b      	ldrh	r3, [r3, #28]
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	b21a      	sxth	r2, r3
 80045e4:	b20b      	sxth	r3, r1
 80045e6:	4313      	orrs	r3, r2
 80045e8:	b21b      	sxth	r3, r3
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	4b38      	ldr	r3, [pc, #224]	@ (80046d0 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045ee:	839a      	strh	r2, [r3, #28]

		Debug_State.Overall=0;
 80045f0:	4b38      	ldr	r3, [pc, #224]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	839a      	strh	r2, [r3, #28]
		Debug_State.Overall |= (Debug_State.A)|(Debug_State.B<<1)|(Debug_State.C<<2)|(Debug_State.D<<3)|(Debug_State.E<<4);
 80045f6:	4b37      	ldr	r3, [pc, #220]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 80045f8:	881b      	ldrh	r3, [r3, #0]
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	001a      	movs	r2, r3
 80045fe:	4b35      	ldr	r3, [pc, #212]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004600:	885b      	ldrh	r3, [r3, #2]
 8004602:	b29b      	uxth	r3, r3
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	431a      	orrs	r2, r3
 8004608:	4b32      	ldr	r3, [pc, #200]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 800460a:	889b      	ldrh	r3, [r3, #4]
 800460c:	b29b      	uxth	r3, r3
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	431a      	orrs	r2, r3
 8004612:	4b30      	ldr	r3, [pc, #192]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004614:	88db      	ldrh	r3, [r3, #6]
 8004616:	b29b      	uxth	r3, r3
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	431a      	orrs	r2, r3
 800461c:	4b2d      	ldr	r3, [pc, #180]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 800461e:	891b      	ldrh	r3, [r3, #8]
 8004620:	b29b      	uxth	r3, r3
 8004622:	011b      	lsls	r3, r3, #4
 8004624:	431a      	orrs	r2, r3
 8004626:	0011      	movs	r1, r2
 8004628:	4b2a      	ldr	r3, [pc, #168]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 800462a:	8b9b      	ldrh	r3, [r3, #28]
 800462c:	b29b      	uxth	r3, r3
 800462e:	b21a      	sxth	r2, r3
 8004630:	b20b      	sxth	r3, r1
 8004632:	4313      	orrs	r3, r2
 8004634:	b21b      	sxth	r3, r3
 8004636:	b29a      	uxth	r2, r3
 8004638:	4b26      	ldr	r3, [pc, #152]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 800463a:	839a      	strh	r2, [r3, #28]
		Debug_State.Overall |= (Debug_State.F<<5)|(Debug_State.G<<6)|(Debug_State.H<<7)|(Debug_State.I<<8)|(Debug_State.J<<9);
 800463c:	4b25      	ldr	r3, [pc, #148]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 800463e:	895b      	ldrh	r3, [r3, #10]
 8004640:	b29b      	uxth	r3, r3
 8004642:	015a      	lsls	r2, r3, #5
 8004644:	4b23      	ldr	r3, [pc, #140]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004646:	899b      	ldrh	r3, [r3, #12]
 8004648:	b29b      	uxth	r3, r3
 800464a:	019b      	lsls	r3, r3, #6
 800464c:	431a      	orrs	r2, r3
 800464e:	4b21      	ldr	r3, [pc, #132]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004650:	89db      	ldrh	r3, [r3, #14]
 8004652:	b29b      	uxth	r3, r3
 8004654:	01db      	lsls	r3, r3, #7
 8004656:	431a      	orrs	r2, r3
 8004658:	4b1e      	ldr	r3, [pc, #120]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 800465a:	8a1b      	ldrh	r3, [r3, #16]
 800465c:	b29b      	uxth	r3, r3
 800465e:	021b      	lsls	r3, r3, #8
 8004660:	431a      	orrs	r2, r3
 8004662:	4b1c      	ldr	r3, [pc, #112]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004664:	8a5b      	ldrh	r3, [r3, #18]
 8004666:	b29b      	uxth	r3, r3
 8004668:	025b      	lsls	r3, r3, #9
 800466a:	431a      	orrs	r2, r3
 800466c:	0011      	movs	r1, r2
 800466e:	4b19      	ldr	r3, [pc, #100]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004670:	8b9b      	ldrh	r3, [r3, #28]
 8004672:	b29b      	uxth	r3, r3
 8004674:	b21a      	sxth	r2, r3
 8004676:	b20b      	sxth	r3, r1
 8004678:	4313      	orrs	r3, r2
 800467a:	b21b      	sxth	r3, r3
 800467c:	b29a      	uxth	r2, r3
 800467e:	4b15      	ldr	r3, [pc, #84]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004680:	839a      	strh	r2, [r3, #28]
		Debug_State.Overall |= (Debug_State.K<<10)|(Debug_State.L<<11)|(Debug_State.M<<12)|(Debug_State.M<<13)|(Debug_State.N<<14);
 8004682:	4b14      	ldr	r3, [pc, #80]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004684:	8a9b      	ldrh	r3, [r3, #20]
 8004686:	b29b      	uxth	r3, r3
 8004688:	029a      	lsls	r2, r3, #10
 800468a:	4b12      	ldr	r3, [pc, #72]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 800468c:	8adb      	ldrh	r3, [r3, #22]
 800468e:	b29b      	uxth	r3, r3
 8004690:	02db      	lsls	r3, r3, #11
 8004692:	431a      	orrs	r2, r3
 8004694:	4b0f      	ldr	r3, [pc, #60]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004696:	8b1b      	ldrh	r3, [r3, #24]
 8004698:	b29b      	uxth	r3, r3
 800469a:	031b      	lsls	r3, r3, #12
 800469c:	431a      	orrs	r2, r3
 800469e:	4b0d      	ldr	r3, [pc, #52]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046a0:	8b1b      	ldrh	r3, [r3, #24]
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	035b      	lsls	r3, r3, #13
 80046a6:	431a      	orrs	r2, r3
 80046a8:	4b0a      	ldr	r3, [pc, #40]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046aa:	8b5b      	ldrh	r3, [r3, #26]
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	039b      	lsls	r3, r3, #14
 80046b0:	431a      	orrs	r2, r3
 80046b2:	0011      	movs	r1, r2
 80046b4:	4b07      	ldr	r3, [pc, #28]	@ (80046d4 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046b6:	8b9b      	ldrh	r3, [r3, #28]
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	b21a      	sxth	r2, r3
 80046bc:	b20b      	sxth	r3, r1
 80046be:	e00b      	b.n	80046d8 <Generate_Fault_Data_For_Metering+0x8bc>
 80046c0:	200001e4 	.word	0x200001e4
 80046c4:	ffffbfff 	.word	0xffffbfff
 80046c8:	200003a0 	.word	0x200003a0
 80046cc:	200003d4 	.word	0x200003d4
 80046d0:	20000408 	.word	0x20000408
 80046d4:	20000470 	.word	0x20000470
 80046d8:	4313      	orrs	r3, r2
 80046da:	b21b      	sxth	r3, r3
 80046dc:	b29a      	uxth	r2, r3
 80046de:	4b02      	ldr	r3, [pc, #8]	@ (80046e8 <Generate_Fault_Data_For_Metering+0x8cc>)
 80046e0:	839a      	strh	r2, [r3, #28]
}
 80046e2:	46c0      	nop			@ (mov r8, r8)
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	20000470 	.word	0x20000470

080046ec <Inv_State_0_Int_Cntrl>:
#include "New_Struct_Variables.h"
#include "UART2_Slave_Variables.h"
#include "UART2_Slave_Functions.h"

void Inv_State_0_Int_Cntrl()
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
	if (Inv_Cntrl.First_Time_State_Entry != 0)
 80046f0:	4bd7      	ldr	r3, [pc, #860]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	06db      	lsls	r3, r3, #27
 80046f6:	0fdb      	lsrs	r3, r3, #31
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d07f      	beq.n	80047fe <Inv_State_0_Int_Cntrl+0x112>
	{
		Cntr.Relay_Activation_Delay 			= 0;
 80046fe:	4bd5      	ldr	r3, [pc, #852]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004700:	2250      	movs	r2, #80	@ 0x50
 8004702:	2100      	movs	r1, #0
 8004704:	5299      	strh	r1, [r3, r2]
		Inv_Cntrl.Relay_Activation_Delay_Rqst 	= 0;
 8004706:	4bd2      	ldr	r3, [pc, #840]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004708:	22a6      	movs	r2, #166	@ 0xa6
 800470a:	5c99      	ldrb	r1, [r3, r2]
 800470c:	2002      	movs	r0, #2
 800470e:	4381      	bics	r1, r0
 8004710:	5499      	strb	r1, [r3, r2]

		Inv_Cntrl.Count 						= 1;
 8004712:	4bcf      	ldr	r3, [pc, #828]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004714:	2201      	movs	r2, #1
 8004716:	629a      	str	r2, [r3, #40]	@ 0x28
		Inv_Cntrl.Duty_Cycle_1 					= 0;
 8004718:	4bcd      	ldr	r3, [pc, #820]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800471a:	2200      	movs	r2, #0
 800471c:	859a      	strh	r2, [r3, #44]	@ 0x2c
		Inv_Cntrl.Duty_Cycle_2 					= 0;
 800471e:	4bcc      	ldr	r3, [pc, #816]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004720:	2200      	movs	r2, #0
 8004722:	85da      	strh	r2, [r3, #46]	@ 0x2e
		Inv_Cntrl.I_Error_Inv 					= 0;
 8004724:	4bca      	ldr	r3, [pc, #808]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004726:	2200      	movs	r2, #0
 8004728:	615a      	str	r2, [r3, #20]
		Inv_Cntrl.I_Peak_Ref 					= 0;
 800472a:	4bc9      	ldr	r3, [pc, #804]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800472c:	2200      	movs	r2, #0
 800472e:	60da      	str	r2, [r3, #12]
		Inv_Cntrl.I_Ref 						= 0;
 8004730:	4bc7      	ldr	r3, [pc, #796]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004732:	2200      	movs	r2, #0
 8004734:	611a      	str	r2, [r3, #16]
		Inv_Cntrl.Soft_Start_Var 				= 0;
 8004736:	4bc6      	ldr	r3, [pc, #792]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004738:	2200      	movs	r2, #0
 800473a:	639a      	str	r2, [r3, #56]	@ 0x38
		Inv_Cntrl.State 						= 0;
 800473c:	4bc4      	ldr	r3, [pc, #784]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800473e:	2200      	movs	r2, #0
 8004740:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.V_Batt_Err 					= 0;
 8004742:	4bc3      	ldr	r3, [pc, #780]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004744:	2200      	movs	r2, #0
 8004746:	619a      	str	r2, [r3, #24]
		Inv_Cntrl.V_Batt_Err_Integ 				= 0;
 8004748:	4bc1      	ldr	r3, [pc, #772]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800474a:	2200      	movs	r2, #0
 800474c:	61da      	str	r2, [r3, #28]
		Inv_Cntrl.V_Delta_Generate 				= 0;
 800474e:	4bc0      	ldr	r3, [pc, #768]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004750:	2200      	movs	r2, #0
 8004752:	609a      	str	r2, [r3, #8]
		Inv_Cntrl.V_Generate 					= 0;
 8004754:	4bbe      	ldr	r3, [pc, #760]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004756:	2200      	movs	r2, #0
 8004758:	605a      	str	r2, [r3, #4]
		Inv_Cntrl.Time_Period_Grid_Shifted 		= 1249;
 800475a:	4bbd      	ldr	r3, [pc, #756]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800475c:	2240      	movs	r2, #64	@ 0x40
 800475e:	49be      	ldr	r1, [pc, #760]	@ (8004a58 <Inv_State_0_Int_Cntrl+0x36c>)
 8004760:	5299      	strh	r1, [r3, r2]
		TIM1->ARR 								= 1249;
 8004762:	4bbe      	ldr	r3, [pc, #760]	@ (8004a5c <Inv_State_0_Int_Cntrl+0x370>)
 8004764:	4abc      	ldr	r2, [pc, #752]	@ (8004a58 <Inv_State_0_Int_Cntrl+0x36c>)
 8004766:	62da      	str	r2, [r3, #44]	@ 0x2c
		Inv_Cntrl.Synchronizing_Var 			= 0;
 8004768:	4bb9      	ldr	r3, [pc, #740]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800476a:	2274      	movs	r2, #116	@ 0x74
 800476c:	5c99      	ldrb	r1, [r3, r2]
 800476e:	2020      	movs	r0, #32
 8004770:	4381      	bics	r1, r0
 8004772:	5499      	strb	r1, [r3, r2]

		Inv_Cntrl.V_Batt_ref 					= 1920; //400V
 8004774:	4bb6      	ldr	r3, [pc, #728]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004776:	22f0      	movs	r2, #240	@ 0xf0
 8004778:	00d2      	lsls	r2, r2, #3
 800477a:	621a      	str	r2, [r3, #32]
		Inv_Cntrl.Kp_V_DC_Link_Loop 			= 28672;//7<<12 = 28672
 800477c:	4bb4      	ldr	r3, [pc, #720]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800477e:	21b8      	movs	r1, #184	@ 0xb8
 8004780:	22e0      	movs	r2, #224	@ 0xe0
 8004782:	01d2      	lsls	r2, r2, #7
 8004784:	505a      	str	r2, [r3, r1]
		Inv_Cntrl.Ki_V_DC_Link_Loop 			= 4;//1<<12 = 4096
 8004786:	4bb2      	ldr	r3, [pc, #712]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004788:	22bc      	movs	r2, #188	@ 0xbc
 800478a:	2104      	movs	r1, #4
 800478c:	5099      	str	r1, [r3, r2]
		Inv_Cntrl.I_Inv_Pri_Calib_Offset 		= 2010;
 800478e:	4bb0      	ldr	r3, [pc, #704]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004790:	4ab3      	ldr	r2, [pc, #716]	@ (8004a60 <Inv_State_0_Int_Cntrl+0x374>)
 8004792:	679a      	str	r2, [r3, #120]	@ 0x78
		Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum 	= 0;
 8004794:	4bae      	ldr	r3, [pc, #696]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004796:	2200      	movs	r2, #0
 8004798:	67da      	str	r2, [r3, #124]	@ 0x7c

		Inv_Cntrl.I_Mains_CT_Calib_Offset 		= 2048;
 800479a:	4bad      	ldr	r3, [pc, #692]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800479c:	2180      	movs	r1, #128	@ 0x80
 800479e:	2280      	movs	r2, #128	@ 0x80
 80047a0:	0112      	lsls	r2, r2, #4
 80047a2:	505a      	str	r2, [r3, r1]
		Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum 	= 0;
 80047a4:	4baa      	ldr	r3, [pc, #680]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80047a6:	2284      	movs	r2, #132	@ 0x84
 80047a8:	2100      	movs	r1, #0
 80047aa:	5099      	str	r1, [r3, r2]

		Inv_Cntrl.I_Inv_CT_Calib_Offset 		= 2048;
 80047ac:	4ba8      	ldr	r3, [pc, #672]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80047ae:	2188      	movs	r1, #136	@ 0x88
 80047b0:	2280      	movs	r2, #128	@ 0x80
 80047b2:	0112      	lsls	r2, r2, #4
 80047b4:	505a      	str	r2, [r3, r1]
		Inv_Cntrl.I_Inv_CT_Calib_Offset_Sum 	= 0;
 80047b6:	4ba6      	ldr	r3, [pc, #664]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80047b8:	228c      	movs	r2, #140	@ 0x8c
 80047ba:	2100      	movs	r1, #0
 80047bc:	5099      	str	r1, [r3, r2]
		Inv_Cntrl.V_Mains_Calib_Offset 			= 2048;
 80047be:	4ba4      	ldr	r3, [pc, #656]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80047c0:	22b2      	movs	r2, #178	@ 0xb2
 80047c2:	2180      	movs	r1, #128	@ 0x80
 80047c4:	0109      	lsls	r1, r1, #4
 80047c6:	5299      	strh	r1, [r3, r2]

		Cntr.Inv_EOS0_1 						= 0;
 80047c8:	4ba2      	ldr	r3, [pc, #648]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	60da      	str	r2, [r3, #12]
		Cntr.ZCD_Diag_Delay 					= 0;
 80047ce:	4ba1      	ldr	r3, [pc, #644]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	621a      	str	r2, [r3, #32]
		Cntr.Diag_delay 						= 0;
 80047d4:	4b9f      	ldr	r3, [pc, #636]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	629a      	str	r2, [r3, #40]	@ 0x28
		Cntr.ZCD_Error 							= 0;
 80047da:	4b9e      	ldr	r3, [pc, #632]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80047dc:	2200      	movs	r2, #0
 80047de:	625a      	str	r2, [r3, #36]	@ 0x24
		Cntr.Calibration_Avg 					= 0;
 80047e0:	4b9c      	ldr	r3, [pc, #624]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	63da      	str	r2, [r3, #60]	@ 0x3c
		Cntr.Calibration_Rqst 					= 0;
 80047e6:	4b9b      	ldr	r3, [pc, #620]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80047e8:	225c      	movs	r2, #92	@ 0x5c
 80047ea:	2100      	movs	r1, #0
 80047ec:	5299      	strh	r1, [r3, r2]

		Inv_Cntrl.First_Time_State_Entry 		= 0;
 80047ee:	4b98      	ldr	r3, [pc, #608]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80047f0:	781a      	ldrb	r2, [r3, #0]
 80047f2:	2110      	movs	r1, #16
 80047f4:	438a      	bics	r2, r1
 80047f6:	701a      	strb	r2, [r3, #0]
		Inv_Cntrl.Direct_State_Entry 			= 0;
 80047f8:	4b95      	ldr	r3, [pc, #596]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	671a      	str	r2, [r3, #112]	@ 0x70

	}

	Inverter_OFF();
 80047fe:	f7fd fd95 	bl	800232c <Inverter_OFF>
	//MPPT_OFF();
	Switch_Off_Mains_Relay();
 8004802:	f7fd fddf 	bl	80023c4 <Switch_Off_Mains_Relay>
	Mains_Relay_Off;
 8004806:	4b97      	ldr	r3, [pc, #604]	@ (8004a64 <Inv_State_0_Int_Cntrl+0x378>)
 8004808:	695a      	ldr	r2, [r3, #20]
 800480a:	4b96      	ldr	r3, [pc, #600]	@ (8004a64 <Inv_State_0_Int_Cntrl+0x378>)
 800480c:	2110      	movs	r1, #16
 800480e:	438a      	bics	r2, r1
 8004810:	615a      	str	r2, [r3, #20]

	if (V_Batt_Inside_Avg_Limits_Cutin)
 8004812:	4b95      	ldr	r3, [pc, #596]	@ (8004a68 <Inv_State_0_Int_Cntrl+0x37c>)
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	4a95      	ldr	r2, [pc, #596]	@ (8004a6c <Inv_State_0_Int_Cntrl+0x380>)
 8004818:	8992      	ldrh	r2, [r2, #12]
 800481a:	b292      	uxth	r2, r2
 800481c:	4293      	cmp	r3, r2
 800481e:	d214      	bcs.n	800484a <Inv_State_0_Int_Cntrl+0x15e>
 8004820:	4b91      	ldr	r3, [pc, #580]	@ (8004a68 <Inv_State_0_Int_Cntrl+0x37c>)
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	4a91      	ldr	r2, [pc, #580]	@ (8004a6c <Inv_State_0_Int_Cntrl+0x380>)
 8004826:	8a12      	ldrh	r2, [r2, #16]
 8004828:	b292      	uxth	r2, r2
 800482a:	4293      	cmp	r3, r2
 800482c:	d90d      	bls.n	800484a <Inv_State_0_Int_Cntrl+0x15e>
	{
		Fast_Limit_Flags.V_Batt = 0;
 800482e:	4b90      	ldr	r3, [pc, #576]	@ (8004a70 <Inv_State_0_Int_Cntrl+0x384>)
 8004830:	881a      	ldrh	r2, [r3, #0]
 8004832:	2120      	movs	r1, #32
 8004834:	438a      	bics	r2, r1
 8004836:	801a      	strh	r2, [r3, #0]
		Avg_Limit_Flags.V_Batt = 0;
 8004838:	4b8e      	ldr	r3, [pc, #568]	@ (8004a74 <Inv_State_0_Int_Cntrl+0x388>)
 800483a:	881a      	ldrh	r2, [r3, #0]
 800483c:	2120      	movs	r1, #32
 800483e:	438a      	bics	r2, r1
 8004840:	801a      	strh	r2, [r3, #0]
		Debug_Grid_Tie.B = 0;
 8004842:	4b8d      	ldr	r3, [pc, #564]	@ (8004a78 <Inv_State_0_Int_Cntrl+0x38c>)
 8004844:	2200      	movs	r2, #0
 8004846:	805a      	strh	r2, [r3, #2]
 8004848:	e002      	b.n	8004850 <Inv_State_0_Int_Cntrl+0x164>
	}
	else
	{
		Debug_Grid_Tie.B = 1;
 800484a:	4b8b      	ldr	r3, [pc, #556]	@ (8004a78 <Inv_State_0_Int_Cntrl+0x38c>)
 800484c:	2201      	movs	r2, #1
 800484e:	805a      	strh	r2, [r3, #2]
	}

	if (V_Mains_Inside_RMS_Limits_Cutin) //  this if statement checks if Mains_Ok signal and Voltage is in limit then mainsvolt_limit_flag is set to zero other wise set to 1
 8004850:	4b8a      	ldr	r3, [pc, #552]	@ (8004a7c <Inv_State_0_Int_Cntrl+0x390>)
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	4a8a      	ldr	r2, [pc, #552]	@ (8004a80 <Inv_State_0_Int_Cntrl+0x394>)
 8004856:	88d2      	ldrh	r2, [r2, #6]
 8004858:	b292      	uxth	r2, r2
 800485a:	4293      	cmp	r3, r2
 800485c:	da19      	bge.n	8004892 <Inv_State_0_Int_Cntrl+0x1a6>
 800485e:	4b87      	ldr	r3, [pc, #540]	@ (8004a7c <Inv_State_0_Int_Cntrl+0x390>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	4a87      	ldr	r2, [pc, #540]	@ (8004a80 <Inv_State_0_Int_Cntrl+0x394>)
 8004864:	8952      	ldrh	r2, [r2, #10]
 8004866:	b292      	uxth	r2, r2
 8004868:	4293      	cmp	r3, r2
 800486a:	dd12      	ble.n	8004892 <Inv_State_0_Int_Cntrl+0x1a6>
	{
		Fast_Limit_Flags.V_Mains = 0;
 800486c:	4b80      	ldr	r3, [pc, #512]	@ (8004a70 <Inv_State_0_Int_Cntrl+0x384>)
 800486e:	881a      	ldrh	r2, [r3, #0]
 8004870:	2102      	movs	r1, #2
 8004872:	438a      	bics	r2, r1
 8004874:	801a      	strh	r2, [r3, #0]
		Fast_Limit_Flags.Grid_Failure = 0;
 8004876:	4b7e      	ldr	r3, [pc, #504]	@ (8004a70 <Inv_State_0_Int_Cntrl+0x384>)
 8004878:	881a      	ldrh	r2, [r3, #0]
 800487a:	4982      	ldr	r1, [pc, #520]	@ (8004a84 <Inv_State_0_Int_Cntrl+0x398>)
 800487c:	400a      	ands	r2, r1
 800487e:	801a      	strh	r2, [r3, #0]
		RMS_Limit_Flags.V_Mains = 0;
 8004880:	4b81      	ldr	r3, [pc, #516]	@ (8004a88 <Inv_State_0_Int_Cntrl+0x39c>)
 8004882:	881a      	ldrh	r2, [r3, #0]
 8004884:	2102      	movs	r1, #2
 8004886:	438a      	bics	r2, r1
 8004888:	801a      	strh	r2, [r3, #0]
		Debug_Grid_Tie.C = 0;
 800488a:	4b7b      	ldr	r3, [pc, #492]	@ (8004a78 <Inv_State_0_Int_Cntrl+0x38c>)
 800488c:	2200      	movs	r2, #0
 800488e:	809a      	strh	r2, [r3, #4]
 8004890:	e002      	b.n	8004898 <Inv_State_0_Int_Cntrl+0x1ac>
	}
	else
	{
		Debug_Grid_Tie.C = 1;
 8004892:	4b79      	ldr	r3, [pc, #484]	@ (8004a78 <Inv_State_0_Int_Cntrl+0x38c>)
 8004894:	2201      	movs	r2, #1
 8004896:	809a      	strh	r2, [r3, #4]
	}

	if (Freq_In_limits)
 8004898:	4b6d      	ldr	r3, [pc, #436]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800489a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800489c:	b29a      	uxth	r2, r3
 800489e:	4b6c      	ldr	r3, [pc, #432]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80048a0:	2146      	movs	r1, #70	@ 0x46
 80048a2:	5a5b      	ldrh	r3, [r3, r1]
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d214      	bcs.n	80048d4 <Inv_State_0_Int_Cntrl+0x1e8>
 80048aa:	4b69      	ldr	r3, [pc, #420]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80048ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	4b67      	ldr	r3, [pc, #412]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80048b2:	2148      	movs	r1, #72	@ 0x48
 80048b4:	5a5b      	ldrh	r3, [r3, r1]
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d90b      	bls.n	80048d4 <Inv_State_0_Int_Cntrl+0x1e8>
	{
		Fast_Limit_Flags.Freq = 0;
 80048bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004a70 <Inv_State_0_Int_Cntrl+0x384>)
 80048be:	881a      	ldrh	r2, [r3, #0]
 80048c0:	2104      	movs	r1, #4
 80048c2:	438a      	bics	r2, r1
 80048c4:	801a      	strh	r2, [r3, #0]
		Debug.B = 0;
 80048c6:	4b71      	ldr	r3, [pc, #452]	@ (8004a8c <Inv_State_0_Int_Cntrl+0x3a0>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	805a      	strh	r2, [r3, #2]
		Debug_Grid_Tie.D = 0;
 80048cc:	4b6a      	ldr	r3, [pc, #424]	@ (8004a78 <Inv_State_0_Int_Cntrl+0x38c>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	80da      	strh	r2, [r3, #6]
 80048d2:	e002      	b.n	80048da <Inv_State_0_Int_Cntrl+0x1ee>
	}
	else
	{
		Debug_Grid_Tie.D = 1;
 80048d4:	4b68      	ldr	r3, [pc, #416]	@ (8004a78 <Inv_State_0_Int_Cntrl+0x38c>)
 80048d6:	2201      	movs	r2, #1
 80048d8:	80da      	strh	r2, [r3, #6]
//		}
//	}

//	current calibration starts here

	Cntr.Calibration_Rqst = Cntr.Calibration_Rqst + 1;
 80048da:	4b5e      	ldr	r3, [pc, #376]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80048dc:	225c      	movs	r2, #92	@ 0x5c
 80048de:	5a9b      	ldrh	r3, [r3, r2]
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	3301      	adds	r3, #1
 80048e4:	b299      	uxth	r1, r3
 80048e6:	4b5b      	ldr	r3, [pc, #364]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80048e8:	225c      	movs	r2, #92	@ 0x5c
 80048ea:	5299      	strh	r1, [r3, r2]
	if(Cntr.Calibration_Rqst >= One_Second_Count)
 80048ec:	4b59      	ldr	r3, [pc, #356]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80048ee:	225c      	movs	r2, #92	@ 0x5c
 80048f0:	5a9b      	ldrh	r3, [r3, r2]
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	2396      	movs	r3, #150	@ 0x96
 80048f6:	019b      	lsls	r3, r3, #6
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d304      	bcc.n	8004906 <Inv_State_0_Int_Cntrl+0x21a>
	{
		Cntr.Calibration_Rqst = One_Second_Count;
 80048fc:	4b55      	ldr	r3, [pc, #340]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 80048fe:	225c      	movs	r2, #92	@ 0x5c
 8004900:	2196      	movs	r1, #150	@ 0x96
 8004902:	0189      	lsls	r1, r1, #6
 8004904:	5299      	strh	r1, [r3, r2]
	}

	if(Cntr.Calibration_Rqst >=One_Second_Count)
 8004906:	4b53      	ldr	r3, [pc, #332]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004908:	225c      	movs	r2, #92	@ 0x5c
 800490a:	5a9b      	ldrh	r3, [r3, r2]
 800490c:	b29a      	uxth	r2, r3
 800490e:	2396      	movs	r3, #150	@ 0x96
 8004910:	019b      	lsls	r3, r3, #6
 8004912:	429a      	cmp	r2, r3
 8004914:	d34b      	bcc.n	80049ae <Inv_State_0_Int_Cntrl+0x2c2>
	{
		if(((I_Inv_pri_ADC > 1800)&&(I_Inv_pri_ADC < 2200))/*&&((I_Mains_CT_ADC > 1900)&&(I_Mains_CT_ADC < 2200))*/)
 8004916:	4b5e      	ldr	r3, [pc, #376]	@ (8004a90 <Inv_State_0_Int_Cntrl+0x3a4>)
 8004918:	889b      	ldrh	r3, [r3, #4]
 800491a:	b29a      	uxth	r2, r3
 800491c:	23e1      	movs	r3, #225	@ 0xe1
 800491e:	00db      	lsls	r3, r3, #3
 8004920:	429a      	cmp	r2, r3
 8004922:	d933      	bls.n	800498c <Inv_State_0_Int_Cntrl+0x2a0>
 8004924:	4b5a      	ldr	r3, [pc, #360]	@ (8004a90 <Inv_State_0_Int_Cntrl+0x3a4>)
 8004926:	889b      	ldrh	r3, [r3, #4]
 8004928:	b29b      	uxth	r3, r3
 800492a:	4a5a      	ldr	r2, [pc, #360]	@ (8004a94 <Inv_State_0_Int_Cntrl+0x3a8>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d82d      	bhi.n	800498c <Inv_State_0_Int_Cntrl+0x2a0>
		{
			Cntr.Calibration_Avg = Cntr.Calibration_Avg + 1;
 8004930:	4b48      	ldr	r3, [pc, #288]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004934:	1c5a      	adds	r2, r3, #1
 8004936:	4b47      	ldr	r3, [pc, #284]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004938:	63da      	str	r2, [r3, #60]	@ 0x3c
			Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum = Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum + I_Inv_pri_ADC;
 800493a:	4b45      	ldr	r3, [pc, #276]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800493c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800493e:	4a54      	ldr	r2, [pc, #336]	@ (8004a90 <Inv_State_0_Int_Cntrl+0x3a4>)
 8004940:	8892      	ldrh	r2, [r2, #4]
 8004942:	b292      	uxth	r2, r2
 8004944:	189a      	adds	r2, r3, r2
 8004946:	4b42      	ldr	r3, [pc, #264]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004948:	67da      	str	r2, [r3, #124]	@ 0x7c
//			Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum = Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum + I_Mains_CT_ADC;

			if(Cntr.Calibration_Avg >= 16)
 800494a:	4b42      	ldr	r3, [pc, #264]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 800494c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800494e:	2b0f      	cmp	r3, #15
 8004950:	d92d      	bls.n	80049ae <Inv_State_0_Int_Cntrl+0x2c2>
			{
				Inv_Cntrl.I_Inv_Pri_Calib_Offset = Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum>>4;
 8004952:	4b3f      	ldr	r3, [pc, #252]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004954:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004956:	091a      	lsrs	r2, r3, #4
 8004958:	4b3d      	ldr	r3, [pc, #244]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800495a:	679a      	str	r2, [r3, #120]	@ 0x78

//				Inv_Cntrl.I_Mains_CT_Calib_Offset = Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum>>4;

				Inv_Cntrl.Calib_Successful_Flag = 1;
 800495c:	4b3c      	ldr	r3, [pc, #240]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800495e:	2290      	movs	r2, #144	@ 0x90
 8004960:	5c99      	ldrb	r1, [r3, r2]
 8004962:	2001      	movs	r0, #1
 8004964:	4301      	orrs	r1, r0
 8004966:	5499      	strb	r1, [r3, r2]

				Cntr.Calibration_Avg = 0;
 8004968:	4b3a      	ldr	r3, [pc, #232]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 800496a:	2200      	movs	r2, #0
 800496c:	63da      	str	r2, [r3, #60]	@ 0x3c
				Cntr.Calibration_Rqst = 0;
 800496e:	4b39      	ldr	r3, [pc, #228]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004970:	225c      	movs	r2, #92	@ 0x5c
 8004972:	2100      	movs	r1, #0
 8004974:	5299      	strh	r1, [r3, r2]
				Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum = 0;
 8004976:	4b36      	ldr	r3, [pc, #216]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004978:	2200      	movs	r2, #0
 800497a:	67da      	str	r2, [r3, #124]	@ 0x7c
				Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum = 0;
 800497c:	4b34      	ldr	r3, [pc, #208]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800497e:	2284      	movs	r2, #132	@ 0x84
 8004980:	2100      	movs	r1, #0
 8004982:	5099      	str	r1, [r3, r2]
				Debug_Grid_Tie.E = 0;
 8004984:	4b3c      	ldr	r3, [pc, #240]	@ (8004a78 <Inv_State_0_Int_Cntrl+0x38c>)
 8004986:	2200      	movs	r2, #0
 8004988:	811a      	strh	r2, [r3, #8]
			if(Cntr.Calibration_Avg >= 16)
 800498a:	e010      	b.n	80049ae <Inv_State_0_Int_Cntrl+0x2c2>
			}
		}
		else
		{
			Cntr.Calibration_Avg = 0;
 800498c:	4b31      	ldr	r3, [pc, #196]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 800498e:	2200      	movs	r2, #0
 8004990:	63da      	str	r2, [r3, #60]	@ 0x3c
			Cntr.Calibration_Rqst = 0;
 8004992:	4b30      	ldr	r3, [pc, #192]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004994:	225c      	movs	r2, #92	@ 0x5c
 8004996:	2100      	movs	r1, #0
 8004998:	5299      	strh	r1, [r3, r2]
			Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum = 0;
 800499a:	4b2d      	ldr	r3, [pc, #180]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 800499c:	2200      	movs	r2, #0
 800499e:	67da      	str	r2, [r3, #124]	@ 0x7c
			Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum = 0;
 80049a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 80049a2:	2284      	movs	r2, #132	@ 0x84
 80049a4:	2100      	movs	r1, #0
 80049a6:	5099      	str	r1, [r3, r2]
			Debug_Grid_Tie.E = 1;
 80049a8:	4b33      	ldr	r3, [pc, #204]	@ (8004a78 <Inv_State_0_Int_Cntrl+0x38c>)
 80049aa:	2201      	movs	r2, #1
 80049ac:	811a      	strh	r2, [r3, #8]
	}


	///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	/***************************State changing code*****************************/
	if ((!Fast_Limit_Flags.V_Mains)
 80049ae:	4b30      	ldr	r3, [pc, #192]	@ (8004a70 <Inv_State_0_Int_Cntrl+0x384>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	079b      	lsls	r3, r3, #30
 80049b4:	0fdb      	lsrs	r3, r3, #31
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d000      	beq.n	80049be <Inv_State_0_Int_Cntrl+0x2d2>
 80049bc:	e06e      	b.n	8004a9c <Inv_State_0_Int_Cntrl+0x3b0>
	&& (!RMS_Limit_Flags.V_Mains)
 80049be:	4b32      	ldr	r3, [pc, #200]	@ (8004a88 <Inv_State_0_Int_Cntrl+0x39c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	079b      	lsls	r3, r3, #30
 80049c4:	0fdb      	lsrs	r3, r3, #31
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d167      	bne.n	8004a9c <Inv_State_0_Int_Cntrl+0x3b0>
	&& (!Fast_Limit_Flags.Freq)
 80049cc:	4b28      	ldr	r3, [pc, #160]	@ (8004a70 <Inv_State_0_Int_Cntrl+0x384>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	075b      	lsls	r3, r3, #29
 80049d2:	0fdb      	lsrs	r3, r3, #31
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d160      	bne.n	8004a9c <Inv_State_0_Int_Cntrl+0x3b0>
	&& (Othr.Inv_Off_Latch==0)
 80049da:	4b2f      	ldr	r3, [pc, #188]	@ (8004a98 <Inv_State_0_Int_Cntrl+0x3ac>)
 80049dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049de:	07db      	lsls	r3, r3, #31
 80049e0:	0fdb      	lsrs	r3, r3, #31
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d159      	bne.n	8004a9c <Inv_State_0_Int_Cntrl+0x3b0>
	&& (!Fast_Limit_Flags.V_Batt)
 80049e8:	4b21      	ldr	r3, [pc, #132]	@ (8004a70 <Inv_State_0_Int_Cntrl+0x384>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	069b      	lsls	r3, r3, #26
 80049ee:	0fdb      	lsrs	r3, r3, #31
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d152      	bne.n	8004a9c <Inv_State_0_Int_Cntrl+0x3b0>
	&& (!Avg_Limit_Flags.V_Batt)
 80049f6:	4b1f      	ldr	r3, [pc, #124]	@ (8004a74 <Inv_State_0_Int_Cntrl+0x388>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	069b      	lsls	r3, r3, #26
 80049fc:	0fdb      	lsrs	r3, r3, #31
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d14b      	bne.n	8004a9c <Inv_State_0_Int_Cntrl+0x3b0>
	&& (Inv_Cntrl.Calib_Successful_Flag))
 8004a04:	4b12      	ldr	r3, [pc, #72]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004a06:	2290      	movs	r2, #144	@ 0x90
 8004a08:	589b      	ldr	r3, [r3, r2]
 8004a0a:	07db      	lsls	r3, r3, #31
 8004a0c:	0fdb      	lsrs	r3, r3, #31
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d043      	beq.n	8004a9c <Inv_State_0_Int_Cntrl+0x3b0>
	{
		Cntr.Inv_EOS0_1 = Cntr.Inv_EOS0_1 + 1;              // end of state 0 to 1 counter
 8004a14:	4b0f      	ldr	r3, [pc, #60]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	1c5a      	adds	r2, r3, #1
 8004a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004a1c:	60da      	str	r2, [r3, #12]
		if (Cntr.Inv_EOS0_1 >= One_Second_Count) // this counter introduces 5 seconds delay before going to state 1
 8004a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	2396      	movs	r3, #150	@ 0x96
 8004a24:	019b      	lsls	r3, r3, #6
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d33b      	bcc.n	8004aa2 <Inv_State_0_Int_Cntrl+0x3b6>
		{

			Inv_Cntrl.State = 1;
 8004a2a:	4b09      	ldr	r3, [pc, #36]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	705a      	strb	r2, [r3, #1]
			Inv_Cntrl.First_Time_State_Entry = 1;
 8004a30:	4b07      	ldr	r3, [pc, #28]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004a32:	781a      	ldrb	r2, [r3, #0]
 8004a34:	2110      	movs	r1, #16
 8004a36:	430a      	orrs	r2, r1
 8004a38:	701a      	strb	r2, [r3, #0]
			Cntr.Inv_EOS0_1 = 0;
 8004a3a:	4b06      	ldr	r3, [pc, #24]	@ (8004a54 <Inv_State_0_Int_Cntrl+0x368>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	60da      	str	r2, [r3, #12]
			Inv_Cntrl.Calib_Successful_Flag = 0;
 8004a40:	4b03      	ldr	r3, [pc, #12]	@ (8004a50 <Inv_State_0_Int_Cntrl+0x364>)
 8004a42:	2290      	movs	r2, #144	@ 0x90
 8004a44:	5c99      	ldrb	r1, [r3, r2]
 8004a46:	2001      	movs	r0, #1
 8004a48:	4381      	bics	r1, r0
 8004a4a:	5499      	strb	r1, [r3, r2]
		if (Cntr.Inv_EOS0_1 >= One_Second_Count) // this counter introduces 5 seconds delay before going to state 1
 8004a4c:	e029      	b.n	8004aa2 <Inv_State_0_Int_Cntrl+0x3b6>
 8004a4e:	46c0      	nop			@ (mov r8, r8)
 8004a50:	200002a0 	.word	0x200002a0
 8004a54:	20000130 	.word	0x20000130
 8004a58:	000004e1 	.word	0x000004e1
 8004a5c:	40012c00 	.word	0x40012c00
 8004a60:	000007da 	.word	0x000007da
 8004a64:	48001400 	.word	0x48001400
 8004a68:	200000b8 	.word	0x200000b8
 8004a6c:	200001b0 	.word	0x200001b0
 8004a70:	20000294 	.word	0x20000294
 8004a74:	2000029c 	.word	0x2000029c
 8004a78:	200004a4 	.word	0x200004a4
 8004a7c:	200000e8 	.word	0x200000e8
 8004a80:	200001cc 	.word	0x200001cc
 8004a84:	fffff7ff 	.word	0xfffff7ff
 8004a88:	20000298 	.word	0x20000298
 8004a8c:	2000043c 	.word	0x2000043c
 8004a90:	20000584 	.word	0x20000584
 8004a94:	00000897 	.word	0x00000897
 8004a98:	200001e4 	.word	0x200001e4
		}
	}

	else
	{
		Cntr.Inv_EOS0_1 = 0;
 8004a9c:	4b10      	ldr	r3, [pc, #64]	@ (8004ae0 <Inv_State_0_Int_Cntrl+0x3f4>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	60da      	str	r2, [r3, #12]
	}

	if ((Inv_Cntrl.ZCD == 1)&&(Fast_Limit_Flags.Freq==0)) // Initializing the count to zero at every zero crossing  wr Zero_cross_value
 8004aa2:	4b10      	ldr	r3, [pc, #64]	@ (8004ae4 <Inv_State_0_Int_Cntrl+0x3f8>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	071b      	lsls	r3, r3, #28
 8004aa8:	0fdb      	lsrs	r3, r3, #31
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d114      	bne.n	8004ada <Inv_State_0_Int_Cntrl+0x3ee>
 8004ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae8 <Inv_State_0_Int_Cntrl+0x3fc>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	075b      	lsls	r3, r3, #29
 8004ab6:	0fdb      	lsrs	r3, r3, #31
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10d      	bne.n	8004ada <Inv_State_0_Int_Cntrl+0x3ee>
	{
		Inv_Cntrl.ZCD = 0;
 8004abe:	4b09      	ldr	r3, [pc, #36]	@ (8004ae4 <Inv_State_0_Int_Cntrl+0x3f8>)
 8004ac0:	781a      	ldrb	r2, [r3, #0]
 8004ac2:	2108      	movs	r1, #8
 8004ac4:	438a      	bics	r2, r1
 8004ac6:	701a      	strb	r2, [r3, #0]
		Inv_Cntrl.Count = Inv_Cntrl.Wave_Shift_Count;
 8004ac8:	4b06      	ldr	r3, [pc, #24]	@ (8004ae4 <Inv_State_0_Int_Cntrl+0x3f8>)
 8004aca:	22a0      	movs	r2, #160	@ 0xa0
 8004acc:	5a9b      	ldrh	r3, [r3, r2]
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	001a      	movs	r2, r3
 8004ad2:	4b04      	ldr	r3, [pc, #16]	@ (8004ae4 <Inv_State_0_Int_Cntrl+0x3f8>)
 8004ad4:	629a      	str	r2, [r3, #40]	@ 0x28
		Update_Sine_Freq_To_Grid_Freq();
 8004ad6:	f7fd fef9 	bl	80028cc <Update_Sine_Freq_To_Grid_Freq>
	}
}
 8004ada:	46c0      	nop			@ (mov r8, r8)
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	20000130 	.word	0x20000130
 8004ae4:	200002a0 	.word	0x200002a0
 8004ae8:	20000294 	.word	0x20000294

08004aec <Inv_State_1_Int_Cntrl>:

void Inv_State_1_Int_Cntrl()
{
 8004aec:	b5b0      	push	{r4, r5, r7, lr}
 8004aee:	af00      	add	r7, sp, #0
	if (Inv_Cntrl.First_Time_State_Entry == 1) // initialize only the required variables
 8004af0:	4bd5      	ldr	r3, [pc, #852]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	06db      	lsls	r3, r3, #27
 8004af6:	0fdb      	lsrs	r3, r3, #31
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d160      	bne.n	8004bc0 <Inv_State_1_Int_Cntrl+0xd4>
	{
//		Cntr.PV_Ref_Soft = 0;
		Inv_Cntrl.V_Batt_Err_Integ=0;
 8004afe:	4bd2      	ldr	r3, [pc, #840]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	61da      	str	r2, [r3, #28]

		if (Inv_Cntrl.Count == 1)
 8004b04:	4bd0      	ldr	r3, [pc, #832]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d105      	bne.n	8004b18 <Inv_State_1_Int_Cntrl+0x2c>
		{
			Inv_Cntrl.Relay_Activation_Delay_Rqst = 1;
 8004b0c:	4bce      	ldr	r3, [pc, #824]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004b0e:	22a6      	movs	r2, #166	@ 0xa6
 8004b10:	5c99      	ldrb	r1, [r3, r2]
 8004b12:	2002      	movs	r0, #2
 8004b14:	4301      	orrs	r1, r0
 8004b16:	5499      	strb	r1, [r3, r2]
		}
		if (Inv_Cntrl.Relay_Activation_Delay_Rqst == 1)
 8004b18:	4bcb      	ldr	r3, [pc, #812]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004b1a:	22a4      	movs	r2, #164	@ 0xa4
 8004b1c:	589b      	ldr	r3, [r3, r2]
 8004b1e:	039b      	lsls	r3, r3, #14
 8004b20:	0fdb      	lsrs	r3, r3, #31
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d108      	bne.n	8004b3a <Inv_State_1_Int_Cntrl+0x4e>
		{
			Cntr.Relay_Activation_Delay = Cntr.Relay_Activation_Delay + 1;
 8004b28:	4bc8      	ldr	r3, [pc, #800]	@ (8004e4c <Inv_State_1_Int_Cntrl+0x360>)
 8004b2a:	2250      	movs	r2, #80	@ 0x50
 8004b2c:	5a9b      	ldrh	r3, [r3, r2]
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	3301      	adds	r3, #1
 8004b32:	b299      	uxth	r1, r3
 8004b34:	4bc5      	ldr	r3, [pc, #788]	@ (8004e4c <Inv_State_1_Int_Cntrl+0x360>)
 8004b36:	2250      	movs	r2, #80	@ 0x50
 8004b38:	5299      	strh	r1, [r3, r2]
		}

		Othr.Relay_Activation_Delay = 0; //remove later on 90deg
 8004b3a:	4bc5      	ldr	r3, [pc, #788]	@ (8004e50 <Inv_State_1_Int_Cntrl+0x364>)
 8004b3c:	2294      	movs	r2, #148	@ 0x94
 8004b3e:	2100      	movs	r1, #0
 8004b40:	5299      	strh	r1, [r3, r2]

		if (Cntr.Relay_Activation_Delay >= (Othr.Relay_Activation_Delay))//// add 48  for relay turn on at 90 deg
 8004b42:	4bc2      	ldr	r3, [pc, #776]	@ (8004e4c <Inv_State_1_Int_Cntrl+0x360>)
 8004b44:	2250      	movs	r2, #80	@ 0x50
 8004b46:	5a9b      	ldrh	r3, [r3, r2]
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	4bc1      	ldr	r3, [pc, #772]	@ (8004e50 <Inv_State_1_Int_Cntrl+0x364>)
 8004b4c:	2194      	movs	r1, #148	@ 0x94
 8004b4e:	5a5b      	ldrh	r3, [r3, r1]
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d31b      	bcc.n	8004b8e <Inv_State_1_Int_Cntrl+0xa2>
		{
			Cntr.Relay_Activation_Delay = 0;
 8004b56:	4bbd      	ldr	r3, [pc, #756]	@ (8004e4c <Inv_State_1_Int_Cntrl+0x360>)
 8004b58:	2250      	movs	r2, #80	@ 0x50
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	5299      	strh	r1, [r3, r2]
			Inv_Cntrl.Relay_Activation_Delay_Rqst = 0;
 8004b5e:	4bba      	ldr	r3, [pc, #744]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004b60:	22a6      	movs	r2, #166	@ 0xa6
 8004b62:	5c99      	ldrb	r1, [r3, r2]
 8004b64:	2002      	movs	r0, #2
 8004b66:	4381      	bics	r1, r0
 8004b68:	5499      	strb	r1, [r3, r2]

			Switch_On_Mains_Relay();  //inverter relay is switched on
 8004b6a:	f7fd fc5b 	bl	8002424 <Switch_On_Mains_Relay>
			Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag = 1;
 8004b6e:	4bb6      	ldr	r3, [pc, #728]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004b70:	2274      	movs	r2, #116	@ 0x74
 8004b72:	5c99      	ldrb	r1, [r3, r2]
 8004b74:	2002      	movs	r0, #2
 8004b76:	4301      	orrs	r1, r0
 8004b78:	5499      	strb	r1, [r3, r2]
			Inv_Cntrl.Diag_Delay = 1; //stops diagnostics for 10 seconds
 8004b7a:	4bb3      	ldr	r3, [pc, #716]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004b7c:	2274      	movs	r2, #116	@ 0x74
 8004b7e:	5c99      	ldrb	r1, [r3, r2]
 8004b80:	2040      	movs	r0, #64	@ 0x40
 8004b82:	4301      	orrs	r1, r0
 8004b84:	5499      	strb	r1, [r3, r2]
			Inv_Cntrl.Local_Load_Compensation = 0;
 8004b86:	4bb0      	ldr	r3, [pc, #704]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004b88:	229c      	movs	r2, #156	@ 0x9c
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	5299      	strh	r1, [r3, r2]
		}

		if(Cntr.ZCD_Diag_Delay>=Ten_Second_Count)    // introducing introducing a delay of 1second
 8004b8e:	4baf      	ldr	r3, [pc, #700]	@ (8004e4c <Inv_State_1_Int_Cntrl+0x360>)
 8004b90:	6a1b      	ldr	r3, [r3, #32]
 8004b92:	4ab0      	ldr	r2, [pc, #704]	@ (8004e54 <Inv_State_1_Int_Cntrl+0x368>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d913      	bls.n	8004bc0 <Inv_State_1_Int_Cntrl+0xd4>
		{
			Cntr.ZCD_Diag_Delay = 0;
 8004b98:	4bac      	ldr	r3, [pc, #688]	@ (8004e4c <Inv_State_1_Int_Cntrl+0x360>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	621a      	str	r2, [r3, #32]
			Inv_Cntrl.First_Time_State_Entry = 0;
 8004b9e:	4baa      	ldr	r3, [pc, #680]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004ba0:	781a      	ldrb	r2, [r3, #0]
 8004ba2:	2110      	movs	r1, #16
 8004ba4:	438a      	bics	r2, r1
 8004ba6:	701a      	strb	r2, [r3, #0]
			Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag = 0;
 8004ba8:	4ba7      	ldr	r3, [pc, #668]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004baa:	2274      	movs	r2, #116	@ 0x74
 8004bac:	5c99      	ldrb	r1, [r3, r2]
 8004bae:	2002      	movs	r0, #2
 8004bb0:	4381      	bics	r1, r0
 8004bb2:	5499      	strb	r1, [r3, r2]
			Inv_Cntrl.V_Batt_Err = 0;
 8004bb4:	4ba4      	ldr	r3, [pc, #656]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	619a      	str	r2, [r3, #24]
			Inv_Cntrl.I_Peak_Ref = 0;
 8004bba:	4ba3      	ldr	r3, [pc, #652]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	60da      	str	r2, [r3, #12]
//			Inv_Cntrl.PV_ref = V_PV_ADC - 20;

		}
	}

	if (Inv_Cntrl.ZCD == 1) // Initializing the count to zero at every zero crossing  wr Zero_cross_value
 8004bc0:	4ba1      	ldr	r3, [pc, #644]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	071b      	lsls	r3, r3, #28
 8004bc6:	0fdb      	lsrs	r3, r3, #31
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d10d      	bne.n	8004bea <Inv_State_1_Int_Cntrl+0xfe>
	{
		Inv_Cntrl.ZCD = 0;
 8004bce:	4b9e      	ldr	r3, [pc, #632]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bd0:	781a      	ldrb	r2, [r3, #0]
 8004bd2:	2108      	movs	r1, #8
 8004bd4:	438a      	bics	r2, r1
 8004bd6:	701a      	strb	r2, [r3, #0]
		Inv_Cntrl.Count = Inv_Cntrl.Wave_Shift_Count;
 8004bd8:	4b9b      	ldr	r3, [pc, #620]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bda:	22a0      	movs	r2, #160	@ 0xa0
 8004bdc:	5a9b      	ldrh	r3, [r3, r2]
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	001a      	movs	r2, r3
 8004be2:	4b99      	ldr	r3, [pc, #612]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004be4:	629a      	str	r2, [r3, #40]	@ 0x28
		Anti_Islanding_Update_Sine_Freq_To_Grid_Freq();
 8004be6:	f7fd fe91 	bl	800290c <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq>
	}

	    /////////////////////////////////////////////////////////////////////////////////////////////////////////
	if (Inv_Cntrl.First_Time_State_Entry == 0)
 8004bea:	4b97      	ldr	r3, [pc, #604]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	06db      	lsls	r3, r3, #27
 8004bf0:	0fdb      	lsrs	r3, r3, #31
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d000      	beq.n	8004bfa <Inv_State_1_Int_Cntrl+0x10e>
 8004bf8:	e123      	b.n	8004e42 <Inv_State_1_Int_Cntrl+0x356>
	{
		if(Inv_Cntrl.Count == Inv_Cntrl.Half_Wave_Symm_Count)
 8004bfa:	4b93      	ldr	r3, [pc, #588]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfe:	4a92      	ldr	r2, [pc, #584]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c00:	21a2      	movs	r1, #162	@ 0xa2
 8004c02:	5a52      	ldrh	r2, [r2, r1]
 8004c04:	b292      	uxth	r2, r2
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d106      	bne.n	8004c18 <Inv_State_1_Int_Cntrl+0x12c>
		{
			Inv_Cntrl.Count = Inv_Cntrl.Half_Wave_Symm_Adjst;
 8004c0a:	4b8f      	ldr	r3, [pc, #572]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c0c:	22a4      	movs	r2, #164	@ 0xa4
 8004c0e:	5a9b      	ldrh	r3, [r3, r2]
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	001a      	movs	r2, r3
 8004c14:	4b8c      	ldr	r3, [pc, #560]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c16:	629a      	str	r2, [r3, #40]	@ 0x28
			 * Since interrupt comes slower than actual freq, our count reaches only 189 in every cycle instead of 192.
			 * In half grid cycle our count reaches 94.5 => 94, now when count reaches exactly Wave_Shift_Count + 94,
			 * we need to advance the count by (192-189)/2 = 1.
			 */
		}
		Inverter_ON();
 8004c18:	f7fd fc12 	bl	8002440 <Inverter_ON>

		Inv_Cntrl.V_Batt_ref = V_Batt_390V;
 8004c1c:	4b8a      	ldr	r3, [pc, #552]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c1e:	22c8      	movs	r2, #200	@ 0xc8
 8004c20:	00d2      	lsls	r2, r2, #3
 8004c22:	621a      	str	r2, [r3, #32]
		Inv_Cntrl.V_Batt_Err = (V_DC_Link_ADC - Inv_Cntrl.V_Batt_ref); //minimize hardware rc filter delays when sensing V_Batt_ADC
 8004c24:	4b8c      	ldr	r3, [pc, #560]	@ (8004e58 <Inv_State_1_Int_Cntrl+0x36c>)
 8004c26:	891b      	ldrh	r3, [r3, #8]
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	001a      	movs	r2, r3
 8004c2c:	4b86      	ldr	r3, [pc, #536]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c2e:	6a1b      	ldr	r3, [r3, #32]
 8004c30:	1ad2      	subs	r2, r2, r3
 8004c32:	4b85      	ldr	r3, [pc, #532]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c34:	619a      	str	r2, [r3, #24]

//		Inv_Cntrl.V_Batt_Err = (V_PV_ADC - Inv_Cntrl.V_Batt_ref); //minimize hardware rc filter delays when sensing V_Batt_ADC

		if(Inv_Cntrl.V_Batt_Err > V_Batt_Error_45V)
 8004c36:	4b84      	ldr	r3, [pc, #528]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	2bb9      	cmp	r3, #185	@ 0xb9
 8004c3c:	dd02      	ble.n	8004c44 <Inv_State_1_Int_Cntrl+0x158>
		{
			Inv_Cntrl.V_Batt_Err = V_Batt_Error_45V;
 8004c3e:	4b82      	ldr	r3, [pc, #520]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c40:	22b9      	movs	r2, #185	@ 0xb9
 8004c42:	619a      	str	r2, [r3, #24]
		}

		if(Inv_Cntrl.V_Batt_Err < -(V_Batt_Error_45V))
 8004c44:	4b80      	ldr	r3, [pc, #512]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	33b9      	adds	r3, #185	@ 0xb9
 8004c4a:	da03      	bge.n	8004c54 <Inv_State_1_Int_Cntrl+0x168>
		{
			Inv_Cntrl.V_Batt_Err = -V_Batt_Error_45V;
 8004c4c:	4b7e      	ldr	r3, [pc, #504]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c4e:	22b9      	movs	r2, #185	@ 0xb9
 8004c50:	4252      	negs	r2, r2
 8004c52:	619a      	str	r2, [r3, #24]
		}

		Inv_Cntrl.V_Loop_Proportional_OP = (Inv_Cntrl.V_Batt_Err * Inv_Cntrl.Kp_V_DC_Link_Loop)>>12;
 8004c54:	4b7c      	ldr	r3, [pc, #496]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	4a7b      	ldr	r2, [pc, #492]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c5a:	21b8      	movs	r1, #184	@ 0xb8
 8004c5c:	5852      	ldr	r2, [r2, r1]
 8004c5e:	4353      	muls	r3, r2
 8004c60:	131a      	asrs	r2, r3, #12
 8004c62:	4b79      	ldr	r3, [pc, #484]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c64:	21c0      	movs	r1, #192	@ 0xc0
 8004c66:	505a      	str	r2, [r3, r1]

		if (Inv_Cntrl.V_Batt_Err >= V_Batt_2V)
 8004c68:	4b77      	ldr	r3, [pc, #476]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	2b07      	cmp	r3, #7
 8004c6e:	dd0a      	ble.n	8004c86 <Inv_State_1_Int_Cntrl+0x19a>
		{
			Inv_Cntrl.V_Batt_Err_Integ = ((Inv_Cntrl.V_Batt_Err * Inv_Cntrl.Ki_V_DC_Link_Loop)) + Inv_Cntrl.V_Batt_Err_Integ;
 8004c70:	4b75      	ldr	r3, [pc, #468]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	4a74      	ldr	r2, [pc, #464]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c76:	21bc      	movs	r1, #188	@ 0xbc
 8004c78:	5852      	ldr	r2, [r2, r1]
 8004c7a:	435a      	muls	r2, r3
 8004c7c:	4b72      	ldr	r3, [pc, #456]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c7e:	69db      	ldr	r3, [r3, #28]
 8004c80:	18d2      	adds	r2, r2, r3
 8004c82:	4b71      	ldr	r3, [pc, #452]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c84:	61da      	str	r2, [r3, #28]
		}

		if (Inv_Cntrl.V_Batt_Err <= -(V_Batt_2V))
 8004c86:	4b70      	ldr	r3, [pc, #448]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	3307      	adds	r3, #7
 8004c8c:	da0a      	bge.n	8004ca4 <Inv_State_1_Int_Cntrl+0x1b8>
		{
			Inv_Cntrl.V_Batt_Err_Integ = ((Inv_Cntrl.V_Batt_Err * Inv_Cntrl.Ki_V_DC_Link_Loop)) + Inv_Cntrl.V_Batt_Err_Integ;
 8004c8e:	4b6e      	ldr	r3, [pc, #440]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	4a6d      	ldr	r2, [pc, #436]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c94:	21bc      	movs	r1, #188	@ 0xbc
 8004c96:	5852      	ldr	r2, [r2, r1]
 8004c98:	435a      	muls	r2, r3
 8004c9a:	4b6b      	ldr	r3, [pc, #428]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	18d2      	adds	r2, r2, r3
 8004ca0:	4b69      	ldr	r3, [pc, #420]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004ca2:	61da      	str	r2, [r3, #28]
		}

		if(Inv_Cntrl.V_Batt_Err <= -(V_Batt_10V))
 8004ca4:	4b68      	ldr	r3, [pc, #416]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	3328      	adds	r3, #40	@ 0x28
 8004caa:	da02      	bge.n	8004cb2 <Inv_State_1_Int_Cntrl+0x1c6>
		{
			Inv_Cntrl.V_Batt_Err_Integ = 0;
 8004cac:	4b66      	ldr	r3, [pc, #408]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	61da      	str	r2, [r3, #28]
		}

		if(Norm_Rms.I_Inv_Pri >= 900)
 8004cb2:	4b6a      	ldr	r3, [pc, #424]	@ (8004e5c <Inv_State_1_Int_Cntrl+0x370>)
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	23e1      	movs	r3, #225	@ 0xe1
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	db04      	blt.n	8004cc8 <Inv_State_1_Int_Cntrl+0x1dc>
		{
			Inv_Cntrl.V_Batt_Err_Integ = Inv_Cntrl.V_Batt_Err_Integ - 1;
 8004cbe:	4b62      	ldr	r3, [pc, #392]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cc0:	69db      	ldr	r3, [r3, #28]
 8004cc2:	1e5a      	subs	r2, r3, #1
 8004cc4:	4b60      	ldr	r3, [pc, #384]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cc6:	61da      	str	r2, [r3, #28]
		}
		Batt_V_Err_Integ_Saturator_Code(); // this function contains the code which limits the Inv_Cntrl.V_Batt_Err_Integ value to inverter peak limit
 8004cc8:	f7fe f860 	bl	8002d8c <Batt_V_Err_Integ_Saturator_Code>

		Inv_Cntrl.I_Peak_Ref = Inv_Cntrl.V_Batt_Err_Prop_Integ;
 8004ccc:	4b5e      	ldr	r3, [pc, #376]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cce:	22c4      	movs	r2, #196	@ 0xc4
 8004cd0:	589a      	ldr	r2, [r3, r2]
 8004cd2:	4b5d      	ldr	r3, [pc, #372]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cd4:	60da      	str	r2, [r3, #12]

			/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

		Inv_Cntrl.I_Ref = (Inv_Cntrl.I_Peak_Ref * Sine_PWM[Inv_Cntrl.Count - 1])>> 12; // multiplying the peak  value with sine reference  : 2000 gives 2000 value
 8004cd6:	4b5c      	ldr	r3, [pc, #368]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cd8:	68da      	ldr	r2, [r3, #12]
 8004cda:	4b5b      	ldr	r3, [pc, #364]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cde:	1e59      	subs	r1, r3, #1
 8004ce0:	4b5f      	ldr	r3, [pc, #380]	@ (8004e60 <Inv_State_1_Int_Cntrl+0x374>)
 8004ce2:	0089      	lsls	r1, r1, #2
 8004ce4:	58cb      	ldr	r3, [r1, r3]
 8004ce6:	4353      	muls	r3, r2
 8004ce8:	131a      	asrs	r2, r3, #12
 8004cea:	4b57      	ldr	r3, [pc, #348]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cec:	611a      	str	r2, [r3, #16]

		Inv_Cntrl.I_Error_Inv = (Inv_Cntrl.I_Ref - Norm_ADC.I_Inv_Pri_AC); //  comparing the reference current with inverter current
 8004cee:	4b56      	ldr	r3, [pc, #344]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cf0:	691a      	ldr	r2, [r3, #16]
 8004cf2:	4b5c      	ldr	r3, [pc, #368]	@ (8004e64 <Inv_State_1_Int_Cntrl+0x378>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	1ad2      	subs	r2, r2, r3
 8004cf8:	4b53      	ldr	r3, [pc, #332]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cfa:	615a      	str	r2, [r3, #20]

		Inv_Cntrl.V_Delta_Generate = ((Inv_Cntrl.I_Error_Inv * (int32_t) Inv_Cntrl.Kp_I_Inv_Loop) >> 12); // voltage generated after the current loop
 8004cfc:	4b52      	ldr	r3, [pc, #328]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cfe:	695a      	ldr	r2, [r3, #20]
 8004d00:	4b51      	ldr	r3, [pc, #324]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d04:	4353      	muls	r3, r2
 8004d06:	131a      	asrs	r2, r3, #12
 8004d08:	4b4f      	ldr	r3, [pc, #316]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d0a:	609a      	str	r2, [r3, #8]

		V_Delta_Generate_Saturator_Code();   // limiting V_Delta_Generate to 1000
 8004d0c:	f7fe f8b0 	bl	8002e70 <V_Delta_Generate_Saturator_Code>
		Inv_Cntrl.V_Delta_Generate=Inv_Cntrl.V_Delta_Generate>>3;
 8004d10:	4b4d      	ldr	r3, [pc, #308]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	10da      	asrs	r2, r3, #3
 8004d16:	4b4c      	ldr	r3, [pc, #304]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d18:	609a      	str	r2, [r3, #8]


		Inv_Cntrl.V_Batt_For_Mains_Adjst = V_DC_Link_ADC;
 8004d1a:	4b4f      	ldr	r3, [pc, #316]	@ (8004e58 <Inv_State_1_Int_Cntrl+0x36c>)
 8004d1c:	891b      	ldrh	r3, [r3, #8]
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	001a      	movs	r2, r3
 8004d22:	4b49      	ldr	r3, [pc, #292]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d24:	65da      	str	r2, [r3, #92]	@ 0x5c
		if(V_DC_Link_ADC<V_Batt_ADC_310V) // 1508 -> 30V
 8004d26:	4b4c      	ldr	r3, [pc, #304]	@ (8004e58 <Inv_State_1_Int_Cntrl+0x36c>)
 8004d28:	891b      	ldrh	r3, [r3, #8]
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	4a4e      	ldr	r2, [pc, #312]	@ (8004e68 <Inv_State_1_Int_Cntrl+0x37c>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d802      	bhi.n	8004d38 <Inv_State_1_Int_Cntrl+0x24c>
		{
		 Inv_Cntrl.V_Batt_For_Mains_Adjst = V_Batt_ADC_310V;
 8004d32:	4b45      	ldr	r3, [pc, #276]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d34:	4a4d      	ldr	r2, [pc, #308]	@ (8004e6c <Inv_State_1_Int_Cntrl+0x380>)
 8004d36:	65da      	str	r2, [r3, #92]	@ 0x5c
		}

		Inv_Cntrl.V_Mains_Adjstr =  (Norm_V_Batt_450V_Lsh_12/Inv_Cntrl.V_Batt_For_Mains_Adjst);
 8004d38:	4b43      	ldr	r3, [pc, #268]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d3c:	0019      	movs	r1, r3
 8004d3e:	484c      	ldr	r0, [pc, #304]	@ (8004e70 <Inv_State_1_Int_Cntrl+0x384>)
 8004d40:	f7fb f9e2 	bl	8000108 <__udivsi3>
 8004d44:	0003      	movs	r3, r0
 8004d46:	001a      	movs	r2, r3
 8004d48:	4b3f      	ldr	r3, [pc, #252]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d4a:	659a      	str	r2, [r3, #88]	@ 0x58

		Inv_Cntrl.V_Mains_FF = ( ( (Norm_ADC.V_Mains_AC * Inv_Cntrl.Divide_1_By_5P3)>>12 )* Inv_Cntrl.V_Mains_Adjstr) >> 12;
 8004d4c:	4b45      	ldr	r3, [pc, #276]	@ (8004e64 <Inv_State_1_Int_Cntrl+0x378>)
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	4a3d      	ldr	r2, [pc, #244]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d52:	21c8      	movs	r1, #200	@ 0xc8
 8004d54:	5852      	ldr	r2, [r2, r1]
 8004d56:	4353      	muls	r3, r2
 8004d58:	131a      	asrs	r2, r3, #12
 8004d5a:	4b3b      	ldr	r3, [pc, #236]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d5e:	4353      	muls	r3, r2
 8004d60:	131b      	asrs	r3, r3, #12
 8004d62:	001c      	movs	r4, r3
 8004d64:	17db      	asrs	r3, r3, #31
 8004d66:	001d      	movs	r5, r3
 8004d68:	4b37      	ldr	r3, [pc, #220]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d6a:	651c      	str	r4, [r3, #80]	@ 0x50
 8004d6c:	655d      	str	r5, [r3, #84]	@ 0x54

		Inv_Cntrl.V_Generate =	(Inv_Cntrl.V_Mains_FF + Inv_Cntrl.V_Delta_Generate); // we are scaling by 0.5 so that we can limit the Inv_Cntrl.V_Generate to fit into duty_cycle values
 8004d6e:	4b36      	ldr	r3, [pc, #216]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d74:	4b34      	ldr	r3, [pc, #208]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	18d3      	adds	r3, r2, r3
 8004d7a:	001a      	movs	r2, r3
 8004d7c:	4b32      	ldr	r3, [pc, #200]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d7e:	605a      	str	r2, [r3, #4]

		V_Generate_Saturator_Code(); // this function has the code which limits the Inv_Cntrl.V_Generate value to V_Peak_Inverter_Capability
 8004d80:	f7fe f85a 	bl	8002e38 <V_Generate_Saturator_Code>

		Inv_Cntrl.Inv_PWM_50_Percent = PWM_50_percnt;
 8004d84:	4b3b      	ldr	r3, [pc, #236]	@ (8004e74 <Inv_State_1_Int_Cntrl+0x388>)
 8004d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d88:	085b      	lsrs	r3, r3, #1
 8004d8a:	0019      	movs	r1, r3
 8004d8c:	4b2e      	ldr	r3, [pc, #184]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d8e:	22d4      	movs	r2, #212	@ 0xd4
 8004d90:	5099      	str	r1, [r3, r2]

		if(Inv_Cntrl.V_Generate > Inv_Cntrl.Inv_PWM_50_Percent)
 8004d92:	4b2d      	ldr	r3, [pc, #180]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	4b2c      	ldr	r3, [pc, #176]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d98:	21d4      	movs	r1, #212	@ 0xd4
 8004d9a:	585b      	ldr	r3, [r3, r1]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	dd04      	ble.n	8004daa <Inv_State_1_Int_Cntrl+0x2be>
		{
			Inv_Cntrl.V_Generate = Inv_Cntrl.Inv_PWM_50_Percent;
 8004da0:	4b29      	ldr	r3, [pc, #164]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004da2:	22d4      	movs	r2, #212	@ 0xd4
 8004da4:	589a      	ldr	r2, [r3, r2]
 8004da6:	4b28      	ldr	r3, [pc, #160]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004da8:	605a      	str	r2, [r3, #4]
		}
		if(Inv_Cntrl.V_Generate < -(Inv_Cntrl.Inv_PWM_50_Percent))
 8004daa:	4b27      	ldr	r3, [pc, #156]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dac:	685a      	ldr	r2, [r3, #4]
 8004dae:	4b26      	ldr	r3, [pc, #152]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004db0:	21d4      	movs	r1, #212	@ 0xd4
 8004db2:	585b      	ldr	r3, [r3, r1]
 8004db4:	425b      	negs	r3, r3
 8004db6:	429a      	cmp	r2, r3
 8004db8:	da05      	bge.n	8004dc6 <Inv_State_1_Int_Cntrl+0x2da>
		{
			Inv_Cntrl.V_Generate = -Inv_Cntrl.Inv_PWM_50_Percent;
 8004dba:	4b23      	ldr	r3, [pc, #140]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dbc:	22d4      	movs	r2, #212	@ 0xd4
 8004dbe:	589b      	ldr	r3, [r3, r2]
 8004dc0:	425a      	negs	r2, r3
 8004dc2:	4b21      	ldr	r3, [pc, #132]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dc4:	605a      	str	r2, [r3, #4]
		}

		if(Inv_Cntrl.V_Generate >= 0)
 8004dc6:	4b20      	ldr	r3, [pc, #128]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	db0a      	blt.n	8004de4 <Inv_State_1_Int_Cntrl+0x2f8>
		{
			Inv_Cntrl.Duty_Cycle_1 = (Inv_Cntrl.V_Generate)<<1;
 8004dce:	4b1e      	ldr	r3, [pc, #120]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	18db      	adds	r3, r3, r3
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dda:	859a      	strh	r2, [r3, #44]	@ 0x2c
			Inv_Cntrl.Duty_Cycle_2 = 0;
 8004ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	85da      	strh	r2, [r3, #46]	@ 0x2e
 8004de2:	e00b      	b.n	8004dfc <Inv_State_1_Int_Cntrl+0x310>
		}
		else
		{
			Inv_Cntrl.Duty_Cycle_1 = 0;
 8004de4:	4b18      	ldr	r3, [pc, #96]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	859a      	strh	r2, [r3, #44]	@ 0x2c
			Inv_Cntrl.Duty_Cycle_2 = -((Inv_Cntrl.V_Generate)<<1);
 8004dea:	4b17      	ldr	r3, [pc, #92]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	18db      	adds	r3, r3, r3
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	425b      	negs	r3, r3
 8004df6:	b29a      	uxth	r2, r3
 8004df8:	4b13      	ldr	r3, [pc, #76]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dfa:	85da      	strh	r2, [r3, #46]	@ 0x2e
		}

		if(Inv_Cntrl.I_Peak_Ref >= 65)
 8004dfc:	4b12      	ldr	r3, [pc, #72]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	2b40      	cmp	r3, #64	@ 0x40
 8004e02:	dd09      	ble.n	8004e18 <Inv_State_1_Int_Cntrl+0x32c>
		{
			Inverter_ON();
 8004e04:	f7fd fb1c 	bl	8002440 <Inverter_ON>
			TIM1->BDTR |= TIM_BDTR_MOE; //Main   OC enable MOE bit
 8004e08:	4b1a      	ldr	r3, [pc, #104]	@ (8004e74 <Inv_State_1_Int_Cntrl+0x388>)
 8004e0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e0c:	4b19      	ldr	r3, [pc, #100]	@ (8004e74 <Inv_State_1_Int_Cntrl+0x388>)
 8004e0e:	2180      	movs	r1, #128	@ 0x80
 8004e10:	0209      	lsls	r1, r1, #8
 8004e12:	430a      	orrs	r2, r1
 8004e14:	645a      	str	r2, [r3, #68]	@ 0x44
 8004e16:	e00a      	b.n	8004e2e <Inv_State_1_Int_Cntrl+0x342>
		}
		else
		{
			Inv_Cntrl.I_Peak_Ref = 0;
 8004e18:	4b0b      	ldr	r3, [pc, #44]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	60da      	str	r2, [r3, #12]
			Inverter_OFF();
 8004e1e:	f7fd fa85 	bl	800232c <Inverter_OFF>
			TIM1->BDTR &= ~TIM_BDTR_MOE; //Main   OC enable MOE bit
 8004e22:	4b14      	ldr	r3, [pc, #80]	@ (8004e74 <Inv_State_1_Int_Cntrl+0x388>)
 8004e24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e26:	4b13      	ldr	r3, [pc, #76]	@ (8004e74 <Inv_State_1_Int_Cntrl+0x388>)
 8004e28:	4913      	ldr	r1, [pc, #76]	@ (8004e78 <Inv_State_1_Int_Cntrl+0x38c>)
 8004e2a:	400a      	ands	r2, r1
 8004e2c:	645a      	str	r2, [r3, #68]	@ 0x44

//		Inv_Cntrl.Duty_Cycle_1 = ((PWM_50_percnt) + (Inv_Cntrl.V_Generate));
//
//		Inv_Cntrl.Duty_Cycle_2 = ((PWM_50_percnt) - (Inv_Cntrl.V_Generate));

		TIM1->CCR2 = Inv_Cntrl.Duty_Cycle_1; // these two lines denote the values to be send to the  CCR register
 8004e2e:	4b06      	ldr	r3, [pc, #24]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	4b0f      	ldr	r3, [pc, #60]	@ (8004e74 <Inv_State_1_Int_Cntrl+0x388>)
 8004e36:	639a      	str	r2, [r3, #56]	@ 0x38

		TIM1->CCR3 = Inv_Cntrl.Duty_Cycle_2;
 8004e38:	4b03      	ldr	r3, [pc, #12]	@ (8004e48 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e74 <Inv_State_1_Int_Cntrl+0x388>)
 8004e40:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
}
 8004e42:	46c0      	nop			@ (mov r8, r8)
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bdb0      	pop	{r4, r5, r7, pc}
 8004e48:	200002a0 	.word	0x200002a0
 8004e4c:	20000130 	.word	0x20000130
 8004e50:	200001e4 	.word	0x200001e4
 8004e54:	000176ff 	.word	0x000176ff
 8004e58:	20000584 	.word	0x20000584
 8004e5c:	200000e8 	.word	0x200000e8
 8004e60:	08009390 	.word	0x08009390
 8004e64:	20000078 	.word	0x20000078
 8004e68:	0000051a 	.word	0x0000051a
 8004e6c:	0000051b 	.word	0x0000051b
 8004e70:	0069600c 	.word	0x0069600c
 8004e74:	40012c00 	.word	0x40012c00
 8004e78:	ffff7fff 	.word	0xffff7fff

08004e7c <PV_State_0_Int_Cntrl_Fn>:

void PV_State_0_Int_Cntrl_Fn()
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
	if (PV_Cntrl.First_Time_State_Entry != 0)
 8004e80:	4b40      	ldr	r3, [pc, #256]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	069b      	lsls	r3, r3, #26
 8004e86:	0fdb      	lsrs	r3, r3, #31
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d02d      	beq.n	8004eea <PV_State_0_Int_Cntrl_Fn+0x6e>
	{
		PV_Cntrl.Delta_Duty 	= 1; //refers to 1V
 8004e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004e90:	2201      	movs	r2, #1
 8004e92:	81da      	strh	r2, [r3, #14]
		PV_Cntrl.Duty_Cycle 	= 0;
 8004e94:	4b3b      	ldr	r3, [pc, #236]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	819a      	strh	r2, [r3, #12]
		PV_Cntrl.Duty_Dec 		= 0;
 8004e9a:	4b3a      	ldr	r3, [pc, #232]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004e9c:	781a      	ldrb	r2, [r3, #0]
 8004e9e:	2102      	movs	r1, #2
 8004ea0:	438a      	bics	r2, r1
 8004ea2:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.Duty_Inc 		= 0;
 8004ea4:	4b37      	ldr	r3, [pc, #220]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004ea6:	781a      	ldrb	r2, [r3, #0]
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	438a      	bics	r2, r1
 8004eac:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.Duty_Sweep_Mode = 1;
 8004eae:	4b35      	ldr	r3, [pc, #212]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004eb0:	781a      	ldrb	r2, [r3, #0]
 8004eb2:	2104      	movs	r1, #4
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.Power_New 		= 0;
 8004eb8:	4b32      	ldr	r3, [pc, #200]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	609a      	str	r2, [r3, #8]
		PV_Cntrl.Power_Old 		= 0;
 8004ebe:	4b31      	ldr	r3, [pc, #196]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	605a      	str	r2, [r3, #4]
		PV_Cntrl.State 			= 0;
 8004ec4:	4b2f      	ldr	r3, [pc, #188]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.I_PV_Soft_Limit_Flag = 0;
 8004eca:	4b2e      	ldr	r3, [pc, #184]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004ecc:	781a      	ldrb	r2, [r3, #0]
 8004ece:	2108      	movs	r1, #8
 8004ed0:	438a      	bics	r2, r1
 8004ed2:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.First_Time_State_Entry = 0;
 8004ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004ed6:	781a      	ldrb	r2, [r3, #0]
 8004ed8:	2120      	movs	r1, #32
 8004eda:	438a      	bics	r2, r1
 8004edc:	701a      	strb	r2, [r3, #0]

		Cntr.Mppt_Loop 			= 0;
 8004ede:	4b2a      	ldr	r3, [pc, #168]	@ (8004f88 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	609a      	str	r2, [r3, #8]
		Cntr.PV_EOS0 			= 0;
 8004ee4:	4b28      	ldr	r3, [pc, #160]	@ (8004f88 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	611a      	str	r2, [r3, #16]
	}
	MPPT_OFF();
 8004eea:	f7fd fab7 	bl	800245c <MPPT_OFF>

	if (V_PV_Inside_Avg_Limits_Cutin)
 8004eee:	4b27      	ldr	r3, [pc, #156]	@ (8004f8c <PV_State_0_Int_Cntrl_Fn+0x110>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a27      	ldr	r2, [pc, #156]	@ (8004f90 <PV_State_0_Int_Cntrl_Fn+0x114>)
 8004ef4:	8852      	ldrh	r2, [r2, #2]
 8004ef6:	b292      	uxth	r2, r2
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d810      	bhi.n	8004f1e <PV_State_0_Int_Cntrl_Fn+0xa2>
 8004efc:	4b23      	ldr	r3, [pc, #140]	@ (8004f8c <PV_State_0_Int_Cntrl_Fn+0x110>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a23      	ldr	r2, [pc, #140]	@ (8004f90 <PV_State_0_Int_Cntrl_Fn+0x114>)
 8004f02:	88d2      	ldrh	r2, [r2, #6]
 8004f04:	b292      	uxth	r2, r2
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d309      	bcc.n	8004f1e <PV_State_0_Int_Cntrl_Fn+0xa2>
	{
		Fast_Limit_Flags.V_PV = 0;
 8004f0a:	4b22      	ldr	r3, [pc, #136]	@ (8004f94 <PV_State_0_Int_Cntrl_Fn+0x118>)
 8004f0c:	881a      	ldrh	r2, [r3, #0]
 8004f0e:	2108      	movs	r1, #8
 8004f10:	438a      	bics	r2, r1
 8004f12:	801a      	strh	r2, [r3, #0]
		Avg_Limit_Flags.V_PV = 0;
 8004f14:	4b20      	ldr	r3, [pc, #128]	@ (8004f98 <PV_State_0_Int_Cntrl_Fn+0x11c>)
 8004f16:	881a      	ldrh	r2, [r3, #0]
 8004f18:	2108      	movs	r1, #8
 8004f1a:	438a      	bics	r2, r1
 8004f1c:	801a      	strh	r2, [r3, #0]
	}

	if (V_Batt_Inside_Avg_Limits_Cutin)
 8004f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8004f8c <PV_State_0_Int_Cntrl_Fn+0x110>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	4a1b      	ldr	r2, [pc, #108]	@ (8004f90 <PV_State_0_Int_Cntrl_Fn+0x114>)
 8004f24:	8992      	ldrh	r2, [r2, #12]
 8004f26:	b292      	uxth	r2, r2
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d213      	bcs.n	8004f54 <PV_State_0_Int_Cntrl_Fn+0xd8>
 8004f2c:	4b17      	ldr	r3, [pc, #92]	@ (8004f8c <PV_State_0_Int_Cntrl_Fn+0x110>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	4a17      	ldr	r2, [pc, #92]	@ (8004f90 <PV_State_0_Int_Cntrl_Fn+0x114>)
 8004f32:	8a12      	ldrh	r2, [r2, #16]
 8004f34:	b292      	uxth	r2, r2
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d90c      	bls.n	8004f54 <PV_State_0_Int_Cntrl_Fn+0xd8>
	{
		Fast_Limit_Flags.V_Batt = 0;
 8004f3a:	4b16      	ldr	r3, [pc, #88]	@ (8004f94 <PV_State_0_Int_Cntrl_Fn+0x118>)
 8004f3c:	881a      	ldrh	r2, [r3, #0]
 8004f3e:	2120      	movs	r1, #32
 8004f40:	438a      	bics	r2, r1
 8004f42:	801a      	strh	r2, [r3, #0]
		Avg_Limit_Flags.V_Batt = 0;
 8004f44:	4b14      	ldr	r3, [pc, #80]	@ (8004f98 <PV_State_0_Int_Cntrl_Fn+0x11c>)
 8004f46:	881a      	ldrh	r2, [r3, #0]
 8004f48:	2120      	movs	r1, #32
 8004f4a:	438a      	bics	r2, r1
 8004f4c:	801a      	strh	r2, [r3, #0]
		Debug_Grid_Tie.B = 0;
 8004f4e:	4b13      	ldr	r3, [pc, #76]	@ (8004f9c <PV_State_0_Int_Cntrl_Fn+0x120>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	805a      	strh	r2, [r3, #2]
	}

//	if ((!Fast_Limit_Flags.V_PV) && (!Avg_Limit_Flags.V_PV) && (Fast_Limit_Flags.V_Batt) && (Avg_Limit_Flags.V_Batt))
//	{
		Cntr.PV_EOS0 = Cntr.PV_EOS0 + 1;            // end of state 0  counter
 8004f54:	4b0c      	ldr	r3, [pc, #48]	@ (8004f88 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	1c5a      	adds	r2, r3, #1
 8004f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f88 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8004f5c:	611a      	str	r2, [r3, #16]
		if (Cntr.PV_EOS0 >= Five_Second_Count) // this counter introduces 5 seconds delay before going to state 1
 8004f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f88 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	4a0f      	ldr	r2, [pc, #60]	@ (8004fa0 <PV_State_0_Int_Cntrl_Fn+0x124>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d90a      	bls.n	8004f7e <PV_State_0_Int_Cntrl_Fn+0x102>
		{
			PV_Cntrl.State = 1;
 8004f68:	4b06      	ldr	r3, [pc, #24]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	705a      	strb	r2, [r3, #1]
			PV_Cntrl.First_Time_State_Entry = 1;
 8004f6e:	4b05      	ldr	r3, [pc, #20]	@ (8004f84 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f70:	781a      	ldrb	r2, [r3, #0]
 8004f72:	2120      	movs	r1, #32
 8004f74:	430a      	orrs	r2, r1
 8004f76:	701a      	strb	r2, [r3, #0]
			Cntr.PV_EOS0 = 0;
 8004f78:	4b03      	ldr	r3, [pc, #12]	@ (8004f88 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	611a      	str	r2, [r3, #16]
//	else
//	{
//		Cntr.PV_EOS0 = 0;
//	}

}
 8004f7e:	46c0      	nop			@ (mov r8, r8)
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	20000380 	.word	0x20000380
 8004f88:	20000130 	.word	0x20000130
 8004f8c:	200000b8 	.word	0x200000b8
 8004f90:	200001b0 	.word	0x200001b0
 8004f94:	20000294 	.word	0x20000294
 8004f98:	2000029c 	.word	0x2000029c
 8004f9c:	200004a4 	.word	0x200004a4
 8004fa0:	0000bb7f 	.word	0x0000bb7f

08004fa4 <PV_State_1_Int_Cntrl_Fn>:

void PV_State_1_Int_Cntrl_Fn()
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
	if (PV_Cntrl.First_Time_State_Entry != 0)
 8004fa8:	4b4b      	ldr	r3, [pc, #300]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	069b      	lsls	r3, r3, #26
 8004fae:	0fdb      	lsrs	r3, r3, #31
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d014      	beq.n	8004fe0 <PV_State_1_Int_Cntrl_Fn+0x3c>
	{
		PV_Cntrl.First_Time_State_Entry = 0;
 8004fb6:	4b48      	ldr	r3, [pc, #288]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8004fb8:	781a      	ldrb	r2, [r3, #0]
 8004fba:	2120      	movs	r1, #32
 8004fbc:	438a      	bics	r2, r1
 8004fbe:	701a      	strb	r2, [r3, #0]
		MPPT_ON();
 8004fc0:	f7fd fa5c 	bl	800247c <MPPT_ON>

		TIM14->CCR1 = ((V_PV_ADC>>2) - (V_PV_ADC>>3));
 8004fc4:	4b45      	ldr	r3, [pc, #276]	@ (80050dc <PV_State_1_Int_Cntrl_Fn+0x138>)
 8004fc6:	88db      	ldrh	r3, [r3, #6]
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	089b      	lsrs	r3, r3, #2
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	001a      	movs	r2, r3
 8004fd0:	4b42      	ldr	r3, [pc, #264]	@ (80050dc <PV_State_1_Int_Cntrl_Fn+0x138>)
 8004fd2:	88db      	ldrh	r3, [r3, #6]
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	08db      	lsrs	r3, r3, #3
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	1ad2      	subs	r2, r2, r3
 8004fdc:	4b40      	ldr	r3, [pc, #256]	@ (80050e0 <PV_State_1_Int_Cntrl_Fn+0x13c>)
 8004fde:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	if (Cntr.Mppt_Loop >= Two_Hundred_ms_Count)      // for every 200 milli second
 8004fe0:	4b40      	ldr	r3, [pc, #256]	@ (80050e4 <PV_State_1_Int_Cntrl_Fn+0x140>)
 8004fe2:	689a      	ldr	r2, [r3, #8]
 8004fe4:	23f0      	movs	r3, #240	@ 0xf0
 8004fe6:	00db      	lsls	r3, r3, #3
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d200      	bcs.n	8004fee <PV_State_1_Int_Cntrl_Fn+0x4a>
 8004fec:	e071      	b.n	80050d2 <PV_State_1_Int_Cntrl_Fn+0x12e>
	{
		Cntr.Mppt_Loop = 0;
 8004fee:	4b3d      	ldr	r3, [pc, #244]	@ (80050e4 <PV_State_1_Int_Cntrl_Fn+0x140>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	609a      	str	r2, [r3, #8]
		PV_Cntrl.Power_New = Norm_ADC.Mains_Power_Mean;
 8004ff4:	4b3c      	ldr	r3, [pc, #240]	@ (80050e8 <PV_State_1_Int_Cntrl_Fn+0x144>)
 8004ff6:	699a      	ldr	r2, [r3, #24]
 8004ff8:	4b37      	ldr	r3, [pc, #220]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8004ffa:	609a      	str	r2, [r3, #8]
		if (PV_Cntrl.Duty_Sweep_Mode == 1) // 1 means previously we have  incremented the duty cycle and ; 0 means we have decremented the duty cycle ; some other number means nothing has been done previously
 8004ffc:	4b36      	ldr	r3, [pc, #216]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	075b      	lsls	r3, r3, #29
 8005002:	0fdb      	lsrs	r3, r3, #31
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b01      	cmp	r3, #1
 8005008:	d11b      	bne.n	8005042 <PV_State_1_Int_Cntrl_Fn+0x9e>
		{
			if (PV_Cntrl.Power_New >= PV_Cntrl.Power_Old)
 800500a:	4b33      	ldr	r3, [pc, #204]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 800500c:	689a      	ldr	r2, [r3, #8]
 800500e:	4b32      	ldr	r3, [pc, #200]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	429a      	cmp	r2, r3
 8005014:	db0a      	blt.n	800502c <PV_State_1_Int_Cntrl_Fn+0x88>
			{
				PV_Cntrl.Duty_Inc = 1;
 8005016:	4b30      	ldr	r3, [pc, #192]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005018:	781a      	ldrb	r2, [r3, #0]
 800501a:	2101      	movs	r1, #1
 800501c:	430a      	orrs	r2, r1
 800501e:	701a      	strb	r2, [r3, #0]
				PV_Cntrl.Duty_Dec = 0;
 8005020:	4b2d      	ldr	r3, [pc, #180]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005022:	781a      	ldrb	r2, [r3, #0]
 8005024:	2102      	movs	r1, #2
 8005026:	438a      	bics	r2, r1
 8005028:	701a      	strb	r2, [r3, #0]
 800502a:	e02c      	b.n	8005086 <PV_State_1_Int_Cntrl_Fn+0xe2>
			}
			else
			{
				PV_Cntrl.Duty_Inc = 0;
 800502c:	4b2a      	ldr	r3, [pc, #168]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 800502e:	781a      	ldrb	r2, [r3, #0]
 8005030:	2101      	movs	r1, #1
 8005032:	438a      	bics	r2, r1
 8005034:	701a      	strb	r2, [r3, #0]
				PV_Cntrl.Duty_Dec = 1;
 8005036:	4b28      	ldr	r3, [pc, #160]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005038:	781a      	ldrb	r2, [r3, #0]
 800503a:	2102      	movs	r1, #2
 800503c:	430a      	orrs	r2, r1
 800503e:	701a      	strb	r2, [r3, #0]
 8005040:	e021      	b.n	8005086 <PV_State_1_Int_Cntrl_Fn+0xe2>
			}
		}
		else if (PV_Cntrl.Duty_Sweep_Mode == 0)
 8005042:	4b25      	ldr	r3, [pc, #148]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	075b      	lsls	r3, r3, #29
 8005048:	0fdb      	lsrs	r3, r3, #31
 800504a:	b2db      	uxtb	r3, r3
 800504c:	2b00      	cmp	r3, #0
 800504e:	d11a      	bne.n	8005086 <PV_State_1_Int_Cntrl_Fn+0xe2>
		{
			if (PV_Cntrl.Power_New >= PV_Cntrl.Power_Old)
 8005050:	4b21      	ldr	r3, [pc, #132]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005052:	689a      	ldr	r2, [r3, #8]
 8005054:	4b20      	ldr	r3, [pc, #128]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	429a      	cmp	r2, r3
 800505a:	db0a      	blt.n	8005072 <PV_State_1_Int_Cntrl_Fn+0xce>
			{
				PV_Cntrl.Duty_Inc = 0;
 800505c:	4b1e      	ldr	r3, [pc, #120]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 800505e:	781a      	ldrb	r2, [r3, #0]
 8005060:	2101      	movs	r1, #1
 8005062:	438a      	bics	r2, r1
 8005064:	701a      	strb	r2, [r3, #0]
				PV_Cntrl.Duty_Dec = 1;
 8005066:	4b1c      	ldr	r3, [pc, #112]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005068:	781a      	ldrb	r2, [r3, #0]
 800506a:	2102      	movs	r1, #2
 800506c:	430a      	orrs	r2, r1
 800506e:	701a      	strb	r2, [r3, #0]
 8005070:	e009      	b.n	8005086 <PV_State_1_Int_Cntrl_Fn+0xe2>
			}
			else
			{
				PV_Cntrl.Duty_Inc = 1;
 8005072:	4b19      	ldr	r3, [pc, #100]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005074:	781a      	ldrb	r2, [r3, #0]
 8005076:	2101      	movs	r1, #1
 8005078:	430a      	orrs	r2, r1
 800507a:	701a      	strb	r2, [r3, #0]
				PV_Cntrl.Duty_Dec = 0;
 800507c:	4b16      	ldr	r3, [pc, #88]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 800507e:	781a      	ldrb	r2, [r3, #0]
 8005080:	2102      	movs	r1, #2
 8005082:	438a      	bics	r2, r1
 8005084:	701a      	strb	r2, [r3, #0]
			}
		}

		PV_Cntrl.Power_Old = PV_Cntrl.Power_New;
 8005086:	4b14      	ldr	r3, [pc, #80]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005088:	689a      	ldr	r2, [r3, #8]
 800508a:	4b13      	ldr	r3, [pc, #76]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 800508c:	605a      	str	r2, [r3, #4]

		if(MPPT_PWM_Channel<=(175))//if duty cycle too less
 800508e:	4b14      	ldr	r3, [pc, #80]	@ (80050e0 <PV_State_1_Int_Cntrl_Fn+0x13c>)
 8005090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005092:	2baf      	cmp	r3, #175	@ 0xaf
 8005094:	d809      	bhi.n	80050aa <PV_State_1_Int_Cntrl_Fn+0x106>
		{
			PV_Cntrl.Duty_Inc = 1;
 8005096:	4b10      	ldr	r3, [pc, #64]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005098:	781a      	ldrb	r2, [r3, #0]
 800509a:	2101      	movs	r1, #1
 800509c:	430a      	orrs	r2, r1
 800509e:	701a      	strb	r2, [r3, #0]
			PV_Cntrl.Duty_Dec = 0;
 80050a0:	4b0d      	ldr	r3, [pc, #52]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050a2:	781a      	ldrb	r2, [r3, #0]
 80050a4:	2102      	movs	r1, #2
 80050a6:	438a      	bics	r2, r1
 80050a8:	701a      	strb	r2, [r3, #0]
		}

		if(MPPT_PWM_Channel >= (400)) //if duty >90%
 80050aa:	4b0d      	ldr	r3, [pc, #52]	@ (80050e0 <PV_State_1_Int_Cntrl_Fn+0x13c>)
 80050ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050ae:	23c8      	movs	r3, #200	@ 0xc8
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d309      	bcc.n	80050ca <PV_State_1_Int_Cntrl_Fn+0x126>
		{
			PV_Cntrl.Duty_Inc = 0;
 80050b6:	4b08      	ldr	r3, [pc, #32]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050b8:	781a      	ldrb	r2, [r3, #0]
 80050ba:	2101      	movs	r1, #1
 80050bc:	438a      	bics	r2, r1
 80050be:	701a      	strb	r2, [r3, #0]
			PV_Cntrl.Duty_Dec = 1;
 80050c0:	4b05      	ldr	r3, [pc, #20]	@ (80050d8 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050c2:	781a      	ldrb	r2, [r3, #0]
 80050c4:	2102      	movs	r1, #2
 80050c6:	430a      	orrs	r2, r1
 80050c8:	701a      	strb	r2, [r3, #0]
		}

		// please do not change the sequence of the next two function calls below
			PV_Duty_Dec_Code();
 80050ca:	f7fd fb99 	bl	8002800 <PV_Duty_Dec_Code>

			PV_Duty_Inc_Code();
 80050ce:	f7fd fbcb 	bl	8002868 <PV_Duty_Inc_Code>
	}
}
 80050d2:	46c0      	nop			@ (mov r8, r8)
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	20000380 	.word	0x20000380
 80050dc:	20000584 	.word	0x20000584
 80050e0:	40002000 	.word	0x40002000
 80050e4:	20000130 	.word	0x20000130
 80050e8:	20000078 	.word	0x20000078

080050ec <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_71CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTime)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	2207      	movs	r2, #7
 80050fc:	4393      	bics	r3, r2
 80050fe:	001a      	movs	r2, r3
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	615a      	str	r2, [r3, #20]
}
 8005108:	46c0      	nop			@ (mov r8, r8)
 800510a:	46bd      	mov	sp, r7
 800510c:	b002      	add	sp, #8
 800510e:	bd80      	pop	{r7, pc}

08005110 <LL_ADC_REG_SetTriggerEdge>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	4a05      	ldr	r2, [pc, #20]	@ (8005134 <LL_ADC_REG_SetTriggerEdge+0x24>)
 8005120:	401a      	ands	r2, r3
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	431a      	orrs	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	60da      	str	r2, [r3, #12]
}
 800512a:	46c0      	nop			@ (mov r8, r8)
 800512c:	46bd      	mov	sp, r7
 800512e:	b002      	add	sp, #8
 8005130:	bd80      	pop	{r7, pc}
 8005132:	46c0      	nop			@ (mov r8, r8)
 8005134:	fffff3ff 	.word	0xfffff3ff

08005138 <LL_ADC_REG_SetSequencerScanDirection>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	2204      	movs	r2, #4
 8005148:	4393      	bics	r3, r2
 800514a:	001a      	movs	r2, r3
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	60da      	str	r2, [r3, #12]
}
 8005154:	46c0      	nop			@ (mov r8, r8)
 8005156:	46bd      	mov	sp, r7
 8005158:	b002      	add	sp, #8
 800515a:	bd80      	pop	{r7, pc}

0800515c <LL_ADC_REG_SetSequencerChAdd>:
  *         
  *         (1) On STM32F0, parameter not available on all devices: all devices except STM32F030x6, STM32F030x8, STM32F030xC, STM32F070x6, STM32F070xB.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	035b      	lsls	r3, r3, #13
 800516e:	0b5b      	lsrs	r3, r3, #13
 8005170:	431a      	orrs	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005176:	46c0      	nop			@ (mov r8, r8)
 8005178:	46bd      	mov	sp, r7
 800517a:	b002      	add	sp, #8
 800517c:	bd80      	pop	{r7, pc}
	...

08005180 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	3b01      	subs	r3, #1
 8005190:	4a0b      	ldr	r2, [pc, #44]	@ (80051c0 <LL_DMA_SetDataTransferDirection+0x40>)
 8005192:	5cd3      	ldrb	r3, [r2, r3]
 8005194:	001a      	movs	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	18d3      	adds	r3, r2, r3
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a09      	ldr	r2, [pc, #36]	@ (80051c4 <LL_DMA_SetDataTransferDirection+0x44>)
 800519e:	4013      	ands	r3, r2
 80051a0:	0019      	movs	r1, r3
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	3b01      	subs	r3, #1
 80051a6:	4a06      	ldr	r2, [pc, #24]	@ (80051c0 <LL_DMA_SetDataTransferDirection+0x40>)
 80051a8:	5cd3      	ldrb	r3, [r2, r3]
 80051aa:	001a      	movs	r2, r3
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	18d3      	adds	r3, r2, r3
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80051b6:	46c0      	nop			@ (mov r8, r8)
 80051b8:	46bd      	mov	sp, r7
 80051ba:	b004      	add	sp, #16
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	46c0      	nop			@ (mov r8, r8)
 80051c0:	08009690 	.word	0x08009690
 80051c4:	ffffbfef 	.word	0xffffbfef

080051c8 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	3b01      	subs	r3, #1
 80051d8:	4a0b      	ldr	r2, [pc, #44]	@ (8005208 <LL_DMA_SetMode+0x40>)
 80051da:	5cd3      	ldrb	r3, [r2, r3]
 80051dc:	001a      	movs	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	18d3      	adds	r3, r2, r3
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2220      	movs	r2, #32
 80051e6:	4393      	bics	r3, r2
 80051e8:	0019      	movs	r1, r3
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	3b01      	subs	r3, #1
 80051ee:	4a06      	ldr	r2, [pc, #24]	@ (8005208 <LL_DMA_SetMode+0x40>)
 80051f0:	5cd3      	ldrb	r3, [r2, r3]
 80051f2:	001a      	movs	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	18d3      	adds	r3, r2, r3
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	430a      	orrs	r2, r1
 80051fc:	601a      	str	r2, [r3, #0]
             Mode);
}
 80051fe:	46c0      	nop			@ (mov r8, r8)
 8005200:	46bd      	mov	sp, r7
 8005202:	b004      	add	sp, #16
 8005204:	bd80      	pop	{r7, pc}
 8005206:	46c0      	nop			@ (mov r8, r8)
 8005208:	08009690 	.word	0x08009690

0800520c <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	3b01      	subs	r3, #1
 800521c:	4a0b      	ldr	r2, [pc, #44]	@ (800524c <LL_DMA_SetPeriphIncMode+0x40>)
 800521e:	5cd3      	ldrb	r3, [r2, r3]
 8005220:	001a      	movs	r2, r3
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	18d3      	adds	r3, r2, r3
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2240      	movs	r2, #64	@ 0x40
 800522a:	4393      	bics	r3, r2
 800522c:	0019      	movs	r1, r3
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	3b01      	subs	r3, #1
 8005232:	4a06      	ldr	r2, [pc, #24]	@ (800524c <LL_DMA_SetPeriphIncMode+0x40>)
 8005234:	5cd3      	ldrb	r3, [r2, r3]
 8005236:	001a      	movs	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	18d3      	adds	r3, r2, r3
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	430a      	orrs	r2, r1
 8005240:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 8005242:	46c0      	nop			@ (mov r8, r8)
 8005244:	46bd      	mov	sp, r7
 8005246:	b004      	add	sp, #16
 8005248:	bd80      	pop	{r7, pc}
 800524a:	46c0      	nop			@ (mov r8, r8)
 800524c:	08009690 	.word	0x08009690

08005250 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	3b01      	subs	r3, #1
 8005260:	4a0b      	ldr	r2, [pc, #44]	@ (8005290 <LL_DMA_SetMemoryIncMode+0x40>)
 8005262:	5cd3      	ldrb	r3, [r2, r3]
 8005264:	001a      	movs	r2, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	18d3      	adds	r3, r2, r3
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2280      	movs	r2, #128	@ 0x80
 800526e:	4393      	bics	r3, r2
 8005270:	0019      	movs	r1, r3
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	3b01      	subs	r3, #1
 8005276:	4a06      	ldr	r2, [pc, #24]	@ (8005290 <LL_DMA_SetMemoryIncMode+0x40>)
 8005278:	5cd3      	ldrb	r3, [r2, r3]
 800527a:	001a      	movs	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	18d3      	adds	r3, r2, r3
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	430a      	orrs	r2, r1
 8005284:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 8005286:	46c0      	nop			@ (mov r8, r8)
 8005288:	46bd      	mov	sp, r7
 800528a:	b004      	add	sp, #16
 800528c:	bd80      	pop	{r7, pc}
 800528e:	46c0      	nop			@ (mov r8, r8)
 8005290:	08009690 	.word	0x08009690

08005294 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	3b01      	subs	r3, #1
 80052a4:	4a0b      	ldr	r2, [pc, #44]	@ (80052d4 <LL_DMA_SetPeriphSize+0x40>)
 80052a6:	5cd3      	ldrb	r3, [r2, r3]
 80052a8:	001a      	movs	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	18d3      	adds	r3, r2, r3
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a09      	ldr	r2, [pc, #36]	@ (80052d8 <LL_DMA_SetPeriphSize+0x44>)
 80052b2:	4013      	ands	r3, r2
 80052b4:	0019      	movs	r1, r3
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	3b01      	subs	r3, #1
 80052ba:	4a06      	ldr	r2, [pc, #24]	@ (80052d4 <LL_DMA_SetPeriphSize+0x40>)
 80052bc:	5cd3      	ldrb	r3, [r2, r3]
 80052be:	001a      	movs	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	18d3      	adds	r3, r2, r3
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	430a      	orrs	r2, r1
 80052c8:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 80052ca:	46c0      	nop			@ (mov r8, r8)
 80052cc:	46bd      	mov	sp, r7
 80052ce:	b004      	add	sp, #16
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	46c0      	nop			@ (mov r8, r8)
 80052d4:	08009690 	.word	0x08009690
 80052d8:	fffffcff 	.word	0xfffffcff

080052dc <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	3b01      	subs	r3, #1
 80052ec:	4a0b      	ldr	r2, [pc, #44]	@ (800531c <LL_DMA_SetMemorySize+0x40>)
 80052ee:	5cd3      	ldrb	r3, [r2, r3]
 80052f0:	001a      	movs	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	18d3      	adds	r3, r2, r3
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a09      	ldr	r2, [pc, #36]	@ (8005320 <LL_DMA_SetMemorySize+0x44>)
 80052fa:	4013      	ands	r3, r2
 80052fc:	0019      	movs	r1, r3
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	3b01      	subs	r3, #1
 8005302:	4a06      	ldr	r2, [pc, #24]	@ (800531c <LL_DMA_SetMemorySize+0x40>)
 8005304:	5cd3      	ldrb	r3, [r2, r3]
 8005306:	001a      	movs	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	18d3      	adds	r3, r2, r3
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	430a      	orrs	r2, r1
 8005310:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 8005312:	46c0      	nop			@ (mov r8, r8)
 8005314:	46bd      	mov	sp, r7
 8005316:	b004      	add	sp, #16
 8005318:	bd80      	pop	{r7, pc}
 800531a:	46c0      	nop			@ (mov r8, r8)
 800531c:	08009690 	.word	0x08009690
 8005320:	fffff3ff 	.word	0xfffff3ff

08005324 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	3b01      	subs	r3, #1
 8005334:	4a0b      	ldr	r2, [pc, #44]	@ (8005364 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8005336:	5cd3      	ldrb	r3, [r2, r3]
 8005338:	001a      	movs	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	18d3      	adds	r3, r2, r3
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a09      	ldr	r2, [pc, #36]	@ (8005368 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8005342:	4013      	ands	r3, r2
 8005344:	0019      	movs	r1, r3
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	3b01      	subs	r3, #1
 800534a:	4a06      	ldr	r2, [pc, #24]	@ (8005364 <LL_DMA_SetChannelPriorityLevel+0x40>)
 800534c:	5cd3      	ldrb	r3, [r2, r3]
 800534e:	001a      	movs	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	18d3      	adds	r3, r2, r3
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	430a      	orrs	r2, r1
 8005358:	601a      	str	r2, [r3, #0]
             Priority);
}
 800535a:	46c0      	nop			@ (mov r8, r8)
 800535c:	46bd      	mov	sp, r7
 800535e:	b004      	add	sp, #16
 8005360:	bd80      	pop	{r7, pc}
 8005362:	46c0      	nop			@ (mov r8, r8)
 8005364:	08009690 	.word	0x08009690
 8005368:	ffffcfff 	.word	0xffffcfff

0800536c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8005374:	4b07      	ldr	r3, [pc, #28]	@ (8005394 <LL_AHB1_GRP1_EnableClock+0x28>)
 8005376:	6959      	ldr	r1, [r3, #20]
 8005378:	4b06      	ldr	r3, [pc, #24]	@ (8005394 <LL_AHB1_GRP1_EnableClock+0x28>)
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	430a      	orrs	r2, r1
 800537e:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8005380:	4b04      	ldr	r3, [pc, #16]	@ (8005394 <LL_AHB1_GRP1_EnableClock+0x28>)
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	4013      	ands	r3, r2
 8005388:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800538a:	68fb      	ldr	r3, [r7, #12]
}
 800538c:	46c0      	nop			@ (mov r8, r8)
 800538e:	46bd      	mov	sp, r7
 8005390:	b004      	add	sp, #16
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40021000 	.word	0x40021000

08005398 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80053a0:	4b07      	ldr	r3, [pc, #28]	@ (80053c0 <LL_APB1_GRP2_EnableClock+0x28>)
 80053a2:	6999      	ldr	r1, [r3, #24]
 80053a4:	4b06      	ldr	r3, [pc, #24]	@ (80053c0 <LL_APB1_GRP2_EnableClock+0x28>)
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	430a      	orrs	r2, r1
 80053aa:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80053ac:	4b04      	ldr	r3, [pc, #16]	@ (80053c0 <LL_APB1_GRP2_EnableClock+0x28>)
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	4013      	ands	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80053b6:	68fb      	ldr	r3, [r7, #12]
}
 80053b8:	46c0      	nop			@ (mov r8, r8)
 80053ba:	46bd      	mov	sp, r7
 80053bc:	b004      	add	sp, #16
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	40021000 	.word	0x40021000

080053c4 <MX_ADC_Init>:

/* USER CODE END 0 */

/* ADC init function */
void MX_ADC_Init(void)
{
 80053c4:	b5b0      	push	{r4, r5, r7, lr}
 80053c6:	b090      	sub	sp, #64	@ 0x40
 80053c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80053ca:	2530      	movs	r5, #48	@ 0x30
 80053cc:	197b      	adds	r3, r7, r5
 80053ce:	0018      	movs	r0, r3
 80053d0:	2310      	movs	r3, #16
 80053d2:	001a      	movs	r2, r3
 80053d4:	2100      	movs	r1, #0
 80053d6:	f003 febd 	bl	8009154 <memset>
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80053da:	241c      	movs	r4, #28
 80053dc:	193b      	adds	r3, r7, r4
 80053de:	0018      	movs	r0, r3
 80053e0:	2314      	movs	r3, #20
 80053e2:	001a      	movs	r2, r3
 80053e4:	2100      	movs	r1, #0
 80053e6:	f003 feb5 	bl	8009154 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053ea:	1d3b      	adds	r3, r7, #4
 80053ec:	0018      	movs	r0, r3
 80053ee:	2318      	movs	r3, #24
 80053f0:	001a      	movs	r2, r3
 80053f2:	2100      	movs	r1, #0
 80053f4:	f003 feae 	bl	8009154 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_ADC1);
 80053f8:	2380      	movs	r3, #128	@ 0x80
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	0018      	movs	r0, r3
 80053fe:	f7ff ffcb 	bl	8005398 <LL_APB1_GRP2_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8005402:	2380      	movs	r3, #128	@ 0x80
 8005404:	031b      	lsls	r3, r3, #12
 8005406:	0018      	movs	r0, r3
 8005408:	f7ff ffb0 	bl	800536c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800540c:	2380      	movs	r3, #128	@ 0x80
 800540e:	029b      	lsls	r3, r3, #10
 8005410:	0018      	movs	r0, r3
 8005412:	f7ff ffab 	bl	800536c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8005416:	2380      	movs	r3, #128	@ 0x80
 8005418:	02db      	lsls	r3, r3, #11
 800541a:	0018      	movs	r0, r3
 800541c:	f7ff ffa6 	bl	800536c <LL_AHB1_GRP1_EnableClock>
  PA7   ------> ADC_IN7
  PC4   ------> ADC_IN14
  PC5   ------> ADC_IN15
  PB0   ------> ADC_IN8
  */
  GPIO_InitStruct.Pin = Earth_fault_Pin;
 8005420:	1d3b      	adds	r3, r7, #4
 8005422:	2201      	movs	r2, #1
 8005424:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005426:	1d3b      	adds	r3, r7, #4
 8005428:	2203      	movs	r2, #3
 800542a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800542c:	1d3b      	adds	r3, r7, #4
 800542e:	2200      	movs	r2, #0
 8005430:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Earth_fault_GPIO_Port, &GPIO_InitStruct);
 8005432:	1d3b      	adds	r3, r7, #4
 8005434:	4aa6      	ldr	r2, [pc, #664]	@ (80056d0 <MX_ADC_Init+0x30c>)
 8005436:	0019      	movs	r1, r3
 8005438:	0010      	movs	r0, r2
 800543a:	f003 f82d 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Grid_DC_Component_Pin;
 800543e:	1d3b      	adds	r3, r7, #4
 8005440:	2202      	movs	r2, #2
 8005442:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005444:	1d3b      	adds	r3, r7, #4
 8005446:	2203      	movs	r2, #3
 8005448:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800544a:	1d3b      	adds	r3, r7, #4
 800544c:	2200      	movs	r2, #0
 800544e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Grid_DC_Component_GPIO_Port, &GPIO_InitStruct);
 8005450:	1d3b      	adds	r3, r7, #4
 8005452:	4a9f      	ldr	r2, [pc, #636]	@ (80056d0 <MX_ADC_Init+0x30c>)
 8005454:	0019      	movs	r1, r3
 8005456:	0010      	movs	r0, r2
 8005458:	f003 f81e 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Hall_Sensor_Vref_Pin;
 800545c:	1d3b      	adds	r3, r7, #4
 800545e:	2201      	movs	r2, #1
 8005460:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005462:	1d3b      	adds	r3, r7, #4
 8005464:	2203      	movs	r2, #3
 8005466:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005468:	1d3b      	adds	r3, r7, #4
 800546a:	2200      	movs	r2, #0
 800546c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Hall_Sensor_Vref_GPIO_Port, &GPIO_InitStruct);
 800546e:	1d3a      	adds	r2, r7, #4
 8005470:	2390      	movs	r3, #144	@ 0x90
 8005472:	05db      	lsls	r3, r3, #23
 8005474:	0011      	movs	r1, r2
 8005476:	0018      	movs	r0, r3
 8005478:	f003 f80e 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PV_Amp_Fast_Pin;
 800547c:	1d3b      	adds	r3, r7, #4
 800547e:	2202      	movs	r2, #2
 8005480:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005482:	1d3b      	adds	r3, r7, #4
 8005484:	2203      	movs	r2, #3
 8005486:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005488:	1d3b      	adds	r3, r7, #4
 800548a:	2200      	movs	r2, #0
 800548c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(PV_Amp_Fast_GPIO_Port, &GPIO_InitStruct);
 800548e:	1d3a      	adds	r2, r7, #4
 8005490:	2390      	movs	r3, #144	@ 0x90
 8005492:	05db      	lsls	r3, r3, #23
 8005494:	0011      	movs	r1, r2
 8005496:	0018      	movs	r0, r3
 8005498:	f002 fffe 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Inv_Pri_AMp_Pin;
 800549c:	1d3b      	adds	r3, r7, #4
 800549e:	2210      	movs	r2, #16
 80054a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80054a2:	1d3b      	adds	r3, r7, #4
 80054a4:	2203      	movs	r2, #3
 80054a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80054a8:	1d3b      	adds	r3, r7, #4
 80054aa:	2200      	movs	r2, #0
 80054ac:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Inv_Pri_AMp_GPIO_Port, &GPIO_InitStruct);
 80054ae:	1d3a      	adds	r2, r7, #4
 80054b0:	2390      	movs	r3, #144	@ 0x90
 80054b2:	05db      	lsls	r3, r3, #23
 80054b4:	0011      	movs	r1, r2
 80054b6:	0018      	movs	r0, r3
 80054b8:	f002 ffee 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PV_Volt_Fast_Pin;
 80054bc:	1d3b      	adds	r3, r7, #4
 80054be:	2220      	movs	r2, #32
 80054c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80054c2:	1d3b      	adds	r3, r7, #4
 80054c4:	2203      	movs	r2, #3
 80054c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80054c8:	1d3b      	adds	r3, r7, #4
 80054ca:	2200      	movs	r2, #0
 80054cc:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(PV_Volt_Fast_GPIO_Port, &GPIO_InitStruct);
 80054ce:	1d3a      	adds	r2, r7, #4
 80054d0:	2390      	movs	r3, #144	@ 0x90
 80054d2:	05db      	lsls	r3, r3, #23
 80054d4:	0011      	movs	r1, r2
 80054d6:	0018      	movs	r0, r3
 80054d8:	f002 ffde 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = DC_Bus_Slow_Pin;
 80054dc:	1d3b      	adds	r3, r7, #4
 80054de:	2240      	movs	r2, #64	@ 0x40
 80054e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80054e2:	1d3b      	adds	r3, r7, #4
 80054e4:	2203      	movs	r2, #3
 80054e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80054e8:	1d3b      	adds	r3, r7, #4
 80054ea:	2200      	movs	r2, #0
 80054ec:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DC_Bus_Slow_GPIO_Port, &GPIO_InitStruct);
 80054ee:	1d3a      	adds	r2, r7, #4
 80054f0:	2390      	movs	r3, #144	@ 0x90
 80054f2:	05db      	lsls	r3, r3, #23
 80054f4:	0011      	movs	r1, r2
 80054f6:	0018      	movs	r0, r3
 80054f8:	f002 ffce 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Mains_Volt_Pin;
 80054fc:	1d3b      	adds	r3, r7, #4
 80054fe:	2280      	movs	r2, #128	@ 0x80
 8005500:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005502:	1d3b      	adds	r3, r7, #4
 8005504:	2203      	movs	r2, #3
 8005506:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005508:	1d3b      	adds	r3, r7, #4
 800550a:	2200      	movs	r2, #0
 800550c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Mains_Volt_GPIO_Port, &GPIO_InitStruct);
 800550e:	1d3a      	adds	r2, r7, #4
 8005510:	2390      	movs	r3, #144	@ 0x90
 8005512:	05db      	lsls	r3, r3, #23
 8005514:	0011      	movs	r1, r2
 8005516:	0018      	movs	r0, r3
 8005518:	f002 ffbe 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Mains_Amp_Pin;
 800551c:	1d3b      	adds	r3, r7, #4
 800551e:	2210      	movs	r2, #16
 8005520:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005522:	1d3b      	adds	r3, r7, #4
 8005524:	2203      	movs	r2, #3
 8005526:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005528:	1d3b      	adds	r3, r7, #4
 800552a:	2200      	movs	r2, #0
 800552c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Mains_Amp_GPIO_Port, &GPIO_InitStruct);
 800552e:	1d3b      	adds	r3, r7, #4
 8005530:	4a67      	ldr	r2, [pc, #412]	@ (80056d0 <MX_ADC_Init+0x30c>)
 8005532:	0019      	movs	r1, r3
 8005534:	0010      	movs	r0, r2
 8005536:	f002 ffaf 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = DC_Insulation_Pin;
 800553a:	1d3b      	adds	r3, r7, #4
 800553c:	2220      	movs	r2, #32
 800553e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005540:	1d3b      	adds	r3, r7, #4
 8005542:	2203      	movs	r2, #3
 8005544:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005546:	1d3b      	adds	r3, r7, #4
 8005548:	2200      	movs	r2, #0
 800554a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DC_Insulation_GPIO_Port, &GPIO_InitStruct);
 800554c:	1d3b      	adds	r3, r7, #4
 800554e:	4a60      	ldr	r2, [pc, #384]	@ (80056d0 <MX_ADC_Init+0x30c>)
 8005550:	0019      	movs	r1, r3
 8005552:	0010      	movs	r0, r2
 8005554:	f002 ffa0 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Inv_Temp_Pin;
 8005558:	1d3b      	adds	r3, r7, #4
 800555a:	2201      	movs	r2, #1
 800555c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800555e:	1d3b      	adds	r3, r7, #4
 8005560:	2203      	movs	r2, #3
 8005562:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005564:	1d3b      	adds	r3, r7, #4
 8005566:	2200      	movs	r2, #0
 8005568:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Inv_Temp_GPIO_Port, &GPIO_InitStruct);
 800556a:	1d3b      	adds	r3, r7, #4
 800556c:	4a59      	ldr	r2, [pc, #356]	@ (80056d4 <MX_ADC_Init+0x310>)
 800556e:	0019      	movs	r1, r3
 8005570:	0010      	movs	r0, r2
 8005572:	f002 ff91 	bl	8008498 <LL_GPIO_Init>

  /* ADC DMA Init */

  /* ADC Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8005576:	4b58      	ldr	r3, [pc, #352]	@ (80056d8 <MX_ADC_Init+0x314>)
 8005578:	2200      	movs	r2, #0
 800557a:	2101      	movs	r1, #1
 800557c:	0018      	movs	r0, r3
 800557e:	f7ff fdff 	bl	8005180 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8005582:	4b55      	ldr	r3, [pc, #340]	@ (80056d8 <MX_ADC_Init+0x314>)
 8005584:	2200      	movs	r2, #0
 8005586:	2101      	movs	r1, #1
 8005588:	0018      	movs	r0, r3
 800558a:	f7ff fecb 	bl	8005324 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 800558e:	4b52      	ldr	r3, [pc, #328]	@ (80056d8 <MX_ADC_Init+0x314>)
 8005590:	2220      	movs	r2, #32
 8005592:	2101      	movs	r1, #1
 8005594:	0018      	movs	r0, r3
 8005596:	f7ff fe17 	bl	80051c8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 800559a:	4b4f      	ldr	r3, [pc, #316]	@ (80056d8 <MX_ADC_Init+0x314>)
 800559c:	2200      	movs	r2, #0
 800559e:	2101      	movs	r1, #1
 80055a0:	0018      	movs	r0, r3
 80055a2:	f7ff fe33 	bl	800520c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80055a6:	4b4c      	ldr	r3, [pc, #304]	@ (80056d8 <MX_ADC_Init+0x314>)
 80055a8:	2280      	movs	r2, #128	@ 0x80
 80055aa:	2101      	movs	r1, #1
 80055ac:	0018      	movs	r0, r3
 80055ae:	f7ff fe4f 	bl	8005250 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 80055b2:	2380      	movs	r3, #128	@ 0x80
 80055b4:	005b      	lsls	r3, r3, #1
 80055b6:	4848      	ldr	r0, [pc, #288]	@ (80056d8 <MX_ADC_Init+0x314>)
 80055b8:	001a      	movs	r2, r3
 80055ba:	2101      	movs	r1, #1
 80055bc:	f7ff fe6a 	bl	8005294 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 80055c0:	2380      	movs	r3, #128	@ 0x80
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	4844      	ldr	r0, [pc, #272]	@ (80056d8 <MX_ADC_Init+0x314>)
 80055c6:	001a      	movs	r2, r3
 80055c8:	2101      	movs	r1, #1
 80055ca:	f7ff fe87 	bl	80052dc <LL_DMA_SetMemorySize>

  /* USER CODE END ADC_Init 1 */

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_0);
 80055ce:	4b43      	ldr	r3, [pc, #268]	@ (80056dc <MX_ADC_Init+0x318>)
 80055d0:	2101      	movs	r1, #1
 80055d2:	0018      	movs	r0, r3
 80055d4:	f7ff fdc2 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_1);
 80055d8:	4a41      	ldr	r2, [pc, #260]	@ (80056e0 <MX_ADC_Init+0x31c>)
 80055da:	4b40      	ldr	r3, [pc, #256]	@ (80056dc <MX_ADC_Init+0x318>)
 80055dc:	0011      	movs	r1, r2
 80055de:	0018      	movs	r0, r3
 80055e0:	f7ff fdbc 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_4);
 80055e4:	4a3f      	ldr	r2, [pc, #252]	@ (80056e4 <MX_ADC_Init+0x320>)
 80055e6:	4b3d      	ldr	r3, [pc, #244]	@ (80056dc <MX_ADC_Init+0x318>)
 80055e8:	0011      	movs	r1, r2
 80055ea:	0018      	movs	r0, r3
 80055ec:	f7ff fdb6 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_5);
 80055f0:	4a3d      	ldr	r2, [pc, #244]	@ (80056e8 <MX_ADC_Init+0x324>)
 80055f2:	4b3a      	ldr	r3, [pc, #232]	@ (80056dc <MX_ADC_Init+0x318>)
 80055f4:	0011      	movs	r1, r2
 80055f6:	0018      	movs	r0, r3
 80055f8:	f7ff fdb0 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_6);
 80055fc:	4a3b      	ldr	r2, [pc, #236]	@ (80056ec <MX_ADC_Init+0x328>)
 80055fe:	4b37      	ldr	r3, [pc, #220]	@ (80056dc <MX_ADC_Init+0x318>)
 8005600:	0011      	movs	r1, r2
 8005602:	0018      	movs	r0, r3
 8005604:	f7ff fdaa 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_7);
 8005608:	4a39      	ldr	r2, [pc, #228]	@ (80056f0 <MX_ADC_Init+0x32c>)
 800560a:	4b34      	ldr	r3, [pc, #208]	@ (80056dc <MX_ADC_Init+0x318>)
 800560c:	0011      	movs	r1, r2
 800560e:	0018      	movs	r0, r3
 8005610:	f7ff fda4 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_8);
 8005614:	4a37      	ldr	r2, [pc, #220]	@ (80056f4 <MX_ADC_Init+0x330>)
 8005616:	4b31      	ldr	r3, [pc, #196]	@ (80056dc <MX_ADC_Init+0x318>)
 8005618:	0011      	movs	r1, r2
 800561a:	0018      	movs	r0, r3
 800561c:	f7ff fd9e 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_10);
 8005620:	4a35      	ldr	r2, [pc, #212]	@ (80056f8 <MX_ADC_Init+0x334>)
 8005622:	4b2e      	ldr	r3, [pc, #184]	@ (80056dc <MX_ADC_Init+0x318>)
 8005624:	0011      	movs	r1, r2
 8005626:	0018      	movs	r0, r3
 8005628:	f7ff fd98 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_11);
 800562c:	4a33      	ldr	r2, [pc, #204]	@ (80056fc <MX_ADC_Init+0x338>)
 800562e:	4b2b      	ldr	r3, [pc, #172]	@ (80056dc <MX_ADC_Init+0x318>)
 8005630:	0011      	movs	r1, r2
 8005632:	0018      	movs	r0, r3
 8005634:	f7ff fd92 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_14);
 8005638:	4a31      	ldr	r2, [pc, #196]	@ (8005700 <MX_ADC_Init+0x33c>)
 800563a:	4b28      	ldr	r3, [pc, #160]	@ (80056dc <MX_ADC_Init+0x318>)
 800563c:	0011      	movs	r1, r2
 800563e:	0018      	movs	r0, r3
 8005640:	f7ff fd8c 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_15);
 8005644:	4a2f      	ldr	r2, [pc, #188]	@ (8005704 <MX_ADC_Init+0x340>)
 8005646:	4b25      	ldr	r3, [pc, #148]	@ (80056dc <MX_ADC_Init+0x318>)
 8005648:	0011      	movs	r1, r2
 800564a:	0018      	movs	r0, r3
 800564c:	f7ff fd86 	bl	800515c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  ADC_InitStruct.Clock = LL_ADC_CLOCK_ASYNC;
 8005650:	0029      	movs	r1, r5
 8005652:	187b      	adds	r3, r7, r1
 8005654:	2200      	movs	r2, #0
 8005656:	601a      	str	r2, [r3, #0]
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8005658:	187b      	adds	r3, r7, r1
 800565a:	2200      	movs	r2, #0
 800565c:	605a      	str	r2, [r3, #4]
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800565e:	187b      	adds	r3, r7, r1
 8005660:	2200      	movs	r2, #0
 8005662:	609a      	str	r2, [r3, #8]
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8005664:	187b      	adds	r3, r7, r1
 8005666:	2200      	movs	r2, #0
 8005668:	60da      	str	r2, [r3, #12]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800566a:	187b      	adds	r3, r7, r1
 800566c:	4a1b      	ldr	r2, [pc, #108]	@ (80056dc <MX_ADC_Init+0x318>)
 800566e:	0019      	movs	r1, r3
 8005670:	0010      	movs	r0, r2
 8005672:	f002 fce1 	bl	8008038 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_EXT_TIM1_TRGO;
 8005676:	193b      	adds	r3, r7, r4
 8005678:	2280      	movs	r2, #128	@ 0x80
 800567a:	00d2      	lsls	r2, r2, #3
 800567c:	601a      	str	r2, [r3, #0]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800567e:	0021      	movs	r1, r4
 8005680:	187b      	adds	r3, r7, r1
 8005682:	2200      	movs	r2, #0
 8005684:	605a      	str	r2, [r3, #4]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8005686:	187b      	adds	r3, r7, r1
 8005688:	2200      	movs	r2, #0
 800568a:	609a      	str	r2, [r3, #8]
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 800568c:	187b      	adds	r3, r7, r1
 800568e:	2203      	movs	r2, #3
 8005690:	60da      	str	r2, [r3, #12]
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8005692:	187b      	adds	r3, r7, r1
 8005694:	2280      	movs	r2, #128	@ 0x80
 8005696:	0152      	lsls	r2, r2, #5
 8005698:	611a      	str	r2, [r3, #16]
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 800569a:	187b      	adds	r3, r7, r1
 800569c:	4a0f      	ldr	r2, [pc, #60]	@ (80056dc <MX_ADC_Init+0x318>)
 800569e:	0019      	movs	r1, r3
 80056a0:	0010      	movs	r0, r2
 80056a2:	f002 fcff 	bl	80080a4 <LL_ADC_REG_Init>
  LL_ADC_REG_SetSequencerScanDirection(ADC1, LL_ADC_REG_SEQ_SCAN_DIR_FORWARD);
 80056a6:	4b0d      	ldr	r3, [pc, #52]	@ (80056dc <MX_ADC_Init+0x318>)
 80056a8:	2100      	movs	r1, #0
 80056aa:	0018      	movs	r0, r3
 80056ac:	f7ff fd44 	bl	8005138 <LL_ADC_REG_SetSequencerScanDirection>
  LL_ADC_SetSamplingTimeCommonChannels(ADC1, LL_ADC_SAMPLINGTIME_7CYCLES_5);
 80056b0:	4b0a      	ldr	r3, [pc, #40]	@ (80056dc <MX_ADC_Init+0x318>)
 80056b2:	2101      	movs	r1, #1
 80056b4:	0018      	movs	r0, r3
 80056b6:	f7ff fd19 	bl	80050ec <LL_ADC_SetSamplingTimeCommonChannels>
  LL_ADC_REG_SetTriggerEdge(ADC1, LL_ADC_REG_TRIG_EXT_RISING);
 80056ba:	2380      	movs	r3, #128	@ 0x80
 80056bc:	00db      	lsls	r3, r3, #3
 80056be:	4a07      	ldr	r2, [pc, #28]	@ (80056dc <MX_ADC_Init+0x318>)
 80056c0:	0019      	movs	r1, r3
 80056c2:	0010      	movs	r0, r2
 80056c4:	f7ff fd24 	bl	8005110 <LL_ADC_REG_SetTriggerEdge>
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80056c8:	46c0      	nop			@ (mov r8, r8)
 80056ca:	46bd      	mov	sp, r7
 80056cc:	b010      	add	sp, #64	@ 0x40
 80056ce:	bdb0      	pop	{r4, r5, r7, pc}
 80056d0:	48000800 	.word	0x48000800
 80056d4:	48000400 	.word	0x48000400
 80056d8:	40020000 	.word	0x40020000
 80056dc:	40012400 	.word	0x40012400
 80056e0:	04000002 	.word	0x04000002
 80056e4:	10000010 	.word	0x10000010
 80056e8:	14000020 	.word	0x14000020
 80056ec:	18000040 	.word	0x18000040
 80056f0:	1c000080 	.word	0x1c000080
 80056f4:	20000100 	.word	0x20000100
 80056f8:	28000400 	.word	0x28000400
 80056fc:	2c000800 	.word	0x2c000800
 8005700:	38004000 	.word	0x38004000
 8005704:	3c008000 	.word	0x3c008000

08005708 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
 800570e:	0002      	movs	r2, r0
 8005710:	1dfb      	adds	r3, r7, #7
 8005712:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005714:	1dfb      	adds	r3, r7, #7
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	2b7f      	cmp	r3, #127	@ 0x7f
 800571a:	d809      	bhi.n	8005730 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800571c:	1dfb      	adds	r3, r7, #7
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	001a      	movs	r2, r3
 8005722:	231f      	movs	r3, #31
 8005724:	401a      	ands	r2, r3
 8005726:	4b04      	ldr	r3, [pc, #16]	@ (8005738 <__NVIC_EnableIRQ+0x30>)
 8005728:	2101      	movs	r1, #1
 800572a:	4091      	lsls	r1, r2
 800572c:	000a      	movs	r2, r1
 800572e:	601a      	str	r2, [r3, #0]
  }
}
 8005730:	46c0      	nop			@ (mov r8, r8)
 8005732:	46bd      	mov	sp, r7
 8005734:	b002      	add	sp, #8
 8005736:	bd80      	pop	{r7, pc}
 8005738:	e000e100 	.word	0xe000e100

0800573c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800573c:	b590      	push	{r4, r7, lr}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	0002      	movs	r2, r0
 8005744:	6039      	str	r1, [r7, #0]
 8005746:	1dfb      	adds	r3, r7, #7
 8005748:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800574a:	1dfb      	adds	r3, r7, #7
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005750:	d828      	bhi.n	80057a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005752:	4a2f      	ldr	r2, [pc, #188]	@ (8005810 <__NVIC_SetPriority+0xd4>)
 8005754:	1dfb      	adds	r3, r7, #7
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	b25b      	sxtb	r3, r3
 800575a:	089b      	lsrs	r3, r3, #2
 800575c:	33c0      	adds	r3, #192	@ 0xc0
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	589b      	ldr	r3, [r3, r2]
 8005762:	1dfa      	adds	r2, r7, #7
 8005764:	7812      	ldrb	r2, [r2, #0]
 8005766:	0011      	movs	r1, r2
 8005768:	2203      	movs	r2, #3
 800576a:	400a      	ands	r2, r1
 800576c:	00d2      	lsls	r2, r2, #3
 800576e:	21ff      	movs	r1, #255	@ 0xff
 8005770:	4091      	lsls	r1, r2
 8005772:	000a      	movs	r2, r1
 8005774:	43d2      	mvns	r2, r2
 8005776:	401a      	ands	r2, r3
 8005778:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	019b      	lsls	r3, r3, #6
 800577e:	22ff      	movs	r2, #255	@ 0xff
 8005780:	401a      	ands	r2, r3
 8005782:	1dfb      	adds	r3, r7, #7
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	0018      	movs	r0, r3
 8005788:	2303      	movs	r3, #3
 800578a:	4003      	ands	r3, r0
 800578c:	00db      	lsls	r3, r3, #3
 800578e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005790:	481f      	ldr	r0, [pc, #124]	@ (8005810 <__NVIC_SetPriority+0xd4>)
 8005792:	1dfb      	adds	r3, r7, #7
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	b25b      	sxtb	r3, r3
 8005798:	089b      	lsrs	r3, r3, #2
 800579a:	430a      	orrs	r2, r1
 800579c:	33c0      	adds	r3, #192	@ 0xc0
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80057a2:	e031      	b.n	8005808 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80057a4:	4a1b      	ldr	r2, [pc, #108]	@ (8005814 <__NVIC_SetPriority+0xd8>)
 80057a6:	1dfb      	adds	r3, r7, #7
 80057a8:	781b      	ldrb	r3, [r3, #0]
 80057aa:	0019      	movs	r1, r3
 80057ac:	230f      	movs	r3, #15
 80057ae:	400b      	ands	r3, r1
 80057b0:	3b08      	subs	r3, #8
 80057b2:	089b      	lsrs	r3, r3, #2
 80057b4:	3306      	adds	r3, #6
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	18d3      	adds	r3, r2, r3
 80057ba:	3304      	adds	r3, #4
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	1dfa      	adds	r2, r7, #7
 80057c0:	7812      	ldrb	r2, [r2, #0]
 80057c2:	0011      	movs	r1, r2
 80057c4:	2203      	movs	r2, #3
 80057c6:	400a      	ands	r2, r1
 80057c8:	00d2      	lsls	r2, r2, #3
 80057ca:	21ff      	movs	r1, #255	@ 0xff
 80057cc:	4091      	lsls	r1, r2
 80057ce:	000a      	movs	r2, r1
 80057d0:	43d2      	mvns	r2, r2
 80057d2:	401a      	ands	r2, r3
 80057d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	019b      	lsls	r3, r3, #6
 80057da:	22ff      	movs	r2, #255	@ 0xff
 80057dc:	401a      	ands	r2, r3
 80057de:	1dfb      	adds	r3, r7, #7
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	0018      	movs	r0, r3
 80057e4:	2303      	movs	r3, #3
 80057e6:	4003      	ands	r3, r0
 80057e8:	00db      	lsls	r3, r3, #3
 80057ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80057ec:	4809      	ldr	r0, [pc, #36]	@ (8005814 <__NVIC_SetPriority+0xd8>)
 80057ee:	1dfb      	adds	r3, r7, #7
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	001c      	movs	r4, r3
 80057f4:	230f      	movs	r3, #15
 80057f6:	4023      	ands	r3, r4
 80057f8:	3b08      	subs	r3, #8
 80057fa:	089b      	lsrs	r3, r3, #2
 80057fc:	430a      	orrs	r2, r1
 80057fe:	3306      	adds	r3, #6
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	18c3      	adds	r3, r0, r3
 8005804:	3304      	adds	r3, #4
 8005806:	601a      	str	r2, [r3, #0]
}
 8005808:	46c0      	nop			@ (mov r8, r8)
 800580a:	46bd      	mov	sp, r7
 800580c:	b003      	add	sp, #12
 800580e:	bd90      	pop	{r4, r7, pc}
 8005810:	e000e100 	.word	0xe000e100
 8005814:	e000ed00 	.word	0xe000ed00

08005818 <LL_AHB1_GRP1_EnableClock>:
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8005820:	4b07      	ldr	r3, [pc, #28]	@ (8005840 <LL_AHB1_GRP1_EnableClock+0x28>)
 8005822:	6959      	ldr	r1, [r3, #20]
 8005824:	4b06      	ldr	r3, [pc, #24]	@ (8005840 <LL_AHB1_GRP1_EnableClock+0x28>)
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	430a      	orrs	r2, r1
 800582a:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800582c:	4b04      	ldr	r3, [pc, #16]	@ (8005840 <LL_AHB1_GRP1_EnableClock+0x28>)
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	4013      	ands	r3, r2
 8005834:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005836:	68fb      	ldr	r3, [r7, #12]
}
 8005838:	46c0      	nop			@ (mov r8, r8)
 800583a:	46bd      	mov	sp, r7
 800583c:	b004      	add	sp, #16
 800583e:	bd80      	pop	{r7, pc}
 8005840:	40021000 	.word	0x40021000

08005844 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8005848:	2001      	movs	r0, #1
 800584a:	f7ff ffe5 	bl	8005818 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
 800584e:	2100      	movs	r1, #0
 8005850:	2009      	movs	r0, #9
 8005852:	f7ff ff73 	bl	800573c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005856:	2009      	movs	r0, #9
 8005858:	f7ff ff56 	bl	8005708 <__NVIC_EnableIRQ>

}
 800585c:	46c0      	nop			@ (mov r8, r8)
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
	...

08005864 <LL_AHB1_GRP1_EnableClock>:
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800586c:	4b07      	ldr	r3, [pc, #28]	@ (800588c <LL_AHB1_GRP1_EnableClock+0x28>)
 800586e:	6959      	ldr	r1, [r3, #20]
 8005870:	4b06      	ldr	r3, [pc, #24]	@ (800588c <LL_AHB1_GRP1_EnableClock+0x28>)
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	430a      	orrs	r2, r1
 8005876:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8005878:	4b04      	ldr	r3, [pc, #16]	@ (800588c <LL_AHB1_GRP1_EnableClock+0x28>)
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	4013      	ands	r3, r2
 8005880:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005882:	68fb      	ldr	r3, [r7, #12]
}
 8005884:	46c0      	nop			@ (mov r8, r8)
 8005886:	46bd      	mov	sp, r7
 8005888:	b004      	add	sp, #16
 800588a:	bd80      	pop	{r7, pc}
 800588c:	40021000 	.word	0x40021000

08005890 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8005890:	b590      	push	{r4, r7, lr}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], SYSCFG_EXTICR1_EXTI0 << (Line >> 16), Port << (Line >> 16));
 800589a:	4a0f      	ldr	r2, [pc, #60]	@ (80058d8 <LL_SYSCFG_SetEXTISource+0x48>)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	21ff      	movs	r1, #255	@ 0xff
 80058a0:	400b      	ands	r3, r1
 80058a2:	3302      	adds	r3, #2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	589b      	ldr	r3, [r3, r2]
 80058a8:	683a      	ldr	r2, [r7, #0]
 80058aa:	0c12      	lsrs	r2, r2, #16
 80058ac:	210f      	movs	r1, #15
 80058ae:	4091      	lsls	r1, r2
 80058b0:	000a      	movs	r2, r1
 80058b2:	43d2      	mvns	r2, r2
 80058b4:	401a      	ands	r2, r3
 80058b6:	0011      	movs	r1, r2
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	0c1b      	lsrs	r3, r3, #16
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	409a      	lsls	r2, r3
 80058c0:	4805      	ldr	r0, [pc, #20]	@ (80058d8 <LL_SYSCFG_SetEXTISource+0x48>)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	24ff      	movs	r4, #255	@ 0xff
 80058c6:	4023      	ands	r3, r4
 80058c8:	430a      	orrs	r2, r1
 80058ca:	3302      	adds	r3, #2
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	501a      	str	r2, [r3, r0]
}
 80058d0:	46c0      	nop			@ (mov r8, r8)
 80058d2:	46bd      	mov	sp, r7
 80058d4:	b003      	add	sp, #12
 80058d6:	bd90      	pop	{r4, r7, pc}
 80058d8:	40010000 	.word	0x40010000

080058dc <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6819      	ldr	r1, [r3, #0]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	435b      	muls	r3, r3
 80058f0:	001a      	movs	r2, r3
 80058f2:	0013      	movs	r3, r2
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	189b      	adds	r3, r3, r2
 80058f8:	43db      	mvns	r3, r3
 80058fa:	400b      	ands	r3, r1
 80058fc:	001a      	movs	r2, r3
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	435b      	muls	r3, r3
 8005902:	6879      	ldr	r1, [r7, #4]
 8005904:	434b      	muls	r3, r1
 8005906:	431a      	orrs	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	601a      	str	r2, [r3, #0]
}
 800590c:	46c0      	nop			@ (mov r8, r8)
 800590e:	46bd      	mov	sp, r7
 8005910:	b004      	add	sp, #16
 8005912:	bd80      	pop	{r7, pc}

08005914 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	68d9      	ldr	r1, [r3, #12]
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	435b      	muls	r3, r3
 8005928:	001a      	movs	r2, r3
 800592a:	0013      	movs	r3, r2
 800592c:	005b      	lsls	r3, r3, #1
 800592e:	189b      	adds	r3, r3, r2
 8005930:	43db      	mvns	r3, r3
 8005932:	400b      	ands	r3, r1
 8005934:	001a      	movs	r2, r3
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	435b      	muls	r3, r3
 800593a:	6879      	ldr	r1, [r7, #4]
 800593c:	434b      	muls	r3, r1
 800593e:	431a      	orrs	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	60da      	str	r2, [r3, #12]
}
 8005944:	46c0      	nop			@ (mov r8, r8)
 8005946:	46bd      	mov	sp, r7
 8005948:	b004      	add	sp, #16
 800594a:	bd80      	pop	{r7, pc}

0800594c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b082      	sub	sp, #8
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800595c:	46c0      	nop			@ (mov r8, r8)
 800595e:	46bd      	mov	sp, r7
 8005960:	b002      	add	sp, #8
 8005962:	bd80      	pop	{r7, pc}

08005964 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005964:	b590      	push	{r4, r7, lr}
 8005966:	b089      	sub	sp, #36	@ 0x24
 8005968:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800596a:	2418      	movs	r4, #24
 800596c:	193b      	adds	r3, r7, r4
 800596e:	0018      	movs	r0, r3
 8005970:	2308      	movs	r3, #8
 8005972:	001a      	movs	r2, r3
 8005974:	2100      	movs	r1, #0
 8005976:	f003 fbed 	bl	8009154 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800597a:	003b      	movs	r3, r7
 800597c:	0018      	movs	r0, r3
 800597e:	2318      	movs	r3, #24
 8005980:	001a      	movs	r2, r3
 8005982:	2100      	movs	r1, #0
 8005984:	f003 fbe6 	bl	8009154 <memset>

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8005988:	2380      	movs	r3, #128	@ 0x80
 800598a:	031b      	lsls	r3, r3, #12
 800598c:	0018      	movs	r0, r3
 800598e:	f7ff ff69 	bl	8005864 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8005992:	2380      	movs	r3, #128	@ 0x80
 8005994:	029b      	lsls	r3, r3, #10
 8005996:	0018      	movs	r0, r3
 8005998:	f7ff ff64 	bl	8005864 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 800599c:	2380      	movs	r3, #128	@ 0x80
 800599e:	03db      	lsls	r3, r3, #15
 80059a0:	0018      	movs	r0, r3
 80059a2:	f7ff ff5f 	bl	8005864 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80059a6:	2380      	movs	r3, #128	@ 0x80
 80059a8:	02db      	lsls	r3, r3, #11
 80059aa:	0018      	movs	r0, r3
 80059ac:	f7ff ff5a 	bl	8005864 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(Mains_Relay_GPIO_Port, Mains_Relay_Pin);
 80059b0:	4b92      	ldr	r3, [pc, #584]	@ (8005bfc <MX_GPIO_Init+0x298>)
 80059b2:	2110      	movs	r1, #16
 80059b4:	0018      	movs	r0, r3
 80059b6:	f7ff ffc9 	bl	800594c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(Fan_On_GPIO_Port, Fan_On_Pin);
 80059ba:	4b91      	ldr	r3, [pc, #580]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 80059bc:	2104      	movs	r1, #4
 80059be:	0018      	movs	r0, r3
 80059c0:	f7ff ffc4 	bl	800594c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(PFC_Power_ON_GPIO_Port, PFC_Power_ON_Pin);
 80059c4:	2380      	movs	r3, #128	@ 0x80
 80059c6:	015a      	lsls	r2, r3, #5
 80059c8:	2390      	movs	r3, #144	@ 0x90
 80059ca:	05db      	lsls	r3, r3, #23
 80059cc:	0011      	movs	r1, r2
 80059ce:	0018      	movs	r0, r3
 80059d0:	f7ff ffbc 	bl	800594c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RS485_Bus_Ctrl_GPIO_Port, RS485_Bus_Ctrl_Pin);
 80059d4:	4b8a      	ldr	r3, [pc, #552]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 80059d6:	2120      	movs	r1, #32
 80059d8:	0018      	movs	r0, r3
 80059da:	f7ff ffb7 	bl	800594c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 80059de:	2380      	movs	r3, #128	@ 0x80
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4a87      	ldr	r2, [pc, #540]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 80059e4:	0019      	movs	r1, r3
 80059e6:	0010      	movs	r0, r2
 80059e8:	f7ff ffb0 	bl	800594c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80059ec:	003b      	movs	r3, r7
 80059ee:	2280      	movs	r2, #128	@ 0x80
 80059f0:	01d2      	lsls	r2, r2, #7
 80059f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80059f4:	003b      	movs	r3, r7
 80059f6:	2200      	movs	r2, #0
 80059f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80059fa:	003b      	movs	r3, r7
 80059fc:	2200      	movs	r2, #0
 80059fe:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a00:	003b      	movs	r3, r7
 8005a02:	4a80      	ldr	r2, [pc, #512]	@ (8005c04 <MX_GPIO_Init+0x2a0>)
 8005a04:	0019      	movs	r1, r3
 8005a06:	0010      	movs	r0, r2
 8005a08:	f002 fd46 	bl	8008498 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Mains_Relay_Pin;
 8005a0c:	003b      	movs	r3, r7
 8005a0e:	2210      	movs	r2, #16
 8005a10:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005a12:	003b      	movs	r3, r7
 8005a14:	2201      	movs	r2, #1
 8005a16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005a18:	003b      	movs	r3, r7
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005a1e:	003b      	movs	r3, r7
 8005a20:	2200      	movs	r2, #0
 8005a22:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005a24:	003b      	movs	r3, r7
 8005a26:	2200      	movs	r2, #0
 8005a28:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Mains_Relay_GPIO_Port, &GPIO_InitStruct);
 8005a2a:	003b      	movs	r3, r7
 8005a2c:	4a73      	ldr	r2, [pc, #460]	@ (8005bfc <MX_GPIO_Init+0x298>)
 8005a2e:	0019      	movs	r1, r3
 8005a30:	0010      	movs	r0, r2
 8005a32:	f002 fd31 	bl	8008498 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Fan_On_Pin;
 8005a36:	003b      	movs	r3, r7
 8005a38:	2204      	movs	r2, #4
 8005a3a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005a3c:	003b      	movs	r3, r7
 8005a3e:	2201      	movs	r2, #1
 8005a40:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005a42:	003b      	movs	r3, r7
 8005a44:	2200      	movs	r2, #0
 8005a46:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005a48:	003b      	movs	r3, r7
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005a4e:	003b      	movs	r3, r7
 8005a50:	2200      	movs	r2, #0
 8005a52:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Fan_On_GPIO_Port, &GPIO_InitStruct);
 8005a54:	003b      	movs	r3, r7
 8005a56:	4a6a      	ldr	r2, [pc, #424]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 8005a58:	0019      	movs	r1, r3
 8005a5a:	0010      	movs	r0, r2
 8005a5c:	f002 fd1c 	bl	8008498 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Driver_Supply_Ok_Pin;
 8005a60:	003b      	movs	r3, r7
 8005a62:	2280      	movs	r2, #128	@ 0x80
 8005a64:	0152      	lsls	r2, r2, #5
 8005a66:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8005a68:	003b      	movs	r3, r7
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005a6e:	003b      	movs	r3, r7
 8005a70:	2200      	movs	r2, #0
 8005a72:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Driver_Supply_Ok_GPIO_Port, &GPIO_InitStruct);
 8005a74:	003b      	movs	r3, r7
 8005a76:	4a62      	ldr	r2, [pc, #392]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 8005a78:	0019      	movs	r1, r3
 8005a7a:	0010      	movs	r0, r2
 8005a7c:	f002 fd0c 	bl	8008498 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Inv_Temp_Fail_Pin;
 8005a80:	003b      	movs	r3, r7
 8005a82:	2280      	movs	r2, #128	@ 0x80
 8005a84:	0192      	lsls	r2, r2, #6
 8005a86:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8005a88:	003b      	movs	r3, r7
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005a8e:	003b      	movs	r3, r7
 8005a90:	2200      	movs	r2, #0
 8005a92:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Inv_Temp_Fail_GPIO_Port, &GPIO_InitStruct);
 8005a94:	003b      	movs	r3, r7
 8005a96:	4a5a      	ldr	r2, [pc, #360]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 8005a98:	0019      	movs	r1, r3
 8005a9a:	0010      	movs	r0, r2
 8005a9c:	f002 fcfc 	bl	8008498 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ZC_Pin;
 8005aa0:	003b      	movs	r3, r7
 8005aa2:	2240      	movs	r2, #64	@ 0x40
 8005aa4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8005aa6:	003b      	movs	r3, r7
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005aac:	003b      	movs	r3, r7
 8005aae:	2200      	movs	r2, #0
 8005ab0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(ZC_GPIO_Port, &GPIO_InitStruct);
 8005ab2:	003b      	movs	r3, r7
 8005ab4:	4a53      	ldr	r2, [pc, #332]	@ (8005c04 <MX_GPIO_Init+0x2a0>)
 8005ab6:	0019      	movs	r1, r3
 8005ab8:	0010      	movs	r0, r2
 8005aba:	f002 fced 	bl	8008498 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Switch_Pin;
 8005abe:	003b      	movs	r3, r7
 8005ac0:	2280      	movs	r2, #128	@ 0x80
 8005ac2:	0112      	lsls	r2, r2, #4
 8005ac4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8005ac6:	003b      	movs	r3, r7
 8005ac8:	2200      	movs	r2, #0
 8005aca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005acc:	003b      	movs	r3, r7
 8005ace:	2200      	movs	r2, #0
 8005ad0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Switch_GPIO_Port, &GPIO_InitStruct);
 8005ad2:	003a      	movs	r2, r7
 8005ad4:	2390      	movs	r3, #144	@ 0x90
 8005ad6:	05db      	lsls	r3, r3, #23
 8005ad8:	0011      	movs	r1, r2
 8005ada:	0018      	movs	r0, r3
 8005adc:	f002 fcdc 	bl	8008498 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = PFC_Power_ON_Pin;
 8005ae0:	003b      	movs	r3, r7
 8005ae2:	2280      	movs	r2, #128	@ 0x80
 8005ae4:	0152      	lsls	r2, r2, #5
 8005ae6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005ae8:	003b      	movs	r3, r7
 8005aea:	2201      	movs	r2, #1
 8005aec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005aee:	003b      	movs	r3, r7
 8005af0:	2200      	movs	r2, #0
 8005af2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005af4:	003b      	movs	r3, r7
 8005af6:	2200      	movs	r2, #0
 8005af8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005afa:	003b      	movs	r3, r7
 8005afc:	2200      	movs	r2, #0
 8005afe:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(PFC_Power_ON_GPIO_Port, &GPIO_InitStruct);
 8005b00:	003a      	movs	r2, r7
 8005b02:	2390      	movs	r3, #144	@ 0x90
 8005b04:	05db      	lsls	r3, r3, #23
 8005b06:	0011      	movs	r1, r2
 8005b08:	0018      	movs	r0, r3
 8005b0a:	f002 fcc5 	bl	8008498 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RS485_Bus_Ctrl_Pin;
 8005b0e:	003b      	movs	r3, r7
 8005b10:	2220      	movs	r2, #32
 8005b12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005b14:	003b      	movs	r3, r7
 8005b16:	2201      	movs	r2, #1
 8005b18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005b1a:	003b      	movs	r3, r7
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005b20:	003b      	movs	r3, r7
 8005b22:	2200      	movs	r2, #0
 8005b24:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005b26:	003b      	movs	r3, r7
 8005b28:	2200      	movs	r2, #0
 8005b2a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(RS485_Bus_Ctrl_GPIO_Port, &GPIO_InitStruct);
 8005b2c:	003b      	movs	r3, r7
 8005b2e:	4a34      	ldr	r2, [pc, #208]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 8005b30:	0019      	movs	r1, r3
 8005b32:	0010      	movs	r0, r2
 8005b34:	f002 fcb0 	bl	8008498 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8005b38:	003b      	movs	r3, r7
 8005b3a:	2280      	movs	r2, #128	@ 0x80
 8005b3c:	0092      	lsls	r2, r2, #2
 8005b3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005b40:	003b      	movs	r3, r7
 8005b42:	2201      	movs	r2, #1
 8005b44:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005b46:	003b      	movs	r3, r7
 8005b48:	2200      	movs	r2, #0
 8005b4a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005b4c:	003b      	movs	r3, r7
 8005b4e:	2200      	movs	r2, #0
 8005b50:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005b52:	003b      	movs	r3, r7
 8005b54:	2200      	movs	r2, #0
 8005b56:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8005b58:	003b      	movs	r3, r7
 8005b5a:	4a29      	ldr	r2, [pc, #164]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 8005b5c:	0019      	movs	r1, r3
 8005b5e:	0010      	movs	r0, r2
 8005b60:	f002 fc9a 	bl	8008498 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE5);
 8005b64:	4b28      	ldr	r3, [pc, #160]	@ (8005c08 <MX_GPIO_Init+0x2a4>)
 8005b66:	0019      	movs	r1, r3
 8005b68:	2005      	movs	r0, #5
 8005b6a:	f7ff fe91 	bl	8005890 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE10);
 8005b6e:	4b27      	ldr	r3, [pc, #156]	@ (8005c0c <MX_GPIO_Init+0x2a8>)
 8005b70:	0019      	movs	r1, r3
 8005b72:	2001      	movs	r0, #1
 8005b74:	f7ff fe8c 	bl	8005890 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(MPPT_OC_GPIO_Port, MPPT_OC_Pin, LL_GPIO_PULL_NO);
 8005b78:	4b20      	ldr	r3, [pc, #128]	@ (8005bfc <MX_GPIO_Init+0x298>)
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	2120      	movs	r1, #32
 8005b7e:	0018      	movs	r0, r3
 8005b80:	f7ff fec8 	bl	8005914 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(DC_Bus_OV_GPIO_Port, DC_Bus_OV_Pin, LL_GPIO_PULL_NO);
 8005b84:	2380      	movs	r3, #128	@ 0x80
 8005b86:	00db      	lsls	r3, r3, #3
 8005b88:	481d      	ldr	r0, [pc, #116]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	0019      	movs	r1, r3
 8005b8e:	f7ff fec1 	bl	8005914 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(MPPT_OC_GPIO_Port, MPPT_OC_Pin, LL_GPIO_MODE_INPUT);
 8005b92:	4b1a      	ldr	r3, [pc, #104]	@ (8005bfc <MX_GPIO_Init+0x298>)
 8005b94:	2200      	movs	r2, #0
 8005b96:	2120      	movs	r1, #32
 8005b98:	0018      	movs	r0, r3
 8005b9a:	f7ff fe9f 	bl	80058dc <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(DC_Bus_OV_GPIO_Port, DC_Bus_OV_Pin, LL_GPIO_MODE_INPUT);
 8005b9e:	2380      	movs	r3, #128	@ 0x80
 8005ba0:	00db      	lsls	r3, r3, #3
 8005ba2:	4817      	ldr	r0, [pc, #92]	@ (8005c00 <MX_GPIO_Init+0x29c>)
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	0019      	movs	r1, r3
 8005ba8:	f7ff fe98 	bl	80058dc <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_5;
 8005bac:	0021      	movs	r1, r4
 8005bae:	187b      	adds	r3, r7, r1
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005bb4:	187b      	adds	r3, r7, r1
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8005bba:	187b      	adds	r3, r7, r1
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8005bc0:	187b      	adds	r3, r7, r1
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 8005bc6:	000c      	movs	r4, r1
 8005bc8:	187b      	adds	r3, r7, r1
 8005bca:	0018      	movs	r0, r3
 8005bcc:	f002 fb24 	bl	8008218 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_10;
 8005bd0:	0021      	movs	r1, r4
 8005bd2:	187b      	adds	r3, r7, r1
 8005bd4:	2280      	movs	r2, #128	@ 0x80
 8005bd6:	00d2      	lsls	r2, r2, #3
 8005bd8:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005bda:	187b      	adds	r3, r7, r1
 8005bdc:	2201      	movs	r2, #1
 8005bde:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8005be0:	187b      	adds	r3, r7, r1
 8005be2:	2200      	movs	r2, #0
 8005be4:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8005be6:	187b      	adds	r3, r7, r1
 8005be8:	2201      	movs	r2, #1
 8005bea:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 8005bec:	187b      	adds	r3, r7, r1
 8005bee:	0018      	movs	r0, r3
 8005bf0:	f002 fb12 	bl	8008218 <LL_EXTI_Init>

}
 8005bf4:	46c0      	nop			@ (mov r8, r8)
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	b009      	add	sp, #36	@ 0x24
 8005bfa:	bd90      	pop	{r4, r7, pc}
 8005bfc:	48001400 	.word	0x48001400
 8005c00:	48000400 	.word	0x48000400
 8005c04:	48000800 	.word	0x48000800
 8005c08:	00040001 	.word	0x00040001
 8005c0c:	00080002 	.word	0x00080002

08005c10 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005c14:	4b04      	ldr	r3, [pc, #16]	@ (8005c28 <LL_RCC_HSI_Enable+0x18>)
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	4b03      	ldr	r3, [pc, #12]	@ (8005c28 <LL_RCC_HSI_Enable+0x18>)
 8005c1a:	2101      	movs	r1, #1
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	601a      	str	r2, [r3, #0]
}
 8005c20:	46c0      	nop			@ (mov r8, r8)
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	46c0      	nop			@ (mov r8, r8)
 8005c28:	40021000 	.word	0x40021000

08005c2c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8005c30:	4b05      	ldr	r3, [pc, #20]	@ (8005c48 <LL_RCC_HSI_IsReady+0x1c>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2202      	movs	r2, #2
 8005c36:	4013      	ands	r3, r2
 8005c38:	3b02      	subs	r3, #2
 8005c3a:	425a      	negs	r2, r3
 8005c3c:	4153      	adcs	r3, r2
 8005c3e:	b2db      	uxtb	r3, r3
}
 8005c40:	0018      	movs	r0, r3
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	46c0      	nop			@ (mov r8, r8)
 8005c48:	40021000 	.word	0x40021000

08005c4c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8005c54:	4b06      	ldr	r3, [pc, #24]	@ (8005c70 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	22f8      	movs	r2, #248	@ 0xf8
 8005c5a:	4393      	bics	r3, r2
 8005c5c:	0019      	movs	r1, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	00da      	lsls	r2, r3, #3
 8005c62:	4b03      	ldr	r3, [pc, #12]	@ (8005c70 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8005c64:	430a      	orrs	r2, r1
 8005c66:	601a      	str	r2, [r3, #0]
}
 8005c68:	46c0      	nop			@ (mov r8, r8)
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	b002      	add	sp, #8
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	40021000 	.word	0x40021000

08005c74 <LL_RCC_HSI14_Enable>:
  * @brief  Enable HSI14
  * @rmtoll CR2          HSI14ON       LL_RCC_HSI14_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI14_Enable(void)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR2, RCC_CR2_HSI14ON);
 8005c78:	4b04      	ldr	r3, [pc, #16]	@ (8005c8c <LL_RCC_HSI14_Enable+0x18>)
 8005c7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c7c:	4b03      	ldr	r3, [pc, #12]	@ (8005c8c <LL_RCC_HSI14_Enable+0x18>)
 8005c7e:	2101      	movs	r1, #1
 8005c80:	430a      	orrs	r2, r1
 8005c82:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8005c84:	46c0      	nop			@ (mov r8, r8)
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	46c0      	nop			@ (mov r8, r8)
 8005c8c:	40021000 	.word	0x40021000

08005c90 <LL_RCC_HSI14_IsReady>:
  * @brief  Check if HSI14 oscillator Ready
  * @rmtoll CR2          HSI14RDY      LL_RCC_HSI14_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI14_IsReady(void)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR2, RCC_CR2_HSI14RDY) == (RCC_CR2_HSI14RDY));
 8005c94:	4b05      	ldr	r3, [pc, #20]	@ (8005cac <LL_RCC_HSI14_IsReady+0x1c>)
 8005c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c98:	2202      	movs	r2, #2
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	3b02      	subs	r3, #2
 8005c9e:	425a      	negs	r2, r3
 8005ca0:	4153      	adcs	r3, r2
 8005ca2:	b2db      	uxtb	r3, r3
}
 8005ca4:	0018      	movs	r0, r3
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	46c0      	nop			@ (mov r8, r8)
 8005cac:	40021000 	.word	0x40021000

08005cb0 <LL_RCC_HSI14_EnableADCControl>:
  * @brief  ADC interface can turn on the HSI14 oscillator
  * @rmtoll CR2          HSI14DIS      LL_RCC_HSI14_EnableADCControl
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI14_EnableADCControl(void)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14DIS);
 8005cb4:	4b04      	ldr	r3, [pc, #16]	@ (8005cc8 <LL_RCC_HSI14_EnableADCControl+0x18>)
 8005cb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cb8:	4b03      	ldr	r3, [pc, #12]	@ (8005cc8 <LL_RCC_HSI14_EnableADCControl+0x18>)
 8005cba:	2104      	movs	r1, #4
 8005cbc:	438a      	bics	r2, r1
 8005cbe:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8005cc0:	46c0      	nop			@ (mov r8, r8)
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	46c0      	nop			@ (mov r8, r8)
 8005cc8:	40021000 	.word	0x40021000

08005ccc <LL_RCC_HSI14_SetCalibTrimming>:
  * @rmtoll CR2          HSI14TRIM     LL_RCC_HSI14_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI14_SetCalibTrimming(uint32_t Value)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b082      	sub	sp, #8
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR2, RCC_CR2_HSI14TRIM, Value << RCC_POSITION_HSI14TRIM);
 8005cd4:	4b06      	ldr	r3, [pc, #24]	@ (8005cf0 <LL_RCC_HSI14_SetCalibTrimming+0x24>)
 8005cd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cd8:	22f8      	movs	r2, #248	@ 0xf8
 8005cda:	4393      	bics	r3, r2
 8005cdc:	0019      	movs	r1, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	00da      	lsls	r2, r3, #3
 8005ce2:	4b03      	ldr	r3, [pc, #12]	@ (8005cf0 <LL_RCC_HSI14_SetCalibTrimming+0x24>)
 8005ce4:	430a      	orrs	r2, r1
 8005ce6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8005ce8:	46c0      	nop			@ (mov r8, r8)
 8005cea:	46bd      	mov	sp, r7
 8005cec:	b002      	add	sp, #8
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40021000 	.word	0x40021000

08005cf4 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b082      	sub	sp, #8
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005cfc:	4b06      	ldr	r3, [pc, #24]	@ (8005d18 <LL_RCC_SetSysClkSource+0x24>)
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	2203      	movs	r2, #3
 8005d02:	4393      	bics	r3, r2
 8005d04:	0019      	movs	r1, r3
 8005d06:	4b04      	ldr	r3, [pc, #16]	@ (8005d18 <LL_RCC_SetSysClkSource+0x24>)
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	605a      	str	r2, [r3, #4]
}
 8005d0e:	46c0      	nop			@ (mov r8, r8)
 8005d10:	46bd      	mov	sp, r7
 8005d12:	b002      	add	sp, #8
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	46c0      	nop			@ (mov r8, r8)
 8005d18:	40021000 	.word	0x40021000

08005d1c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005d20:	4b03      	ldr	r3, [pc, #12]	@ (8005d30 <LL_RCC_GetSysClkSource+0x14>)
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	220c      	movs	r2, #12
 8005d26:	4013      	ands	r3, r2
}
 8005d28:	0018      	movs	r0, r3
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	46c0      	nop			@ (mov r8, r8)
 8005d30:	40021000 	.word	0x40021000

08005d34 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005d3c:	4b06      	ldr	r3, [pc, #24]	@ (8005d58 <LL_RCC_SetAHBPrescaler+0x24>)
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	22f0      	movs	r2, #240	@ 0xf0
 8005d42:	4393      	bics	r3, r2
 8005d44:	0019      	movs	r1, r3
 8005d46:	4b04      	ldr	r3, [pc, #16]	@ (8005d58 <LL_RCC_SetAHBPrescaler+0x24>)
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	430a      	orrs	r2, r1
 8005d4c:	605a      	str	r2, [r3, #4]
}
 8005d4e:	46c0      	nop			@ (mov r8, r8)
 8005d50:	46bd      	mov	sp, r7
 8005d52:	b002      	add	sp, #8
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	46c0      	nop			@ (mov r8, r8)
 8005d58:	40021000 	.word	0x40021000

08005d5c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8005d64:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <LL_RCC_SetAPB1Prescaler+0x24>)
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	4a06      	ldr	r2, [pc, #24]	@ (8005d84 <LL_RCC_SetAPB1Prescaler+0x28>)
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	0019      	movs	r1, r3
 8005d6e:	4b04      	ldr	r3, [pc, #16]	@ (8005d80 <LL_RCC_SetAPB1Prescaler+0x24>)
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	605a      	str	r2, [r3, #4]
}
 8005d76:	46c0      	nop			@ (mov r8, r8)
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	b002      	add	sp, #8
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	46c0      	nop			@ (mov r8, r8)
 8005d80:	40021000 	.word	0x40021000
 8005d84:	fffff8ff 	.word	0xfffff8ff

08005d88 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b082      	sub	sp, #8
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSource & 0x00FFFFFFU));
 8005d90:	4b09      	ldr	r3, [pc, #36]	@ (8005db8 <LL_RCC_SetUSARTClockSource+0x30>)
 8005d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	0e12      	lsrs	r2, r2, #24
 8005d98:	2103      	movs	r1, #3
 8005d9a:	4091      	lsls	r1, r2
 8005d9c:	000a      	movs	r2, r1
 8005d9e:	43d2      	mvns	r2, r2
 8005da0:	401a      	ands	r2, r3
 8005da2:	0011      	movs	r1, r2
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	021b      	lsls	r3, r3, #8
 8005da8:	0a1a      	lsrs	r2, r3, #8
 8005daa:	4b03      	ldr	r3, [pc, #12]	@ (8005db8 <LL_RCC_SetUSARTClockSource+0x30>)
 8005dac:	430a      	orrs	r2, r1
 8005dae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005db0:	46c0      	nop			@ (mov r8, r8)
 8005db2:	46bd      	mov	sp, r7
 8005db4:	b002      	add	sp, #8
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	40021000 	.word	0x40021000

08005dbc <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005dc0:	4b04      	ldr	r3, [pc, #16]	@ (8005dd4 <LL_RCC_PLL_Enable+0x18>)
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	4b03      	ldr	r3, [pc, #12]	@ (8005dd4 <LL_RCC_PLL_Enable+0x18>)
 8005dc6:	2180      	movs	r1, #128	@ 0x80
 8005dc8:	0449      	lsls	r1, r1, #17
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	601a      	str	r2, [r3, #0]
}
 8005dce:	46c0      	nop			@ (mov r8, r8)
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	40021000 	.word	0x40021000

08005dd8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8005ddc:	4b07      	ldr	r3, [pc, #28]	@ (8005dfc <LL_RCC_PLL_IsReady+0x24>)
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	2380      	movs	r3, #128	@ 0x80
 8005de2:	049b      	lsls	r3, r3, #18
 8005de4:	4013      	ands	r3, r2
 8005de6:	22fe      	movs	r2, #254	@ 0xfe
 8005de8:	0612      	lsls	r2, r2, #24
 8005dea:	4694      	mov	ip, r2
 8005dec:	4463      	add	r3, ip
 8005dee:	425a      	negs	r2, r3
 8005df0:	4153      	adcs	r3, r2
 8005df2:	b2db      	uxtb	r3, r3
}
 8005df4:	0018      	movs	r0, r3
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	46c0      	nop			@ (mov r8, r8)
 8005dfc:	40021000 	.word	0x40021000

08005e00 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 8005e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8005e44 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	4a0e      	ldr	r2, [pc, #56]	@ (8005e48 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8005e10:	4013      	ands	r3, r2
 8005e12:	0019      	movs	r1, r3
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	2380      	movs	r3, #128	@ 0x80
 8005e18:	025b      	lsls	r3, r3, #9
 8005e1a:	401a      	ands	r2, r3
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	4b08      	ldr	r3, [pc, #32]	@ (8005e44 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8005e22:	430a      	orrs	r2, r1
 8005e24:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 8005e26:	4b07      	ldr	r3, [pc, #28]	@ (8005e44 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8005e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e2a:	220f      	movs	r2, #15
 8005e2c:	4393      	bics	r3, r2
 8005e2e:	0019      	movs	r1, r3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	220f      	movs	r2, #15
 8005e34:	401a      	ands	r2, r3
 8005e36:	4b03      	ldr	r3, [pc, #12]	@ (8005e44 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005e3c:	46c0      	nop			@ (mov r8, r8)
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b002      	add	sp, #8
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	40021000 	.word	0x40021000
 8005e48:	ffc2ffff 	.word	0xffc2ffff

08005e4c <LL_APB1_GRP1_EnableClock>:
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8005e54:	4b07      	ldr	r3, [pc, #28]	@ (8005e74 <LL_APB1_GRP1_EnableClock+0x28>)
 8005e56:	69d9      	ldr	r1, [r3, #28]
 8005e58:	4b06      	ldr	r3, [pc, #24]	@ (8005e74 <LL_APB1_GRP1_EnableClock+0x28>)
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8005e60:	4b04      	ldr	r3, [pc, #16]	@ (8005e74 <LL_APB1_GRP1_EnableClock+0x28>)
 8005e62:	69db      	ldr	r3, [r3, #28]
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	4013      	ands	r3, r2
 8005e68:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
}
 8005e6c:	46c0      	nop			@ (mov r8, r8)
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	b004      	add	sp, #16
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	40021000 	.word	0x40021000

08005e78 <LL_APB1_GRP2_EnableClock>:
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005e80:	4b07      	ldr	r3, [pc, #28]	@ (8005ea0 <LL_APB1_GRP2_EnableClock+0x28>)
 8005e82:	6999      	ldr	r1, [r3, #24]
 8005e84:	4b06      	ldr	r3, [pc, #24]	@ (8005ea0 <LL_APB1_GRP2_EnableClock+0x28>)
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	430a      	orrs	r2, r1
 8005e8a:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005e8c:	4b04      	ldr	r3, [pc, #16]	@ (8005ea0 <LL_APB1_GRP2_EnableClock+0x28>)
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	4013      	ands	r3, r2
 8005e94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005e96:	68fb      	ldr	r3, [r7, #12]
}
 8005e98:	46c0      	nop			@ (mov r8, r8)
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	b004      	add	sp, #16
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	40021000 	.word	0x40021000

08005ea4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8005eac:	4b06      	ldr	r3, [pc, #24]	@ (8005ec8 <LL_FLASH_SetLatency+0x24>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	4393      	bics	r3, r2
 8005eb4:	0019      	movs	r1, r3
 8005eb6:	4b04      	ldr	r3, [pc, #16]	@ (8005ec8 <LL_FLASH_SetLatency+0x24>)
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	430a      	orrs	r2, r1
 8005ebc:	601a      	str	r2, [r3, #0]
}
 8005ebe:	46c0      	nop			@ (mov r8, r8)
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	b002      	add	sp, #8
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	46c0      	nop			@ (mov r8, r8)
 8005ec8:	40022000 	.word	0x40022000

08005ecc <LL_FLASH_GetLatency>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8005ed0:	4b03      	ldr	r3, [pc, #12]	@ (8005ee0 <LL_FLASH_GetLatency+0x14>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	4013      	ands	r3, r2
}
 8005ed8:	0018      	movs	r0, r3
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	46c0      	nop			@ (mov r8, r8)
 8005ee0:	40022000 	.word	0x40022000

08005ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_SYSCFG);
 8005ee8:	2001      	movs	r0, #1
 8005eea:	f7ff ffc5 	bl	8005e78 <LL_APB1_GRP2_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8005eee:	2380      	movs	r3, #128	@ 0x80
 8005ef0:	055b      	lsls	r3, r3, #21
 8005ef2:	0018      	movs	r0, r3
 8005ef4:	f7ff ffaa 	bl	8005e4c <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005ef8:	f000 f954 	bl	80061a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005efc:	f7ff fd32 	bl	8005964 <MX_GPIO_Init>
  MX_DMA_Init();
 8005f00:	f7ff fca0 	bl	8005844 <MX_DMA_Init>
  MX_ADC_Init();
 8005f04:	f7ff fa5e 	bl	80053c4 <MX_ADC_Init>
  MX_TIM1_Init();
 8005f08:	f000 fc98 	bl	800683c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8005f0c:	f000 ff88 	bl	8006e20 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005f10:	f001 f80a 	bl	8006f28 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 8005f14:	f000 fdf6 	bl	8006b04 <MX_TIM14_Init>
  MX_TIM3_Init();
 8005f18:	f000 fdba 	bl	8006a90 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  Variable_Init();
 8005f1c:	f7fd fb34 	bl	8003588 <Variable_Init>
  UART_Debugging_Slave_Variables_Init();
 8005f20:	f001 ff28 	bl	8007d74 <UART_Debugging_Slave_Variables_Init>

    ADC1->CR |= ADC_CR_ADEN | ADC_CR_ADSTART;    // adc enable and adc start
 8005f24:	4b92      	ldr	r3, [pc, #584]	@ (8006170 <main+0x28c>)
 8005f26:	689a      	ldr	r2, [r3, #8]
 8005f28:	4b91      	ldr	r3, [pc, #580]	@ (8006170 <main+0x28c>)
 8005f2a:	2105      	movs	r1, #5
 8005f2c:	430a      	orrs	r2, r1
 8005f2e:	609a      	str	r2, [r3, #8]

  	///*TIMER 3  CONFIG AND DMA *///
	 TIM3_CAPEN_IEN_STRT();            // Timer 3 capture_enable : interupt enable: start of zero crossing detection
 8005f30:	f7fc f9d2 	bl	80022d8 <TIM3_CAPEN_IEN_STRT>
//	 CAPTURE_DMA_CH4_CONFIG();         // DMA configuration for capture enable and storing data

     ///* TIMER 1 CONFIG AND DMA*///
	 ADC_DMA_CH1_CONFIG();             // DMA configuration for adc values
 8005f34:	f7fc f9b6 	bl	80022a4 <ADC_DMA_CH1_CONFIG>
	 TIM1_OEN_DT_CCEN_IEN_STRT();      // Timer 1 output_enable : dead_time: capture_compare : interupt_enable: start
 8005f38:	f7fc f984 	bl	8002244 <TIM1_OEN_DT_CCEN_IEN_STRT>

	 TIM14_CH1_PWM_Config();
 8005f3c:	f7fc f9da 	bl	80022f4 <TIM14_CH1_PWM_Config>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	 UART1_Enable_Receive_Interrupt; //Enabling the receive interrupt
 8005f40:	4b8c      	ldr	r3, [pc, #560]	@ (8006174 <main+0x290>)
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	4b8b      	ldr	r3, [pc, #556]	@ (8006174 <main+0x290>)
 8005f46:	2120      	movs	r1, #32
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	601a      	str	r2, [r3, #0]
	 UART1_Enable;
 8005f4c:	4b89      	ldr	r3, [pc, #548]	@ (8006174 <main+0x290>)
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	4b88      	ldr	r3, [pc, #544]	@ (8006174 <main+0x290>)
 8005f52:	2101      	movs	r1, #1
 8005f54:	430a      	orrs	r2, r1
 8005f56:	601a      	str	r2, [r3, #0]

	 UART2_Enable_Receive_Interrupt; //Enabling the receive interrupt
 8005f58:	4b87      	ldr	r3, [pc, #540]	@ (8006178 <main+0x294>)
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	4b86      	ldr	r3, [pc, #536]	@ (8006178 <main+0x294>)
 8005f5e:	2120      	movs	r1, #32
 8005f60:	430a      	orrs	r2, r1
 8005f62:	601a      	str	r2, [r3, #0]
	 UART2_Enable;
 8005f64:	4b84      	ldr	r3, [pc, #528]	@ (8006178 <main+0x294>)
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	4b83      	ldr	r3, [pc, #524]	@ (8006178 <main+0x294>)
 8005f6a:	2101      	movs	r1, #1
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	601a      	str	r2, [r3, #0]

	 UART_Debugging_Enable_Receive_Interrupt; //Enabling the receive interrupt
 8005f70:	4b80      	ldr	r3, [pc, #512]	@ (8006174 <main+0x290>)
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	4b7f      	ldr	r3, [pc, #508]	@ (8006174 <main+0x290>)
 8005f76:	2120      	movs	r1, #32
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	601a      	str	r2, [r3, #0]
	 UART_Debugging_Enable;
 8005f7c:	4b7d      	ldr	r3, [pc, #500]	@ (8006174 <main+0x290>)
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	4b7c      	ldr	r3, [pc, #496]	@ (8006174 <main+0x290>)
 8005f82:	2101      	movs	r1, #1
 8005f84:	430a      	orrs	r2, r1
 8005f86:	601a      	str	r2, [r3, #0]

	 PFC_Power_ON;
 8005f88:	2390      	movs	r3, #144	@ 0x90
 8005f8a:	05db      	lsls	r3, r3, #23
 8005f8c:	695a      	ldr	r2, [r3, #20]
 8005f8e:	2390      	movs	r3, #144	@ 0x90
 8005f90:	05db      	lsls	r3, r3, #23
 8005f92:	2180      	movs	r1, #128	@ 0x80
 8005f94:	0149      	lsls	r1, r1, #5
 8005f96:	430a      	orrs	r2, r1
 8005f98:	615a      	str	r2, [r3, #20]
  while (1)
  {
      // ...........................................................................  RMS CALCULATOR..................................................................................................//
  	  if(Inv_Cntrl.RMS_Sqrt_Calc_Request == 1)
 8005f9a:	4b78      	ldr	r3, [pc, #480]	@ (800617c <main+0x298>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	07db      	lsls	r3, r3, #31
 8005fa0:	0fdb      	lsrs	r3, r3, #31
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d000      	beq.n	8005faa <main+0xc6>
 8005fa8:	e0dd      	b.n	8006166 <main+0x282>
  	  {
			Temp_Var.I_Inv_Pri = sqrtf(Norm_Rms.I_Inv_Pri_Mean_Sq); // Rms inverter current
 8005faa:	4b75      	ldr	r3, [pc, #468]	@ (8006180 <main+0x29c>)
 8005fac:	6a1a      	ldr	r2, [r3, #32]
 8005fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb0:	0010      	movs	r0, r2
 8005fb2:	0019      	movs	r1, r3
 8005fb4:	f7fa f9b4 	bl	8000320 <__aeabi_ul2f>
 8005fb8:	1c03      	adds	r3, r0, #0
 8005fba:	1c18      	adds	r0, r3, #0
 8005fbc:	f003 f905 	bl	80091ca <sqrtf>
 8005fc0:	1c03      	adds	r3, r0, #0
 8005fc2:	1c18      	adds	r0, r3, #0
 8005fc4:	f7fa f994 	bl	80002f0 <__aeabi_f2uiz>
 8005fc8:	0002      	movs	r2, r0
 8005fca:	4b6e      	ldr	r3, [pc, #440]	@ (8006184 <main+0x2a0>)
 8005fcc:	601a      	str	r2, [r3, #0]
			Temp_Var.V_Mains = sqrtf(Norm_Rms.V_Mains_Mean_Sq);     // Rms Mains voltage
 8005fce:	4b6c      	ldr	r3, [pc, #432]	@ (8006180 <main+0x29c>)
 8005fd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fd4:	0010      	movs	r0, r2
 8005fd6:	0019      	movs	r1, r3
 8005fd8:	f7fa f9a2 	bl	8000320 <__aeabi_ul2f>
 8005fdc:	1c03      	adds	r3, r0, #0
 8005fde:	1c18      	adds	r0, r3, #0
 8005fe0:	f003 f8f3 	bl	80091ca <sqrtf>
 8005fe4:	1c03      	adds	r3, r0, #0
 8005fe6:	1c18      	adds	r0, r3, #0
 8005fe8:	f7fa f982 	bl	80002f0 <__aeabi_f2uiz>
 8005fec:	0002      	movs	r2, r0
 8005fee:	4b65      	ldr	r3, [pc, #404]	@ (8006184 <main+0x2a0>)
 8005ff0:	605a      	str	r2, [r3, #4]
			Temp_Var.I_Mains_CT = sqrtf(Norm_Rms.I_Mains_CT_Mean_Sq);
 8005ff2:	4b63      	ldr	r3, [pc, #396]	@ (8006180 <main+0x29c>)
 8005ff4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ff8:	0010      	movs	r0, r2
 8005ffa:	0019      	movs	r1, r3
 8005ffc:	f7fa f990 	bl	8000320 <__aeabi_ul2f>
 8006000:	1c03      	adds	r3, r0, #0
 8006002:	1c18      	adds	r0, r3, #0
 8006004:	f003 f8e1 	bl	80091ca <sqrtf>
 8006008:	1c03      	adds	r3, r0, #0
 800600a:	1c18      	adds	r0, r3, #0
 800600c:	f7fa f970 	bl	80002f0 <__aeabi_f2uiz>
 8006010:	0002      	movs	r2, r0
 8006012:	4b5c      	ldr	r3, [pc, #368]	@ (8006184 <main+0x2a0>)
 8006014:	60da      	str	r2, [r3, #12]

			Inv_Cntrl.RMS_Sqrt_Calc_Request = 0;
 8006016:	4b59      	ldr	r3, [pc, #356]	@ (800617c <main+0x298>)
 8006018:	781a      	ldrb	r2, [r3, #0]
 800601a:	2101      	movs	r1, #1
 800601c:	438a      	bics	r2, r1
 800601e:	701a      	strb	r2, [r3, #0]

			Norm_Rms.I_Inv_Pri = (Temp_Var.I_Inv_Pri * Calibration_Var.I_Inv)>>11;
 8006020:	4b58      	ldr	r3, [pc, #352]	@ (8006184 <main+0x2a0>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a58      	ldr	r2, [pc, #352]	@ (8006188 <main+0x2a4>)
 8006026:	8892      	ldrh	r2, [r2, #4]
 8006028:	b292      	uxth	r2, r2
 800602a:	4353      	muls	r3, r2
 800602c:	0adb      	lsrs	r3, r3, #11
 800602e:	001a      	movs	r2, r3
 8006030:	4b53      	ldr	r3, [pc, #332]	@ (8006180 <main+0x29c>)
 8006032:	601a      	str	r2, [r3, #0]
			Norm_Rms.I_Mains_CT = (Temp_Var.I_Mains_CT * Calibration_Var.I_Mains_CT)>>11;
 8006034:	4b53      	ldr	r3, [pc, #332]	@ (8006184 <main+0x2a0>)
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	4a53      	ldr	r2, [pc, #332]	@ (8006188 <main+0x2a4>)
 800603a:	89d2      	ldrh	r2, [r2, #14]
 800603c:	b292      	uxth	r2, r2
 800603e:	4353      	muls	r3, r2
 8006040:	0adb      	lsrs	r3, r3, #11
 8006042:	001a      	movs	r2, r3
 8006044:	4b4e      	ldr	r3, [pc, #312]	@ (8006180 <main+0x29c>)
 8006046:	60da      	str	r2, [r3, #12]
			Norm_Rms.V_Mains = (Temp_Var.V_Mains * Calibration_Var.V_Mains)>>11;
 8006048:	4b4e      	ldr	r3, [pc, #312]	@ (8006184 <main+0x2a0>)
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	4a4e      	ldr	r2, [pc, #312]	@ (8006188 <main+0x2a4>)
 800604e:	8992      	ldrh	r2, [r2, #12]
 8006050:	b292      	uxth	r2, r2
 8006052:	4353      	muls	r3, r2
 8006054:	0adb      	lsrs	r3, r3, #11
 8006056:	001a      	movs	r2, r3
 8006058:	4b49      	ldr	r3, [pc, #292]	@ (8006180 <main+0x29c>)
 800605a:	605a      	str	r2, [r3, #4]

			if(Norm_Rms.I_Inv_Pri >4096)
 800605c:	4b48      	ldr	r3, [pc, #288]	@ (8006180 <main+0x29c>)
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	2380      	movs	r3, #128	@ 0x80
 8006062:	015b      	lsls	r3, r3, #5
 8006064:	429a      	cmp	r2, r3
 8006066:	dd03      	ble.n	8006070 <main+0x18c>
			{
				Norm_Rms.I_Inv_Pri = 4096;
 8006068:	4b45      	ldr	r3, [pc, #276]	@ (8006180 <main+0x29c>)
 800606a:	2280      	movs	r2, #128	@ 0x80
 800606c:	0152      	lsls	r2, r2, #5
 800606e:	601a      	str	r2, [r3, #0]
			}
			if(Norm_Rms.V_Mains >4096)
 8006070:	4b43      	ldr	r3, [pc, #268]	@ (8006180 <main+0x29c>)
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	2380      	movs	r3, #128	@ 0x80
 8006076:	015b      	lsls	r3, r3, #5
 8006078:	429a      	cmp	r2, r3
 800607a:	dd03      	ble.n	8006084 <main+0x1a0>
			{
				Norm_Rms.V_Mains = 4096;
 800607c:	4b40      	ldr	r3, [pc, #256]	@ (8006180 <main+0x29c>)
 800607e:	2280      	movs	r2, #128	@ 0x80
 8006080:	0152      	lsls	r2, r2, #5
 8006082:	605a      	str	r2, [r3, #4]
			}
			if(Norm_Rms.I_Mains_CT > 4096)
 8006084:	4b3e      	ldr	r3, [pc, #248]	@ (8006180 <main+0x29c>)
 8006086:	68da      	ldr	r2, [r3, #12]
 8006088:	2380      	movs	r3, #128	@ 0x80
 800608a:	015b      	lsls	r3, r3, #5
 800608c:	429a      	cmp	r2, r3
 800608e:	dd03      	ble.n	8006098 <main+0x1b4>
			{
				Norm_Rms.I_Mains_CT = 4096;
 8006090:	4b3b      	ldr	r3, [pc, #236]	@ (8006180 <main+0x29c>)
 8006092:	2280      	movs	r2, #128	@ 0x80
 8006094:	0152      	lsls	r2, r2, #5
 8006096:	60da      	str	r2, [r3, #12]

			//////////////////////////////////////   For calculation of power factor    //////////////////////////////////////
//			Power_Factor_Calculation();
			//////////////////////////////////////

			if(Inv_Cntrl.State == 1)//state 1 implies grid export mode
 8006098:	4b38      	ldr	r3, [pc, #224]	@ (800617c <main+0x298>)
 800609a:	785b      	ldrb	r3, [r3, #1]
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d116      	bne.n	80060d0 <main+0x1ec>
			{
				if((Inv_Cntrl.I_Peak_Ref>Inv_Cntrl.Inv_Export_Ipeak_limit>>5)||(Inv_Cntrl.I_Peak_Ref<-(Inv_Cntrl.Inv_Import_Ipeak_limit>>5)))//
 80060a2:	4b36      	ldr	r3, [pc, #216]	@ (800617c <main+0x298>)
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	4a35      	ldr	r2, [pc, #212]	@ (800617c <main+0x298>)
 80060a8:	2142      	movs	r1, #66	@ 0x42
 80060aa:	5a52      	ldrh	r2, [r2, r1]
 80060ac:	b212      	sxth	r2, r2
 80060ae:	1152      	asrs	r2, r2, #5
 80060b0:	b212      	sxth	r2, r2
 80060b2:	4293      	cmp	r3, r2
 80060b4:	dc0a      	bgt.n	80060cc <main+0x1e8>
 80060b6:	4b31      	ldr	r3, [pc, #196]	@ (800617c <main+0x298>)
 80060b8:	68da      	ldr	r2, [r3, #12]
 80060ba:	4b30      	ldr	r3, [pc, #192]	@ (800617c <main+0x298>)
 80060bc:	2144      	movs	r1, #68	@ 0x44
 80060be:	5a5b      	ldrh	r3, [r3, r1]
 80060c0:	b21b      	sxth	r3, r3
 80060c2:	115b      	asrs	r3, r3, #5
 80060c4:	b21b      	sxth	r3, r3
 80060c6:	425b      	negs	r3, r3
 80060c8:	429a      	cmp	r2, r3
 80060ca:	da01      	bge.n	80060d0 <main+0x1ec>
				{
					Energy_Calculation(); // Mains export or import energy calculation
 80060cc:	f7fd f964 	bl	8003398 <Energy_Calculation>
//					Energy_Calculation_For_GSM_Card();
				}
			}

			PV_KWhr_Calculation();
 80060d0:	f7fd fa22 	bl	8003518 <PV_KWhr_Calculation>

			Energy_Calculation_With_Mains_CT(); // Mains export or import energy calculation
 80060d4:	f7fd f9c0 	bl	8003458 <Energy_Calculation_With_Mains_CT>

			if(Othr.System_Off_Timer<=5000)//turning off debug variable data for first 5 seconds
 80060d8:	4b2c      	ldr	r3, [pc, #176]	@ (800618c <main+0x2a8>)
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	4a2c      	ldr	r2, [pc, #176]	@ (8006190 <main+0x2ac>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d841      	bhi.n	8006166 <main+0x282>
			{
				Debug_Fast.A=0;
 80060e2:	4b2c      	ldr	r3, [pc, #176]	@ (8006194 <main+0x2b0>)
 80060e4:	2200      	movs	r2, #0
 80060e6:	801a      	strh	r2, [r3, #0]
				Debug_Fast.B=0;
 80060e8:	4b2a      	ldr	r3, [pc, #168]	@ (8006194 <main+0x2b0>)
 80060ea:	2200      	movs	r2, #0
 80060ec:	805a      	strh	r2, [r3, #2]
				Debug_Fast.C=0;
 80060ee:	4b29      	ldr	r3, [pc, #164]	@ (8006194 <main+0x2b0>)
 80060f0:	2200      	movs	r2, #0
 80060f2:	809a      	strh	r2, [r3, #4]
				Debug_Fast.D=0;
 80060f4:	4b27      	ldr	r3, [pc, #156]	@ (8006194 <main+0x2b0>)
 80060f6:	2200      	movs	r2, #0
 80060f8:	80da      	strh	r2, [r3, #6]
				Debug_Fast.E=0;
 80060fa:	4b26      	ldr	r3, [pc, #152]	@ (8006194 <main+0x2b0>)
 80060fc:	2200      	movs	r2, #0
 80060fe:	811a      	strh	r2, [r3, #8]
				Debug_Fast.F=0;
 8006100:	4b24      	ldr	r3, [pc, #144]	@ (8006194 <main+0x2b0>)
 8006102:	2200      	movs	r2, #0
 8006104:	815a      	strh	r2, [r3, #10]
				Debug_Fast.G=0;
 8006106:	4b23      	ldr	r3, [pc, #140]	@ (8006194 <main+0x2b0>)
 8006108:	2200      	movs	r2, #0
 800610a:	819a      	strh	r2, [r3, #12]
				Debug_Fast.H=0;
 800610c:	4b21      	ldr	r3, [pc, #132]	@ (8006194 <main+0x2b0>)
 800610e:	2200      	movs	r2, #0
 8006110:	81da      	strh	r2, [r3, #14]
				Debug_Fast.I=0;
 8006112:	4b20      	ldr	r3, [pc, #128]	@ (8006194 <main+0x2b0>)
 8006114:	2200      	movs	r2, #0
 8006116:	821a      	strh	r2, [r3, #16]
				Debug_Fast.J=0;
 8006118:	4b1e      	ldr	r3, [pc, #120]	@ (8006194 <main+0x2b0>)
 800611a:	2200      	movs	r2, #0
 800611c:	825a      	strh	r2, [r3, #18]
				Debug_Fast.K=0;
 800611e:	4b1d      	ldr	r3, [pc, #116]	@ (8006194 <main+0x2b0>)
 8006120:	2200      	movs	r2, #0
 8006122:	829a      	strh	r2, [r3, #20]
				Debug_Fast.L=0;
 8006124:	4b1b      	ldr	r3, [pc, #108]	@ (8006194 <main+0x2b0>)
 8006126:	2200      	movs	r2, #0
 8006128:	82da      	strh	r2, [r3, #22]
				Debug_Fast.M=0;
 800612a:	4b1a      	ldr	r3, [pc, #104]	@ (8006194 <main+0x2b0>)
 800612c:	2200      	movs	r2, #0
 800612e:	831a      	strh	r2, [r3, #24]
				Debug_Fast.N=0;
 8006130:	4b18      	ldr	r3, [pc, #96]	@ (8006194 <main+0x2b0>)
 8006132:	2200      	movs	r2, #0
 8006134:	835a      	strh	r2, [r3, #26]

				Debug_Rms=Debug_Fast;
 8006136:	4a18      	ldr	r2, [pc, #96]	@ (8006198 <main+0x2b4>)
 8006138:	4b16      	ldr	r3, [pc, #88]	@ (8006194 <main+0x2b0>)
 800613a:	0010      	movs	r0, r2
 800613c:	0019      	movs	r1, r3
 800613e:	2332      	movs	r3, #50	@ 0x32
 8006140:	001a      	movs	r2, r3
 8006142:	f003 f839 	bl	80091b8 <memcpy>
				Debug_Avg=Debug_Fast;
 8006146:	4a15      	ldr	r2, [pc, #84]	@ (800619c <main+0x2b8>)
 8006148:	4b12      	ldr	r3, [pc, #72]	@ (8006194 <main+0x2b0>)
 800614a:	0010      	movs	r0, r2
 800614c:	0019      	movs	r1, r3
 800614e:	2332      	movs	r3, #50	@ 0x32
 8006150:	001a      	movs	r2, r3
 8006152:	f003 f831 	bl	80091b8 <memcpy>
				Debug_State = Debug_Fast;
 8006156:	4a12      	ldr	r2, [pc, #72]	@ (80061a0 <main+0x2bc>)
 8006158:	4b0e      	ldr	r3, [pc, #56]	@ (8006194 <main+0x2b0>)
 800615a:	0010      	movs	r0, r2
 800615c:	0019      	movs	r1, r3
 800615e:	2332      	movs	r3, #50	@ 0x32
 8006160:	001a      	movs	r2, r3
 8006162:	f003 f829 	bl	80091b8 <memcpy>
//  	  	UART1_Enable_Receive_Interrupt;
//
//				//Enable TIM3_Capture_Int
//  	  }

	  UART1_Store_Received_Data_In_Variables();
 8006166:	f000 ff63 	bl	8007030 <UART1_Store_Received_Data_In_Variables>
	  UART1_Request_Send_Message();
 800616a:	f001 fa4d 	bl	8007608 <UART1_Request_Send_Message>
  	  if(Inv_Cntrl.RMS_Sqrt_Calc_Request == 1)
 800616e:	e714      	b.n	8005f9a <main+0xb6>
 8006170:	40012400 	.word	0x40012400
 8006174:	40013800 	.word	0x40013800
 8006178:	40004400 	.word	0x40004400
 800617c:	200002a0 	.word	0x200002a0
 8006180:	200000e8 	.word	0x200000e8
 8006184:	20000538 	.word	0x20000538
 8006188:	20000568 	.word	0x20000568
 800618c:	200001e4 	.word	0x200001e4
 8006190:	00001388 	.word	0x00001388
 8006194:	200003a0 	.word	0x200003a0
 8006198:	20000408 	.word	0x20000408
 800619c:	200003d4 	.word	0x200003d4
 80061a0:	20000470 	.word	0x20000470

080061a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 80061a8:	2001      	movs	r0, #1
 80061aa:	f7ff fe7b 	bl	8005ea4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
 80061ae:	46c0      	nop			@ (mov r8, r8)
 80061b0:	f7ff fe8c 	bl	8005ecc <LL_FLASH_GetLatency>
 80061b4:	0003      	movs	r3, r0
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d1fa      	bne.n	80061b0 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 80061ba:	f7ff fd29 	bl	8005c10 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80061be:	46c0      	nop			@ (mov r8, r8)
 80061c0:	f7ff fd34 	bl	8005c2c <LL_RCC_HSI_IsReady>
 80061c4:	0003      	movs	r3, r0
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d1fa      	bne.n	80061c0 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80061ca:	2010      	movs	r0, #16
 80061cc:	f7ff fd3e 	bl	8005c4c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI14_Enable();
 80061d0:	f7ff fd50 	bl	8005c74 <LL_RCC_HSI14_Enable>

   /* Wait till HSI14 is ready */
  while(LL_RCC_HSI14_IsReady() != 1)
 80061d4:	46c0      	nop			@ (mov r8, r8)
 80061d6:	f7ff fd5b 	bl	8005c90 <LL_RCC_HSI14_IsReady>
 80061da:	0003      	movs	r3, r0
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d1fa      	bne.n	80061d6 <SystemClock_Config+0x32>
  {

  }
  LL_RCC_HSI14_SetCalibTrimming(16);
 80061e0:	2010      	movs	r0, #16
 80061e2:	f7ff fd73 	bl	8005ccc <LL_RCC_HSI14_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_12);
 80061e6:	23a0      	movs	r3, #160	@ 0xa0
 80061e8:	039b      	lsls	r3, r3, #14
 80061ea:	0019      	movs	r1, r3
 80061ec:	2000      	movs	r0, #0
 80061ee:	f7ff fe07 	bl	8005e00 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80061f2:	f7ff fde3 	bl	8005dbc <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80061f6:	46c0      	nop			@ (mov r8, r8)
 80061f8:	f7ff fdee 	bl	8005dd8 <LL_RCC_PLL_IsReady>
 80061fc:	0003      	movs	r3, r0
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d1fa      	bne.n	80061f8 <SystemClock_Config+0x54>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8006202:	2000      	movs	r0, #0
 8006204:	f7ff fd96 	bl	8005d34 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8006208:	2000      	movs	r0, #0
 800620a:	f7ff fda7 	bl	8005d5c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800620e:	2002      	movs	r0, #2
 8006210:	f7ff fd70 	bl	8005cf4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8006214:	46c0      	nop			@ (mov r8, r8)
 8006216:	f7ff fd81 	bl	8005d1c <LL_RCC_GetSysClkSource>
 800621a:	0003      	movs	r3, r0
 800621c:	2b08      	cmp	r3, #8
 800621e:	d1fa      	bne.n	8006216 <SystemClock_Config+0x72>
  {

  }
  LL_Init1msTick(48000000);
 8006220:	4b07      	ldr	r3, [pc, #28]	@ (8006240 <SystemClock_Config+0x9c>)
 8006222:	0018      	movs	r0, r3
 8006224:	f002 ff78 	bl	8009118 <LL_Init1msTick>
  LL_SetSystemCoreClock(48000000);
 8006228:	4b05      	ldr	r3, [pc, #20]	@ (8006240 <SystemClock_Config+0x9c>)
 800622a:	0018      	movs	r0, r3
 800622c:	f002 ff84 	bl	8009138 <LL_SetSystemCoreClock>
  LL_RCC_HSI14_EnableADCControl();
 8006230:	f7ff fd3e 	bl	8005cb0 <LL_RCC_HSI14_EnableADCControl>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK1);
 8006234:	2000      	movs	r0, #0
 8006236:	f7ff fda7 	bl	8005d88 <LL_RCC_SetUSARTClockSource>
}
 800623a:	46c0      	nop			@ (mov r8, r8)
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}
 8006240:	02dc6c00 	.word	0x02dc6c00

08006244 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006248:	46c0      	nop			@ (mov r8, r8)
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
	...

08006250 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

		Inverter_OFF();
 8006254:	f7fc f86a 	bl	800232c <Inverter_OFF>
		MPPT_OFF();
 8006258:	f7fc f900 	bl	800245c <MPPT_OFF>
		Mains_Relay_Off;
 800625c:	4b05      	ldr	r3, [pc, #20]	@ (8006274 <HardFault_Handler+0x24>)
 800625e:	695a      	ldr	r2, [r3, #20]
 8006260:	4b04      	ldr	r3, [pc, #16]	@ (8006274 <HardFault_Handler+0x24>)
 8006262:	2110      	movs	r1, #16
 8006264:	438a      	bics	r2, r1
 8006266:	615a      	str	r2, [r3, #20]
		Debug_Fast.L = 1;
 8006268:	4b03      	ldr	r3, [pc, #12]	@ (8006278 <HardFault_Handler+0x28>)
 800626a:	2201      	movs	r2, #1
 800626c:	82da      	strh	r2, [r3, #22]
		Inverter_OFF();
 800626e:	46c0      	nop			@ (mov r8, r8)
 8006270:	e7f0      	b.n	8006254 <HardFault_Handler+0x4>
 8006272:	46c0      	nop			@ (mov r8, r8)
 8006274:	48001400 	.word	0x48001400
 8006278:	200003a0 	.word	0x200003a0

0800627c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8006280:	46c0      	nop			@ (mov r8, r8)
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800628a:	46c0      	nop			@ (mov r8, r8)
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006294:	46c0      	nop			@ (mov r8, r8)
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}

0800629a <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800629a:	b580      	push	{r7, lr}
 800629c:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800629e:	46c0      	nop			@ (mov r8, r8)
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Cntrs_Incrmnt_Fn_for_100us_ISR();    //inverter functions which run in all inverter states (weather export or inverter state)
 80062a8:	f7fc fb64 	bl	8002974 <Cntrs_Incrmnt_Fn_for_100us_ISR>

/////////////////////////////////Average Limits/////////////////////////////////////////////////////////////////////////////////////////////////////////


	if((Cntr.ADC_Avg == 10)&&(Inv_Cntrl.Diag_Delay == 0)) //as there may be delay in calculation of RMS after square root calc request is sent
 80062ac:	4b6d      	ldr	r3, [pc, #436]	@ (8006464 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c0>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2b0a      	cmp	r3, #10
 80062b2:	d10a      	bne.n	80062ca <TIM1_BRK_UP_TRG_COM_IRQHandler+0x26>
 80062b4:	4b6c      	ldr	r3, [pc, #432]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 80062b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062b8:	065b      	lsls	r3, r3, #25
 80062ba:	0fdb      	lsrs	r3, r3, #31
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d103      	bne.n	80062ca <TIM1_BRK_UP_TRG_COM_IRQHandler+0x26>
	{
		Avg_Diagnostics();    // Diagnosis for all the average parameters
 80062c2:	f7fc ffd5 	bl	8003270 <Avg_Diagnostics>

///////////////////////////////RMS Limits///////////////////////////////////////////////////////////////////////////////////////////////////////////////

		RMS_Diagnostics();    // Diagnosis for all the RMS parameters
 80062c6:	f7fc ffd9 	bl	800327c <RMS_Diagnostics>
	}

	while(!(DMA1->ISR&DMA_ISR_TCIF1))  //wait for DMA1 transfer complete flag (updating ADC array)
 80062ca:	46c0      	nop			@ (mov r8, r8)
 80062cc:	4b67      	ldr	r3, [pc, #412]	@ (800646c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c8>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2202      	movs	r2, #2
 80062d2:	4013      	ands	r3, r2
 80062d4:	d0fa      	beq.n	80062cc <TIM1_BRK_UP_TRG_COM_IRQHandler+0x28>
		{

		}
	DMA1->IFCR|=DMA_IFCR_CTCIF1;
 80062d6:	4b65      	ldr	r3, [pc, #404]	@ (800646c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c8>)
 80062d8:	685a      	ldr	r2, [r3, #4]
 80062da:	4b64      	ldr	r3, [pc, #400]	@ (800646c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c8>)
 80062dc:	2102      	movs	r1, #2
 80062de:	430a      	orrs	r2, r1
 80062e0:	605a      	str	r2, [r3, #4]
	GPIO_ON;
 80062e2:	4b63      	ldr	r3, [pc, #396]	@ (8006470 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1cc>)
 80062e4:	695a      	ldr	r2, [r3, #20]
 80062e6:	4b62      	ldr	r3, [pc, #392]	@ (8006470 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1cc>)
 80062e8:	2180      	movs	r1, #128	@ 0x80
 80062ea:	0189      	lsls	r1, r1, #6
 80062ec:	430a      	orrs	r2, r1
 80062ee:	615a      	str	r2, [r3, #20]
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	if(Inv_Cntrl.Diag_Delay == 0)
 80062f0:	4b5d      	ldr	r3, [pc, #372]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 80062f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062f4:	065b      	lsls	r3, r3, #25
 80062f6:	0fdb      	lsrs	r3, r3, #31
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d101      	bne.n	8006302 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x5e>
	{
		Fast_Diagnostics();   // This diagnosis if any spurious happens
 80062fe:	f7fc fdd5 	bl	8002eac <Fast_Diagnostics>
	}

	if((Norm_ADC.I_Inv_Pri_AC>I_Inv_Pri_Peak_22A) || (Norm_ADC.I_Inv_Pri_AC<I_Inv_Pri_Peak_M_22A))    //I_Inv_Pri_200A->2970 if the inverter current upper limit is crossed the switch off the inverter immediately
 8006302:	4b5c      	ldr	r3, [pc, #368]	@ (8006474 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d0>)
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	2396      	movs	r3, #150	@ 0x96
 8006308:	011b      	lsls	r3, r3, #4
 800630a:	429a      	cmp	r2, r3
 800630c:	dc04      	bgt.n	8006318 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x74>
 800630e:	4b59      	ldr	r3, [pc, #356]	@ (8006474 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d0>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a59      	ldr	r2, [pc, #356]	@ (8006478 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	da4b      	bge.n	80063b0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>
	{
		if(Inv_Cntrl.State == 1)
 8006318:	4b53      	ldr	r3, [pc, #332]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 800631a:	785b      	ldrb	r3, [r3, #1]
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b01      	cmp	r3, #1
 8006320:	d10c      	bne.n	800633c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x98>
		{
			Debug_Fast.A |= (0x1U<<7);
 8006322:	4b56      	ldr	r3, [pc, #344]	@ (800647c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 8006324:	881b      	ldrh	r3, [r3, #0]
 8006326:	b29b      	uxth	r3, r3
 8006328:	2280      	movs	r2, #128	@ 0x80
 800632a:	4313      	orrs	r3, r2
 800632c:	b29a      	uxth	r2, r3
 800632e:	4b53      	ldr	r3, [pc, #332]	@ (800647c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 8006330:	801a      	strh	r2, [r3, #0]
			Debug_Fast.D = Norm_ADC.I_Inv_Pri_AC;
 8006332:	4b50      	ldr	r3, [pc, #320]	@ (8006474 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d0>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	b29a      	uxth	r2, r3
 8006338:	4b50      	ldr	r3, [pc, #320]	@ (800647c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 800633a:	80da      	strh	r2, [r3, #6]
		}
		Debug_Fast.B |= (0x1U<<7);
 800633c:	4b4f      	ldr	r3, [pc, #316]	@ (800647c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 800633e:	885b      	ldrh	r3, [r3, #2]
 8006340:	b29b      	uxth	r3, r3
 8006342:	2280      	movs	r2, #128	@ 0x80
 8006344:	4313      	orrs	r3, r2
 8006346:	b29a      	uxth	r2, r3
 8006348:	4b4c      	ldr	r3, [pc, #304]	@ (800647c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 800634a:	805a      	strh	r2, [r3, #2]
		if(TIM1->BDTR&TIM_BDTR_MOE)
 800634c:	4b4c      	ldr	r3, [pc, #304]	@ (8006480 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1dc>)
 800634e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006350:	2380      	movs	r3, #128	@ 0x80
 8006352:	021b      	lsls	r3, r3, #8
 8006354:	4013      	ands	r3, r2
 8006356:	d008      	beq.n	800636a <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc6>
		{
			Othr.Inv_Fast_I_limit_Count=Othr.Inv_Fast_I_limit_Count+1;
 8006358:	4b4a      	ldr	r3, [pc, #296]	@ (8006484 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 800635a:	2298      	movs	r2, #152	@ 0x98
 800635c:	5a9b      	ldrh	r3, [r3, r2]
 800635e:	b29b      	uxth	r3, r3
 8006360:	3301      	adds	r3, #1
 8006362:	b299      	uxth	r1, r3
 8006364:	4b47      	ldr	r3, [pc, #284]	@ (8006484 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 8006366:	2298      	movs	r2, #152	@ 0x98
 8006368:	5299      	strh	r1, [r3, r2]
		}
		Inverter_OFF();
 800636a:	f7fb ffdf 	bl	800232c <Inverter_OFF>
		Fast_Limit_Flags.I_Inv = 1;
 800636e:	4b46      	ldr	r3, [pc, #280]	@ (8006488 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e4>)
 8006370:	881a      	ldrh	r2, [r3, #0]
 8006372:	2101      	movs	r1, #1
 8006374:	430a      	orrs	r2, r1
 8006376:	801a      	strh	r2, [r3, #0]
		Inv_Cntrl.State = 0;
 8006378:	4b3b      	ldr	r3, [pc, #236]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 800637a:	2200      	movs	r2, #0
 800637c:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 800637e:	4b3a      	ldr	r3, [pc, #232]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 8006380:	781a      	ldrb	r2, [r3, #0]
 8006382:	2110      	movs	r1, #16
 8006384:	430a      	orrs	r2, r1
 8006386:	701a      	strb	r2, [r3, #0]

		if(Othr.Inv_Fast_I_limit_Count >= 10)
 8006388:	4b3e      	ldr	r3, [pc, #248]	@ (8006484 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 800638a:	2298      	movs	r2, #152	@ 0x98
 800638c:	5a9b      	ldrh	r3, [r3, r2]
 800638e:	b29b      	uxth	r3, r3
 8006390:	2b09      	cmp	r3, #9
 8006392:	d915      	bls.n	80063c0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x11c>
		{
			Othr.Inv_Off_Latch=1;
 8006394:	4b3b      	ldr	r3, [pc, #236]	@ (8006484 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 8006396:	227c      	movs	r2, #124	@ 0x7c
 8006398:	5c99      	ldrb	r1, [r3, r2]
 800639a:	2001      	movs	r0, #1
 800639c:	4301      	orrs	r1, r0
 800639e:	5499      	strb	r1, [r3, r2]
			Othr.Inv_Fast_I_limit_Count=0;
 80063a0:	4b38      	ldr	r3, [pc, #224]	@ (8006484 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 80063a2:	2298      	movs	r2, #152	@ 0x98
 80063a4:	2100      	movs	r1, #0
 80063a6:	5299      	strh	r1, [r3, r2]
			Cntr.Inv_Fast_I_limit_Count_Reset_Counter=0;
 80063a8:	4b2e      	ldr	r3, [pc, #184]	@ (8006464 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c0>)
 80063aa:	2200      	movs	r2, #0
 80063ac:	64da      	str	r2, [r3, #76]	@ 0x4c
		if(Othr.Inv_Fast_I_limit_Count >= 10)
 80063ae:	e007      	b.n	80063c0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x11c>
		}
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<7);
 80063b0:	4b32      	ldr	r3, [pc, #200]	@ (800647c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 80063b2:	885b      	ldrh	r3, [r3, #2]
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2280      	movs	r2, #128	@ 0x80
 80063b8:	4393      	bics	r3, r2
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	4b2f      	ldr	r3, [pc, #188]	@ (800647c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 80063be:	805a      	strh	r2, [r3, #2]
	}


////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	ADC_Avg_And_RMS_Cal();    // This function is used for calculating voltage and current average values
 80063c0:	f7fc f86a 	bl	8002498 <ADC_Avg_And_RMS_Cal>

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//Othr.Recieved_Settings_Ok = 1;             	// Forcefully we are making the bit 1 to run the inverter code
//	if(Othr.Recieved_Settings_Ok == 1)
//	{
		switch (PV_Cntrl.State)                   // shift this to switch case
 80063c4:	4b31      	ldr	r3, [pc, #196]	@ (800648c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e8>)
 80063c6:	785b      	ldrb	r3, [r3, #1]
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d002      	beq.n	80063d4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x130>
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d003      	beq.n	80063da <TIM1_BRK_UP_TRG_COM_IRQHandler+0x136>
 80063d2:	e005      	b.n	80063e0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x13c>
		{
			case 0:

				PV_State_0_Int_Cntrl_Fn();            // In this parameters are monitored whether they are in limits or not
 80063d4:	f7fe fd52 	bl	8004e7c <PV_State_0_Int_Cntrl_Fn>
				break;
 80063d8:	e00b      	b.n	80063f2 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14e>

			case 1:

				PV_State_1_Int_Cntrl_Fn();            // In this MPPT control and switching takes place
 80063da:	f7fe fde3 	bl	8004fa4 <PV_State_1_Int_Cntrl_Fn>
				break;
 80063de:	e008      	b.n	80063f2 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14e>

			default:
				PV_Cntrl.State = 0; 									// state zero will be running as default condition if PV_Cntrl.State is not initialized
 80063e0:	4b2a      	ldr	r3, [pc, #168]	@ (800648c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e8>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	705a      	strb	r2, [r3, #1]
				PV_Cntrl.First_Time_State_Entry=1;
 80063e6:	4b29      	ldr	r3, [pc, #164]	@ (800648c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e8>)
 80063e8:	781a      	ldrb	r2, [r3, #0]
 80063ea:	2120      	movs	r1, #32
 80063ec:	430a      	orrs	r2, r1
 80063ee:	701a      	strb	r2, [r3, #0]
				break;
 80063f0:	46c0      	nop			@ (mov r8, r8)
		}

	/********************************Inverter control states**********************************/

		switch (Inv_Cntrl.State)
 80063f2:	4b1d      	ldr	r3, [pc, #116]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 80063f4:	785b      	ldrb	r3, [r3, #1]
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d002      	beq.n	8006402 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x15e>
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d003      	beq.n	8006408 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x164>
 8006400:	e005      	b.n	800640e <TIM1_BRK_UP_TRG_COM_IRQHandler+0x16a>
		{
			case 0:

				Inv_State_0_Int_Cntrl();       // All the parameters are monitored and checked whether they are in limits or not
 8006402:	f7fe f973 	bl	80046ec <Inv_State_0_Int_Cntrl>

				break;
 8006406:	e00b      	b.n	8006420 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x17c>

			case 1:     //STATE 1 (GRID EXPORT/IMPORT) RELATED INTERUPT CODE.

				Inv_State_1_Int_Cntrl();       // Exporting or importing takes place
 8006408:	f7fe fb70 	bl	8004aec <Inv_State_1_Int_Cntrl>

				break;
 800640c:	e008      	b.n	8006420 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x17c>

			default:
				Inv_Cntrl.State = 0;
 800640e:	4b16      	ldr	r3, [pc, #88]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 8006410:	2200      	movs	r2, #0
 8006412:	705a      	strb	r2, [r3, #1]
				Inv_Cntrl.First_Time_State_Entry=1;
 8006414:	4b14      	ldr	r3, [pc, #80]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 8006416:	781a      	ldrb	r2, [r3, #0]
 8006418:	2110      	movs	r1, #16
 800641a:	430a      	orrs	r2, r1
 800641c:	701a      	strb	r2, [r3, #0]
				break;
 800641e:	46c0      	nop			@ (mov r8, r8)
//	}

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

		UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data();
 8006420:	f001 fc3a 	bl	8007c98 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data>
//	if(UART2_Send_Var.Count == 10)        //This code runs for every 1ms
//	{
//		UART2_Send_Function_Inside_Timer_Interrupt();
//		UART2_Send_Var.Count = 0;
//	}
	if(UART1_Send_Var.Count == 10)        //This code runs for every 1ms
 8006424:	4b1a      	ldr	r3, [pc, #104]	@ (8006490 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1ec>)
 8006426:	7b9b      	ldrb	r3, [r3, #14]
 8006428:	b2db      	uxtb	r3, r3
 800642a:	2b0a      	cmp	r3, #10
 800642c:	d106      	bne.n	800643c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x198>
	{
		UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt();
 800642e:	f001 fbe1 	bl	8007bf4 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt>
		UART1_Send_Function_Inside_Timer_Interrupt();
 8006432:	f001 f8b1 	bl	8007598 <UART1_Send_Function_Inside_Timer_Interrupt>
		UART1_Send_Var.Count = 0;
 8006436:	4b16      	ldr	r3, [pc, #88]	@ (8006490 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1ec>)
 8006438:	2200      	movs	r2, #0
 800643a:	739a      	strb	r2, [r3, #14]
	}

	Inv_Cntrl.Prev_State = Inv_Cntrl.State;
 800643c:	4b0a      	ldr	r3, [pc, #40]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 800643e:	785b      	ldrb	r3, [r3, #1]
 8006440:	b2da      	uxtb	r2, r3
 8006442:	4b09      	ldr	r3, [pc, #36]	@ (8006468 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 8006444:	709a      	strb	r2, [r3, #2]

		GPIO_OFF;
 8006446:	4b0a      	ldr	r3, [pc, #40]	@ (8006470 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1cc>)
 8006448:	695a      	ldr	r2, [r3, #20]
 800644a:	4b09      	ldr	r3, [pc, #36]	@ (8006470 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1cc>)
 800644c:	4911      	ldr	r1, [pc, #68]	@ (8006494 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1f0>)
 800644e:	400a      	ands	r2, r1
 8006450:	615a      	str	r2, [r3, #20]
	TIM1->SR &= ~(TIM_SR_UIF); 						// clearing the update interrupt flag
 8006452:	4b0b      	ldr	r3, [pc, #44]	@ (8006480 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1dc>)
 8006454:	691a      	ldr	r2, [r3, #16]
 8006456:	4b0a      	ldr	r3, [pc, #40]	@ (8006480 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1dc>)
 8006458:	2101      	movs	r1, #1
 800645a:	438a      	bics	r2, r1
 800645c:	611a      	str	r2, [r3, #16]

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800645e:	46c0      	nop			@ (mov r8, r8)
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	20000130 	.word	0x20000130
 8006468:	200002a0 	.word	0x200002a0
 800646c:	40020000 	.word	0x40020000
 8006470:	48000800 	.word	0x48000800
 8006474:	20000078 	.word	0x20000078
 8006478:	fffff6a0 	.word	0xfffff6a0
 800647c:	200003a0 	.word	0x200003a0
 8006480:	40012c00 	.word	0x40012c00
 8006484:	200001e4 	.word	0x200001e4
 8006488:	20000294 	.word	0x20000294
 800648c:	20000380 	.word	0x20000380
 8006490:	20000700 	.word	0x20000700
 8006494:	ffffdfff 	.word	0xffffdfff

08006498 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
//	UART1_Receive_ISR_Program();

	UART1_Receive_ISR_Program();
 800649c:	f000 ff6e 	bl	800737c <UART1_Receive_ISR_Program>

    UART1_Clear_Receive_Flag;
 80064a0:	4b07      	ldr	r3, [pc, #28]	@ (80064c0 <USART1_IRQHandler+0x28>)
 80064a2:	699a      	ldr	r2, [r3, #24]
 80064a4:	4b06      	ldr	r3, [pc, #24]	@ (80064c0 <USART1_IRQHandler+0x28>)
 80064a6:	2108      	movs	r1, #8
 80064a8:	430a      	orrs	r2, r1
 80064aa:	619a      	str	r2, [r3, #24]
    USART1->ICR|=USART_ICR_ORECF;
 80064ac:	4b04      	ldr	r3, [pc, #16]	@ (80064c0 <USART1_IRQHandler+0x28>)
 80064ae:	6a1a      	ldr	r2, [r3, #32]
 80064b0:	4b03      	ldr	r3, [pc, #12]	@ (80064c0 <USART1_IRQHandler+0x28>)
 80064b2:	2108      	movs	r1, #8
 80064b4:	430a      	orrs	r2, r1
 80064b6:	621a      	str	r2, [r3, #32]

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80064b8:	46c0      	nop			@ (mov r8, r8)
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	46c0      	nop			@ (mov r8, r8)
 80064c0:	40013800 	.word	0x40013800

080064c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */


//	UART2_Receive_ISR_Program();

    UART2_Clear_Receive_Flag;
 80064c8:	4b07      	ldr	r3, [pc, #28]	@ (80064e8 <USART2_IRQHandler+0x24>)
 80064ca:	699a      	ldr	r2, [r3, #24]
 80064cc:	4b06      	ldr	r3, [pc, #24]	@ (80064e8 <USART2_IRQHandler+0x24>)
 80064ce:	2108      	movs	r1, #8
 80064d0:	430a      	orrs	r2, r1
 80064d2:	619a      	str	r2, [r3, #24]
    USART2->ICR|=USART_ICR_ORECF;
 80064d4:	4b04      	ldr	r3, [pc, #16]	@ (80064e8 <USART2_IRQHandler+0x24>)
 80064d6:	6a1a      	ldr	r2, [r3, #32]
 80064d8:	4b03      	ldr	r3, [pc, #12]	@ (80064e8 <USART2_IRQHandler+0x24>)
 80064da:	2108      	movs	r1, #8
 80064dc:	430a      	orrs	r2, r1
 80064de:	621a      	str	r2, [r3, #32]

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80064e0:	46c0      	nop			@ (mov r8, r8)
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	46c0      	nop			@ (mov r8, r8)
 80064e8:	40004400 	.word	0x40004400

080064ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80064f0:	46c0      	nop			@ (mov r8, r8)
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
	...

080064f8 <__NVIC_EnableIRQ>:
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b082      	sub	sp, #8
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	0002      	movs	r2, r0
 8006500:	1dfb      	adds	r3, r7, #7
 8006502:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006504:	1dfb      	adds	r3, r7, #7
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	2b7f      	cmp	r3, #127	@ 0x7f
 800650a:	d809      	bhi.n	8006520 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800650c:	1dfb      	adds	r3, r7, #7
 800650e:	781b      	ldrb	r3, [r3, #0]
 8006510:	001a      	movs	r2, r3
 8006512:	231f      	movs	r3, #31
 8006514:	401a      	ands	r2, r3
 8006516:	4b04      	ldr	r3, [pc, #16]	@ (8006528 <__NVIC_EnableIRQ+0x30>)
 8006518:	2101      	movs	r1, #1
 800651a:	4091      	lsls	r1, r2
 800651c:	000a      	movs	r2, r1
 800651e:	601a      	str	r2, [r3, #0]
}
 8006520:	46c0      	nop			@ (mov r8, r8)
 8006522:	46bd      	mov	sp, r7
 8006524:	b002      	add	sp, #8
 8006526:	bd80      	pop	{r7, pc}
 8006528:	e000e100 	.word	0xe000e100

0800652c <__NVIC_SetPriority>:
{
 800652c:	b590      	push	{r4, r7, lr}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	0002      	movs	r2, r0
 8006534:	6039      	str	r1, [r7, #0]
 8006536:	1dfb      	adds	r3, r7, #7
 8006538:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800653a:	1dfb      	adds	r3, r7, #7
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006540:	d828      	bhi.n	8006594 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006542:	4a2f      	ldr	r2, [pc, #188]	@ (8006600 <__NVIC_SetPriority+0xd4>)
 8006544:	1dfb      	adds	r3, r7, #7
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	b25b      	sxtb	r3, r3
 800654a:	089b      	lsrs	r3, r3, #2
 800654c:	33c0      	adds	r3, #192	@ 0xc0
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	589b      	ldr	r3, [r3, r2]
 8006552:	1dfa      	adds	r2, r7, #7
 8006554:	7812      	ldrb	r2, [r2, #0]
 8006556:	0011      	movs	r1, r2
 8006558:	2203      	movs	r2, #3
 800655a:	400a      	ands	r2, r1
 800655c:	00d2      	lsls	r2, r2, #3
 800655e:	21ff      	movs	r1, #255	@ 0xff
 8006560:	4091      	lsls	r1, r2
 8006562:	000a      	movs	r2, r1
 8006564:	43d2      	mvns	r2, r2
 8006566:	401a      	ands	r2, r3
 8006568:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	019b      	lsls	r3, r3, #6
 800656e:	22ff      	movs	r2, #255	@ 0xff
 8006570:	401a      	ands	r2, r3
 8006572:	1dfb      	adds	r3, r7, #7
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	0018      	movs	r0, r3
 8006578:	2303      	movs	r3, #3
 800657a:	4003      	ands	r3, r0
 800657c:	00db      	lsls	r3, r3, #3
 800657e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006580:	481f      	ldr	r0, [pc, #124]	@ (8006600 <__NVIC_SetPriority+0xd4>)
 8006582:	1dfb      	adds	r3, r7, #7
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	b25b      	sxtb	r3, r3
 8006588:	089b      	lsrs	r3, r3, #2
 800658a:	430a      	orrs	r2, r1
 800658c:	33c0      	adds	r3, #192	@ 0xc0
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	501a      	str	r2, [r3, r0]
}
 8006592:	e031      	b.n	80065f8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006594:	4a1b      	ldr	r2, [pc, #108]	@ (8006604 <__NVIC_SetPriority+0xd8>)
 8006596:	1dfb      	adds	r3, r7, #7
 8006598:	781b      	ldrb	r3, [r3, #0]
 800659a:	0019      	movs	r1, r3
 800659c:	230f      	movs	r3, #15
 800659e:	400b      	ands	r3, r1
 80065a0:	3b08      	subs	r3, #8
 80065a2:	089b      	lsrs	r3, r3, #2
 80065a4:	3306      	adds	r3, #6
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	18d3      	adds	r3, r2, r3
 80065aa:	3304      	adds	r3, #4
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	1dfa      	adds	r2, r7, #7
 80065b0:	7812      	ldrb	r2, [r2, #0]
 80065b2:	0011      	movs	r1, r2
 80065b4:	2203      	movs	r2, #3
 80065b6:	400a      	ands	r2, r1
 80065b8:	00d2      	lsls	r2, r2, #3
 80065ba:	21ff      	movs	r1, #255	@ 0xff
 80065bc:	4091      	lsls	r1, r2
 80065be:	000a      	movs	r2, r1
 80065c0:	43d2      	mvns	r2, r2
 80065c2:	401a      	ands	r2, r3
 80065c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	019b      	lsls	r3, r3, #6
 80065ca:	22ff      	movs	r2, #255	@ 0xff
 80065cc:	401a      	ands	r2, r3
 80065ce:	1dfb      	adds	r3, r7, #7
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	0018      	movs	r0, r3
 80065d4:	2303      	movs	r3, #3
 80065d6:	4003      	ands	r3, r0
 80065d8:	00db      	lsls	r3, r3, #3
 80065da:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80065dc:	4809      	ldr	r0, [pc, #36]	@ (8006604 <__NVIC_SetPriority+0xd8>)
 80065de:	1dfb      	adds	r3, r7, #7
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	001c      	movs	r4, r3
 80065e4:	230f      	movs	r3, #15
 80065e6:	4023      	ands	r3, r4
 80065e8:	3b08      	subs	r3, #8
 80065ea:	089b      	lsrs	r3, r3, #2
 80065ec:	430a      	orrs	r2, r1
 80065ee:	3306      	adds	r3, #6
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	18c3      	adds	r3, r0, r3
 80065f4:	3304      	adds	r3, #4
 80065f6:	601a      	str	r2, [r3, #0]
}
 80065f8:	46c0      	nop			@ (mov r8, r8)
 80065fa:	46bd      	mov	sp, r7
 80065fc:	b003      	add	sp, #12
 80065fe:	bd90      	pop	{r4, r7, pc}
 8006600:	e000e100 	.word	0xe000e100
 8006604:	e000ed00 	.word	0xe000ed00

08006608 <LL_AHB1_GRP1_EnableClock>:
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8006610:	4b07      	ldr	r3, [pc, #28]	@ (8006630 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006612:	6959      	ldr	r1, [r3, #20]
 8006614:	4b06      	ldr	r3, [pc, #24]	@ (8006630 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	430a      	orrs	r2, r1
 800661a:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800661c:	4b04      	ldr	r3, [pc, #16]	@ (8006630 <LL_AHB1_GRP1_EnableClock+0x28>)
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	4013      	ands	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006626:	68fb      	ldr	r3, [r7, #12]
}
 8006628:	46c0      	nop			@ (mov r8, r8)
 800662a:	46bd      	mov	sp, r7
 800662c:	b004      	add	sp, #16
 800662e:	bd80      	pop	{r7, pc}
 8006630:	40021000 	.word	0x40021000

08006634 <LL_APB1_GRP1_EnableClock>:
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800663c:	4b07      	ldr	r3, [pc, #28]	@ (800665c <LL_APB1_GRP1_EnableClock+0x28>)
 800663e:	69d9      	ldr	r1, [r3, #28]
 8006640:	4b06      	ldr	r3, [pc, #24]	@ (800665c <LL_APB1_GRP1_EnableClock+0x28>)
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	430a      	orrs	r2, r1
 8006646:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8006648:	4b04      	ldr	r3, [pc, #16]	@ (800665c <LL_APB1_GRP1_EnableClock+0x28>)
 800664a:	69db      	ldr	r3, [r3, #28]
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	4013      	ands	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006652:	68fb      	ldr	r3, [r7, #12]
}
 8006654:	46c0      	nop			@ (mov r8, r8)
 8006656:	46bd      	mov	sp, r7
 8006658:	b004      	add	sp, #16
 800665a:	bd80      	pop	{r7, pc}
 800665c:	40021000 	.word	0x40021000

08006660 <LL_APB1_GRP2_EnableClock>:
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006668:	4b07      	ldr	r3, [pc, #28]	@ (8006688 <LL_APB1_GRP2_EnableClock+0x28>)
 800666a:	6999      	ldr	r1, [r3, #24]
 800666c:	4b06      	ldr	r3, [pc, #24]	@ (8006688 <LL_APB1_GRP2_EnableClock+0x28>)
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	430a      	orrs	r2, r1
 8006672:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006674:	4b04      	ldr	r3, [pc, #16]	@ (8006688 <LL_APB1_GRP2_EnableClock+0x28>)
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	4013      	ands	r3, r2
 800667c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800667e:	68fb      	ldr	r3, [r7, #12]
}
 8006680:	46c0      	nop			@ (mov r8, r8)
 8006682:	46bd      	mov	sp, r7
 8006684:	b004      	add	sp, #16
 8006686:	bd80      	pop	{r7, pc}
 8006688:	40021000 	.word	0x40021000

0800668c <LL_TIM_DisableARRPreload>:
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2280      	movs	r2, #128	@ 0x80
 800669a:	4393      	bics	r3, r2
 800669c:	001a      	movs	r2, r3
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	601a      	str	r2, [r3, #0]
}
 80066a2:	46c0      	nop			@ (mov r8, r8)
 80066a4:	46bd      	mov	sp, r7
 80066a6:	b002      	add	sp, #8
 80066a8:	bd80      	pop	{r7, pc}
	...

080066ac <LL_TIM_OC_DisableFast>:
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d01e      	beq.n	80066fa <LL_TIM_OC_DisableFast+0x4e>
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	2b04      	cmp	r3, #4
 80066c0:	d019      	beq.n	80066f6 <LL_TIM_OC_DisableFast+0x4a>
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	2b10      	cmp	r3, #16
 80066c6:	d014      	beq.n	80066f2 <LL_TIM_OC_DisableFast+0x46>
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	2b40      	cmp	r3, #64	@ 0x40
 80066cc:	d00f      	beq.n	80066ee <LL_TIM_OC_DisableFast+0x42>
 80066ce:	683a      	ldr	r2, [r7, #0]
 80066d0:	2380      	movs	r3, #128	@ 0x80
 80066d2:	005b      	lsls	r3, r3, #1
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d008      	beq.n	80066ea <LL_TIM_OC_DisableFast+0x3e>
 80066d8:	683a      	ldr	r2, [r7, #0]
 80066da:	2380      	movs	r3, #128	@ 0x80
 80066dc:	00db      	lsls	r3, r3, #3
 80066de:	429a      	cmp	r2, r3
 80066e0:	d101      	bne.n	80066e6 <LL_TIM_OC_DisableFast+0x3a>
 80066e2:	2305      	movs	r3, #5
 80066e4:	e00a      	b.n	80066fc <LL_TIM_OC_DisableFast+0x50>
 80066e6:	2306      	movs	r3, #6
 80066e8:	e008      	b.n	80066fc <LL_TIM_OC_DisableFast+0x50>
 80066ea:	2304      	movs	r3, #4
 80066ec:	e006      	b.n	80066fc <LL_TIM_OC_DisableFast+0x50>
 80066ee:	2303      	movs	r3, #3
 80066f0:	e004      	b.n	80066fc <LL_TIM_OC_DisableFast+0x50>
 80066f2:	2302      	movs	r3, #2
 80066f4:	e002      	b.n	80066fc <LL_TIM_OC_DisableFast+0x50>
 80066f6:	2301      	movs	r3, #1
 80066f8:	e000      	b.n	80066fc <LL_TIM_OC_DisableFast+0x50>
 80066fa:	2300      	movs	r3, #0
 80066fc:	200f      	movs	r0, #15
 80066fe:	183a      	adds	r2, r7, r0
 8006700:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	3318      	adds	r3, #24
 8006706:	0019      	movs	r1, r3
 8006708:	183b      	adds	r3, r7, r0
 800670a:	781b      	ldrb	r3, [r3, #0]
 800670c:	4a0a      	ldr	r2, [pc, #40]	@ (8006738 <LL_TIM_OC_DisableFast+0x8c>)
 800670e:	5cd3      	ldrb	r3, [r2, r3]
 8006710:	18cb      	adds	r3, r1, r3
 8006712:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	183a      	adds	r2, r7, r0
 800671a:	7812      	ldrb	r2, [r2, #0]
 800671c:	4907      	ldr	r1, [pc, #28]	@ (800673c <LL_TIM_OC_DisableFast+0x90>)
 800671e:	5c8a      	ldrb	r2, [r1, r2]
 8006720:	0011      	movs	r1, r2
 8006722:	2204      	movs	r2, #4
 8006724:	408a      	lsls	r2, r1
 8006726:	43d2      	mvns	r2, r2
 8006728:	401a      	ands	r2, r3
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	601a      	str	r2, [r3, #0]
}
 800672e:	46c0      	nop			@ (mov r8, r8)
 8006730:	46bd      	mov	sp, r7
 8006732:	b004      	add	sp, #16
 8006734:	bd80      	pop	{r7, pc}
 8006736:	46c0      	nop			@ (mov r8, r8)
 8006738:	080096b0 	.word	0x080096b0
 800673c:	080096b8 	.word	0x080096b8

08006740 <LL_TIM_OC_EnablePreload>:
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d01e      	beq.n	800678e <LL_TIM_OC_EnablePreload+0x4e>
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	2b04      	cmp	r3, #4
 8006754:	d019      	beq.n	800678a <LL_TIM_OC_EnablePreload+0x4a>
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	2b10      	cmp	r3, #16
 800675a:	d014      	beq.n	8006786 <LL_TIM_OC_EnablePreload+0x46>
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	2b40      	cmp	r3, #64	@ 0x40
 8006760:	d00f      	beq.n	8006782 <LL_TIM_OC_EnablePreload+0x42>
 8006762:	683a      	ldr	r2, [r7, #0]
 8006764:	2380      	movs	r3, #128	@ 0x80
 8006766:	005b      	lsls	r3, r3, #1
 8006768:	429a      	cmp	r2, r3
 800676a:	d008      	beq.n	800677e <LL_TIM_OC_EnablePreload+0x3e>
 800676c:	683a      	ldr	r2, [r7, #0]
 800676e:	2380      	movs	r3, #128	@ 0x80
 8006770:	00db      	lsls	r3, r3, #3
 8006772:	429a      	cmp	r2, r3
 8006774:	d101      	bne.n	800677a <LL_TIM_OC_EnablePreload+0x3a>
 8006776:	2305      	movs	r3, #5
 8006778:	e00a      	b.n	8006790 <LL_TIM_OC_EnablePreload+0x50>
 800677a:	2306      	movs	r3, #6
 800677c:	e008      	b.n	8006790 <LL_TIM_OC_EnablePreload+0x50>
 800677e:	2304      	movs	r3, #4
 8006780:	e006      	b.n	8006790 <LL_TIM_OC_EnablePreload+0x50>
 8006782:	2303      	movs	r3, #3
 8006784:	e004      	b.n	8006790 <LL_TIM_OC_EnablePreload+0x50>
 8006786:	2302      	movs	r3, #2
 8006788:	e002      	b.n	8006790 <LL_TIM_OC_EnablePreload+0x50>
 800678a:	2301      	movs	r3, #1
 800678c:	e000      	b.n	8006790 <LL_TIM_OC_EnablePreload+0x50>
 800678e:	2300      	movs	r3, #0
 8006790:	200f      	movs	r0, #15
 8006792:	183a      	adds	r2, r7, r0
 8006794:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	3318      	adds	r3, #24
 800679a:	0019      	movs	r1, r3
 800679c:	183b      	adds	r3, r7, r0
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	4a09      	ldr	r2, [pc, #36]	@ (80067c8 <LL_TIM_OC_EnablePreload+0x88>)
 80067a2:	5cd3      	ldrb	r3, [r2, r3]
 80067a4:	18cb      	adds	r3, r1, r3
 80067a6:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	183b      	adds	r3, r7, r0
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	4906      	ldr	r1, [pc, #24]	@ (80067cc <LL_TIM_OC_EnablePreload+0x8c>)
 80067b2:	5ccb      	ldrb	r3, [r1, r3]
 80067b4:	0019      	movs	r1, r3
 80067b6:	2308      	movs	r3, #8
 80067b8:	408b      	lsls	r3, r1
 80067ba:	431a      	orrs	r2, r3
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	601a      	str	r2, [r3, #0]
}
 80067c0:	46c0      	nop			@ (mov r8, r8)
 80067c2:	46bd      	mov	sp, r7
 80067c4:	b004      	add	sp, #16
 80067c6:	bd80      	pop	{r7, pc}
 80067c8:	080096b0 	.word	0x080096b0
 80067cc:	080096b8 	.word	0x080096b8

080067d0 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b082      	sub	sp, #8
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	4a05      	ldr	r2, [pc, #20]	@ (80067f4 <LL_TIM_SetClockSource+0x24>)
 80067e0:	401a      	ands	r2, r3
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	431a      	orrs	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	609a      	str	r2, [r3, #8]
}
 80067ea:	46c0      	nop			@ (mov r8, r8)
 80067ec:	46bd      	mov	sp, r7
 80067ee:	b002      	add	sp, #8
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	46c0      	nop			@ (mov r8, r8)
 80067f4:	ffffbff8 	.word	0xffffbff8

080067f8 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	2270      	movs	r2, #112	@ 0x70
 8006808:	4393      	bics	r3, r2
 800680a:	001a      	movs	r2, r3
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	431a      	orrs	r2, r3
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	605a      	str	r2, [r3, #4]
}
 8006814:	46c0      	nop			@ (mov r8, r8)
 8006816:	46bd      	mov	sp, r7
 8006818:	b002      	add	sp, #8
 800681a:	bd80      	pop	{r7, pc}

0800681c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	2280      	movs	r2, #128	@ 0x80
 800682a:	4393      	bics	r3, r2
 800682c:	001a      	movs	r2, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	609a      	str	r2, [r3, #8]
}
 8006832:	46c0      	nop			@ (mov r8, r8)
 8006834:	46bd      	mov	sp, r7
 8006836:	b002      	add	sp, #8
 8006838:	bd80      	pop	{r7, pc}
	...

0800683c <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800683c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800683e:	b09b      	sub	sp, #108	@ 0x6c
 8006840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006842:	2654      	movs	r6, #84	@ 0x54
 8006844:	19bb      	adds	r3, r7, r6
 8006846:	0018      	movs	r0, r3
 8006848:	2314      	movs	r3, #20
 800684a:	001a      	movs	r2, r3
 800684c:	2100      	movs	r1, #0
 800684e:	f002 fc81 	bl	8009154 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8006852:	2434      	movs	r4, #52	@ 0x34
 8006854:	193b      	adds	r3, r7, r4
 8006856:	0018      	movs	r0, r3
 8006858:	2320      	movs	r3, #32
 800685a:	001a      	movs	r2, r3
 800685c:	2100      	movs	r1, #0
 800685e:	f002 fc79 	bl	8009154 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8006862:	251c      	movs	r5, #28
 8006864:	197b      	adds	r3, r7, r5
 8006866:	0018      	movs	r0, r3
 8006868:	2318      	movs	r3, #24
 800686a:	001a      	movs	r2, r3
 800686c:	2100      	movs	r1, #0
 800686e:	f002 fc71 	bl	8009154 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006872:	1d3b      	adds	r3, r7, #4
 8006874:	0018      	movs	r0, r3
 8006876:	2318      	movs	r3, #24
 8006878:	001a      	movs	r2, r3
 800687a:	2100      	movs	r1, #0
 800687c:	f002 fc6a 	bl	8009154 <memset>
  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_TIM1);
 8006880:	2380      	movs	r3, #128	@ 0x80
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	0018      	movs	r0, r3
 8006886:	f7ff feeb 	bl	8006660 <LL_APB1_GRP2_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 1);
 800688a:	2101      	movs	r1, #1
 800688c:	200d      	movs	r0, #13
 800688e:	f7ff fe4d 	bl	800652c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8006892:	200d      	movs	r0, #13
 8006894:	f7ff fe30 	bl	80064f8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 8006898:	19bb      	adds	r3, r7, r6
 800689a:	2201      	movs	r2, #1
 800689c:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_UP_DOWN;
 800689e:	0031      	movs	r1, r6
 80068a0:	187b      	adds	r3, r7, r1
 80068a2:	2260      	movs	r2, #96	@ 0x60
 80068a4:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 1249;
 80068a6:	187b      	adds	r3, r7, r1
 80068a8:	4a76      	ldr	r2, [pc, #472]	@ (8006a84 <MX_TIM1_Init+0x248>)
 80068aa:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80068ac:	187b      	adds	r3, r7, r1
 80068ae:	2200      	movs	r2, #0
 80068b0:	60da      	str	r2, [r3, #12]
  TIM_InitStruct.RepetitionCounter = 1;
 80068b2:	187b      	adds	r3, r7, r1
 80068b4:	2201      	movs	r2, #1
 80068b6:	611a      	str	r2, [r3, #16]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80068b8:	187b      	adds	r3, r7, r1
 80068ba:	4a73      	ldr	r2, [pc, #460]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 80068bc:	0019      	movs	r1, r3
 80068be:	0010      	movs	r0, r2
 80068c0:	f002 f80c 	bl	80088dc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80068c4:	4b70      	ldr	r3, [pc, #448]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 80068c6:	0018      	movs	r0, r3
 80068c8:	f7ff fee0 	bl	800668c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 80068cc:	4b6e      	ldr	r3, [pc, #440]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 80068ce:	2100      	movs	r1, #0
 80068d0:	0018      	movs	r0, r3
 80068d2:	f7ff ff7d 	bl	80067d0 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 80068d6:	4b6c      	ldr	r3, [pc, #432]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 80068d8:	2110      	movs	r1, #16
 80068da:	0018      	movs	r0, r3
 80068dc:	f7ff ff30 	bl	8006740 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80068e0:	193b      	adds	r3, r7, r4
 80068e2:	2260      	movs	r2, #96	@ 0x60
 80068e4:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80068e6:	193b      	adds	r3, r7, r4
 80068e8:	2200      	movs	r2, #0
 80068ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80068ec:	193b      	adds	r3, r7, r4
 80068ee:	2200      	movs	r2, #0
 80068f0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.CompareValue = 0;
 80068f2:	193b      	adds	r3, r7, r4
 80068f4:	2200      	movs	r2, #0
 80068f6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80068f8:	193b      	adds	r3, r7, r4
 80068fa:	2200      	movs	r2, #0
 80068fc:	611a      	str	r2, [r3, #16]
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 80068fe:	193b      	adds	r3, r7, r4
 8006900:	2200      	movs	r2, #0
 8006902:	615a      	str	r2, [r3, #20]
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8006904:	193b      	adds	r3, r7, r4
 8006906:	2200      	movs	r2, #0
 8006908:	619a      	str	r2, [r3, #24]
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 800690a:	193b      	adds	r3, r7, r4
 800690c:	2200      	movs	r2, #0
 800690e:	61da      	str	r2, [r3, #28]
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8006910:	193b      	adds	r3, r7, r4
 8006912:	485d      	ldr	r0, [pc, #372]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 8006914:	001a      	movs	r2, r3
 8006916:	2110      	movs	r1, #16
 8006918:	f002 f858 	bl	80089cc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 800691c:	4b5a      	ldr	r3, [pc, #360]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 800691e:	2110      	movs	r1, #16
 8006920:	0018      	movs	r0, r3
 8006922:	f7ff fec3 	bl	80066ac <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8006926:	2380      	movs	r3, #128	@ 0x80
 8006928:	005b      	lsls	r3, r3, #1
 800692a:	4a57      	ldr	r2, [pc, #348]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 800692c:	0019      	movs	r1, r3
 800692e:	0010      	movs	r0, r2
 8006930:	f7ff ff06 	bl	8006740 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8006934:	193a      	adds	r2, r7, r4
 8006936:	2380      	movs	r3, #128	@ 0x80
 8006938:	005b      	lsls	r3, r3, #1
 800693a:	4853      	ldr	r0, [pc, #332]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 800693c:	0019      	movs	r1, r3
 800693e:	f002 f845 	bl	80089cc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 8006942:	2380      	movs	r3, #128	@ 0x80
 8006944:	005b      	lsls	r3, r3, #1
 8006946:	4a50      	ldr	r2, [pc, #320]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 8006948:	0019      	movs	r1, r3
 800694a:	0010      	movs	r0, r2
 800694c:	f7ff feae 	bl	80066ac <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_UPDATE);
 8006950:	4b4d      	ldr	r3, [pc, #308]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 8006952:	2120      	movs	r1, #32
 8006954:	0018      	movs	r0, r3
 8006956:	f7ff ff4f 	bl	80067f8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800695a:	4b4b      	ldr	r3, [pc, #300]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 800695c:	0018      	movs	r0, r3
 800695e:	f7ff ff5d 	bl	800681c <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8006962:	0029      	movs	r1, r5
 8006964:	187b      	adds	r3, r7, r1
 8006966:	2200      	movs	r2, #0
 8006968:	601a      	str	r2, [r3, #0]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_ENABLE;
 800696a:	187b      	adds	r3, r7, r1
 800696c:	2280      	movs	r2, #128	@ 0x80
 800696e:	00d2      	lsls	r2, r2, #3
 8006970:	605a      	str	r2, [r3, #4]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8006972:	187b      	adds	r3, r7, r1
 8006974:	2200      	movs	r2, #0
 8006976:	609a      	str	r2, [r3, #8]
  TIM_BDTRInitStruct.DeadTime = 150;
 8006978:	187b      	adds	r3, r7, r1
 800697a:	2296      	movs	r2, #150	@ 0x96
 800697c:	731a      	strb	r2, [r3, #12]
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 800697e:	187b      	adds	r3, r7, r1
 8006980:	2200      	movs	r2, #0
 8006982:	81da      	strh	r2, [r3, #14]
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_LOW;
 8006984:	187b      	adds	r3, r7, r1
 8006986:	2200      	movs	r2, #0
 8006988:	611a      	str	r2, [r3, #16]
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 800698a:	187b      	adds	r3, r7, r1
 800698c:	2200      	movs	r2, #0
 800698e:	615a      	str	r2, [r3, #20]
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8006990:	187b      	adds	r3, r7, r1
 8006992:	4a3d      	ldr	r2, [pc, #244]	@ (8006a88 <MX_TIM1_Init+0x24c>)
 8006994:	0019      	movs	r1, r3
 8006996:	0010      	movs	r0, r2
 8006998:	f002 f872 	bl	8008a80 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800699c:	2380      	movs	r3, #128	@ 0x80
 800699e:	02db      	lsls	r3, r3, #11
 80069a0:	0018      	movs	r0, r3
 80069a2:	f7ff fe31 	bl	8006608 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80069a6:	2380      	movs	r3, #128	@ 0x80
 80069a8:	029b      	lsls	r3, r3, #10
 80069aa:	0018      	movs	r0, r3
 80069ac:	f7ff fe2c 	bl	8006608 <LL_AHB1_GRP1_EnableClock>
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
  GPIO_InitStruct.Pin = PWM_1L_Pin;
 80069b0:	1d3b      	adds	r3, r7, #4
 80069b2:	2280      	movs	r2, #128	@ 0x80
 80069b4:	01d2      	lsls	r2, r2, #7
 80069b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80069b8:	1d3b      	adds	r3, r7, #4
 80069ba:	2202      	movs	r2, #2
 80069bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80069be:	1d3b      	adds	r3, r7, #4
 80069c0:	2200      	movs	r2, #0
 80069c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80069c4:	1d3b      	adds	r3, r7, #4
 80069c6:	2200      	movs	r2, #0
 80069c8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80069ca:	1d3b      	adds	r3, r7, #4
 80069cc:	2200      	movs	r2, #0
 80069ce:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80069d0:	1d3b      	adds	r3, r7, #4
 80069d2:	2202      	movs	r2, #2
 80069d4:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(PWM_1L_GPIO_Port, &GPIO_InitStruct);
 80069d6:	1d3b      	adds	r3, r7, #4
 80069d8:	4a2c      	ldr	r2, [pc, #176]	@ (8006a8c <MX_TIM1_Init+0x250>)
 80069da:	0019      	movs	r1, r3
 80069dc:	0010      	movs	r0, r2
 80069de:	f001 fd5b 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PWM_2L_Pin;
 80069e2:	1d3b      	adds	r3, r7, #4
 80069e4:	2280      	movs	r2, #128	@ 0x80
 80069e6:	0212      	lsls	r2, r2, #8
 80069e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80069ea:	1d3b      	adds	r3, r7, #4
 80069ec:	2202      	movs	r2, #2
 80069ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80069f0:	1d3b      	adds	r3, r7, #4
 80069f2:	2200      	movs	r2, #0
 80069f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80069f6:	1d3b      	adds	r3, r7, #4
 80069f8:	2200      	movs	r2, #0
 80069fa:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80069fc:	1d3b      	adds	r3, r7, #4
 80069fe:	2200      	movs	r2, #0
 8006a00:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006a02:	1d3b      	adds	r3, r7, #4
 8006a04:	2202      	movs	r2, #2
 8006a06:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(PWM_2L_GPIO_Port, &GPIO_InitStruct);
 8006a08:	1d3b      	adds	r3, r7, #4
 8006a0a:	4a20      	ldr	r2, [pc, #128]	@ (8006a8c <MX_TIM1_Init+0x250>)
 8006a0c:	0019      	movs	r1, r3
 8006a0e:	0010      	movs	r0, r2
 8006a10:	f001 fd42 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PWM_1H_Pin;
 8006a14:	1d3b      	adds	r3, r7, #4
 8006a16:	2280      	movs	r2, #128	@ 0x80
 8006a18:	0092      	lsls	r2, r2, #2
 8006a1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006a1c:	1d3b      	adds	r3, r7, #4
 8006a1e:	2202      	movs	r2, #2
 8006a20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006a22:	1d3b      	adds	r3, r7, #4
 8006a24:	2200      	movs	r2, #0
 8006a26:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006a28:	1d3b      	adds	r3, r7, #4
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006a2e:	1d3b      	adds	r3, r7, #4
 8006a30:	2200      	movs	r2, #0
 8006a32:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006a34:	1d3b      	adds	r3, r7, #4
 8006a36:	2202      	movs	r2, #2
 8006a38:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(PWM_1H_GPIO_Port, &GPIO_InitStruct);
 8006a3a:	1d3a      	adds	r2, r7, #4
 8006a3c:	2390      	movs	r3, #144	@ 0x90
 8006a3e:	05db      	lsls	r3, r3, #23
 8006a40:	0011      	movs	r1, r2
 8006a42:	0018      	movs	r0, r3
 8006a44:	f001 fd28 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PWM_2H_Pin;
 8006a48:	1d3b      	adds	r3, r7, #4
 8006a4a:	2280      	movs	r2, #128	@ 0x80
 8006a4c:	00d2      	lsls	r2, r2, #3
 8006a4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006a50:	1d3b      	adds	r3, r7, #4
 8006a52:	2202      	movs	r2, #2
 8006a54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006a56:	1d3b      	adds	r3, r7, #4
 8006a58:	2200      	movs	r2, #0
 8006a5a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006a5c:	1d3b      	adds	r3, r7, #4
 8006a5e:	2200      	movs	r2, #0
 8006a60:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006a62:	1d3b      	adds	r3, r7, #4
 8006a64:	2200      	movs	r2, #0
 8006a66:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006a68:	1d3b      	adds	r3, r7, #4
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(PWM_2H_GPIO_Port, &GPIO_InitStruct);
 8006a6e:	1d3a      	adds	r2, r7, #4
 8006a70:	2390      	movs	r3, #144	@ 0x90
 8006a72:	05db      	lsls	r3, r3, #23
 8006a74:	0011      	movs	r1, r2
 8006a76:	0018      	movs	r0, r3
 8006a78:	f001 fd0e 	bl	8008498 <LL_GPIO_Init>

}
 8006a7c:	46c0      	nop			@ (mov r8, r8)
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	b01b      	add	sp, #108	@ 0x6c
 8006a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a84:	000004e1 	.word	0x000004e1
 8006a88:	40012c00 	.word	0x40012c00
 8006a8c:	48000400 	.word	0x48000400

08006a90 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b086      	sub	sp, #24
 8006a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006a96:	1d3b      	adds	r3, r7, #4
 8006a98:	0018      	movs	r0, r3
 8006a9a:	2314      	movs	r3, #20
 8006a9c:	001a      	movs	r2, r3
 8006a9e:	2100      	movs	r1, #0
 8006aa0:	f002 fb58 	bl	8009154 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8006aa4:	2002      	movs	r0, #2
 8006aa6:	f7ff fdc5 	bl	8006634 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 95;
 8006aaa:	1d3b      	adds	r3, r7, #4
 8006aac:	225f      	movs	r2, #95	@ 0x5f
 8006aae:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006ab0:	1d3b      	adds	r3, r7, #4
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 60000;
 8006ab6:	1d3b      	adds	r3, r7, #4
 8006ab8:	4a10      	ldr	r2, [pc, #64]	@ (8006afc <MX_TIM3_Init+0x6c>)
 8006aba:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006abc:	1d3b      	adds	r3, r7, #4
 8006abe:	2200      	movs	r2, #0
 8006ac0:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8006ac2:	1d3b      	adds	r3, r7, #4
 8006ac4:	4a0e      	ldr	r2, [pc, #56]	@ (8006b00 <MX_TIM3_Init+0x70>)
 8006ac6:	0019      	movs	r1, r3
 8006ac8:	0010      	movs	r0, r2
 8006aca:	f001 ff07 	bl	80088dc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8006ace:	4b0c      	ldr	r3, [pc, #48]	@ (8006b00 <MX_TIM3_Init+0x70>)
 8006ad0:	0018      	movs	r0, r3
 8006ad2:	f7ff fddb 	bl	800668c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8006b00 <MX_TIM3_Init+0x70>)
 8006ad8:	2100      	movs	r1, #0
 8006ada:	0018      	movs	r0, r3
 8006adc:	f7ff fe78 	bl	80067d0 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8006ae0:	4b07      	ldr	r3, [pc, #28]	@ (8006b00 <MX_TIM3_Init+0x70>)
 8006ae2:	2100      	movs	r1, #0
 8006ae4:	0018      	movs	r0, r3
 8006ae6:	f7ff fe87 	bl	80067f8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8006aea:	4b05      	ldr	r3, [pc, #20]	@ (8006b00 <MX_TIM3_Init+0x70>)
 8006aec:	0018      	movs	r0, r3
 8006aee:	f7ff fe95 	bl	800681c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006af2:	46c0      	nop			@ (mov r8, r8)
 8006af4:	46bd      	mov	sp, r7
 8006af6:	b006      	add	sp, #24
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	46c0      	nop			@ (mov r8, r8)
 8006afc:	0000ea60 	.word	0x0000ea60
 8006b00:	40000400 	.word	0x40000400

08006b04 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8006b04:	b5b0      	push	{r4, r5, r7, lr}
 8006b06:	b094      	sub	sp, #80	@ 0x50
 8006b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006b0a:	253c      	movs	r5, #60	@ 0x3c
 8006b0c:	197b      	adds	r3, r7, r5
 8006b0e:	0018      	movs	r0, r3
 8006b10:	2314      	movs	r3, #20
 8006b12:	001a      	movs	r2, r3
 8006b14:	2100      	movs	r1, #0
 8006b16:	f002 fb1d 	bl	8009154 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8006b1a:	241c      	movs	r4, #28
 8006b1c:	193b      	adds	r3, r7, r4
 8006b1e:	0018      	movs	r0, r3
 8006b20:	2320      	movs	r3, #32
 8006b22:	001a      	movs	r2, r3
 8006b24:	2100      	movs	r1, #0
 8006b26:	f002 fb15 	bl	8009154 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b2a:	1d3b      	adds	r3, r7, #4
 8006b2c:	0018      	movs	r0, r3
 8006b2e:	2318      	movs	r3, #24
 8006b30:	001a      	movs	r2, r3
 8006b32:	2100      	movs	r1, #0
 8006b34:	f002 fb0e 	bl	8009154 <memset>
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM14);
 8006b38:	2380      	movs	r3, #128	@ 0x80
 8006b3a:	005b      	lsls	r3, r3, #1
 8006b3c:	0018      	movs	r0, r3
 8006b3e:	f7ff fd79 	bl	8006634 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8006b42:	197b      	adds	r3, r7, r5
 8006b44:	2200      	movs	r2, #0
 8006b46:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006b48:	197b      	adds	r3, r7, r5
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 685;
 8006b4e:	197b      	adds	r3, r7, r5
 8006b50:	4a27      	ldr	r2, [pc, #156]	@ (8006bf0 <MX_TIM14_Init+0xec>)
 8006b52:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006b54:	197b      	adds	r3, r7, r5
 8006b56:	2200      	movs	r2, #0
 8006b58:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 8006b5a:	197b      	adds	r3, r7, r5
 8006b5c:	4a25      	ldr	r2, [pc, #148]	@ (8006bf4 <MX_TIM14_Init+0xf0>)
 8006b5e:	0019      	movs	r1, r3
 8006b60:	0010      	movs	r0, r2
 8006b62:	f001 febb 	bl	80088dc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM14);
 8006b66:	4b23      	ldr	r3, [pc, #140]	@ (8006bf4 <MX_TIM14_Init+0xf0>)
 8006b68:	0018      	movs	r0, r3
 8006b6a:	f7ff fd8f 	bl	800668c <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM14, LL_TIM_CHANNEL_CH1);
 8006b6e:	4b21      	ldr	r3, [pc, #132]	@ (8006bf4 <MX_TIM14_Init+0xf0>)
 8006b70:	2101      	movs	r1, #1
 8006b72:	0018      	movs	r0, r3
 8006b74:	f7ff fde4 	bl	8006740 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8006b78:	0021      	movs	r1, r4
 8006b7a:	187b      	adds	r3, r7, r1
 8006b7c:	2260      	movs	r2, #96	@ 0x60
 8006b7e:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006b80:	187b      	adds	r3, r7, r1
 8006b82:	2200      	movs	r2, #0
 8006b84:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006b86:	187b      	adds	r3, r7, r1
 8006b88:	2200      	movs	r2, #0
 8006b8a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.CompareValue = 0;
 8006b8c:	187b      	adds	r3, r7, r1
 8006b8e:	2200      	movs	r2, #0
 8006b90:	60da      	str	r2, [r3, #12]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006b92:	187b      	adds	r3, r7, r1
 8006b94:	2200      	movs	r2, #0
 8006b96:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_Init(TIM14, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8006b98:	187b      	adds	r3, r7, r1
 8006b9a:	4816      	ldr	r0, [pc, #88]	@ (8006bf4 <MX_TIM14_Init+0xf0>)
 8006b9c:	001a      	movs	r2, r3
 8006b9e:	2101      	movs	r1, #1
 8006ba0:	f001 ff14 	bl	80089cc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM14, LL_TIM_CHANNEL_CH1);
 8006ba4:	4b13      	ldr	r3, [pc, #76]	@ (8006bf4 <MX_TIM14_Init+0xf0>)
 8006ba6:	2101      	movs	r1, #1
 8006ba8:	0018      	movs	r0, r3
 8006baa:	f7ff fd7f 	bl	80066ac <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8006bae:	2380      	movs	r3, #128	@ 0x80
 8006bb0:	02db      	lsls	r3, r3, #11
 8006bb2:	0018      	movs	r0, r3
 8006bb4:	f7ff fd28 	bl	8006608 <LL_AHB1_GRP1_EnableClock>
    /**TIM14 GPIO Configuration
    PB1     ------> TIM14_CH1
    */
  GPIO_InitStruct.Pin = MPPT_PWM_Pin;
 8006bb8:	1d3b      	adds	r3, r7, #4
 8006bba:	2202      	movs	r2, #2
 8006bbc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006bbe:	1d3b      	adds	r3, r7, #4
 8006bc0:	2202      	movs	r2, #2
 8006bc2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006bc4:	1d3b      	adds	r3, r7, #4
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006bca:	1d3b      	adds	r3, r7, #4
 8006bcc:	2200      	movs	r2, #0
 8006bce:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006bd0:	1d3b      	adds	r3, r7, #4
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8006bd6:	1d3b      	adds	r3, r7, #4
 8006bd8:	2200      	movs	r2, #0
 8006bda:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(MPPT_PWM_GPIO_Port, &GPIO_InitStruct);
 8006bdc:	1d3b      	adds	r3, r7, #4
 8006bde:	4a06      	ldr	r2, [pc, #24]	@ (8006bf8 <MX_TIM14_Init+0xf4>)
 8006be0:	0019      	movs	r1, r3
 8006be2:	0010      	movs	r0, r2
 8006be4:	f001 fc58 	bl	8008498 <LL_GPIO_Init>

}
 8006be8:	46c0      	nop			@ (mov r8, r8)
 8006bea:	46bd      	mov	sp, r7
 8006bec:	b014      	add	sp, #80	@ 0x50
 8006bee:	bdb0      	pop	{r4, r5, r7, pc}
 8006bf0:	000002ad 	.word	0x000002ad
 8006bf4:	40002000 	.word	0x40002000
 8006bf8:	48000400 	.word	0x48000400

08006bfc <__NVIC_EnableIRQ>:
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	0002      	movs	r2, r0
 8006c04:	1dfb      	adds	r3, r7, #7
 8006c06:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006c08:	1dfb      	adds	r3, r7, #7
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c0e:	d809      	bhi.n	8006c24 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c10:	1dfb      	adds	r3, r7, #7
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	001a      	movs	r2, r3
 8006c16:	231f      	movs	r3, #31
 8006c18:	401a      	ands	r2, r3
 8006c1a:	4b04      	ldr	r3, [pc, #16]	@ (8006c2c <__NVIC_EnableIRQ+0x30>)
 8006c1c:	2101      	movs	r1, #1
 8006c1e:	4091      	lsls	r1, r2
 8006c20:	000a      	movs	r2, r1
 8006c22:	601a      	str	r2, [r3, #0]
}
 8006c24:	46c0      	nop			@ (mov r8, r8)
 8006c26:	46bd      	mov	sp, r7
 8006c28:	b002      	add	sp, #8
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	e000e100 	.word	0xe000e100

08006c30 <__NVIC_SetPriority>:
{
 8006c30:	b590      	push	{r4, r7, lr}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	0002      	movs	r2, r0
 8006c38:	6039      	str	r1, [r7, #0]
 8006c3a:	1dfb      	adds	r3, r7, #7
 8006c3c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006c3e:	1dfb      	adds	r3, r7, #7
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c44:	d828      	bhi.n	8006c98 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006c46:	4a2f      	ldr	r2, [pc, #188]	@ (8006d04 <__NVIC_SetPriority+0xd4>)
 8006c48:	1dfb      	adds	r3, r7, #7
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	b25b      	sxtb	r3, r3
 8006c4e:	089b      	lsrs	r3, r3, #2
 8006c50:	33c0      	adds	r3, #192	@ 0xc0
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	589b      	ldr	r3, [r3, r2]
 8006c56:	1dfa      	adds	r2, r7, #7
 8006c58:	7812      	ldrb	r2, [r2, #0]
 8006c5a:	0011      	movs	r1, r2
 8006c5c:	2203      	movs	r2, #3
 8006c5e:	400a      	ands	r2, r1
 8006c60:	00d2      	lsls	r2, r2, #3
 8006c62:	21ff      	movs	r1, #255	@ 0xff
 8006c64:	4091      	lsls	r1, r2
 8006c66:	000a      	movs	r2, r1
 8006c68:	43d2      	mvns	r2, r2
 8006c6a:	401a      	ands	r2, r3
 8006c6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	019b      	lsls	r3, r3, #6
 8006c72:	22ff      	movs	r2, #255	@ 0xff
 8006c74:	401a      	ands	r2, r3
 8006c76:	1dfb      	adds	r3, r7, #7
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	0018      	movs	r0, r3
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	4003      	ands	r3, r0
 8006c80:	00db      	lsls	r3, r3, #3
 8006c82:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006c84:	481f      	ldr	r0, [pc, #124]	@ (8006d04 <__NVIC_SetPriority+0xd4>)
 8006c86:	1dfb      	adds	r3, r7, #7
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	b25b      	sxtb	r3, r3
 8006c8c:	089b      	lsrs	r3, r3, #2
 8006c8e:	430a      	orrs	r2, r1
 8006c90:	33c0      	adds	r3, #192	@ 0xc0
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	501a      	str	r2, [r3, r0]
}
 8006c96:	e031      	b.n	8006cfc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006c98:	4a1b      	ldr	r2, [pc, #108]	@ (8006d08 <__NVIC_SetPriority+0xd8>)
 8006c9a:	1dfb      	adds	r3, r7, #7
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	0019      	movs	r1, r3
 8006ca0:	230f      	movs	r3, #15
 8006ca2:	400b      	ands	r3, r1
 8006ca4:	3b08      	subs	r3, #8
 8006ca6:	089b      	lsrs	r3, r3, #2
 8006ca8:	3306      	adds	r3, #6
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	18d3      	adds	r3, r2, r3
 8006cae:	3304      	adds	r3, #4
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	1dfa      	adds	r2, r7, #7
 8006cb4:	7812      	ldrb	r2, [r2, #0]
 8006cb6:	0011      	movs	r1, r2
 8006cb8:	2203      	movs	r2, #3
 8006cba:	400a      	ands	r2, r1
 8006cbc:	00d2      	lsls	r2, r2, #3
 8006cbe:	21ff      	movs	r1, #255	@ 0xff
 8006cc0:	4091      	lsls	r1, r2
 8006cc2:	000a      	movs	r2, r1
 8006cc4:	43d2      	mvns	r2, r2
 8006cc6:	401a      	ands	r2, r3
 8006cc8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	019b      	lsls	r3, r3, #6
 8006cce:	22ff      	movs	r2, #255	@ 0xff
 8006cd0:	401a      	ands	r2, r3
 8006cd2:	1dfb      	adds	r3, r7, #7
 8006cd4:	781b      	ldrb	r3, [r3, #0]
 8006cd6:	0018      	movs	r0, r3
 8006cd8:	2303      	movs	r3, #3
 8006cda:	4003      	ands	r3, r0
 8006cdc:	00db      	lsls	r3, r3, #3
 8006cde:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006ce0:	4809      	ldr	r0, [pc, #36]	@ (8006d08 <__NVIC_SetPriority+0xd8>)
 8006ce2:	1dfb      	adds	r3, r7, #7
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	001c      	movs	r4, r3
 8006ce8:	230f      	movs	r3, #15
 8006cea:	4023      	ands	r3, r4
 8006cec:	3b08      	subs	r3, #8
 8006cee:	089b      	lsrs	r3, r3, #2
 8006cf0:	430a      	orrs	r2, r1
 8006cf2:	3306      	adds	r3, #6
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	18c3      	adds	r3, r0, r3
 8006cf8:	3304      	adds	r3, #4
 8006cfa:	601a      	str	r2, [r3, #0]
}
 8006cfc:	46c0      	nop			@ (mov r8, r8)
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	b003      	add	sp, #12
 8006d02:	bd90      	pop	{r4, r7, pc}
 8006d04:	e000e100 	.word	0xe000e100
 8006d08:	e000ed00 	.word	0xe000ed00

08006d0c <LL_AHB1_GRP1_EnableClock>:
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8006d14:	4b07      	ldr	r3, [pc, #28]	@ (8006d34 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006d16:	6959      	ldr	r1, [r3, #20]
 8006d18:	4b06      	ldr	r3, [pc, #24]	@ (8006d34 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	430a      	orrs	r2, r1
 8006d1e:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8006d20:	4b04      	ldr	r3, [pc, #16]	@ (8006d34 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006d22:	695b      	ldr	r3, [r3, #20]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	4013      	ands	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
}
 8006d2c:	46c0      	nop			@ (mov r8, r8)
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	b004      	add	sp, #16
 8006d32:	bd80      	pop	{r7, pc}
 8006d34:	40021000 	.word	0x40021000

08006d38 <LL_APB1_GRP1_EnableClock>:
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8006d40:	4b07      	ldr	r3, [pc, #28]	@ (8006d60 <LL_APB1_GRP1_EnableClock+0x28>)
 8006d42:	69d9      	ldr	r1, [r3, #28]
 8006d44:	4b06      	ldr	r3, [pc, #24]	@ (8006d60 <LL_APB1_GRP1_EnableClock+0x28>)
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8006d4c:	4b04      	ldr	r3, [pc, #16]	@ (8006d60 <LL_APB1_GRP1_EnableClock+0x28>)
 8006d4e:	69db      	ldr	r3, [r3, #28]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	4013      	ands	r3, r2
 8006d54:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006d56:	68fb      	ldr	r3, [r7, #12]
}
 8006d58:	46c0      	nop			@ (mov r8, r8)
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	b004      	add	sp, #16
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	40021000 	.word	0x40021000

08006d64 <LL_APB1_GRP2_EnableClock>:
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006d6c:	4b07      	ldr	r3, [pc, #28]	@ (8006d8c <LL_APB1_GRP2_EnableClock+0x28>)
 8006d6e:	6999      	ldr	r1, [r3, #24]
 8006d70:	4b06      	ldr	r3, [pc, #24]	@ (8006d8c <LL_APB1_GRP2_EnableClock+0x28>)
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	430a      	orrs	r2, r1
 8006d76:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006d78:	4b04      	ldr	r3, [pc, #16]	@ (8006d8c <LL_APB1_GRP2_EnableClock+0x28>)
 8006d7a:	699b      	ldr	r3, [r3, #24]
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	4013      	ands	r3, r2
 8006d80:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006d82:	68fb      	ldr	r3, [r7, #12]
}
 8006d84:	46c0      	nop			@ (mov r8, r8)
 8006d86:	46bd      	mov	sp, r7
 8006d88:	b004      	add	sp, #16
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	40021000 	.word	0x40021000

08006d90 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	431a      	orrs	r2, r3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	601a      	str	r2, [r3, #0]
}
 8006da4:	46c0      	nop			@ (mov r8, r8)
 8006da6:	46bd      	mov	sp, r7
 8006da8:	b002      	add	sp, #8
 8006daa:	bd80      	pop	{r7, pc}

08006dac <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
    and HDSEL bits in the USART_CR3 register.
  */
#if defined(USART_LIN_SUPPORT)
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	4a07      	ldr	r2, [pc, #28]	@ (8006dd8 <LL_USART_ConfigAsyncMode+0x2c>)
 8006dba:	401a      	ands	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	605a      	str	r2, [r3, #4]
#endif /* USART_IRDA_SUPPORT */
#else
#if defined(USART_IRDA_SUPPORT)
  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
#else
  CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	2208      	movs	r2, #8
 8006dc6:	4393      	bics	r3, r2
 8006dc8:	001a      	movs	r2, r3
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	609a      	str	r2, [r3, #8]
#endif /* USART_IRDA_SUPPORT */
#endif /* USART_SMARTCARD_SUPPORT */
}
 8006dce:	46c0      	nop			@ (mov r8, r8)
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	b002      	add	sp, #8
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	46c0      	nop			@ (mov r8, r8)
 8006dd8:	fffff7ff 	.word	0xfffff7ff

08006ddc <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b086      	sub	sp, #24
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006de4:	f3ef 8310 	mrs	r3, PRIMASK
 8006de8:	60bb      	str	r3, [r7, #8]
  return(result);
 8006dea:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8006dec:	617b      	str	r3, [r7, #20]
 8006dee:	2301      	movs	r3, #1
 8006df0:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f383 8810 	msr	PRIMASK, r3
}
 8006df8:	46c0      	nop			@ (mov r8, r8)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	4a07      	ldr	r2, [pc, #28]	@ (8006e1c <LL_USART_DisableIT_CTS+0x40>)
 8006e00:	401a      	ands	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	609a      	str	r2, [r3, #8]
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	f383 8810 	msr	PRIMASK, r3
}
 8006e10:	46c0      	nop			@ (mov r8, r8)
}
 8006e12:	46c0      	nop			@ (mov r8, r8)
 8006e14:	46bd      	mov	sp, r7
 8006e16:	b006      	add	sp, #24
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	46c0      	nop			@ (mov r8, r8)
 8006e1c:	fffffbff 	.word	0xfffffbff

08006e20 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006e20:	b590      	push	{r4, r7, lr}
 8006e22:	b08f      	sub	sp, #60	@ 0x3c
 8006e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8006e26:	241c      	movs	r4, #28
 8006e28:	193b      	adds	r3, r7, r4
 8006e2a:	0018      	movs	r0, r3
 8006e2c:	231c      	movs	r3, #28
 8006e2e:	001a      	movs	r2, r3
 8006e30:	2100      	movs	r1, #0
 8006e32:	f002 f98f 	bl	8009154 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e36:	1d3b      	adds	r3, r7, #4
 8006e38:	0018      	movs	r0, r3
 8006e3a:	2318      	movs	r3, #24
 8006e3c:	001a      	movs	r2, r3
 8006e3e:	2100      	movs	r1, #0
 8006e40:	f002 f988 	bl	8009154 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_USART1);
 8006e44:	2380      	movs	r3, #128	@ 0x80
 8006e46:	01db      	lsls	r3, r3, #7
 8006e48:	0018      	movs	r0, r3
 8006e4a:	f7ff ff8b 	bl	8006d64 <LL_APB1_GRP2_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8006e4e:	2380      	movs	r3, #128	@ 0x80
 8006e50:	02db      	lsls	r3, r3, #11
 8006e52:	0018      	movs	r0, r3
 8006e54:	f7ff ff5a 	bl	8006d0c <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8006e58:	1d3b      	adds	r3, r7, #4
 8006e5a:	2240      	movs	r2, #64	@ 0x40
 8006e5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006e5e:	1d3b      	adds	r3, r7, #4
 8006e60:	2202      	movs	r2, #2
 8006e62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006e64:	1d3b      	adds	r3, r7, #4
 8006e66:	2203      	movs	r2, #3
 8006e68:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006e6a:	1d3b      	adds	r3, r7, #4
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006e70:	1d3b      	adds	r3, r7, #4
 8006e72:	2200      	movs	r2, #0
 8006e74:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8006e76:	1d3b      	adds	r3, r7, #4
 8006e78:	2200      	movs	r2, #0
 8006e7a:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e7c:	1d3b      	adds	r3, r7, #4
 8006e7e:	4a28      	ldr	r2, [pc, #160]	@ (8006f20 <MX_USART1_UART_Init+0x100>)
 8006e80:	0019      	movs	r1, r3
 8006e82:	0010      	movs	r0, r2
 8006e84:	f001 fb08 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8006e88:	1d3b      	adds	r3, r7, #4
 8006e8a:	2280      	movs	r2, #128	@ 0x80
 8006e8c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006e8e:	1d3b      	adds	r3, r7, #4
 8006e90:	2202      	movs	r2, #2
 8006e92:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006e94:	1d3b      	adds	r3, r7, #4
 8006e96:	2203      	movs	r2, #3
 8006e98:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006e9a:	1d3b      	adds	r3, r7, #4
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006ea0:	1d3b      	adds	r3, r7, #4
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8006ea6:	1d3b      	adds	r3, r7, #4
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006eac:	1d3b      	adds	r3, r7, #4
 8006eae:	4a1c      	ldr	r2, [pc, #112]	@ (8006f20 <MX_USART1_UART_Init+0x100>)
 8006eb0:	0019      	movs	r1, r3
 8006eb2:	0010      	movs	r0, r2
 8006eb4:	f001 faf0 	bl	8008498 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, 0);
 8006eb8:	2100      	movs	r1, #0
 8006eba:	201b      	movs	r0, #27
 8006ebc:	f7ff feb8 	bl	8006c30 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8006ec0:	201b      	movs	r0, #27
 8006ec2:	f7ff fe9b 	bl	8006bfc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 8006ec6:	193b      	adds	r3, r7, r4
 8006ec8:	2296      	movs	r2, #150	@ 0x96
 8006eca:	0192      	lsls	r2, r2, #6
 8006ecc:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8006ece:	0021      	movs	r1, r4
 8006ed0:	187b      	adds	r3, r7, r1
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8006ed6:	187b      	adds	r3, r7, r1
 8006ed8:	2200      	movs	r2, #0
 8006eda:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006edc:	187b      	adds	r3, r7, r1
 8006ede:	2200      	movs	r2, #0
 8006ee0:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8006ee2:	187b      	adds	r3, r7, r1
 8006ee4:	220c      	movs	r2, #12
 8006ee6:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8006ee8:	187b      	adds	r3, r7, r1
 8006eea:	2200      	movs	r2, #0
 8006eec:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8006eee:	187b      	adds	r3, r7, r1
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART1, &USART_InitStruct);
 8006ef4:	187b      	adds	r3, r7, r1
 8006ef6:	4a0b      	ldr	r2, [pc, #44]	@ (8006f24 <MX_USART1_UART_Init+0x104>)
 8006ef8:	0019      	movs	r1, r3
 8006efa:	0010      	movs	r0, r2
 8006efc:	f002 f88a 	bl	8009014 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART1);
 8006f00:	4b08      	ldr	r3, [pc, #32]	@ (8006f24 <MX_USART1_UART_Init+0x104>)
 8006f02:	0018      	movs	r0, r3
 8006f04:	f7ff ff6a 	bl	8006ddc <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART1);
 8006f08:	4b06      	ldr	r3, [pc, #24]	@ (8006f24 <MX_USART1_UART_Init+0x104>)
 8006f0a:	0018      	movs	r0, r3
 8006f0c:	f7ff ff4e 	bl	8006dac <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8006f10:	4b04      	ldr	r3, [pc, #16]	@ (8006f24 <MX_USART1_UART_Init+0x104>)
 8006f12:	0018      	movs	r0, r3
 8006f14:	f7ff ff3c 	bl	8006d90 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006f18:	46c0      	nop			@ (mov r8, r8)
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	b00f      	add	sp, #60	@ 0x3c
 8006f1e:	bd90      	pop	{r4, r7, pc}
 8006f20:	48000400 	.word	0x48000400
 8006f24:	40013800 	.word	0x40013800

08006f28 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006f28:	b590      	push	{r4, r7, lr}
 8006f2a:	b08f      	sub	sp, #60	@ 0x3c
 8006f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8006f2e:	241c      	movs	r4, #28
 8006f30:	193b      	adds	r3, r7, r4
 8006f32:	0018      	movs	r0, r3
 8006f34:	231c      	movs	r3, #28
 8006f36:	001a      	movs	r2, r3
 8006f38:	2100      	movs	r1, #0
 8006f3a:	f002 f90b 	bl	8009154 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f3e:	1d3b      	adds	r3, r7, #4
 8006f40:	0018      	movs	r0, r3
 8006f42:	2318      	movs	r3, #24
 8006f44:	001a      	movs	r2, r3
 8006f46:	2100      	movs	r1, #0
 8006f48:	f002 f904 	bl	8009154 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8006f4c:	2380      	movs	r3, #128	@ 0x80
 8006f4e:	029b      	lsls	r3, r3, #10
 8006f50:	0018      	movs	r0, r3
 8006f52:	f7ff fef1 	bl	8006d38 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8006f56:	2380      	movs	r3, #128	@ 0x80
 8006f58:	029b      	lsls	r3, r3, #10
 8006f5a:	0018      	movs	r0, r3
 8006f5c:	f7ff fed6 	bl	8006d0c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8006f60:	1d3b      	adds	r3, r7, #4
 8006f62:	2204      	movs	r2, #4
 8006f64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006f66:	1d3b      	adds	r3, r7, #4
 8006f68:	2202      	movs	r2, #2
 8006f6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006f6c:	1d3b      	adds	r3, r7, #4
 8006f6e:	2203      	movs	r2, #3
 8006f70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f72:	1d3b      	adds	r3, r7, #4
 8006f74:	2200      	movs	r2, #0
 8006f76:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006f78:	1d3b      	adds	r3, r7, #4
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8006f7e:	1d3b      	adds	r3, r7, #4
 8006f80:	2201      	movs	r2, #1
 8006f82:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f84:	1d3a      	adds	r2, r7, #4
 8006f86:	2390      	movs	r3, #144	@ 0x90
 8006f88:	05db      	lsls	r3, r3, #23
 8006f8a:	0011      	movs	r1, r2
 8006f8c:	0018      	movs	r0, r3
 8006f8e:	f001 fa83 	bl	8008498 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8006f92:	1d3b      	adds	r3, r7, #4
 8006f94:	2208      	movs	r2, #8
 8006f96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006f98:	1d3b      	adds	r3, r7, #4
 8006f9a:	2202      	movs	r2, #2
 8006f9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006f9e:	1d3b      	adds	r3, r7, #4
 8006fa0:	2203      	movs	r2, #3
 8006fa2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fa4:	1d3b      	adds	r3, r7, #4
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006faa:	1d3b      	adds	r3, r7, #4
 8006fac:	2200      	movs	r2, #0
 8006fae:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8006fb0:	1d3b      	adds	r3, r7, #4
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fb6:	1d3a      	adds	r2, r7, #4
 8006fb8:	2390      	movs	r3, #144	@ 0x90
 8006fba:	05db      	lsls	r3, r3, #23
 8006fbc:	0011      	movs	r1, r2
 8006fbe:	0018      	movs	r0, r3
 8006fc0:	f001 fa6a 	bl	8008498 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8006fc4:	2100      	movs	r1, #0
 8006fc6:	201c      	movs	r0, #28
 8006fc8:	f7ff fe32 	bl	8006c30 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8006fcc:	201c      	movs	r0, #28
 8006fce:	f7ff fe15 	bl	8006bfc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 8006fd2:	193b      	adds	r3, r7, r4
 8006fd4:	2296      	movs	r2, #150	@ 0x96
 8006fd6:	0192      	lsls	r2, r2, #6
 8006fd8:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8006fda:	0021      	movs	r1, r4
 8006fdc:	187b      	adds	r3, r7, r1
 8006fde:	2200      	movs	r2, #0
 8006fe0:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8006fe2:	187b      	adds	r3, r7, r1
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006fe8:	187b      	adds	r3, r7, r1
 8006fea:	2200      	movs	r2, #0
 8006fec:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8006fee:	187b      	adds	r3, r7, r1
 8006ff0:	220c      	movs	r2, #12
 8006ff2:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8006ff4:	187b      	adds	r3, r7, r1
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8006ffa:	187b      	adds	r3, r7, r1
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART2, &USART_InitStruct);
 8007000:	187b      	adds	r3, r7, r1
 8007002:	4a0a      	ldr	r2, [pc, #40]	@ (800702c <MX_USART2_UART_Init+0x104>)
 8007004:	0019      	movs	r1, r3
 8007006:	0010      	movs	r0, r2
 8007008:	f002 f804 	bl	8009014 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 800700c:	4b07      	ldr	r3, [pc, #28]	@ (800702c <MX_USART2_UART_Init+0x104>)
 800700e:	0018      	movs	r0, r3
 8007010:	f7ff fee4 	bl	8006ddc <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 8007014:	4b05      	ldr	r3, [pc, #20]	@ (800702c <MX_USART2_UART_Init+0x104>)
 8007016:	0018      	movs	r0, r3
 8007018:	f7ff fec8 	bl	8006dac <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 800701c:	4b03      	ldr	r3, [pc, #12]	@ (800702c <MX_USART2_UART_Init+0x104>)
 800701e:	0018      	movs	r0, r3
 8007020:	f7ff feb6 	bl	8006d90 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007024:	46c0      	nop			@ (mov r8, r8)
 8007026:	46bd      	mov	sp, r7
 8007028:	b00f      	add	sp, #60	@ 0x3c
 800702a:	bd90      	pop	{r4, r7, pc}
 800702c:	40004400 	.word	0x40004400

08007030 <UART1_Store_Received_Data_In_Variables>:

// header files with variable declarations


void UART1_Store_Received_Data_In_Variables(void)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	af00      	add	r7, sp, #0
	UART1_Update_Variables_if_Mesage_is_S();//add functions for various messages
 8007034:	f000 f80a 	bl	800704c <UART1_Update_Variables_if_Mesage_is_S>
	UART1_Update_Variables_if_Mesage_is_C();
 8007038:	f000 f84c 	bl	80070d4 <UART1_Update_Variables_if_Mesage_is_C>
	UART1_Update_Variables_if_Mesage_is_M();
 800703c:	f000 f88e 	bl	800715c <UART1_Update_Variables_if_Mesage_is_M>
	UART1_Update_Variables_if_Mesage_is_R();
 8007040:	f000 f8d2 	bl	80071e8 <UART1_Update_Variables_if_Mesage_is_R>
}
 8007044:	46c0      	nop			@ (mov r8, r8)
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
	...

0800704c <UART1_Update_Variables_if_Mesage_is_S>:

void UART1_Update_Variables_if_Mesage_is_S(void)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	af00      	add	r7, sp, #0
   if(UART1_recvdata[0]=='S' && UART1_Rec_Var.Array_Index==49)//for user set
 8007050:	4b1a      	ldr	r3, [pc, #104]	@ (80070bc <UART1_Update_Variables_if_Mesage_is_S+0x70>)
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	b2db      	uxtb	r3, r3
 8007056:	2b53      	cmp	r3, #83	@ 0x53
 8007058:	d12d      	bne.n	80070b6 <UART1_Update_Variables_if_Mesage_is_S+0x6a>
 800705a:	4b19      	ldr	r3, [pc, #100]	@ (80070c0 <UART1_Update_Variables_if_Mesage_is_S+0x74>)
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	2b31      	cmp	r3, #49	@ 0x31
 8007060:	d129      	bne.n	80070b6 <UART1_Update_Variables_if_Mesage_is_S+0x6a>
	 {
		UART1_Rec_Flags.busy_flag=1;
 8007062:	4b18      	ldr	r3, [pc, #96]	@ (80070c4 <UART1_Update_Variables_if_Mesage_is_S+0x78>)
 8007064:	881a      	ldrh	r2, [r3, #0]
 8007066:	4918      	ldr	r1, [pc, #96]	@ (80070c8 <UART1_Update_Variables_if_Mesage_is_S+0x7c>)
 8007068:	430a      	orrs	r2, r1
 800706a:	801a      	strh	r2, [r3, #0]
		UART1_Rec_Flags.recv_check=0;
 800706c:	4b15      	ldr	r3, [pc, #84]	@ (80070c4 <UART1_Update_Variables_if_Mesage_is_S+0x78>)
 800706e:	881a      	ldrh	r2, [r3, #0]
 8007070:	4916      	ldr	r1, [pc, #88]	@ (80070cc <UART1_Update_Variables_if_Mesage_is_S+0x80>)
 8007072:	400a      	ands	r2, r1
 8007074:	801a      	strh	r2, [r3, #0]
		UART1_Rec_Var.U1_CRC = UART1_crcFast((UART1_recvdata),49);
 8007076:	4b11      	ldr	r3, [pc, #68]	@ (80070bc <UART1_Update_Variables_if_Mesage_is_S+0x70>)
 8007078:	2131      	movs	r1, #49	@ 0x31
 800707a:	0018      	movs	r0, r3
 800707c:	f000 f8fa 	bl	8007274 <UART1_crcFast>
 8007080:	0003      	movs	r3, r0
 8007082:	001a      	movs	r2, r3
 8007084:	4b0e      	ldr	r3, [pc, #56]	@ (80070c0 <UART1_Update_Variables_if_Mesage_is_S+0x74>)
 8007086:	705a      	strb	r2, [r3, #1]
		UART1_recvdata[0]=0;
 8007088:	4b0c      	ldr	r3, [pc, #48]	@ (80070bc <UART1_Update_Variables_if_Mesage_is_S+0x70>)
 800708a:	2200      	movs	r2, #0
 800708c:	701a      	strb	r2, [r3, #0]
		if(UART1_Rec_Var.U1_CRC == UART1_recvdata[49])
 800708e:	4b0c      	ldr	r3, [pc, #48]	@ (80070c0 <UART1_Update_Variables_if_Mesage_is_S+0x74>)
 8007090:	785b      	ldrb	r3, [r3, #1]
 8007092:	b2da      	uxtb	r2, r3
 8007094:	4b09      	ldr	r3, [pc, #36]	@ (80070bc <UART1_Update_Variables_if_Mesage_is_S+0x70>)
 8007096:	2131      	movs	r1, #49	@ 0x31
 8007098:	5c5b      	ldrb	r3, [r3, r1]
 800709a:	b2db      	uxtb	r3, r3
 800709c:	429a      	cmp	r2, r3
 800709e:	d105      	bne.n	80070ac <UART1_Update_Variables_if_Mesage_is_S+0x60>
		{
//			UART1_Use_Received_Data_S();
//			if(Othr.Recieved_Settings_Ok == 1)
//			{
				UART1_Msg_Send_Reqt_Flags.Msg_s = 1;//send ack
 80070a0:	4b0b      	ldr	r3, [pc, #44]	@ (80070d0 <UART1_Update_Variables_if_Mesage_is_S+0x84>)
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	2180      	movs	r1, #128	@ 0x80
 80070a6:	0249      	lsls	r1, r1, #9
 80070a8:	430a      	orrs	r2, r1
 80070aa:	601a      	str	r2, [r3, #0]
//			}
		}
		UART1_Rec_Flags.busy_flag=0;
 80070ac:	4b05      	ldr	r3, [pc, #20]	@ (80070c4 <UART1_Update_Variables_if_Mesage_is_S+0x78>)
 80070ae:	881a      	ldrh	r2, [r3, #0]
 80070b0:	0452      	lsls	r2, r2, #17
 80070b2:	0c52      	lsrs	r2, r2, #17
 80070b4:	801a      	strh	r2, [r3, #0]
	  }
}
 80070b6:	46c0      	nop			@ (mov r8, r8)
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	2000059c 	.word	0x2000059c
 80070c0:	20000668 	.word	0x20000668
 80070c4:	20000664 	.word	0x20000664
 80070c8:	ffff8000 	.word	0xffff8000
 80070cc:	ffffbfff 	.word	0xffffbfff
 80070d0:	20000730 	.word	0x20000730

080070d4 <UART1_Update_Variables_if_Mesage_is_C>:

void UART1_Update_Variables_if_Mesage_is_C(void)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	af00      	add	r7, sp, #0
   if(UART1_recvdata[0]=='C' && UART1_Rec_Var.Array_Index==19)//for user set
 80070d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007144 <UART1_Update_Variables_if_Mesage_is_C+0x70>)
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	2b43      	cmp	r3, #67	@ 0x43
 80070e0:	d12c      	bne.n	800713c <UART1_Update_Variables_if_Mesage_is_C+0x68>
 80070e2:	4b19      	ldr	r3, [pc, #100]	@ (8007148 <UART1_Update_Variables_if_Mesage_is_C+0x74>)
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	2b13      	cmp	r3, #19
 80070e8:	d128      	bne.n	800713c <UART1_Update_Variables_if_Mesage_is_C+0x68>
	 {
		 UART1_Rec_Flags.busy_flag=1;
 80070ea:	4b18      	ldr	r3, [pc, #96]	@ (800714c <UART1_Update_Variables_if_Mesage_is_C+0x78>)
 80070ec:	881a      	ldrh	r2, [r3, #0]
 80070ee:	4918      	ldr	r1, [pc, #96]	@ (8007150 <UART1_Update_Variables_if_Mesage_is_C+0x7c>)
 80070f0:	430a      	orrs	r2, r1
 80070f2:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Flags.recv_check=0;
 80070f4:	4b15      	ldr	r3, [pc, #84]	@ (800714c <UART1_Update_Variables_if_Mesage_is_C+0x78>)
 80070f6:	881a      	ldrh	r2, [r3, #0]
 80070f8:	4916      	ldr	r1, [pc, #88]	@ (8007154 <UART1_Update_Variables_if_Mesage_is_C+0x80>)
 80070fa:	400a      	ands	r2, r1
 80070fc:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Var.U1_CRC = UART1_crcFast((UART1_recvdata),19);
 80070fe:	4b11      	ldr	r3, [pc, #68]	@ (8007144 <UART1_Update_Variables_if_Mesage_is_C+0x70>)
 8007100:	2113      	movs	r1, #19
 8007102:	0018      	movs	r0, r3
 8007104:	f000 f8b6 	bl	8007274 <UART1_crcFast>
 8007108:	0003      	movs	r3, r0
 800710a:	001a      	movs	r2, r3
 800710c:	4b0e      	ldr	r3, [pc, #56]	@ (8007148 <UART1_Update_Variables_if_Mesage_is_C+0x74>)
 800710e:	705a      	strb	r2, [r3, #1]
		 UART1_recvdata[0]=0;
 8007110:	4b0c      	ldr	r3, [pc, #48]	@ (8007144 <UART1_Update_Variables_if_Mesage_is_C+0x70>)
 8007112:	2200      	movs	r2, #0
 8007114:	701a      	strb	r2, [r3, #0]
		 if(UART1_Rec_Var.U1_CRC == UART1_recvdata[19])
 8007116:	4b0c      	ldr	r3, [pc, #48]	@ (8007148 <UART1_Update_Variables_if_Mesage_is_C+0x74>)
 8007118:	785b      	ldrb	r3, [r3, #1]
 800711a:	b2da      	uxtb	r2, r3
 800711c:	4b09      	ldr	r3, [pc, #36]	@ (8007144 <UART1_Update_Variables_if_Mesage_is_C+0x70>)
 800711e:	7cdb      	ldrb	r3, [r3, #19]
 8007120:	b2db      	uxtb	r3, r3
 8007122:	429a      	cmp	r2, r3
 8007124:	d105      	bne.n	8007132 <UART1_Update_Variables_if_Mesage_is_C+0x5e>
			 {
//				UART1_Use_Received_Data_C();
				UART1_Msg_Send_Reqt_Flags.Msg_c=1;//send ack
 8007126:	4b0c      	ldr	r3, [pc, #48]	@ (8007158 <UART1_Update_Variables_if_Mesage_is_C+0x84>)
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	2180      	movs	r1, #128	@ 0x80
 800712c:	0289      	lsls	r1, r1, #10
 800712e:	430a      	orrs	r2, r1
 8007130:	601a      	str	r2, [r3, #0]
			 }
		  UART1_Rec_Flags.busy_flag=0;
 8007132:	4b06      	ldr	r3, [pc, #24]	@ (800714c <UART1_Update_Variables_if_Mesage_is_C+0x78>)
 8007134:	881a      	ldrh	r2, [r3, #0]
 8007136:	0452      	lsls	r2, r2, #17
 8007138:	0c52      	lsrs	r2, r2, #17
 800713a:	801a      	strh	r2, [r3, #0]
	  }
}
 800713c:	46c0      	nop			@ (mov r8, r8)
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	46c0      	nop			@ (mov r8, r8)
 8007144:	2000059c 	.word	0x2000059c
 8007148:	20000668 	.word	0x20000668
 800714c:	20000664 	.word	0x20000664
 8007150:	ffff8000 	.word	0xffff8000
 8007154:	ffffbfff 	.word	0xffffbfff
 8007158:	20000730 	.word	0x20000730

0800715c <UART1_Update_Variables_if_Mesage_is_M>:

void UART1_Update_Variables_if_Mesage_is_M(void)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	af00      	add	r7, sp, #0
   if(UART1_recvdata[0]=='M' && UART1_Rec_Var.Array_Index==1)//for user set
 8007160:	4b1b      	ldr	r3, [pc, #108]	@ (80071d0 <UART1_Update_Variables_if_Mesage_is_M+0x74>)
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	b2db      	uxtb	r3, r3
 8007166:	2b4d      	cmp	r3, #77	@ 0x4d
 8007168:	d12e      	bne.n	80071c8 <UART1_Update_Variables_if_Mesage_is_M+0x6c>
 800716a:	4b1a      	ldr	r3, [pc, #104]	@ (80071d4 <UART1_Update_Variables_if_Mesage_is_M+0x78>)
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	2b01      	cmp	r3, #1
 8007170:	d12a      	bne.n	80071c8 <UART1_Update_Variables_if_Mesage_is_M+0x6c>
	 {
		 UART1_Rec_Flags.busy_flag=1;
 8007172:	4b19      	ldr	r3, [pc, #100]	@ (80071d8 <UART1_Update_Variables_if_Mesage_is_M+0x7c>)
 8007174:	881a      	ldrh	r2, [r3, #0]
 8007176:	4919      	ldr	r1, [pc, #100]	@ (80071dc <UART1_Update_Variables_if_Mesage_is_M+0x80>)
 8007178:	430a      	orrs	r2, r1
 800717a:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Flags.recv_check=0;
 800717c:	4b16      	ldr	r3, [pc, #88]	@ (80071d8 <UART1_Update_Variables_if_Mesage_is_M+0x7c>)
 800717e:	881a      	ldrh	r2, [r3, #0]
 8007180:	4917      	ldr	r1, [pc, #92]	@ (80071e0 <UART1_Update_Variables_if_Mesage_is_M+0x84>)
 8007182:	400a      	ands	r2, r1
 8007184:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Var.U1_CRC = UART1_crcFast((UART1_recvdata),1);
 8007186:	4b12      	ldr	r3, [pc, #72]	@ (80071d0 <UART1_Update_Variables_if_Mesage_is_M+0x74>)
 8007188:	2101      	movs	r1, #1
 800718a:	0018      	movs	r0, r3
 800718c:	f000 f872 	bl	8007274 <UART1_crcFast>
 8007190:	0003      	movs	r3, r0
 8007192:	001a      	movs	r2, r3
 8007194:	4b0f      	ldr	r3, [pc, #60]	@ (80071d4 <UART1_Update_Variables_if_Mesage_is_M+0x78>)
 8007196:	705a      	strb	r2, [r3, #1]
		 UART1_recvdata[0]=0;
 8007198:	4b0d      	ldr	r3, [pc, #52]	@ (80071d0 <UART1_Update_Variables_if_Mesage_is_M+0x74>)
 800719a:	2200      	movs	r2, #0
 800719c:	701a      	strb	r2, [r3, #0]
		 if(UART1_Rec_Var.U1_CRC == UART1_recvdata[1])
 800719e:	4b0d      	ldr	r3, [pc, #52]	@ (80071d4 <UART1_Update_Variables_if_Mesage_is_M+0x78>)
 80071a0:	785b      	ldrb	r3, [r3, #1]
 80071a2:	b2da      	uxtb	r2, r3
 80071a4:	4b0a      	ldr	r3, [pc, #40]	@ (80071d0 <UART1_Update_Variables_if_Mesage_is_M+0x74>)
 80071a6:	785b      	ldrb	r3, [r3, #1]
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d107      	bne.n	80071be <UART1_Update_Variables_if_Mesage_is_M+0x62>
			 {
			UART1_Use_Received_Data_M();
 80071ae:	f000 f88f 	bl	80072d0 <UART1_Use_Received_Data_M>
			UART1_Msg_Send_Reqt_Flags.Msg_m=1;//send ack
 80071b2:	4b0c      	ldr	r3, [pc, #48]	@ (80071e4 <UART1_Update_Variables_if_Mesage_is_M+0x88>)
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	2180      	movs	r1, #128	@ 0x80
 80071b8:	02c9      	lsls	r1, r1, #11
 80071ba:	430a      	orrs	r2, r1
 80071bc:	601a      	str	r2, [r3, #0]
			 }
		  UART1_Rec_Flags.busy_flag=0;
 80071be:	4b06      	ldr	r3, [pc, #24]	@ (80071d8 <UART1_Update_Variables_if_Mesage_is_M+0x7c>)
 80071c0:	881a      	ldrh	r2, [r3, #0]
 80071c2:	0452      	lsls	r2, r2, #17
 80071c4:	0c52      	lsrs	r2, r2, #17
 80071c6:	801a      	strh	r2, [r3, #0]
	  }
}
 80071c8:	46c0      	nop			@ (mov r8, r8)
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	46c0      	nop			@ (mov r8, r8)
 80071d0:	2000059c 	.word	0x2000059c
 80071d4:	20000668 	.word	0x20000668
 80071d8:	20000664 	.word	0x20000664
 80071dc:	ffff8000 	.word	0xffff8000
 80071e0:	ffffbfff 	.word	0xffffbfff
 80071e4:	20000730 	.word	0x20000730

080071e8 <UART1_Update_Variables_if_Mesage_is_R>:

void UART1_Update_Variables_if_Mesage_is_R(void)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	af00      	add	r7, sp, #0
   if(UART1_recvdata[0]=='R' && UART1_Rec_Var.Array_Index==5)//for user set
 80071ec:	4b1b      	ldr	r3, [pc, #108]	@ (800725c <UART1_Update_Variables_if_Mesage_is_R+0x74>)
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	2b52      	cmp	r3, #82	@ 0x52
 80071f4:	d12e      	bne.n	8007254 <UART1_Update_Variables_if_Mesage_is_R+0x6c>
 80071f6:	4b1a      	ldr	r3, [pc, #104]	@ (8007260 <UART1_Update_Variables_if_Mesage_is_R+0x78>)
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	2b05      	cmp	r3, #5
 80071fc:	d12a      	bne.n	8007254 <UART1_Update_Variables_if_Mesage_is_R+0x6c>
	 {
		 UART1_Rec_Flags.busy_flag=1;
 80071fe:	4b19      	ldr	r3, [pc, #100]	@ (8007264 <UART1_Update_Variables_if_Mesage_is_R+0x7c>)
 8007200:	881a      	ldrh	r2, [r3, #0]
 8007202:	4919      	ldr	r1, [pc, #100]	@ (8007268 <UART1_Update_Variables_if_Mesage_is_R+0x80>)
 8007204:	430a      	orrs	r2, r1
 8007206:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Flags.recv_check=0;
 8007208:	4b16      	ldr	r3, [pc, #88]	@ (8007264 <UART1_Update_Variables_if_Mesage_is_R+0x7c>)
 800720a:	881a      	ldrh	r2, [r3, #0]
 800720c:	4917      	ldr	r1, [pc, #92]	@ (800726c <UART1_Update_Variables_if_Mesage_is_R+0x84>)
 800720e:	400a      	ands	r2, r1
 8007210:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Var.U1_CRC = UART1_crcFast((UART1_recvdata),5);
 8007212:	4b12      	ldr	r3, [pc, #72]	@ (800725c <UART1_Update_Variables_if_Mesage_is_R+0x74>)
 8007214:	2105      	movs	r1, #5
 8007216:	0018      	movs	r0, r3
 8007218:	f000 f82c 	bl	8007274 <UART1_crcFast>
 800721c:	0003      	movs	r3, r0
 800721e:	001a      	movs	r2, r3
 8007220:	4b0f      	ldr	r3, [pc, #60]	@ (8007260 <UART1_Update_Variables_if_Mesage_is_R+0x78>)
 8007222:	705a      	strb	r2, [r3, #1]
		 UART1_recvdata[0]=0;
 8007224:	4b0d      	ldr	r3, [pc, #52]	@ (800725c <UART1_Update_Variables_if_Mesage_is_R+0x74>)
 8007226:	2200      	movs	r2, #0
 8007228:	701a      	strb	r2, [r3, #0]
		 if(UART1_Rec_Var.U1_CRC == UART1_recvdata[5])
 800722a:	4b0d      	ldr	r3, [pc, #52]	@ (8007260 <UART1_Update_Variables_if_Mesage_is_R+0x78>)
 800722c:	785b      	ldrb	r3, [r3, #1]
 800722e:	b2da      	uxtb	r2, r3
 8007230:	4b0a      	ldr	r3, [pc, #40]	@ (800725c <UART1_Update_Variables_if_Mesage_is_R+0x74>)
 8007232:	795b      	ldrb	r3, [r3, #5]
 8007234:	b2db      	uxtb	r3, r3
 8007236:	429a      	cmp	r2, r3
 8007238:	d107      	bne.n	800724a <UART1_Update_Variables_if_Mesage_is_R+0x62>
			 {
			UART1_Use_Received_Data_R();
 800723a:	f000 f84f 	bl	80072dc <UART1_Use_Received_Data_R>
			UART1_Msg_Send_Reqt_Flags.Msg_r=1;//send ack
 800723e:	4b0c      	ldr	r3, [pc, #48]	@ (8007270 <UART1_Update_Variables_if_Mesage_is_R+0x88>)
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	2180      	movs	r1, #128	@ 0x80
 8007244:	0309      	lsls	r1, r1, #12
 8007246:	430a      	orrs	r2, r1
 8007248:	601a      	str	r2, [r3, #0]
			 }
		  UART1_Rec_Flags.busy_flag=0;
 800724a:	4b06      	ldr	r3, [pc, #24]	@ (8007264 <UART1_Update_Variables_if_Mesage_is_R+0x7c>)
 800724c:	881a      	ldrh	r2, [r3, #0]
 800724e:	0452      	lsls	r2, r2, #17
 8007250:	0c52      	lsrs	r2, r2, #17
 8007252:	801a      	strh	r2, [r3, #0]
	  }
}
 8007254:	46c0      	nop			@ (mov r8, r8)
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
 800725a:	46c0      	nop			@ (mov r8, r8)
 800725c:	2000059c 	.word	0x2000059c
 8007260:	20000668 	.word	0x20000668
 8007264:	20000664 	.word	0x20000664
 8007268:	ffff8000 	.word	0xffff8000
 800726c:	ffffbfff 	.word	0xffffbfff
 8007270:	20000730 	.word	0x20000730

08007274 <UART1_crcFast>:

unsigned char UART1_crcFast(unsigned char message[],unsigned int nbyte)
{
 8007274:	b590      	push	{r4, r7, lr}
 8007276:	b087      	sub	sp, #28
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
   unsigned char  data,remainder =0;
 800727e:	2317      	movs	r3, #23
 8007280:	18fb      	adds	r3, r7, r3
 8007282:	2200      	movs	r2, #0
 8007284:	701a      	strb	r2, [r3, #0]
   unsigned int  byte;

    for (byte = 0; byte < nbyte; ++byte)
 8007286:	2300      	movs	r3, #0
 8007288:	613b      	str	r3, [r7, #16]
 800728a:	e013      	b.n	80072b4 <UART1_crcFast+0x40>
    {
       data =(message[byte]) ^ (remainder);
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	18d3      	adds	r3, r2, r3
 8007292:	7819      	ldrb	r1, [r3, #0]
 8007294:	200f      	movs	r0, #15
 8007296:	183b      	adds	r3, r7, r0
 8007298:	2417      	movs	r4, #23
 800729a:	193a      	adds	r2, r7, r4
 800729c:	7812      	ldrb	r2, [r2, #0]
 800729e:	404a      	eors	r2, r1
 80072a0:	701a      	strb	r2, [r3, #0]
       remainder = UART1_crcTable[data] ^ (message[byte] << 8);
 80072a2:	183b      	adds	r3, r7, r0
 80072a4:	781a      	ldrb	r2, [r3, #0]
 80072a6:	193b      	adds	r3, r7, r4
 80072a8:	4908      	ldr	r1, [pc, #32]	@ (80072cc <UART1_crcFast+0x58>)
 80072aa:	5c8a      	ldrb	r2, [r1, r2]
 80072ac:	701a      	strb	r2, [r3, #0]
    for (byte = 0; byte < nbyte; ++byte)
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	3301      	adds	r3, #1
 80072b2:	613b      	str	r3, [r7, #16]
 80072b4:	693a      	ldr	r2, [r7, #16]
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d3e7      	bcc.n	800728c <UART1_crcFast+0x18>

    }
     return (remainder);
 80072bc:	2317      	movs	r3, #23
 80072be:	18fb      	adds	r3, r7, r3
 80072c0:	781b      	ldrb	r3, [r3, #0]
}
 80072c2:	0018      	movs	r0, r3
 80072c4:	46bd      	mov	sp, r7
 80072c6:	b007      	add	sp, #28
 80072c8:	bd90      	pop	{r4, r7, pc}
 80072ca:	46c0      	nop			@ (mov r8, r8)
 80072cc:	080096c0 	.word	0x080096c0

080072d0 <UART1_Use_Received_Data_M>:
	}

}

void UART1_Use_Received_Data_M(void)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	af00      	add	r7, sp, #0

}
 80072d4:	46c0      	nop			@ (mov r8, r8)
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
	...

080072dc <UART1_Use_Received_Data_R>:

void UART1_Use_Received_Data_R(void)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	af00      	add	r7, sp, #0
	Metering.Export_Energy=0;
 80072e0:	4924      	ldr	r1, [pc, #144]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 80072e2:	2200      	movs	r2, #0
 80072e4:	2300      	movs	r3, #0
 80072e6:	600a      	str	r2, [r1, #0]
 80072e8:	604b      	str	r3, [r1, #4]
	Metering.Export_Energy_CT = 0;
 80072ea:	4922      	ldr	r1, [pc, #136]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 80072ec:	2200      	movs	r2, #0
 80072ee:	2300      	movs	r3, #0
 80072f0:	608a      	str	r2, [r1, #8]
 80072f2:	60cb      	str	r3, [r1, #12]
	Metering.Export_KWH =0;
 80072f4:	4b1f      	ldr	r3, [pc, #124]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 80072f6:	2200      	movs	r2, #0
 80072f8:	611a      	str	r2, [r3, #16]
	Metering.Export_KWH_CT = 0;
 80072fa:	4b1e      	ldr	r3, [pc, #120]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 80072fc:	2200      	movs	r2, #0
 80072fe:	615a      	str	r2, [r3, #20]
	Metering.Import_Energy=0;
 8007300:	491c      	ldr	r1, [pc, #112]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 8007302:	2200      	movs	r2, #0
 8007304:	2300      	movs	r3, #0
 8007306:	618a      	str	r2, [r1, #24]
 8007308:	61cb      	str	r3, [r1, #28]
	Metering.Import_Energy_CT = 0;
 800730a:	491a      	ldr	r1, [pc, #104]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 800730c:	2200      	movs	r2, #0
 800730e:	2300      	movs	r3, #0
 8007310:	620a      	str	r2, [r1, #32]
 8007312:	624b      	str	r3, [r1, #36]	@ 0x24
	Metering.Import_KWH =0;
 8007314:	4b17      	ldr	r3, [pc, #92]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 8007316:	2200      	movs	r2, #0
 8007318:	629a      	str	r2, [r3, #40]	@ 0x28
	Metering.Import_KWH_CT = 0;
 800731a:	4b16      	ldr	r3, [pc, #88]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 800731c:	2200      	movs	r2, #0
 800731e:	62da      	str	r2, [r3, #44]	@ 0x2c

	Metering.PV_KWH  = 0;
 8007320:	4b14      	ldr	r3, [pc, #80]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 8007322:	2200      	movs	r2, #0
 8007324:	659a      	str	r2, [r3, #88]	@ 0x58
	Metering.PV_KWH_Sum  = 0;
 8007326:	4913      	ldr	r1, [pc, #76]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 8007328:	2200      	movs	r2, #0
 800732a:	2300      	movs	r3, #0
 800732c:	650a      	str	r2, [r1, #80]	@ 0x50
 800732e:	654b      	str	r3, [r1, #84]	@ 0x54

	Metering.Batt_AH_Out=0;
 8007330:	4b10      	ldr	r3, [pc, #64]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 8007332:	2200      	movs	r2, #0
 8007334:	639a      	str	r2, [r3, #56]	@ 0x38
	Metering.Batt_Ampere_Out_Sum = 0;
 8007336:	490f      	ldr	r1, [pc, #60]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 8007338:	2200      	movs	r2, #0
 800733a:	2300      	movs	r3, #0
 800733c:	630a      	str	r2, [r1, #48]	@ 0x30
 800733e:	634b      	str	r3, [r1, #52]	@ 0x34

	Metering.Batt_AH_In = 0;
 8007340:	4b0c      	ldr	r3, [pc, #48]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 8007342:	2200      	movs	r2, #0
 8007344:	649a      	str	r2, [r3, #72]	@ 0x48
	Metering.Batt_Ampere_In_Sum = 0;
 8007346:	490b      	ldr	r1, [pc, #44]	@ (8007374 <UART1_Use_Received_Data_R+0x98>)
 8007348:	2200      	movs	r2, #0
 800734a:	2300      	movs	r3, #0
 800734c:	640a      	str	r2, [r1, #64]	@ 0x40
 800734e:	644b      	str	r3, [r1, #68]	@ 0x44

    UART1_recvdata[0]=0;
 8007350:	4b09      	ldr	r3, [pc, #36]	@ (8007378 <UART1_Use_Received_Data_R+0x9c>)
 8007352:	2200      	movs	r2, #0
 8007354:	701a      	strb	r2, [r3, #0]
    UART1_recvdata[1]=0;
 8007356:	4b08      	ldr	r3, [pc, #32]	@ (8007378 <UART1_Use_Received_Data_R+0x9c>)
 8007358:	2200      	movs	r2, #0
 800735a:	705a      	strb	r2, [r3, #1]
    UART1_recvdata[2]=0;
 800735c:	4b06      	ldr	r3, [pc, #24]	@ (8007378 <UART1_Use_Received_Data_R+0x9c>)
 800735e:	2200      	movs	r2, #0
 8007360:	709a      	strb	r2, [r3, #2]
    UART1_recvdata[3]=0;
 8007362:	4b05      	ldr	r3, [pc, #20]	@ (8007378 <UART1_Use_Received_Data_R+0x9c>)
 8007364:	2200      	movs	r2, #0
 8007366:	70da      	strb	r2, [r3, #3]
    UART1_recvdata[4]=0;
 8007368:	4b03      	ldr	r3, [pc, #12]	@ (8007378 <UART1_Use_Received_Data_R+0x9c>)
 800736a:	2200      	movs	r2, #0
 800736c:	711a      	strb	r2, [r3, #4]
}
 800736e:	46c0      	nop			@ (mov r8, r8)
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	200004d8 	.word	0x200004d8
 8007378:	2000059c 	.word	0x2000059c

0800737c <UART1_Receive_ISR_Program>:

void UART1_Receive_ISR_Program(void)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	af00      	add	r7, sp, #0
   UART1_Rec_Var.recdata= UART1_Rec_Data_Register;
 8007380:	4b81      	ldr	r3, [pc, #516]	@ (8007588 <UART1_Receive_ISR_Program+0x20c>)
 8007382:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007384:	b29b      	uxth	r3, r3
 8007386:	b2da      	uxtb	r2, r3
 8007388:	4b80      	ldr	r3, [pc, #512]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 800738a:	701a      	strb	r2, [r3, #0]

      if(UART1_Rec_Flags.busy_flag==0)
 800738c:	4b80      	ldr	r3, [pc, #512]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	041b      	lsls	r3, r3, #16
 8007392:	0fdb      	lsrs	r3, r3, #31
 8007394:	b2db      	uxtb	r3, r3
 8007396:	2b00      	cmp	r3, #0
 8007398:	d000      	beq.n	800739c <UART1_Receive_ISR_Program+0x20>
 800739a:	e0e6      	b.n	800756a <UART1_Receive_ISR_Program+0x1ee>
      {
         if(UART1_Rec_Var.recdata=='S' && UART1_Rec_Flags.recv_check==0)//for factory set if data received as T
 800739c:	4b7b      	ldr	r3, [pc, #492]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b53      	cmp	r3, #83	@ 0x53
 80073a4:	d117      	bne.n	80073d6 <UART1_Receive_ISR_Program+0x5a>
 80073a6:	4b7a      	ldr	r3, [pc, #488]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	045b      	lsls	r3, r3, #17
 80073ac:	0fdb      	lsrs	r3, r3, #31
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d110      	bne.n	80073d6 <UART1_Receive_ISR_Program+0x5a>
         {
            UART1_Rec_Flags.recv_check=1;
 80073b4:	4b76      	ldr	r3, [pc, #472]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 80073b6:	881a      	ldrh	r2, [r3, #0]
 80073b8:	2180      	movs	r1, #128	@ 0x80
 80073ba:	01c9      	lsls	r1, r1, #7
 80073bc:	430a      	orrs	r2, r1
 80073be:	801a      	strh	r2, [r3, #0]
            UART1_Rec_Var.Array_Index=0;
 80073c0:	4b72      	ldr	r3, [pc, #456]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	605a      	str	r2, [r3, #4]
            UART1_recvdata[UART1_Rec_Var.Array_Index]=UART1_Rec_Var.recdata; //SAVE RECEIVE DATA IN FACTORY SET ARRAY
 80073c6:	4b71      	ldr	r3, [pc, #452]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	4a70      	ldr	r2, [pc, #448]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80073cc:	7812      	ldrb	r2, [r2, #0]
 80073ce:	b2d1      	uxtb	r1, r2
 80073d0:	4a70      	ldr	r2, [pc, #448]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 80073d2:	54d1      	strb	r1, [r2, r3]
 80073d4:	e0c9      	b.n	800756a <UART1_Receive_ISR_Program+0x1ee>
         }
         else if((UART1_Rec_Flags.recv_check==1) && UART1_Rec_Var.Array_Index<49 && UART1_recvdata[0]=='S')
 80073d6:	4b6e      	ldr	r3, [pc, #440]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	045b      	lsls	r3, r3, #17
 80073dc:	0fdb      	lsrs	r3, r3, #31
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d115      	bne.n	8007410 <UART1_Receive_ISR_Program+0x94>
 80073e4:	4b69      	ldr	r3, [pc, #420]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	2b30      	cmp	r3, #48	@ 0x30
 80073ea:	d811      	bhi.n	8007410 <UART1_Receive_ISR_Program+0x94>
 80073ec:	4b69      	ldr	r3, [pc, #420]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 80073ee:	781b      	ldrb	r3, [r3, #0]
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	2b53      	cmp	r3, #83	@ 0x53
 80073f4:	d10c      	bne.n	8007410 <UART1_Receive_ISR_Program+0x94>
         {
            UART1_Rec_Var.Array_Index++;
 80073f6:	4b65      	ldr	r3, [pc, #404]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	1c5a      	adds	r2, r3, #1
 80073fc:	4b63      	ldr	r3, [pc, #396]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80073fe:	605a      	str	r2, [r3, #4]
            UART1_recvdata[UART1_Rec_Var.Array_Index]=UART1_Rec_Var.recdata;
 8007400:	4b62      	ldr	r3, [pc, #392]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	4a61      	ldr	r2, [pc, #388]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007406:	7812      	ldrb	r2, [r2, #0]
 8007408:	b2d1      	uxtb	r1, r2
 800740a:	4a62      	ldr	r2, [pc, #392]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 800740c:	54d1      	strb	r1, [r2, r3]
 800740e:	e0ac      	b.n	800756a <UART1_Receive_ISR_Program+0x1ee>
         }

         ///////////////////////////////////////////////////////////////////////////////////////////////
         else if(UART1_Rec_Var.recdata=='C' && UART1_Rec_Flags.recv_check==0)//for factory set if data received as T
 8007410:	4b5e      	ldr	r3, [pc, #376]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007412:	781b      	ldrb	r3, [r3, #0]
 8007414:	b2db      	uxtb	r3, r3
 8007416:	2b43      	cmp	r3, #67	@ 0x43
 8007418:	d117      	bne.n	800744a <UART1_Receive_ISR_Program+0xce>
 800741a:	4b5d      	ldr	r3, [pc, #372]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	045b      	lsls	r3, r3, #17
 8007420:	0fdb      	lsrs	r3, r3, #31
 8007422:	b2db      	uxtb	r3, r3
 8007424:	2b00      	cmp	r3, #0
 8007426:	d110      	bne.n	800744a <UART1_Receive_ISR_Program+0xce>
         {
            UART1_Rec_Flags.recv_check=1;
 8007428:	4b59      	ldr	r3, [pc, #356]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 800742a:	881a      	ldrh	r2, [r3, #0]
 800742c:	2180      	movs	r1, #128	@ 0x80
 800742e:	01c9      	lsls	r1, r1, #7
 8007430:	430a      	orrs	r2, r1
 8007432:	801a      	strh	r2, [r3, #0]
            UART1_Rec_Var.Array_Index=0;
 8007434:	4b55      	ldr	r3, [pc, #340]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007436:	2200      	movs	r2, #0
 8007438:	605a      	str	r2, [r3, #4]
            UART1_recvdata[UART1_Rec_Var.Array_Index]=UART1_Rec_Var.recdata; //SAVE RECEIVE DATA IN FACTORY SET ARRAY
 800743a:	4b54      	ldr	r3, [pc, #336]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	4a53      	ldr	r2, [pc, #332]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007440:	7812      	ldrb	r2, [r2, #0]
 8007442:	b2d1      	uxtb	r1, r2
 8007444:	4a53      	ldr	r2, [pc, #332]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 8007446:	54d1      	strb	r1, [r2, r3]
 8007448:	e08f      	b.n	800756a <UART1_Receive_ISR_Program+0x1ee>
         }
         else if((UART1_Rec_Flags.recv_check==1) && UART1_Rec_Var.Array_Index<19 && UART1_recvdata[0]=='C')
 800744a:	4b51      	ldr	r3, [pc, #324]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	045b      	lsls	r3, r3, #17
 8007450:	0fdb      	lsrs	r3, r3, #31
 8007452:	b2db      	uxtb	r3, r3
 8007454:	2b01      	cmp	r3, #1
 8007456:	d115      	bne.n	8007484 <UART1_Receive_ISR_Program+0x108>
 8007458:	4b4c      	ldr	r3, [pc, #304]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	2b12      	cmp	r3, #18
 800745e:	d811      	bhi.n	8007484 <UART1_Receive_ISR_Program+0x108>
 8007460:	4b4c      	ldr	r3, [pc, #304]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	b2db      	uxtb	r3, r3
 8007466:	2b43      	cmp	r3, #67	@ 0x43
 8007468:	d10c      	bne.n	8007484 <UART1_Receive_ISR_Program+0x108>
         {
            UART1_Rec_Var.Array_Index++;
 800746a:	4b48      	ldr	r3, [pc, #288]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	1c5a      	adds	r2, r3, #1
 8007470:	4b46      	ldr	r3, [pc, #280]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007472:	605a      	str	r2, [r3, #4]
            UART1_recvdata[UART1_Rec_Var.Array_Index]=UART1_Rec_Var.recdata;
 8007474:	4b45      	ldr	r3, [pc, #276]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	4a44      	ldr	r2, [pc, #272]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 800747a:	7812      	ldrb	r2, [r2, #0]
 800747c:	b2d1      	uxtb	r1, r2
 800747e:	4a45      	ldr	r2, [pc, #276]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 8007480:	54d1      	strb	r1, [r2, r3]
 8007482:	e072      	b.n	800756a <UART1_Receive_ISR_Program+0x1ee>
         }

         ///////////////////////////////////////////////////////////////////////////////////////////////

         else if(UART1_Rec_Var.recdata=='M' && UART1_Rec_Flags.recv_check==0)//for factory set if data received as T
 8007484:	4b41      	ldr	r3, [pc, #260]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	b2db      	uxtb	r3, r3
 800748a:	2b4d      	cmp	r3, #77	@ 0x4d
 800748c:	d117      	bne.n	80074be <UART1_Receive_ISR_Program+0x142>
 800748e:	4b40      	ldr	r3, [pc, #256]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	045b      	lsls	r3, r3, #17
 8007494:	0fdb      	lsrs	r3, r3, #31
 8007496:	b2db      	uxtb	r3, r3
 8007498:	2b00      	cmp	r3, #0
 800749a:	d110      	bne.n	80074be <UART1_Receive_ISR_Program+0x142>
         {
            UART1_Rec_Flags.recv_check=1;
 800749c:	4b3c      	ldr	r3, [pc, #240]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 800749e:	881a      	ldrh	r2, [r3, #0]
 80074a0:	2180      	movs	r1, #128	@ 0x80
 80074a2:	01c9      	lsls	r1, r1, #7
 80074a4:	430a      	orrs	r2, r1
 80074a6:	801a      	strh	r2, [r3, #0]
            UART1_Rec_Var.Array_Index=0;
 80074a8:	4b38      	ldr	r3, [pc, #224]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	605a      	str	r2, [r3, #4]
            UART1_recvdata[UART1_Rec_Var.Array_Index]=UART1_Rec_Var.recdata; //SAVE RECEIVE DATA IN FACTORY SET ARRAY
 80074ae:	4b37      	ldr	r3, [pc, #220]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	4a36      	ldr	r2, [pc, #216]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80074b4:	7812      	ldrb	r2, [r2, #0]
 80074b6:	b2d1      	uxtb	r1, r2
 80074b8:	4a36      	ldr	r2, [pc, #216]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 80074ba:	54d1      	strb	r1, [r2, r3]
 80074bc:	e055      	b.n	800756a <UART1_Receive_ISR_Program+0x1ee>
         }
         else if((UART1_Rec_Flags.recv_check==1) && UART1_Rec_Var.Array_Index<1 && UART1_recvdata[0]=='M')
 80074be:	4b34      	ldr	r3, [pc, #208]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	045b      	lsls	r3, r3, #17
 80074c4:	0fdb      	lsrs	r3, r3, #31
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d115      	bne.n	80074f8 <UART1_Receive_ISR_Program+0x17c>
 80074cc:	4b2f      	ldr	r3, [pc, #188]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d111      	bne.n	80074f8 <UART1_Receive_ISR_Program+0x17c>
 80074d4:	4b2f      	ldr	r3, [pc, #188]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 80074d6:	781b      	ldrb	r3, [r3, #0]
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	2b4d      	cmp	r3, #77	@ 0x4d
 80074dc:	d10c      	bne.n	80074f8 <UART1_Receive_ISR_Program+0x17c>
         {
            UART1_Rec_Var.Array_Index++;
 80074de:	4b2b      	ldr	r3, [pc, #172]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	1c5a      	adds	r2, r3, #1
 80074e4:	4b29      	ldr	r3, [pc, #164]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80074e6:	605a      	str	r2, [r3, #4]
            UART1_recvdata[UART1_Rec_Var.Array_Index]=UART1_Rec_Var.recdata;
 80074e8:	4b28      	ldr	r3, [pc, #160]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	4a27      	ldr	r2, [pc, #156]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80074ee:	7812      	ldrb	r2, [r2, #0]
 80074f0:	b2d1      	uxtb	r1, r2
 80074f2:	4a28      	ldr	r2, [pc, #160]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 80074f4:	54d1      	strb	r1, [r2, r3]
 80074f6:	e038      	b.n	800756a <UART1_Receive_ISR_Program+0x1ee>
         }

         ///////////////////////////////////////////////////////////////////////////////////////////////


         else if(UART1_Rec_Var.recdata=='R' && UART1_Rec_Flags.recv_check==0)//for factory set if data received as T
 80074f8:	4b24      	ldr	r3, [pc, #144]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	b2db      	uxtb	r3, r3
 80074fe:	2b52      	cmp	r3, #82	@ 0x52
 8007500:	d117      	bne.n	8007532 <UART1_Receive_ISR_Program+0x1b6>
 8007502:	4b23      	ldr	r3, [pc, #140]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	045b      	lsls	r3, r3, #17
 8007508:	0fdb      	lsrs	r3, r3, #31
 800750a:	b2db      	uxtb	r3, r3
 800750c:	2b00      	cmp	r3, #0
 800750e:	d110      	bne.n	8007532 <UART1_Receive_ISR_Program+0x1b6>
         {
            UART1_Rec_Flags.recv_check=1;
 8007510:	4b1f      	ldr	r3, [pc, #124]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 8007512:	881a      	ldrh	r2, [r3, #0]
 8007514:	2180      	movs	r1, #128	@ 0x80
 8007516:	01c9      	lsls	r1, r1, #7
 8007518:	430a      	orrs	r2, r1
 800751a:	801a      	strh	r2, [r3, #0]
            UART1_Rec_Var.Array_Index=0;
 800751c:	4b1b      	ldr	r3, [pc, #108]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 800751e:	2200      	movs	r2, #0
 8007520:	605a      	str	r2, [r3, #4]
            UART1_recvdata[UART1_Rec_Var.Array_Index]=UART1_Rec_Var.recdata; //SAVE RECEIVE DATA IN FACTORY SET ARRAY
 8007522:	4b1a      	ldr	r3, [pc, #104]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	4a19      	ldr	r2, [pc, #100]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007528:	7812      	ldrb	r2, [r2, #0]
 800752a:	b2d1      	uxtb	r1, r2
 800752c:	4a19      	ldr	r2, [pc, #100]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 800752e:	54d1      	strb	r1, [r2, r3]
 8007530:	e01b      	b.n	800756a <UART1_Receive_ISR_Program+0x1ee>
         }
         else if((UART1_Rec_Flags.recv_check==1) && UART1_Rec_Var.Array_Index<5 && UART1_recvdata[0]=='R')
 8007532:	4b17      	ldr	r3, [pc, #92]	@ (8007590 <UART1_Receive_ISR_Program+0x214>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	045b      	lsls	r3, r3, #17
 8007538:	0fdb      	lsrs	r3, r3, #31
 800753a:	b2db      	uxtb	r3, r3
 800753c:	2b01      	cmp	r3, #1
 800753e:	d114      	bne.n	800756a <UART1_Receive_ISR_Program+0x1ee>
 8007540:	4b12      	ldr	r3, [pc, #72]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	2b04      	cmp	r3, #4
 8007546:	d810      	bhi.n	800756a <UART1_Receive_ISR_Program+0x1ee>
 8007548:	4b12      	ldr	r3, [pc, #72]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 800754a:	781b      	ldrb	r3, [r3, #0]
 800754c:	b2db      	uxtb	r3, r3
 800754e:	2b52      	cmp	r3, #82	@ 0x52
 8007550:	d10b      	bne.n	800756a <UART1_Receive_ISR_Program+0x1ee>
         {
            UART1_Rec_Var.Array_Index++;
 8007552:	4b0e      	ldr	r3, [pc, #56]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	1c5a      	adds	r2, r3, #1
 8007558:	4b0c      	ldr	r3, [pc, #48]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 800755a:	605a      	str	r2, [r3, #4]
            UART1_recvdata[UART1_Rec_Var.Array_Index]=UART1_Rec_Var.recdata;
 800755c:	4b0b      	ldr	r3, [pc, #44]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	4a0a      	ldr	r2, [pc, #40]	@ (800758c <UART1_Receive_ISR_Program+0x210>)
 8007562:	7812      	ldrb	r2, [r2, #0]
 8007564:	b2d1      	uxtb	r1, r2
 8007566:	4a0b      	ldr	r2, [pc, #44]	@ (8007594 <UART1_Receive_ISR_Program+0x218>)
 8007568:	54d1      	strb	r1, [r2, r3]
         }
      }
      UART1_Clear_Receive_Flag;
 800756a:	4b07      	ldr	r3, [pc, #28]	@ (8007588 <UART1_Receive_ISR_Program+0x20c>)
 800756c:	699a      	ldr	r2, [r3, #24]
 800756e:	4b06      	ldr	r3, [pc, #24]	@ (8007588 <UART1_Receive_ISR_Program+0x20c>)
 8007570:	2108      	movs	r1, #8
 8007572:	430a      	orrs	r2, r1
 8007574:	619a      	str	r2, [r3, #24]
      USART1->ICR|=USART_ICR_ORECF;
 8007576:	4b04      	ldr	r3, [pc, #16]	@ (8007588 <UART1_Receive_ISR_Program+0x20c>)
 8007578:	6a1a      	ldr	r2, [r3, #32]
 800757a:	4b03      	ldr	r3, [pc, #12]	@ (8007588 <UART1_Receive_ISR_Program+0x20c>)
 800757c:	2108      	movs	r1, #8
 800757e:	430a      	orrs	r2, r1
 8007580:	621a      	str	r2, [r3, #32]
    }
 8007582:	46c0      	nop			@ (mov r8, r8)
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	40013800 	.word	0x40013800
 800758c:	20000668 	.word	0x20000668
 8007590:	20000664 	.word	0x20000664
 8007594:	2000059c 	.word	0x2000059c

08007598 <UART1_Send_Function_Inside_Timer_Interrupt>:

void UART1_Send_Function_Inside_Timer_Interrupt(void) ///put this code in timer interrupt which is called every 200uS or so
{
 8007598:	b580      	push	{r7, lr}
 800759a:	af00      	add	r7, sp, #0
   if((UART1_Send_Flags.Send_Enable==1)&&(UART1_TRx_Complete))
 800759c:	4b16      	ldr	r3, [pc, #88]	@ (80075f8 <UART1_Send_Function_Inside_Timer_Interrupt+0x60>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	075b      	lsls	r3, r3, #29
 80075a2:	0fdb      	lsrs	r3, r3, #31
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d122      	bne.n	80075f0 <UART1_Send_Function_Inside_Timer_Interrupt+0x58>
 80075aa:	4b14      	ldr	r3, [pc, #80]	@ (80075fc <UART1_Send_Function_Inside_Timer_Interrupt+0x64>)
 80075ac:	69db      	ldr	r3, [r3, #28]
 80075ae:	2240      	movs	r2, #64	@ 0x40
 80075b0:	4013      	ands	r3, r2
 80075b2:	d01d      	beq.n	80075f0 <UART1_Send_Function_Inside_Timer_Interrupt+0x58>
    {
      if(UART1_Send_Var.Array_Index<UART1_Send_Var.Msg_Length)
 80075b4:	4b12      	ldr	r3, [pc, #72]	@ (8007600 <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 80075b6:	88db      	ldrh	r3, [r3, #6]
 80075b8:	b29a      	uxth	r2, r3
 80075ba:	4b11      	ldr	r3, [pc, #68]	@ (8007600 <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 80075bc:	891b      	ldrh	r3, [r3, #8]
 80075be:	b29b      	uxth	r3, r3
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d210      	bcs.n	80075e6 <UART1_Send_Function_Inside_Timer_Interrupt+0x4e>
         {
           UART1_Transmit_Data_register=UART1_Txdata[UART1_Send_Var.Array_Index];
 80075c4:	4b0e      	ldr	r3, [pc, #56]	@ (8007600 <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 80075c6:	88db      	ldrh	r3, [r3, #6]
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	001a      	movs	r2, r3
 80075cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007604 <UART1_Send_Function_Inside_Timer_Interrupt+0x6c>)
 80075ce:	5c9b      	ldrb	r3, [r3, r2]
 80075d0:	b2da      	uxtb	r2, r3
 80075d2:	4b0a      	ldr	r3, [pc, #40]	@ (80075fc <UART1_Send_Function_Inside_Timer_Interrupt+0x64>)
 80075d4:	851a      	strh	r2, [r3, #40]	@ 0x28
           UART1_Send_Var.Array_Index= UART1_Send_Var.Array_Index+1;
 80075d6:	4b0a      	ldr	r3, [pc, #40]	@ (8007600 <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 80075d8:	88db      	ldrh	r3, [r3, #6]
 80075da:	b29b      	uxth	r3, r3
 80075dc:	3301      	adds	r3, #1
 80075de:	b29a      	uxth	r2, r3
 80075e0:	4b07      	ldr	r3, [pc, #28]	@ (8007600 <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 80075e2:	80da      	strh	r2, [r3, #6]
      else
         {    
           UART1_Send_Flags.Send_Enable=0;//now one can populate ned data into transmit register
         }
    }   
 }
 80075e4:	e004      	b.n	80075f0 <UART1_Send_Function_Inside_Timer_Interrupt+0x58>
           UART1_Send_Flags.Send_Enable=0;//now one can populate ned data into transmit register
 80075e6:	4b04      	ldr	r3, [pc, #16]	@ (80075f8 <UART1_Send_Function_Inside_Timer_Interrupt+0x60>)
 80075e8:	881a      	ldrh	r2, [r3, #0]
 80075ea:	2104      	movs	r1, #4
 80075ec:	438a      	bics	r2, r1
 80075ee:	801a      	strh	r2, [r3, #0]
 }
 80075f0:	46c0      	nop			@ (mov r8, r8)
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	46c0      	nop			@ (mov r8, r8)
 80075f8:	200006fc 	.word	0x200006fc
 80075fc:	40013800 	.word	0x40013800
 8007600:	20000700 	.word	0x20000700
 8007604:	200006a0 	.word	0x200006a0

08007608 <UART1_Request_Send_Message>:

void UART1_Request_Send_Message(void)
   {
 8007608:	b580      	push	{r7, lr}
 800760a:	af00      	add	r7, sp, #0
     switch (UART1_Send_Var.Arbitration_Val)
 800760c:	4b58      	ldr	r3, [pc, #352]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 800760e:	895b      	ldrh	r3, [r3, #10]
 8007610:	b29b      	uxth	r3, r3
 8007612:	2b04      	cmp	r3, #4
 8007614:	d100      	bne.n	8007618 <UART1_Request_Send_Message+0x10>
 8007616:	e078      	b.n	800770a <UART1_Request_Send_Message+0x102>
 8007618:	dd00      	ble.n	800761c <UART1_Request_Send_Message+0x14>
 800761a:	e09a      	b.n	8007752 <UART1_Request_Send_Message+0x14a>
 800761c:	2b03      	cmp	r3, #3
 800761e:	d050      	beq.n	80076c2 <UART1_Request_Send_Message+0xba>
 8007620:	dd00      	ble.n	8007624 <UART1_Request_Send_Message+0x1c>
 8007622:	e096      	b.n	8007752 <UART1_Request_Send_Message+0x14a>
 8007624:	2b01      	cmp	r3, #1
 8007626:	d002      	beq.n	800762e <UART1_Request_Send_Message+0x26>
 8007628:	2b02      	cmp	r3, #2
 800762a:	d026      	beq.n	800767a <UART1_Request_Send_Message+0x72>
 800762c:	e091      	b.n	8007752 <UART1_Request_Send_Message+0x14a>
       {
         case 1:

            if((UART1_Send_Flags.Send_Enable!=1))
 800762e:	4b51      	ldr	r3, [pc, #324]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	075b      	lsls	r3, r3, #29
 8007634:	0fdb      	lsrs	r3, r3, #31
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b01      	cmp	r3, #1
 800763a:	d006      	beq.n	800764a <UART1_Request_Send_Message+0x42>
             {
               UART1_Send_Var.Arbitration_Val=UART1_Send_Var.Arbitration_Val+1; //
 800763c:	4b4c      	ldr	r3, [pc, #304]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 800763e:	895b      	ldrh	r3, [r3, #10]
 8007640:	b29b      	uxth	r3, r3
 8007642:	3301      	adds	r3, #1
 8007644:	b29a      	uxth	r2, r3
 8007646:	4b4a      	ldr	r3, [pc, #296]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 8007648:	815a      	strh	r2, [r3, #10]
                //arbitrate only if not busy with sending. if a send request is pending then 
                //it will send and go to next arbitration level in next loop cycle
                //this code must be at the beginning of this case, please do not change the location of this if statement.
             }
            if((UART1_Send_Flags.Send_Enable!=1)&&(UART1_Msg_Send_Reqt_Flags.Msg_s==1))
 800764a:	4b4a      	ldr	r3, [pc, #296]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	075b      	lsls	r3, r3, #29
 8007650:	0fdb      	lsrs	r3, r3, #31
 8007652:	b2db      	uxtb	r3, r3
 8007654:	2b01      	cmp	r3, #1
 8007656:	d100      	bne.n	800765a <UART1_Request_Send_Message+0x52>
 8007658:	e07f      	b.n	800775a <UART1_Request_Send_Message+0x152>
 800765a:	4b47      	ldr	r3, [pc, #284]	@ (8007778 <UART1_Request_Send_Message+0x170>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	03db      	lsls	r3, r3, #15
 8007660:	0fdb      	lsrs	r3, r3, #31
 8007662:	b2db      	uxtb	r3, r3
 8007664:	2b01      	cmp	r3, #1
 8007666:	d000      	beq.n	800766a <UART1_Request_Send_Message+0x62>
 8007668:	e077      	b.n	800775a <UART1_Request_Send_Message+0x152>
              {               
                  UART1_Populate_Txdata_Array_With_Message_s();
 800766a:	f000 f887 	bl	800777c <UART1_Populate_Txdata_Array_With_Message_s>
                  UART1_Send_Flags.Send_Enable=1;
 800766e:	4b41      	ldr	r3, [pc, #260]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 8007670:	881a      	ldrh	r2, [r3, #0]
 8007672:	2104      	movs	r1, #4
 8007674:	430a      	orrs	r2, r1
 8007676:	801a      	strh	r2, [r3, #0]
              }
         break;
 8007678:	e06f      	b.n	800775a <UART1_Request_Send_Message+0x152>
         
         
         case 2:

            if((UART1_Send_Flags.Send_Enable!=1))
 800767a:	4b3e      	ldr	r3, [pc, #248]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	075b      	lsls	r3, r3, #29
 8007680:	0fdb      	lsrs	r3, r3, #31
 8007682:	b2db      	uxtb	r3, r3
 8007684:	2b01      	cmp	r3, #1
 8007686:	d006      	beq.n	8007696 <UART1_Request_Send_Message+0x8e>
             {
               UART1_Send_Var.Arbitration_Val=UART1_Send_Var.Arbitration_Val+1; //
 8007688:	4b39      	ldr	r3, [pc, #228]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 800768a:	895b      	ldrh	r3, [r3, #10]
 800768c:	b29b      	uxth	r3, r3
 800768e:	3301      	adds	r3, #1
 8007690:	b29a      	uxth	r2, r3
 8007692:	4b37      	ldr	r3, [pc, #220]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 8007694:	815a      	strh	r2, [r3, #10]
                //arbitrate only if not busy with sending. if a send request is pending then 
                //it will send and go to next arbitration level in next loop cycle.
                //else it will go the next arbitration case in the next loop cycle without sending anything 
                //this code must be at the beginning of this case, please do not change the location of this if statement.
             }
            if((UART1_Send_Flags.Send_Enable!=1)&&(UART1_Msg_Send_Reqt_Flags.Msg_c==1))
 8007696:	4b37      	ldr	r3, [pc, #220]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	075b      	lsls	r3, r3, #29
 800769c:	0fdb      	lsrs	r3, r3, #31
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d05c      	beq.n	800775e <UART1_Request_Send_Message+0x156>
 80076a4:	4b34      	ldr	r3, [pc, #208]	@ (8007778 <UART1_Request_Send_Message+0x170>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	039b      	lsls	r3, r3, #14
 80076aa:	0fdb      	lsrs	r3, r3, #31
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d155      	bne.n	800775e <UART1_Request_Send_Message+0x156>
              {
                  UART1_Populate_Txdata_Array_With_Message_c();
 80076b2:	f000 f893 	bl	80077dc <UART1_Populate_Txdata_Array_With_Message_c>
                  UART1_Send_Flags.Send_Enable=1;
 80076b6:	4b2f      	ldr	r3, [pc, #188]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 80076b8:	881a      	ldrh	r2, [r3, #0]
 80076ba:	2104      	movs	r1, #4
 80076bc:	430a      	orrs	r2, r1
 80076be:	801a      	strh	r2, [r3, #0]
              }
         break;
 80076c0:	e04d      	b.n	800775e <UART1_Request_Send_Message+0x156>

         case 3:

            if((UART1_Send_Flags.Send_Enable!=1))
 80076c2:	4b2c      	ldr	r3, [pc, #176]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	075b      	lsls	r3, r3, #29
 80076c8:	0fdb      	lsrs	r3, r3, #31
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d006      	beq.n	80076de <UART1_Request_Send_Message+0xd6>
             {
               UART1_Send_Var.Arbitration_Val=UART1_Send_Var.Arbitration_Val+1; //
 80076d0:	4b27      	ldr	r3, [pc, #156]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 80076d2:	895b      	ldrh	r3, [r3, #10]
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	3301      	adds	r3, #1
 80076d8:	b29a      	uxth	r2, r3
 80076da:	4b25      	ldr	r3, [pc, #148]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 80076dc:	815a      	strh	r2, [r3, #10]
                //arbitrate only if not busy with sending. if a send request is pending then
                //it will send and go to next arbitration level in next loop cycle.
                //else it will go the next arbitration case in the next loop cycle without sending anything
                //this code must be at the beginning of this case, please do not change the location of this if statement.
             }
            if((UART1_Send_Flags.Send_Enable!=1)&&(UART1_Msg_Send_Reqt_Flags.Msg_m==1))
 80076de:	4b25      	ldr	r3, [pc, #148]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	075b      	lsls	r3, r3, #29
 80076e4:	0fdb      	lsrs	r3, r3, #31
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d03a      	beq.n	8007762 <UART1_Request_Send_Message+0x15a>
 80076ec:	4b22      	ldr	r3, [pc, #136]	@ (8007778 <UART1_Request_Send_Message+0x170>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	035b      	lsls	r3, r3, #13
 80076f2:	0fdb      	lsrs	r3, r3, #31
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d133      	bne.n	8007762 <UART1_Request_Send_Message+0x15a>
              {
                  UART1_Populate_Txdata_Array_With_Message_m();
 80076fa:	f000 f91f 	bl	800793c <UART1_Populate_Txdata_Array_With_Message_m>
                  UART1_Send_Flags.Send_Enable=1;
 80076fe:	4b1d      	ldr	r3, [pc, #116]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 8007700:	881a      	ldrh	r2, [r3, #0]
 8007702:	2104      	movs	r1, #4
 8007704:	430a      	orrs	r2, r1
 8007706:	801a      	strh	r2, [r3, #0]
              }
         break;
 8007708:	e02b      	b.n	8007762 <UART1_Request_Send_Message+0x15a>

         case 4:

            if((UART1_Send_Flags.Send_Enable!=1))
 800770a:	4b1a      	ldr	r3, [pc, #104]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	075b      	lsls	r3, r3, #29
 8007710:	0fdb      	lsrs	r3, r3, #31
 8007712:	b2db      	uxtb	r3, r3
 8007714:	2b01      	cmp	r3, #1
 8007716:	d006      	beq.n	8007726 <UART1_Request_Send_Message+0x11e>
             {
               UART1_Send_Var.Arbitration_Val=UART1_Send_Var.Arbitration_Val+1; //
 8007718:	4b15      	ldr	r3, [pc, #84]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 800771a:	895b      	ldrh	r3, [r3, #10]
 800771c:	b29b      	uxth	r3, r3
 800771e:	3301      	adds	r3, #1
 8007720:	b29a      	uxth	r2, r3
 8007722:	4b13      	ldr	r3, [pc, #76]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 8007724:	815a      	strh	r2, [r3, #10]
                //arbitrate only if not busy with sending. if a send request is pending then
                //it will send and go to next arbitration level in next loop cycle.
                //else it will go the next arbitration case in the next loop cycle without sending anything
                //this code must be at the beginning of this case, please do not change the location of this if statement.
             }
            if((UART1_Send_Flags.Send_Enable!=1)&&(UART1_Msg_Send_Reqt_Flags.Msg_r==1))
 8007726:	4b13      	ldr	r3, [pc, #76]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	075b      	lsls	r3, r3, #29
 800772c:	0fdb      	lsrs	r3, r3, #31
 800772e:	b2db      	uxtb	r3, r3
 8007730:	2b01      	cmp	r3, #1
 8007732:	d018      	beq.n	8007766 <UART1_Request_Send_Message+0x15e>
 8007734:	4b10      	ldr	r3, [pc, #64]	@ (8007778 <UART1_Request_Send_Message+0x170>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	031b      	lsls	r3, r3, #12
 800773a:	0fdb      	lsrs	r3, r3, #31
 800773c:	b2db      	uxtb	r3, r3
 800773e:	2b01      	cmp	r3, #1
 8007740:	d111      	bne.n	8007766 <UART1_Request_Send_Message+0x15e>
              {               
                  UART1_Populate_Txdata_Array_With_Message_r();
 8007742:	f000 fa35 	bl	8007bb0 <UART1_Populate_Txdata_Array_With_Message_r>
                  UART1_Send_Flags.Send_Enable=1;
 8007746:	4b0b      	ldr	r3, [pc, #44]	@ (8007774 <UART1_Request_Send_Message+0x16c>)
 8007748:	881a      	ldrh	r2, [r3, #0]
 800774a:	2104      	movs	r1, #4
 800774c:	430a      	orrs	r2, r1
 800774e:	801a      	strh	r2, [r3, #0]
              }
         break;
 8007750:	e009      	b.n	8007766 <UART1_Request_Send_Message+0x15e>
         

         default:
                UART1_Send_Var.Arbitration_Val=1;
 8007752:	4b07      	ldr	r3, [pc, #28]	@ (8007770 <UART1_Request_Send_Message+0x168>)
 8007754:	2201      	movs	r2, #1
 8007756:	815a      	strh	r2, [r3, #10]
         break;
 8007758:	e006      	b.n	8007768 <UART1_Request_Send_Message+0x160>
         break;
 800775a:	46c0      	nop			@ (mov r8, r8)
 800775c:	e004      	b.n	8007768 <UART1_Request_Send_Message+0x160>
         break;
 800775e:	46c0      	nop			@ (mov r8, r8)
 8007760:	e002      	b.n	8007768 <UART1_Request_Send_Message+0x160>
         break;
 8007762:	46c0      	nop			@ (mov r8, r8)
 8007764:	e000      	b.n	8007768 <UART1_Request_Send_Message+0x160>
         break;
 8007766:	46c0      	nop			@ (mov r8, r8)
       }
  }
 8007768:	46c0      	nop			@ (mov r8, r8)
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	46c0      	nop			@ (mov r8, r8)
 8007770:	20000700 	.word	0x20000700
 8007774:	200006fc 	.word	0x200006fc
 8007778:	20000730 	.word	0x20000730

0800777c <UART1_Populate_Txdata_Array_With_Message_s>:

void UART1_Populate_Txdata_Array_With_Message_s(void)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	af00      	add	r7, sp, #0
//if(Othr.Recieved_Settings_Ok == 1)
	//{
		UART1_Txdata[0]				= 's';
 8007780:	4b11      	ldr	r3, [pc, #68]	@ (80077c8 <UART1_Populate_Txdata_Array_With_Message_s+0x4c>)
 8007782:	2273      	movs	r2, #115	@ 0x73
 8007784:	701a      	strb	r2, [r3, #0]
		UART1_Send_Var.Msg_Length	= 2;//(0)for message and no CRC (total 1)
 8007786:	4b11      	ldr	r3, [pc, #68]	@ (80077cc <UART1_Populate_Txdata_Array_With_Message_s+0x50>)
 8007788:	2202      	movs	r2, #2
 800778a:	811a      	strh	r2, [r3, #8]
		UART1_Txdata[1] = UART1_crcFast((UART1_Txdata),(UART1_Send_Var.Msg_Length-1));
 800778c:	4b0f      	ldr	r3, [pc, #60]	@ (80077cc <UART1_Populate_Txdata_Array_With_Message_s+0x50>)
 800778e:	891b      	ldrh	r3, [r3, #8]
 8007790:	b29b      	uxth	r3, r3
 8007792:	3b01      	subs	r3, #1
 8007794:	001a      	movs	r2, r3
 8007796:	4b0c      	ldr	r3, [pc, #48]	@ (80077c8 <UART1_Populate_Txdata_Array_With_Message_s+0x4c>)
 8007798:	0011      	movs	r1, r2
 800779a:	0018      	movs	r0, r3
 800779c:	f7ff fd6a 	bl	8007274 <UART1_crcFast>
 80077a0:	0003      	movs	r3, r0
 80077a2:	001a      	movs	r2, r3
 80077a4:	4b08      	ldr	r3, [pc, #32]	@ (80077c8 <UART1_Populate_Txdata_Array_With_Message_s+0x4c>)
 80077a6:	705a      	strb	r2, [r3, #1]

		UART1_Msg_Send_Reqt_Flags.Msg_s = 0;
 80077a8:	4b09      	ldr	r3, [pc, #36]	@ (80077d0 <UART1_Populate_Txdata_Array_With_Message_s+0x54>)
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	4909      	ldr	r1, [pc, #36]	@ (80077d4 <UART1_Populate_Txdata_Array_With_Message_s+0x58>)
 80077ae:	400a      	ands	r2, r1
 80077b0:	601a      	str	r2, [r3, #0]
		UART1_Send_Var.Array_Index 		= 0;
 80077b2:	4b06      	ldr	r3, [pc, #24]	@ (80077cc <UART1_Populate_Txdata_Array_With_Message_s+0x50>)
 80077b4:	2200      	movs	r2, #0
 80077b6:	80da      	strh	r2, [r3, #6]
		UART1_Send_Flags.Send_Enable	= 1;
 80077b8:	4b07      	ldr	r3, [pc, #28]	@ (80077d8 <UART1_Populate_Txdata_Array_With_Message_s+0x5c>)
 80077ba:	881a      	ldrh	r2, [r3, #0]
 80077bc:	2104      	movs	r1, #4
 80077be:	430a      	orrs	r2, r1
 80077c0:	801a      	strh	r2, [r3, #0]
	//}
}
 80077c2:	46c0      	nop			@ (mov r8, r8)
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	200006a0 	.word	0x200006a0
 80077cc:	20000700 	.word	0x20000700
 80077d0:	20000730 	.word	0x20000730
 80077d4:	fffeffff 	.word	0xfffeffff
 80077d8:	200006fc 	.word	0x200006fc

080077dc <UART1_Populate_Txdata_Array_With_Message_c>:

void UART1_Populate_Txdata_Array_With_Message_c(void)

   {
 80077dc:	b580      	push	{r7, lr}
 80077de:	af00      	add	r7, sp, #0
		UART1_Txdata[0]='c';
 80077e0:	4b50      	ldr	r3, [pc, #320]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 80077e2:	2263      	movs	r2, #99	@ 0x63
 80077e4:	701a      	strb	r2, [r3, #0]

		UART1_Txdata[1]=(0x00FF & Calibration_Var.V_Inv);
 80077e6:	4b50      	ldr	r3, [pc, #320]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 80077e8:	881b      	ldrh	r3, [r3, #0]
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	b2da      	uxtb	r2, r3
 80077ee:	4b4d      	ldr	r3, [pc, #308]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 80077f0:	705a      	strb	r2, [r3, #1]
		UART1_Txdata[2]=((0xFF00 & Calibration_Var.V_Inv)>>8);
 80077f2:	4b4d      	ldr	r3, [pc, #308]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 80077f4:	881b      	ldrh	r3, [r3, #0]
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	0a1b      	lsrs	r3, r3, #8
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	b2da      	uxtb	r2, r3
 80077fe:	4b49      	ldr	r3, [pc, #292]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007800:	709a      	strb	r2, [r3, #2]

		UART1_Txdata[3]=(0x00FF & Calibration_Var.V_Batt);
 8007802:	4b49      	ldr	r3, [pc, #292]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007804:	885b      	ldrh	r3, [r3, #2]
 8007806:	b29b      	uxth	r3, r3
 8007808:	b2da      	uxtb	r2, r3
 800780a:	4b46      	ldr	r3, [pc, #280]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 800780c:	70da      	strb	r2, [r3, #3]
		UART1_Txdata[4]=((0xFF00 & Calibration_Var.V_Batt)>>8);
 800780e:	4b46      	ldr	r3, [pc, #280]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007810:	885b      	ldrh	r3, [r3, #2]
 8007812:	b29b      	uxth	r3, r3
 8007814:	0a1b      	lsrs	r3, r3, #8
 8007816:	b29b      	uxth	r3, r3
 8007818:	b2da      	uxtb	r2, r3
 800781a:	4b42      	ldr	r3, [pc, #264]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 800781c:	711a      	strb	r2, [r3, #4]

		UART1_Txdata[5]=(0x00FF & Calibration_Var.I_Inv);
 800781e:	4b42      	ldr	r3, [pc, #264]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007820:	889b      	ldrh	r3, [r3, #4]
 8007822:	b29b      	uxth	r3, r3
 8007824:	b2da      	uxtb	r2, r3
 8007826:	4b3f      	ldr	r3, [pc, #252]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007828:	715a      	strb	r2, [r3, #5]
		UART1_Txdata[6]=((0xFF00 & Calibration_Var.I_Inv)>>8);
 800782a:	4b3f      	ldr	r3, [pc, #252]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 800782c:	889b      	ldrh	r3, [r3, #4]
 800782e:	b29b      	uxth	r3, r3
 8007830:	0a1b      	lsrs	r3, r3, #8
 8007832:	b29b      	uxth	r3, r3
 8007834:	b2da      	uxtb	r2, r3
 8007836:	4b3b      	ldr	r3, [pc, #236]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007838:	719a      	strb	r2, [r3, #6]

		UART1_Txdata[7]=(0x00FF & Calibration_Var.I_Batt);
 800783a:	4b3b      	ldr	r3, [pc, #236]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 800783c:	88db      	ldrh	r3, [r3, #6]
 800783e:	b29b      	uxth	r3, r3
 8007840:	b2da      	uxtb	r2, r3
 8007842:	4b38      	ldr	r3, [pc, #224]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007844:	71da      	strb	r2, [r3, #7]
		UART1_Txdata[8]=((0xFF00 & Calibration_Var.I_Batt)>>8);
 8007846:	4b38      	ldr	r3, [pc, #224]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007848:	88db      	ldrh	r3, [r3, #6]
 800784a:	b29b      	uxth	r3, r3
 800784c:	0a1b      	lsrs	r3, r3, #8
 800784e:	b29b      	uxth	r3, r3
 8007850:	b2da      	uxtb	r2, r3
 8007852:	4b34      	ldr	r3, [pc, #208]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007854:	721a      	strb	r2, [r3, #8]

		UART1_Txdata[9]=(0x00FF & Calibration_Var.V_PV);
 8007856:	4b34      	ldr	r3, [pc, #208]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007858:	891b      	ldrh	r3, [r3, #8]
 800785a:	b29b      	uxth	r3, r3
 800785c:	b2da      	uxtb	r2, r3
 800785e:	4b31      	ldr	r3, [pc, #196]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007860:	725a      	strb	r2, [r3, #9]
		UART1_Txdata[10]=((0xFF00 & Calibration_Var.V_PV)>>8);
 8007862:	4b31      	ldr	r3, [pc, #196]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007864:	891b      	ldrh	r3, [r3, #8]
 8007866:	b29b      	uxth	r3, r3
 8007868:	0a1b      	lsrs	r3, r3, #8
 800786a:	b29b      	uxth	r3, r3
 800786c:	b2da      	uxtb	r2, r3
 800786e:	4b2d      	ldr	r3, [pc, #180]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007870:	729a      	strb	r2, [r3, #10]

		UART1_Txdata[11]=(0x00FF & Calibration_Var.I_PV);
 8007872:	4b2d      	ldr	r3, [pc, #180]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007874:	895b      	ldrh	r3, [r3, #10]
 8007876:	b29b      	uxth	r3, r3
 8007878:	b2da      	uxtb	r2, r3
 800787a:	4b2a      	ldr	r3, [pc, #168]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 800787c:	72da      	strb	r2, [r3, #11]
		UART1_Txdata[12]=((0xFF00 & Calibration_Var.I_PV)>>8);
 800787e:	4b2a      	ldr	r3, [pc, #168]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007880:	895b      	ldrh	r3, [r3, #10]
 8007882:	b29b      	uxth	r3, r3
 8007884:	0a1b      	lsrs	r3, r3, #8
 8007886:	b29b      	uxth	r3, r3
 8007888:	b2da      	uxtb	r2, r3
 800788a:	4b26      	ldr	r3, [pc, #152]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 800788c:	731a      	strb	r2, [r3, #12]

		UART1_Txdata[13]=(0x00FF & Calibration_Var.V_Mains);
 800788e:	4b26      	ldr	r3, [pc, #152]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007890:	899b      	ldrh	r3, [r3, #12]
 8007892:	b29b      	uxth	r3, r3
 8007894:	b2da      	uxtb	r2, r3
 8007896:	4b23      	ldr	r3, [pc, #140]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007898:	735a      	strb	r2, [r3, #13]
		UART1_Txdata[14]=((0xFF00 & Calibration_Var.V_Mains)>>8);
 800789a:	4b23      	ldr	r3, [pc, #140]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 800789c:	899b      	ldrh	r3, [r3, #12]
 800789e:	b29b      	uxth	r3, r3
 80078a0:	0a1b      	lsrs	r3, r3, #8
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	b2da      	uxtb	r2, r3
 80078a6:	4b1f      	ldr	r3, [pc, #124]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 80078a8:	739a      	strb	r2, [r3, #14]

		UART1_Txdata[15]=(0x00FF & Calibration_Var.I_Mains_CT);
 80078aa:	4b1f      	ldr	r3, [pc, #124]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 80078ac:	89db      	ldrh	r3, [r3, #14]
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	b2da      	uxtb	r2, r3
 80078b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 80078b4:	73da      	strb	r2, [r3, #15]
		UART1_Txdata[16]=((0xFF00 & Calibration_Var.I_Mains_CT)>>8);
 80078b6:	4b1c      	ldr	r3, [pc, #112]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 80078b8:	89db      	ldrh	r3, [r3, #14]
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	0a1b      	lsrs	r3, r3, #8
 80078be:	b29b      	uxth	r3, r3
 80078c0:	b2da      	uxtb	r2, r3
 80078c2:	4b18      	ldr	r3, [pc, #96]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 80078c4:	741a      	strb	r2, [r3, #16]

		UART1_Txdata[17]=(0x00FF & Calibration_Var.I_Inv_CT);
 80078c6:	4b18      	ldr	r3, [pc, #96]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 80078c8:	8a1b      	ldrh	r3, [r3, #16]
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	b2da      	uxtb	r2, r3
 80078ce:	4b15      	ldr	r3, [pc, #84]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 80078d0:	745a      	strb	r2, [r3, #17]
		UART1_Txdata[18]=((0xFF00 & Calibration_Var.I_Inv_CT)>>8);
 80078d2:	4b15      	ldr	r3, [pc, #84]	@ (8007928 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 80078d4:	8a1b      	ldrh	r3, [r3, #16]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	0a1b      	lsrs	r3, r3, #8
 80078da:	b29b      	uxth	r3, r3
 80078dc:	b2da      	uxtb	r2, r3
 80078de:	4b11      	ldr	r3, [pc, #68]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 80078e0:	749a      	strb	r2, [r3, #18]


		UART1_Send_Var.Msg_Length=20;//(0-26)for message and 27th location for CRC (total 28)
 80078e2:	4b12      	ldr	r3, [pc, #72]	@ (800792c <UART1_Populate_Txdata_Array_With_Message_c+0x150>)
 80078e4:	2214      	movs	r2, #20
 80078e6:	811a      	strh	r2, [r3, #8]
		UART1_Txdata[19] = UART1_crcFast((UART1_Txdata),(UART1_Send_Var.Msg_Length-1));
 80078e8:	4b10      	ldr	r3, [pc, #64]	@ (800792c <UART1_Populate_Txdata_Array_With_Message_c+0x150>)
 80078ea:	891b      	ldrh	r3, [r3, #8]
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	3b01      	subs	r3, #1
 80078f0:	001a      	movs	r2, r3
 80078f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 80078f4:	0011      	movs	r1, r2
 80078f6:	0018      	movs	r0, r3
 80078f8:	f7ff fcbc 	bl	8007274 <UART1_crcFast>
 80078fc:	0003      	movs	r3, r0
 80078fe:	001a      	movs	r2, r3
 8007900:	4b08      	ldr	r3, [pc, #32]	@ (8007924 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007902:	74da      	strb	r2, [r3, #19]

		UART1_Msg_Send_Reqt_Flags.Msg_c=0;
 8007904:	4b0a      	ldr	r3, [pc, #40]	@ (8007930 <UART1_Populate_Txdata_Array_With_Message_c+0x154>)
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	490a      	ldr	r1, [pc, #40]	@ (8007934 <UART1_Populate_Txdata_Array_With_Message_c+0x158>)
 800790a:	400a      	ands	r2, r1
 800790c:	601a      	str	r2, [r3, #0]
		UART1_Send_Var.Array_Index=0;
 800790e:	4b07      	ldr	r3, [pc, #28]	@ (800792c <UART1_Populate_Txdata_Array_With_Message_c+0x150>)
 8007910:	2200      	movs	r2, #0
 8007912:	80da      	strh	r2, [r3, #6]
		UART1_Send_Flags.Send_Enable=1;
 8007914:	4b08      	ldr	r3, [pc, #32]	@ (8007938 <UART1_Populate_Txdata_Array_With_Message_c+0x15c>)
 8007916:	881a      	ldrh	r2, [r3, #0]
 8007918:	2104      	movs	r1, #4
 800791a:	430a      	orrs	r2, r1
 800791c:	801a      	strh	r2, [r3, #0]

   }
 800791e:	46c0      	nop			@ (mov r8, r8)
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}
 8007924:	200006a0 	.word	0x200006a0
 8007928:	20000568 	.word	0x20000568
 800792c:	20000700 	.word	0x20000700
 8007930:	20000730 	.word	0x20000730
 8007934:	fffdffff 	.word	0xfffdffff
 8007938:	200006fc 	.word	0x200006fc

0800793c <UART1_Populate_Txdata_Array_With_Message_m>:

void UART1_Populate_Txdata_Array_With_Message_m(void)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
		int32_t X_UART1 = 0;
 8007942:	2300      	movs	r3, #0
 8007944:	607b      	str	r3, [r7, #4]

        UART1_Txdata[0] = 'm';
 8007946:	4b8e      	ldr	r3, [pc, #568]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007948:	226d      	movs	r2, #109	@ 0x6d
 800794a:	701a      	strb	r2, [r3, #0]

        UART1_Txdata[1] = (0x00FF & Norm_Avg.V_Batt);
 800794c:	4b8d      	ldr	r3, [pc, #564]	@ (8007b84 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	b2da      	uxtb	r2, r3
 8007952:	4b8b      	ldr	r3, [pc, #556]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007954:	705a      	strb	r2, [r3, #1]
        UART1_Txdata[2] = ((0xFF00 & Norm_Avg.V_Batt)>>8);
 8007956:	4b8b      	ldr	r3, [pc, #556]	@ (8007b84 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	0a1b      	lsrs	r3, r3, #8
 800795c:	b2da      	uxtb	r2, r3
 800795e:	4b88      	ldr	r3, [pc, #544]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007960:	709a      	strb	r2, [r3, #2]

        UART1_Txdata[3] = (0x00FF & Norm_Avg.V_PV);
 8007962:	4b88      	ldr	r3, [pc, #544]	@ (8007b84 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	b2da      	uxtb	r2, r3
 8007968:	4b85      	ldr	r3, [pc, #532]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 800796a:	70da      	strb	r2, [r3, #3]
        UART1_Txdata[4] = ((0xFF00 & Norm_Avg.V_PV)>>8);
 800796c:	4b85      	ldr	r3, [pc, #532]	@ (8007b84 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	0a1b      	lsrs	r3, r3, #8
 8007972:	b2da      	uxtb	r2, r3
 8007974:	4b82      	ldr	r3, [pc, #520]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007976:	711a      	strb	r2, [r3, #4]

        UART1_Txdata[5] = (0x00FF & Norm_Avg.I_PV);
 8007978:	4b82      	ldr	r3, [pc, #520]	@ (8007b84 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	b2da      	uxtb	r2, r3
 800797e:	4b80      	ldr	r3, [pc, #512]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007980:	715a      	strb	r2, [r3, #5]
        UART1_Txdata[6] = ((0xFF00 & Norm_Avg.I_PV)>>8);
 8007982:	4b80      	ldr	r3, [pc, #512]	@ (8007b84 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	0a1b      	lsrs	r3, r3, #8
 8007988:	b2da      	uxtb	r2, r3
 800798a:	4b7d      	ldr	r3, [pc, #500]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 800798c:	719a      	strb	r2, [r3, #6]

        //PV_KW
        X_UART1 		= Norm_Avg.I_PV * Norm_Avg.V_PV;
 800798e:	4b7d      	ldr	r3, [pc, #500]	@ (8007b84 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007990:	685a      	ldr	r2, [r3, #4]
 8007992:	4b7c      	ldr	r3, [pc, #496]	@ (8007b84 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4353      	muls	r3, r2
 8007998:	607b      	str	r3, [r7, #4]
        UART1_Txdata[7] = (0x00FF & X_UART1);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	b2da      	uxtb	r2, r3
 800799e:	4b78      	ldr	r3, [pc, #480]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 80079a0:	71da      	strb	r2, [r3, #7]
        UART1_Txdata[8] = ((0xFF00 & X_UART1)>>8);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	121b      	asrs	r3, r3, #8
 80079a6:	b2da      	uxtb	r2, r3
 80079a8:	4b75      	ldr	r3, [pc, #468]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 80079aa:	721a      	strb	r2, [r3, #8]

        //PV_KWH
        UART1_Txdata[9]	=(0x00FF & Metering.PV_KWH);
 80079ac:	4b76      	ldr	r3, [pc, #472]	@ (8007b88 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 80079ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079b0:	b2da      	uxtb	r2, r3
 80079b2:	4b73      	ldr	r3, [pc, #460]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 80079b4:	725a      	strb	r2, [r3, #9]
        UART1_Txdata[10]=((0xFF00 & Metering.PV_KWH)>>8);
 80079b6:	4b74      	ldr	r3, [pc, #464]	@ (8007b88 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 80079b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079ba:	0a1b      	lsrs	r3, r3, #8
 80079bc:	b2da      	uxtb	r2, r3
 80079be:	4b70      	ldr	r3, [pc, #448]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 80079c0:	729a      	strb	r2, [r3, #10]

        UART1_Txdata[11]=(0x00FF & Norm_Rms.V_Mains);
 80079c2:	4b72      	ldr	r3, [pc, #456]	@ (8007b8c <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	b2da      	uxtb	r2, r3
 80079c8:	4b6d      	ldr	r3, [pc, #436]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 80079ca:	72da      	strb	r2, [r3, #11]
        UART1_Txdata[12]=((0xFF00 & Norm_Rms.V_Mains)>>8);
 80079cc:	4b6f      	ldr	r3, [pc, #444]	@ (8007b8c <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	121b      	asrs	r3, r3, #8
 80079d2:	b2da      	uxtb	r2, r3
 80079d4:	4b6a      	ldr	r3, [pc, #424]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 80079d6:	731a      	strb	r2, [r3, #12]

        UART1_Txdata[13]=(0x00FF & Norm_Rms.I_Inv_Pri);
 80079d8:	4b6c      	ldr	r3, [pc, #432]	@ (8007b8c <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	b2da      	uxtb	r2, r3
 80079de:	4b68      	ldr	r3, [pc, #416]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 80079e0:	735a      	strb	r2, [r3, #13]
        UART1_Txdata[14]=((0xFF00 & Norm_Rms.I_Inv_Pri)>>8);
 80079e2:	4b6a      	ldr	r3, [pc, #424]	@ (8007b8c <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	121b      	asrs	r3, r3, #8
 80079e8:	b2da      	uxtb	r2, r3
 80079ea:	4b65      	ldr	r3, [pc, #404]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 80079ec:	739a      	strb	r2, [r3, #14]

        UART1_Txdata[15]=(0x00FF & Norm_Rms.I_Mains_CT);
 80079ee:	4b67      	ldr	r3, [pc, #412]	@ (8007b8c <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	b2da      	uxtb	r2, r3
 80079f4:	4b62      	ldr	r3, [pc, #392]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 80079f6:	73da      	strb	r2, [r3, #15]
        UART1_Txdata[16]=((0xFF00 & Norm_Rms.I_Mains_CT)>>8);
 80079f8:	4b64      	ldr	r3, [pc, #400]	@ (8007b8c <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	121b      	asrs	r3, r3, #8
 80079fe:	b2da      	uxtb	r2, r3
 8007a00:	4b5f      	ldr	r3, [pc, #380]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007a02:	741a      	strb	r2, [r3, #16]

        UART1_Txdata[17]=(0x00FF & Inv_Cntrl.Time_Period_Grid);
 8007a04:	4b62      	ldr	r3, [pc, #392]	@ (8007b90 <UART1_Populate_Txdata_Array_With_Message_m+0x254>)
 8007a06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	b2da      	uxtb	r2, r3
 8007a0c:	4b5c      	ldr	r3, [pc, #368]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007a0e:	745a      	strb	r2, [r3, #17]
        UART1_Txdata[18]=((0xFF00 & Inv_Cntrl.Time_Period_Grid)>>8);
 8007a10:	4b5f      	ldr	r3, [pc, #380]	@ (8007b90 <UART1_Populate_Txdata_Array_With_Message_m+0x254>)
 8007a12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	0a1b      	lsrs	r3, r3, #8
 8007a18:	b29b      	uxth	r3, r3
 8007a1a:	b2da      	uxtb	r2, r3
 8007a1c:	4b58      	ldr	r3, [pc, #352]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007a1e:	749a      	strb	r2, [r3, #18]

//Grid KVA
        if(Norm_ADC.Mains_Power_Mean >= 0)
 8007a20:	4b5c      	ldr	r3, [pc, #368]	@ (8007b94 <UART1_Populate_Txdata_Array_With_Message_m+0x258>)
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	db14      	blt.n	8007a52 <UART1_Populate_Txdata_Array_With_Message_m+0x116>
		{
		  X_UART1 		= Norm_ADC.Mains_Power_Mean>>12;
 8007a28:	4b5a      	ldr	r3, [pc, #360]	@ (8007b94 <UART1_Populate_Txdata_Array_With_Message_m+0x258>)
 8007a2a:	699b      	ldr	r3, [r3, #24]
 8007a2c:	131b      	asrs	r3, r3, #12
 8007a2e:	607b      	str	r3, [r7, #4]
		  X_UART1		= (X_UART1*Calibration_Var.I_Mains_CT)>>11;
 8007a30:	4b59      	ldr	r3, [pc, #356]	@ (8007b98 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007a32:	89db      	ldrh	r3, [r3, #14]
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	001a      	movs	r2, r3
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4353      	muls	r3, r2
 8007a3c:	12db      	asrs	r3, r3, #11
 8007a3e:	607b      	str	r3, [r7, #4]
		  X_UART1		= (X_UART1*Calibration_Var.V_Mains)>>11;
 8007a40:	4b55      	ldr	r3, [pc, #340]	@ (8007b98 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007a42:	899b      	ldrh	r3, [r3, #12]
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	001a      	movs	r2, r3
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4353      	muls	r3, r2
 8007a4c:	12db      	asrs	r3, r3, #11
 8007a4e:	607b      	str	r3, [r7, #4]
 8007a50:	e014      	b.n	8007a7c <UART1_Populate_Txdata_Array_With_Message_m+0x140>
		}
		else
		{
		  X_UART1 		= (-Norm_ADC.Mains_Power_Mean)>>12;
 8007a52:	4b50      	ldr	r3, [pc, #320]	@ (8007b94 <UART1_Populate_Txdata_Array_With_Message_m+0x258>)
 8007a54:	699b      	ldr	r3, [r3, #24]
 8007a56:	425b      	negs	r3, r3
 8007a58:	131b      	asrs	r3, r3, #12
 8007a5a:	607b      	str	r3, [r7, #4]
		  X_UART1		= (X_UART1*Calibration_Var.I_Mains_CT)>>11;
 8007a5c:	4b4e      	ldr	r3, [pc, #312]	@ (8007b98 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007a5e:	89db      	ldrh	r3, [r3, #14]
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	001a      	movs	r2, r3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4353      	muls	r3, r2
 8007a68:	12db      	asrs	r3, r3, #11
 8007a6a:	607b      	str	r3, [r7, #4]
		  X_UART1		= (X_UART1*Calibration_Var.V_Mains)>>11;
 8007a6c:	4b4a      	ldr	r3, [pc, #296]	@ (8007b98 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007a6e:	899b      	ldrh	r3, [r3, #12]
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	001a      	movs	r2, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4353      	muls	r3, r2
 8007a78:	12db      	asrs	r3, r3, #11
 8007a7a:	607b      	str	r3, [r7, #4]
		}

		UART1_Txdata[19]=(0x00FF & X_UART1);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	4b3f      	ldr	r3, [pc, #252]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007a82:	74da      	strb	r2, [r3, #19]
		UART1_Txdata[20]=((0xFF00 & X_UART1)>>8);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	121b      	asrs	r3, r3, #8
 8007a88:	b2da      	uxtb	r2, r3
 8007a8a:	4b3d      	ldr	r3, [pc, #244]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007a8c:	751a      	strb	r2, [r3, #20]

        //////////////
        X_UART1			= Metering.Export_KWH;
 8007a8e:	4b3e      	ldr	r3, [pc, #248]	@ (8007b88 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	607b      	str	r3, [r7, #4]
        X_UART1			=(X_UART1*Calibration_Var.I_Inv)>>11;//i inv primary cal
 8007a94:	4b40      	ldr	r3, [pc, #256]	@ (8007b98 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007a96:	889b      	ldrh	r3, [r3, #4]
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	001a      	movs	r2, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4353      	muls	r3, r2
 8007aa0:	12db      	asrs	r3, r3, #11
 8007aa2:	607b      	str	r3, [r7, #4]
        X_UART1			=(X_UART1*Calibration_Var.V_Mains)>>11;
 8007aa4:	4b3c      	ldr	r3, [pc, #240]	@ (8007b98 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007aa6:	899b      	ldrh	r3, [r3, #12]
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	001a      	movs	r2, r3
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4353      	muls	r3, r2
 8007ab0:	12db      	asrs	r3, r3, #11
 8007ab2:	607b      	str	r3, [r7, #4]

        UART1_Txdata[21]=(0x00FF & X_UART1);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	b2da      	uxtb	r2, r3
 8007ab8:	4b31      	ldr	r3, [pc, #196]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007aba:	755a      	strb	r2, [r3, #21]
        UART1_Txdata[22]=((0xFF00 & X_UART1)>>8);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	121b      	asrs	r3, r3, #8
 8007ac0:	b2da      	uxtb	r2, r3
 8007ac2:	4b2f      	ldr	r3, [pc, #188]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007ac4:	759a      	strb	r2, [r3, #22]

        //////////////
		X_UART1			= Metering.Import_KWH;
 8007ac6:	4b30      	ldr	r3, [pc, #192]	@ (8007b88 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aca:	607b      	str	r3, [r7, #4]
		X_UART1			=(X_UART1*Calibration_Var.I_Inv)>>11; //i inv primary cal
 8007acc:	4b32      	ldr	r3, [pc, #200]	@ (8007b98 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007ace:	889b      	ldrh	r3, [r3, #4]
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	001a      	movs	r2, r3
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4353      	muls	r3, r2
 8007ad8:	12db      	asrs	r3, r3, #11
 8007ada:	607b      	str	r3, [r7, #4]
		X_UART1			=(X_UART1*Calibration_Var.V_Mains)>>11;
 8007adc:	4b2e      	ldr	r3, [pc, #184]	@ (8007b98 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007ade:	899b      	ldrh	r3, [r3, #12]
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	001a      	movs	r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4353      	muls	r3, r2
 8007ae8:	12db      	asrs	r3, r3, #11
 8007aea:	607b      	str	r3, [r7, #4]

		UART1_Txdata[23]=(0x00FF & X_UART1); // to normalize it we are right shifting
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	b2da      	uxtb	r2, r3
 8007af0:	4b23      	ldr	r3, [pc, #140]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007af2:	75da      	strb	r2, [r3, #23]
		UART1_Txdata[24]=((0xFF00 & X_UART1)>>8);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	121b      	asrs	r3, r3, #8
 8007af8:	b2da      	uxtb	r2, r3
 8007afa:	4b21      	ldr	r3, [pc, #132]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007afc:	761a      	strb	r2, [r3, #24]

//		UART1_Txdata[25]=(0x00FF & X_UART1); // to normalize it we are right shifting
//		UART1_Txdata[26]=((0xFF00 & X_UART1)>>8);

		/////////////
        Generate_Fault_Data_For_Metering();
 8007afe:	f7fc f98d 	bl	8003e1c <Generate_Fault_Data_For_Metering>

        UART1_Txdata[27]=(0x00FF & Othr.Fault_Reg_1);
 8007b02:	4b26      	ldr	r3, [pc, #152]	@ (8007b9c <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007b04:	88db      	ldrh	r3, [r3, #6]
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	b2da      	uxtb	r2, r3
 8007b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007b0c:	76da      	strb	r2, [r3, #27]
        UART1_Txdata[28]=((0xFF00 & Othr.Fault_Reg_1)>>8);
 8007b0e:	4b23      	ldr	r3, [pc, #140]	@ (8007b9c <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007b10:	88db      	ldrh	r3, [r3, #6]
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	0a1b      	lsrs	r3, r3, #8
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	b2da      	uxtb	r2, r3
 8007b1a:	4b19      	ldr	r3, [pc, #100]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007b1c:	771a      	strb	r2, [r3, #28]
        Othr.Fault_Reg_2 =  ((uint16_t)Avg_Limit_Flags.V_Inv<<9)|((uint16_t)Avg_Limit_Flags.V_PV<<8)|((uint16_t)Avg_Limit_Flags.V_Batt<<7)|((uint16_t)Avg_Limit_Flags.Inv_Over_Temp<<6)|((uint16_t)Avg_Limit_Flags.I_PV<<5)|((uint16_t)Avg_Limit_Flags.I_Batt_Discharg<<4)|((uint16_t)Avg_Limit_Flags.I_Batt_Charg<<3)|((uint16_t)Avg_Limit_Flags.Batt_Over_Temp<<2)|((uint16_t)RMS_Limit_Flags.V_Mains<<1)|((uint16_t)RMS_Limit_Flags.I_Inv);
		UART1_Txdata[25]=(0x00FF & Othr.Fault_Reg_2);
        UART1_Txdata[26]=((0xFF00 & Othr.Fault_Reg_2)>>8);
        */
////only for temporaty debuging
        UART1_Txdata[29]=(0x00FF & Othr.Fault_Reg_2);
 8007b1e:	4b1f      	ldr	r3, [pc, #124]	@ (8007b9c <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007b20:	891b      	ldrh	r3, [r3, #8]
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	b2da      	uxtb	r2, r3
 8007b26:	4b16      	ldr	r3, [pc, #88]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007b28:	775a      	strb	r2, [r3, #29]
        UART1_Txdata[30]=((0xFF00 & Othr.Fault_Reg_2)>>8);
 8007b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8007b9c <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007b2c:	891b      	ldrh	r3, [r3, #8]
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	0a1b      	lsrs	r3, r3, #8
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	b2da      	uxtb	r2, r3
 8007b36:	4b12      	ldr	r3, [pc, #72]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007b38:	779a      	strb	r2, [r3, #30]

        /////////////
		UART1_Send_Var.Msg_Length=44;//(0-26)for message and 27th location for CRC (total 28)
 8007b3a:	4b19      	ldr	r3, [pc, #100]	@ (8007ba0 <UART1_Populate_Txdata_Array_With_Message_m+0x264>)
 8007b3c:	222c      	movs	r2, #44	@ 0x2c
 8007b3e:	811a      	strh	r2, [r3, #8]
		UART1_Txdata[43] = UART1_crcFast((UART1_Txdata),(UART1_Send_Var.Msg_Length-1));
 8007b40:	4b17      	ldr	r3, [pc, #92]	@ (8007ba0 <UART1_Populate_Txdata_Array_With_Message_m+0x264>)
 8007b42:	891b      	ldrh	r3, [r3, #8]
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	3b01      	subs	r3, #1
 8007b48:	001a      	movs	r2, r3
 8007b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007b4c:	0011      	movs	r1, r2
 8007b4e:	0018      	movs	r0, r3
 8007b50:	f7ff fb90 	bl	8007274 <UART1_crcFast>
 8007b54:	0003      	movs	r3, r0
 8007b56:	0019      	movs	r1, r3
 8007b58:	4b09      	ldr	r3, [pc, #36]	@ (8007b80 <UART1_Populate_Txdata_Array_With_Message_m+0x244>)
 8007b5a:	222b      	movs	r2, #43	@ 0x2b
 8007b5c:	5499      	strb	r1, [r3, r2]

		UART1_Msg_Send_Reqt_Flags.Msg_m	= 0;
 8007b5e:	4b11      	ldr	r3, [pc, #68]	@ (8007ba4 <UART1_Populate_Txdata_Array_With_Message_m+0x268>)
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	4911      	ldr	r1, [pc, #68]	@ (8007ba8 <UART1_Populate_Txdata_Array_With_Message_m+0x26c>)
 8007b64:	400a      	ands	r2, r1
 8007b66:	601a      	str	r2, [r3, #0]
		UART1_Send_Var.Array_Index		= 0;
 8007b68:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba0 <UART1_Populate_Txdata_Array_With_Message_m+0x264>)
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	80da      	strh	r2, [r3, #6]
		UART1_Send_Flags.Send_Enable	= 1;
 8007b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8007bac <UART1_Populate_Txdata_Array_With_Message_m+0x270>)
 8007b70:	881a      	ldrh	r2, [r3, #0]
 8007b72:	2104      	movs	r1, #4
 8007b74:	430a      	orrs	r2, r1
 8007b76:	801a      	strh	r2, [r3, #0]
   }
 8007b78:	46c0      	nop			@ (mov r8, r8)
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	b002      	add	sp, #8
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	200006a0 	.word	0x200006a0
 8007b84:	200000b8 	.word	0x200000b8
 8007b88:	200004d8 	.word	0x200004d8
 8007b8c:	200000e8 	.word	0x200000e8
 8007b90:	200002a0 	.word	0x200002a0
 8007b94:	20000078 	.word	0x20000078
 8007b98:	20000568 	.word	0x20000568
 8007b9c:	200001e4 	.word	0x200001e4
 8007ba0:	20000700 	.word	0x20000700
 8007ba4:	20000730 	.word	0x20000730
 8007ba8:	fffbffff 	.word	0xfffbffff
 8007bac:	200006fc 	.word	0x200006fc

08007bb0 <UART1_Populate_Txdata_Array_With_Message_r>:

void UART1_Populate_Txdata_Array_With_Message_r(void)

   {
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	af00      	add	r7, sp, #0
        UART1_Txdata[0]='r';
 8007bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8007be0 <UART1_Populate_Txdata_Array_With_Message_r+0x30>)
 8007bb6:	2272      	movs	r2, #114	@ 0x72
 8007bb8:	701a      	strb	r2, [r3, #0]
        UART1_Send_Var.Msg_Length=1;//(0)for message and no CRC (total 1)
 8007bba:	4b0a      	ldr	r3, [pc, #40]	@ (8007be4 <UART1_Populate_Txdata_Array_With_Message_r+0x34>)
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	811a      	strh	r2, [r3, #8]

        UART1_Msg_Send_Reqt_Flags.Msg_r=0;
 8007bc0:	4b09      	ldr	r3, [pc, #36]	@ (8007be8 <UART1_Populate_Txdata_Array_With_Message_r+0x38>)
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	4909      	ldr	r1, [pc, #36]	@ (8007bec <UART1_Populate_Txdata_Array_With_Message_r+0x3c>)
 8007bc6:	400a      	ands	r2, r1
 8007bc8:	601a      	str	r2, [r3, #0]
        UART1_Send_Var.Array_Index=0;
 8007bca:	4b06      	ldr	r3, [pc, #24]	@ (8007be4 <UART1_Populate_Txdata_Array_With_Message_r+0x34>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	80da      	strh	r2, [r3, #6]
        UART1_Send_Flags.Send_Enable=1;
 8007bd0:	4b07      	ldr	r3, [pc, #28]	@ (8007bf0 <UART1_Populate_Txdata_Array_With_Message_r+0x40>)
 8007bd2:	881a      	ldrh	r2, [r3, #0]
 8007bd4:	2104      	movs	r1, #4
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	801a      	strh	r2, [r3, #0]
   }
 8007bda:	46c0      	nop			@ (mov r8, r8)
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	200006a0 	.word	0x200006a0
 8007be4:	20000700 	.word	0x20000700
 8007be8:	20000730 	.word	0x20000730
 8007bec:	fff7ffff 	.word	0xfff7ffff
 8007bf0:	200006fc 	.word	0x200006fc

08007bf4 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt>:


// header files with variable declarations

void UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt(void) ///put this code in timer interrupt which is called every 200uS or so
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	af00      	add	r7, sp, #0
   if((UART_Debugging_Flags.Send_Enable==1)&&(UART_Debugging_TRx_Complete))
 8007bf8:	4b23      	ldr	r3, [pc, #140]	@ (8007c88 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x94>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	075b      	lsls	r3, r3, #29
 8007bfe:	0fdb      	lsrs	r3, r3, #31
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d13d      	bne.n	8007c82 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x8e>
 8007c06:	4b21      	ldr	r3, [pc, #132]	@ (8007c8c <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x98>)
 8007c08:	69db      	ldr	r3, [r3, #28]
 8007c0a:	2240      	movs	r2, #64	@ 0x40
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	d038      	beq.n	8007c82 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x8e>
    {
      if(UART_Debugging_Var.Array_Index<UART_Debugging_Var.Msg_Length)
 8007c10:	4b1f      	ldr	r3, [pc, #124]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c12:	88db      	ldrh	r3, [r3, #6]
 8007c14:	b29a      	uxth	r2, r3
 8007c16:	4b1e      	ldr	r3, [pc, #120]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c18:	891b      	ldrh	r3, [r3, #8]
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d210      	bcs.n	8007c42 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x4e>
         {
           UART_Debugging_Transmit_Data_register=UART_Debugging_Txdata[UART_Debugging_Var.Array_Index];
 8007c20:	4b1b      	ldr	r3, [pc, #108]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c22:	88db      	ldrh	r3, [r3, #6]
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	001a      	movs	r2, r3
 8007c28:	4b1a      	ldr	r3, [pc, #104]	@ (8007c94 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0xa0>)
 8007c2a:	5c9b      	ldrb	r3, [r3, r2]
 8007c2c:	b2da      	uxtb	r2, r3
 8007c2e:	4b17      	ldr	r3, [pc, #92]	@ (8007c8c <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x98>)
 8007c30:	851a      	strh	r2, [r3, #40]	@ 0x28
           UART_Debugging_Var.Array_Index= UART_Debugging_Var.Array_Index+1;
 8007c32:	4b17      	ldr	r3, [pc, #92]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c34:	88db      	ldrh	r3, [r3, #6]
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	3301      	adds	r3, #1
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	4b14      	ldr	r3, [pc, #80]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c3e:	80da      	strh	r2, [r3, #6]
  			UART_Debugging_Var.Packet_Number = UART_Debugging_Var.Packet_Number +1; //for loading the new packet
//  			UART_Debugging_Var.Packet_Number = 0;
    	  }
      }
    }   
}
 8007c40:	e01f      	b.n	8007c82 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x8e>
    	  UART_Debugging_Var.Nxt_Msg_Delay_Counter = UART_Debugging_Var.Nxt_Msg_Delay_Counter + 1;
 8007c42:	4b13      	ldr	r3, [pc, #76]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c44:	8a1b      	ldrh	r3, [r3, #16]
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	3301      	adds	r3, #1
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	4b10      	ldr	r3, [pc, #64]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c4e:	821a      	strh	r2, [r3, #16]
    	  if(UART_Debugging_Var.Nxt_Msg_Delay_Counter >= 1000) //1sec counter
 8007c50:	4b0f      	ldr	r3, [pc, #60]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c52:	8a1b      	ldrh	r3, [r3, #16]
 8007c54:	b29a      	uxth	r2, r3
 8007c56:	23fa      	movs	r3, #250	@ 0xfa
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d311      	bcc.n	8007c82 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x8e>
  			UART_Debugging_Flags.Send_Enable = 0;
 8007c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8007c88 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x94>)
 8007c60:	781a      	ldrb	r2, [r3, #0]
 8007c62:	2104      	movs	r1, #4
 8007c64:	438a      	bics	r2, r1
 8007c66:	701a      	strb	r2, [r3, #0]
  			UART_Debugging_Var.Array_Index = 0;
 8007c68:	4b09      	ldr	r3, [pc, #36]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	80da      	strh	r2, [r3, #6]
  			UART_Debugging_Var.Nxt_Msg_Delay_Counter = 0;
 8007c6e:	4b08      	ldr	r3, [pc, #32]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c70:	2200      	movs	r2, #0
 8007c72:	821a      	strh	r2, [r3, #16]
  			UART_Debugging_Var.Packet_Number = UART_Debugging_Var.Packet_Number +1; //for loading the new packet
 8007c74:	4b06      	ldr	r3, [pc, #24]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c76:	7c9b      	ldrb	r3, [r3, #18]
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	b2da      	uxtb	r2, r3
 8007c7e:	4b04      	ldr	r3, [pc, #16]	@ (8007c90 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007c80:	749a      	strb	r2, [r3, #18]
}
 8007c82:	46c0      	nop			@ (mov r8, r8)
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	20000994 	.word	0x20000994
 8007c8c:	40013800 	.word	0x40013800
 8007c90:	20000998 	.word	0x20000998
 8007c94:	200007a0 	.word	0x200007a0

08007c98 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data>:


void UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data(void)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	af00      	add	r7, sp, #0
	if((Inv_Cntrl.Prev_State == 1)&&(Inv_Cntrl.State == 0))
 8007c9c:	4b2f      	ldr	r3, [pc, #188]	@ (8007d5c <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc4>)
 8007c9e:	789b      	ldrb	r3, [r3, #2]
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d107      	bne.n	8007cb6 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0x1e>
 8007ca6:	4b2d      	ldr	r3, [pc, #180]	@ (8007d5c <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc4>)
 8007ca8:	785b      	ldrb	r3, [r3, #1]
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d102      	bne.n	8007cb6 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0x1e>
	{
		UART_Debugging_Var.Data_Acq_Stop = 1;
 8007cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	82da      	strh	r2, [r3, #22]
	}

	if(UART_Debugging_Flags.Send_Enable == 0)
 8007cb6:	4b2b      	ldr	r3, [pc, #172]	@ (8007d64 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xcc>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	075b      	lsls	r3, r3, #29
 8007cbc:	0fdb      	lsrs	r3, r3, #31
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d147      	bne.n	8007d54 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>
	{
		switch(UART_Debugging_Var.Packet_Number)
 8007cc4:	4b26      	ldr	r3, [pc, #152]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007cc6:	7c9b      	ldrb	r3, [r3, #18]
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d10c      	bne.n	8007ce8 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0x50>
		{
		case 0:
			UART_Debugging_Txdata[0] = 0; // sending case index numbers to identify the packets
 8007cce:	4b26      	ldr	r3, [pc, #152]	@ (8007d68 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xd0>)
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	701a      	strb	r2, [r3, #0]
			UART_Debugging_Txdata[1] = 0; // sending case index numbers to identify the packets
 8007cd4:	4b24      	ldr	r3, [pc, #144]	@ (8007d68 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xd0>)
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	705a      	strb	r2, [r3, #1]

			UART_Debugging_Var.Temp_Var = (int16_t)V_DC_Link_ADC;
 8007cda:	4b24      	ldr	r3, [pc, #144]	@ (8007d6c <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xd4>)
 8007cdc:	891b      	ldrh	r3, [r3, #8]
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	b21a      	sxth	r2, r3
 8007ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007ce4:	829a      	strh	r2, [r3, #20]

			break;
 8007ce6:	e003      	b.n	8007cf0 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0x58>
//			UART_Debugging_Txdata[1] = 0; // sending case index numbers to identify the packets
//
//			UART_Debugging_Var.Temp_Var = (int16_t)Inv_Cntrl.I_Error_Inv;
//			break;

		default: UART_Debugging_Var.Packet_Number = 0;
 8007ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	749a      	strb	r2, [r3, #18]
			break;
 8007cee:	46c0      	nop			@ (mov r8, r8)
		}

		if(V_DC_Link_ADC > 1745)
 8007cf0:	4b1e      	ldr	r3, [pc, #120]	@ (8007d6c <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xd4>)
 8007cf2:	891b      	ldrh	r3, [r3, #8]
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8007d70 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xd8>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d91b      	bls.n	8007d34 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0x9c>
		{
		UART_Debugging_Txdata[UART_Debugging_Var.Array_Index]    = 0x00FF & UART_Debugging_Var.Temp_Var;
 8007cfc:	4b18      	ldr	r3, [pc, #96]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007cfe:	8a9b      	ldrh	r3, [r3, #20]
 8007d00:	b219      	sxth	r1, r3
 8007d02:	4b17      	ldr	r3, [pc, #92]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007d04:	88db      	ldrh	r3, [r3, #6]
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	001a      	movs	r2, r3
 8007d0a:	b2c9      	uxtb	r1, r1
 8007d0c:	4b16      	ldr	r3, [pc, #88]	@ (8007d68 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xd0>)
 8007d0e:	5499      	strb	r1, [r3, r2]
		UART_Debugging_Txdata[UART_Debugging_Var.Array_Index + 1]= (0xFF00 & UART_Debugging_Var.Temp_Var)>>8;
 8007d10:	4b13      	ldr	r3, [pc, #76]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007d12:	8a9b      	ldrh	r3, [r3, #20]
 8007d14:	b21b      	sxth	r3, r3
 8007d16:	121a      	asrs	r2, r3, #8
 8007d18:	4b11      	ldr	r3, [pc, #68]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007d1a:	88db      	ldrh	r3, [r3, #6]
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	3301      	adds	r3, #1
 8007d20:	b2d1      	uxtb	r1, r2
 8007d22:	4a11      	ldr	r2, [pc, #68]	@ (8007d68 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xd0>)
 8007d24:	54d1      	strb	r1, [r2, r3]

			UART_Debugging_Var.Array_Index = UART_Debugging_Var.Array_Index + 2;
 8007d26:	4b0e      	ldr	r3, [pc, #56]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007d28:	88db      	ldrh	r3, [r3, #6]
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	3302      	adds	r3, #2
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	4b0b      	ldr	r3, [pc, #44]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007d32:	80da      	strh	r2, [r3, #6]
		}

		if(UART_Debugging_Var.Array_Index >= UART_Debugging_Var.Msg_Length)
 8007d34:	4b0a      	ldr	r3, [pc, #40]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007d36:	88db      	ldrh	r3, [r3, #6]
 8007d38:	b29a      	uxth	r2, r3
 8007d3a:	4b09      	ldr	r3, [pc, #36]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007d3c:	891b      	ldrh	r3, [r3, #8]
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d307      	bcc.n	8007d54 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>
		{
			UART_Debugging_Flags.Send_Enable = 1;
 8007d44:	4b07      	ldr	r3, [pc, #28]	@ (8007d64 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xcc>)
 8007d46:	781a      	ldrb	r2, [r3, #0]
 8007d48:	2104      	movs	r1, #4
 8007d4a:	430a      	orrs	r2, r1
 8007d4c:	701a      	strb	r2, [r3, #0]
			UART_Debugging_Var.Array_Index = 0;
 8007d4e:	4b04      	ldr	r3, [pc, #16]	@ (8007d60 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	80da      	strh	r2, [r3, #6]
//		{
//			UART_Debugging_Flags.Send_Enable = 1;
//			UART_Debugging_Var.Array_Index = 0;
//		}
	}
}
 8007d54:	46c0      	nop			@ (mov r8, r8)
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	46c0      	nop			@ (mov r8, r8)
 8007d5c:	200002a0 	.word	0x200002a0
 8007d60:	20000998 	.word	0x20000998
 8007d64:	20000994 	.word	0x20000994
 8007d68:	200007a0 	.word	0x200007a0
 8007d6c:	20000584 	.word	0x20000584
 8007d70:	000006d1 	.word	0x000006d1

08007d74 <UART_Debugging_Slave_Variables_Init>:

void UART_Debugging_Slave_Variables_Init(void)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	af00      	add	r7, sp, #0
    UART_Debugging_Rec_Flags.Not_Used1 = 0;
 8007d78:	4b85      	ldr	r3, [pc, #532]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007d7a:	881a      	ldrh	r2, [r3, #0]
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	438a      	bics	r2, r1
 8007d80:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used2 = 0;
 8007d82:	4b83      	ldr	r3, [pc, #524]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007d84:	881a      	ldrh	r2, [r3, #0]
 8007d86:	2102      	movs	r1, #2
 8007d88:	438a      	bics	r2, r1
 8007d8a:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used3 = 0;
 8007d8c:	4b80      	ldr	r3, [pc, #512]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007d8e:	881a      	ldrh	r2, [r3, #0]
 8007d90:	2104      	movs	r1, #4
 8007d92:	438a      	bics	r2, r1
 8007d94:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used4 = 0;
 8007d96:	4b7e      	ldr	r3, [pc, #504]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007d98:	881a      	ldrh	r2, [r3, #0]
 8007d9a:	2108      	movs	r1, #8
 8007d9c:	438a      	bics	r2, r1
 8007d9e:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used5 = 0;
 8007da0:	4b7b      	ldr	r3, [pc, #492]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007da2:	881a      	ldrh	r2, [r3, #0]
 8007da4:	2110      	movs	r1, #16
 8007da6:	438a      	bics	r2, r1
 8007da8:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used6 = 0;
 8007daa:	4b79      	ldr	r3, [pc, #484]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007dac:	881a      	ldrh	r2, [r3, #0]
 8007dae:	2120      	movs	r1, #32
 8007db0:	438a      	bics	r2, r1
 8007db2:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used7 = 0;
 8007db4:	4b76      	ldr	r3, [pc, #472]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007db6:	881a      	ldrh	r2, [r3, #0]
 8007db8:	2140      	movs	r1, #64	@ 0x40
 8007dba:	438a      	bics	r2, r1
 8007dbc:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used8 = 0;
 8007dbe:	4b74      	ldr	r3, [pc, #464]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007dc0:	881a      	ldrh	r2, [r3, #0]
 8007dc2:	2180      	movs	r1, #128	@ 0x80
 8007dc4:	438a      	bics	r2, r1
 8007dc6:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used9 = 0;
 8007dc8:	4b71      	ldr	r3, [pc, #452]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007dca:	881a      	ldrh	r2, [r3, #0]
 8007dcc:	4971      	ldr	r1, [pc, #452]	@ (8007f94 <UART_Debugging_Slave_Variables_Init+0x220>)
 8007dce:	400a      	ands	r2, r1
 8007dd0:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used10 = 0;
 8007dd2:	4b6f      	ldr	r3, [pc, #444]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007dd4:	881a      	ldrh	r2, [r3, #0]
 8007dd6:	4970      	ldr	r1, [pc, #448]	@ (8007f98 <UART_Debugging_Slave_Variables_Init+0x224>)
 8007dd8:	400a      	ands	r2, r1
 8007dda:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used11 = 0;
 8007ddc:	4b6c      	ldr	r3, [pc, #432]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007dde:	881a      	ldrh	r2, [r3, #0]
 8007de0:	496e      	ldr	r1, [pc, #440]	@ (8007f9c <UART_Debugging_Slave_Variables_Init+0x228>)
 8007de2:	400a      	ands	r2, r1
 8007de4:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used12 = 0;
 8007de6:	4b6a      	ldr	r3, [pc, #424]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007de8:	881a      	ldrh	r2, [r3, #0]
 8007dea:	496d      	ldr	r1, [pc, #436]	@ (8007fa0 <UART_Debugging_Slave_Variables_Init+0x22c>)
 8007dec:	400a      	ands	r2, r1
 8007dee:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.T_Parameters_Copied = 0;
 8007df0:	4b67      	ldr	r3, [pc, #412]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007df2:	881a      	ldrh	r2, [r3, #0]
 8007df4:	496b      	ldr	r1, [pc, #428]	@ (8007fa4 <UART_Debugging_Slave_Variables_Init+0x230>)
 8007df6:	400a      	ands	r2, r1
 8007df8:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Mode_Error= 0;
 8007dfa:	4b65      	ldr	r3, [pc, #404]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007dfc:	881a      	ldrh	r2, [r3, #0]
 8007dfe:	496a      	ldr	r1, [pc, #424]	@ (8007fa8 <UART_Debugging_Slave_Variables_Init+0x234>)
 8007e00:	400a      	ands	r2, r1
 8007e02:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.recv_check= 0;
 8007e04:	4b62      	ldr	r3, [pc, #392]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007e06:	881a      	ldrh	r2, [r3, #0]
 8007e08:	4968      	ldr	r1, [pc, #416]	@ (8007fac <UART_Debugging_Slave_Variables_Init+0x238>)
 8007e0a:	400a      	ands	r2, r1
 8007e0c:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.busy_flag = 0;
 8007e0e:	4b60      	ldr	r3, [pc, #384]	@ (8007f90 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8007e10:	881a      	ldrh	r2, [r3, #0]
 8007e12:	0452      	lsls	r2, r2, #17
 8007e14:	0c52      	lsrs	r2, r2, #17
 8007e16:	801a      	strh	r2, [r3, #0]


    UART_Debugging_Rec_Var.recdata = 0;
 8007e18:	4b65      	ldr	r3, [pc, #404]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Rec_Var.U1_CRC = 0;
 8007e1e:	4b64      	ldr	r3, [pc, #400]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e20:	2200      	movs	r2, #0
 8007e22:	705a      	strb	r2, [r3, #1]
    UART_Debugging_Rec_Var.Array_Index = 0;
 8007e24:	4b62      	ldr	r3, [pc, #392]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e26:	2200      	movs	r2, #0
 8007e28:	605a      	str	r2, [r3, #4]
    UART_Debugging_Rec_Var.Not_Used4 = 0;
 8007e2a:	4b61      	ldr	r3, [pc, #388]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	609a      	str	r2, [r3, #8]
    UART_Debugging_Rec_Var.Not_Used5 = 0;
 8007e30:	4b5f      	ldr	r3, [pc, #380]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e32:	2200      	movs	r2, #0
 8007e34:	60da      	str	r2, [r3, #12]
    UART_Debugging_Rec_Var.Not_Used6 = 0;
 8007e36:	4b5e      	ldr	r3, [pc, #376]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e38:	2200      	movs	r2, #0
 8007e3a:	611a      	str	r2, [r3, #16]
    UART_Debugging_Rec_Var.Not_Used7 = 0;
 8007e3c:	4b5c      	ldr	r3, [pc, #368]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e3e:	2200      	movs	r2, #0
 8007e40:	615a      	str	r2, [r3, #20]
    UART_Debugging_Rec_Var.Not_Used8 = 0;
 8007e42:	4b5b      	ldr	r3, [pc, #364]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e44:	2200      	movs	r2, #0
 8007e46:	619a      	str	r2, [r3, #24]
    UART_Debugging_Rec_Var.Not_Used9 = 0;
 8007e48:	4b59      	ldr	r3, [pc, #356]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	61da      	str	r2, [r3, #28]
    UART_Debugging_Rec_Var.Not_Used11 = 0;
 8007e4e:	4b58      	ldr	r3, [pc, #352]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e50:	2200      	movs	r2, #0
 8007e52:	621a      	str	r2, [r3, #32]
    UART_Debugging_Rec_Var.Not_Used12 = 0;
 8007e54:	4b56      	ldr	r3, [pc, #344]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e56:	2200      	movs	r2, #0
 8007e58:	625a      	str	r2, [r3, #36]	@ 0x24
    UART_Debugging_Rec_Var.Not_Used13 = 0;
 8007e5a:	4b55      	ldr	r3, [pc, #340]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	629a      	str	r2, [r3, #40]	@ 0x28
    UART_Debugging_Rec_Var.Not_Used14 = 0;
 8007e60:	4b53      	ldr	r3, [pc, #332]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e62:	2200      	movs	r2, #0
 8007e64:	62da      	str	r2, [r3, #44]	@ 0x2c
    UART_Debugging_Rec_Var.Not_Used15 = 0;
 8007e66:	4b52      	ldr	r3, [pc, #328]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e68:	2200      	movs	r2, #0
 8007e6a:	631a      	str	r2, [r3, #48]	@ 0x30
    UART_Debugging_Rec_Var.Not_Used16 = 0;
 8007e6c:	4b50      	ldr	r3, [pc, #320]	@ (8007fb0 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8007e6e:	2200      	movs	r2, #0
 8007e70:	635a      	str	r2, [r3, #52]	@ 0x34

    UART_Debugging_Flags.Msg_Send_Fail = 0;
 8007e72:	4b50      	ldr	r3, [pc, #320]	@ (8007fb4 <UART_Debugging_Slave_Variables_Init+0x240>)
 8007e74:	781a      	ldrb	r2, [r3, #0]
 8007e76:	2101      	movs	r1, #1
 8007e78:	438a      	bics	r2, r1
 8007e7a:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Flags.Waiting_for_Ack = 0;
 8007e7c:	4b4d      	ldr	r3, [pc, #308]	@ (8007fb4 <UART_Debugging_Slave_Variables_Init+0x240>)
 8007e7e:	781a      	ldrb	r2, [r3, #0]
 8007e80:	2102      	movs	r1, #2
 8007e82:	438a      	bics	r2, r1
 8007e84:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Flags.Send_Enable = 0;
 8007e86:	4b4b      	ldr	r3, [pc, #300]	@ (8007fb4 <UART_Debugging_Slave_Variables_Init+0x240>)
 8007e88:	781a      	ldrb	r2, [r3, #0]
 8007e8a:	2104      	movs	r1, #4
 8007e8c:	438a      	bics	r2, r1
 8007e8e:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Flags.Ackw_Byte_Expected = 0;
 8007e90:	4b48      	ldr	r3, [pc, #288]	@ (8007fb4 <UART_Debugging_Slave_Variables_Init+0x240>)
 8007e92:	781a      	ldrb	r2, [r3, #0]
 8007e94:	2108      	movs	r1, #8
 8007e96:	438a      	bics	r2, r1
 8007e98:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Flags.Ackw_Data_Expected = 0;
 8007e9a:	4b46      	ldr	r3, [pc, #280]	@ (8007fb4 <UART_Debugging_Slave_Variables_Init+0x240>)
 8007e9c:	781a      	ldrb	r2, [r3, #0]
 8007e9e:	2110      	movs	r1, #16
 8007ea0:	438a      	bics	r2, r1
 8007ea2:	701a      	strb	r2, [r3, #0]


    UART_Debugging_Var.Ack_Wait_Time_cntr = 0;
 8007ea4:	4b44      	ldr	r3, [pc, #272]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	601a      	str	r2, [r3, #0]
    UART_Debugging_Var.Ack_Fail_Num = 0;
 8007eaa:	4b43      	ldr	r3, [pc, #268]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007eac:	2200      	movs	r2, #0
 8007eae:	711a      	strb	r2, [r3, #4]
    UART_Debugging_Var.Array_Index = 0;
 8007eb0:	4b41      	ldr	r3, [pc, #260]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	80da      	strh	r2, [r3, #6]
    UART_Debugging_Var.Msg_Length = 0;
 8007eb6:	4b40      	ldr	r3, [pc, #256]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007eb8:	2200      	movs	r2, #0
 8007eba:	811a      	strh	r2, [r3, #8]
    UART_Debugging_Var.Arbitration_Val = 0;
 8007ebc:	4b3e      	ldr	r3, [pc, #248]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	815a      	strh	r2, [r3, #10]
    UART_Debugging_Var.Received_Ackw = 0;
 8007ec2:	4b3d      	ldr	r3, [pc, #244]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	731a      	strb	r2, [r3, #12]
    UART_Debugging_Var.Expected_Ackw_Byte = 0;
 8007ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007eca:	2200      	movs	r2, #0
 8007ecc:	735a      	strb	r2, [r3, #13]
    UART_Debugging_Var.Count = 0;
 8007ece:	4b3a      	ldr	r3, [pc, #232]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	739a      	strb	r2, [r3, #14]
	UART_Debugging_Var.Msg_Length = 400;
 8007ed4:	4b38      	ldr	r3, [pc, #224]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007ed6:	22c8      	movs	r2, #200	@ 0xc8
 8007ed8:	0052      	lsls	r2, r2, #1
 8007eda:	811a      	strh	r2, [r3, #8]
	UART_Debugging_Var.Packet_Number = 0;
 8007edc:	4b36      	ldr	r3, [pc, #216]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007ede:	2200      	movs	r2, #0
 8007ee0:	749a      	strb	r2, [r3, #18]
	UART_Debugging_Var.Data_Acq_Stop = 0;
 8007ee2:	4b35      	ldr	r3, [pc, #212]	@ (8007fb8 <UART_Debugging_Slave_Variables_Init+0x244>)
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	82da      	strh	r2, [r3, #22]



    UART_Debugging_Msg_Send_Reqt_Flags.Msg_A = 0;
 8007ee8:	4b34      	ldr	r3, [pc, #208]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	2101      	movs	r1, #1
 8007eee:	438a      	bics	r2, r1
 8007ef0:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_B = 0;
 8007ef2:	4b32      	ldr	r3, [pc, #200]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	2102      	movs	r1, #2
 8007ef8:	438a      	bics	r2, r1
 8007efa:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_C = 0;
 8007efc:	4b2f      	ldr	r3, [pc, #188]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007efe:	681a      	ldr	r2, [r3, #0]
 8007f00:	2104      	movs	r1, #4
 8007f02:	438a      	bics	r2, r1
 8007f04:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_D = 0;
 8007f06:	4b2d      	ldr	r3, [pc, #180]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	2108      	movs	r1, #8
 8007f0c:	438a      	bics	r2, r1
 8007f0e:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_E = 0;
 8007f10:	4b2a      	ldr	r3, [pc, #168]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	2110      	movs	r1, #16
 8007f16:	438a      	bics	r2, r1
 8007f18:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_F = 0;
 8007f1a:	4b28      	ldr	r3, [pc, #160]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	2120      	movs	r1, #32
 8007f20:	438a      	bics	r2, r1
 8007f22:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_G = 0;
 8007f24:	4b25      	ldr	r3, [pc, #148]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	2140      	movs	r1, #64	@ 0x40
 8007f2a:	438a      	bics	r2, r1
 8007f2c:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_H = 0;
 8007f2e:	4b23      	ldr	r3, [pc, #140]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	2180      	movs	r1, #128	@ 0x80
 8007f34:	438a      	bics	r2, r1
 8007f36:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_I = 0;
 8007f38:	4b20      	ldr	r3, [pc, #128]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	4915      	ldr	r1, [pc, #84]	@ (8007f94 <UART_Debugging_Slave_Variables_Init+0x220>)
 8007f3e:	400a      	ands	r2, r1
 8007f40:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_J = 0;
 8007f42:	4b1e      	ldr	r3, [pc, #120]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	4914      	ldr	r1, [pc, #80]	@ (8007f98 <UART_Debugging_Slave_Variables_Init+0x224>)
 8007f48:	400a      	ands	r2, r1
 8007f4a:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_K = 0;
 8007f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	4912      	ldr	r1, [pc, #72]	@ (8007f9c <UART_Debugging_Slave_Variables_Init+0x228>)
 8007f52:	400a      	ands	r2, r1
 8007f54:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_L = 0;
 8007f56:	4b19      	ldr	r3, [pc, #100]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	4911      	ldr	r1, [pc, #68]	@ (8007fa0 <UART_Debugging_Slave_Variables_Init+0x22c>)
 8007f5c:	400a      	ands	r2, r1
 8007f5e:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_M = 0;
 8007f60:	4b16      	ldr	r3, [pc, #88]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	490f      	ldr	r1, [pc, #60]	@ (8007fa4 <UART_Debugging_Slave_Variables_Init+0x230>)
 8007f66:	400a      	ands	r2, r1
 8007f68:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_N = 0;
 8007f6a:	4b14      	ldr	r3, [pc, #80]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	490e      	ldr	r1, [pc, #56]	@ (8007fa8 <UART_Debugging_Slave_Variables_Init+0x234>)
 8007f70:	400a      	ands	r2, r1
 8007f72:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_O = 0;
 8007f74:	4b11      	ldr	r3, [pc, #68]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	490c      	ldr	r1, [pc, #48]	@ (8007fac <UART_Debugging_Slave_Variables_Init+0x238>)
 8007f7a:	400a      	ands	r2, r1
 8007f7c:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_P = 0;
 8007f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8007fbc <UART_Debugging_Slave_Variables_Init+0x248>)
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	490f      	ldr	r1, [pc, #60]	@ (8007fc0 <UART_Debugging_Slave_Variables_Init+0x24c>)
 8007f84:	400a      	ands	r2, r1
 8007f86:	601a      	str	r2, [r3, #0]


}
 8007f88:	46c0      	nop			@ (mov r8, r8)
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	46c0      	nop			@ (mov r8, r8)
 8007f90:	20000764 	.word	0x20000764
 8007f94:	fffffeff 	.word	0xfffffeff
 8007f98:	fffffdff 	.word	0xfffffdff
 8007f9c:	fffffbff 	.word	0xfffffbff
 8007fa0:	fffff7ff 	.word	0xfffff7ff
 8007fa4:	ffffefff 	.word	0xffffefff
 8007fa8:	ffffdfff 	.word	0xffffdfff
 8007fac:	ffffbfff 	.word	0xffffbfff
 8007fb0:	20000768 	.word	0x20000768
 8007fb4:	20000994 	.word	0x20000994
 8007fb8:	20000998 	.word	0x20000998
 8007fbc:	200009b0 	.word	0x200009b0
 8007fc0:	ffff7fff 	.word	0xffff7fff

08007fc4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007fc4:	480d      	ldr	r0, [pc, #52]	@ (8007ffc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007fc6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007fc8:	480d      	ldr	r0, [pc, #52]	@ (8008000 <LoopForever+0x6>)
  ldr r1, =_edata
 8007fca:	490e      	ldr	r1, [pc, #56]	@ (8008004 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007fcc:	4a0e      	ldr	r2, [pc, #56]	@ (8008008 <LoopForever+0xe>)
  movs r3, #0
 8007fce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007fd0:	e002      	b.n	8007fd8 <LoopCopyDataInit>

08007fd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007fd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007fd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007fd6:	3304      	adds	r3, #4

08007fd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007fd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007fda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007fdc:	d3f9      	bcc.n	8007fd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007fde:	4a0b      	ldr	r2, [pc, #44]	@ (800800c <LoopForever+0x12>)
  ldr r4, =_ebss
 8007fe0:	4c0b      	ldr	r4, [pc, #44]	@ (8008010 <LoopForever+0x16>)
  movs r3, #0
 8007fe2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007fe4:	e001      	b.n	8007fea <LoopFillZerobss>

08007fe6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007fe6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007fe8:	3204      	adds	r2, #4

08007fea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007fea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007fec:	d3fb      	bcc.n	8007fe6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8007fee:	f7fe fa7d 	bl	80064ec <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8007ff2:	f001 f8bd 	bl	8009170 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007ff6:	f7fd ff75 	bl	8005ee4 <main>

08007ffa <LoopForever>:

LoopForever:
    b LoopForever
 8007ffa:	e7fe      	b.n	8007ffa <LoopForever>
  ldr   r0, =_estack
 8007ffc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8008000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008004:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8008008:	080097d0 	.word	0x080097d0
  ldr r2, =_sbss
 800800c:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8008010:	20000aec 	.word	0x20000aec

08008014 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008014:	e7fe      	b.n	8008014 <ADC1_IRQHandler>

08008016 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008016:	b580      	push	{r7, lr}
 8008018:	b082      	sub	sp, #8
 800801a:	af00      	add	r7, sp, #0
 800801c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	2201      	movs	r2, #1
 8008024:	4013      	ands	r3, r2
 8008026:	3b01      	subs	r3, #1
 8008028:	425a      	negs	r2, r3
 800802a:	4153      	adcs	r3, r2
 800802c:	b2db      	uxtb	r3, r3
}
 800802e:	0018      	movs	r0, r3
 8008030:	46bd      	mov	sp, r7
 8008032:	b002      	add	sp, #8
 8008034:	bd80      	pop	{r7, pc}
	...

08008038 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8008042:	230f      	movs	r3, #15
 8008044:	18fb      	adds	r3, r7, r3
 8008046:	2200      	movs	r2, #0
 8008048:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	0018      	movs	r0, r3
 800804e:	f7ff ffe2 	bl	8008016 <LL_ADC_IsEnabled>
 8008052:	1e03      	subs	r3, r0, #0
 8008054:	d118      	bne.n	8008088 <LL_ADC_Init+0x50>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR1,
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	4a11      	ldr	r2, [pc, #68]	@ (80080a0 <LL_ADC_Init+0x68>)
 800805c:	401a      	ands	r2, r3
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	6859      	ldr	r1, [r3, #4]
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	4319      	orrs	r1, r3
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	430b      	orrs	r3, r1
 800806e:	431a      	orrs	r2, r3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	60da      	str	r2, [r3, #12]
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->DataAlignment
               | ADC_InitStruct->LowPowerMode
              );

    MODIFY_REG(ADCx->CFGR2,
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	691b      	ldr	r3, [r3, #16]
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	089a      	lsrs	r2, r3, #2
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	431a      	orrs	r2, r3
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	611a      	str	r2, [r3, #16]
 8008086:	e003      	b.n	8008090 <LL_ADC_Init+0x58>
              );
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8008088:	230f      	movs	r3, #15
 800808a:	18fb      	adds	r3, r7, r3
 800808c:	2201      	movs	r2, #1
 800808e:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8008090:	230f      	movs	r3, #15
 8008092:	18fb      	adds	r3, r7, r3
 8008094:	781b      	ldrb	r3, [r3, #0]
}
 8008096:	0018      	movs	r0, r3
 8008098:	46bd      	mov	sp, r7
 800809a:	b004      	add	sp, #16
 800809c:	bd80      	pop	{r7, pc}
 800809e:	46c0      	nop			@ (mov r8, r8)
 80080a0:	ffff3fc7 	.word	0xffff3fc7

080080a4 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b084      	sub	sp, #16
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80080ae:	230f      	movs	r3, #15
 80080b0:	18fb      	adds	r3, r7, r3
 80080b2:	2200      	movs	r2, #0
 80080b4:	701a      	strb	r2, [r3, #0]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	0018      	movs	r0, r3
 80080ba:	f7ff ffac 	bl	8008016 <LL_ADC_IsEnabled>
 80080be:	1e03      	subs	r3, r0, #0
 80080c0:	d115      	bne.n	80080ee <LL_ADC_REG_Init+0x4a>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    MODIFY_REG(ADCx->CFGR1,
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	4a0f      	ldr	r2, [pc, #60]	@ (8008104 <LL_ADC_REG_Init+0x60>)
 80080c8:	401a      	ands	r2, r3
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	6819      	ldr	r1, [r3, #0]
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	4319      	orrs	r1, r3
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	4319      	orrs	r1, r3
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	4319      	orrs	r1, r3
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	430b      	orrs	r3, r1
 80080e6:	431a      	orrs	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	60da      	str	r2, [r3, #12]
 80080ec:	e003      	b.n	80080f6 <LL_ADC_REG_Init+0x52>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80080ee:	230f      	movs	r3, #15
 80080f0:	18fb      	adds	r3, r7, r3
 80080f2:	2201      	movs	r2, #1
 80080f4:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80080f6:	230f      	movs	r3, #15
 80080f8:	18fb      	adds	r3, r7, r3
 80080fa:	781b      	ldrb	r3, [r3, #0]
}
 80080fc:	0018      	movs	r0, r3
 80080fe:	46bd      	mov	sp, r7
 8008100:	b004      	add	sp, #16
 8008102:	bd80      	pop	{r7, pc}
 8008104:	fffec23c 	.word	0xfffec23c

08008108 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8008110:	4b04      	ldr	r3, [pc, #16]	@ (8008124 <LL_EXTI_EnableIT_0_31+0x1c>)
 8008112:	6819      	ldr	r1, [r3, #0]
 8008114:	4b03      	ldr	r3, [pc, #12]	@ (8008124 <LL_EXTI_EnableIT_0_31+0x1c>)
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	430a      	orrs	r2, r1
 800811a:	601a      	str	r2, [r3, #0]
}
 800811c:	46c0      	nop			@ (mov r8, r8)
 800811e:	46bd      	mov	sp, r7
 8008120:	b002      	add	sp, #8
 8008122:	bd80      	pop	{r7, pc}
 8008124:	40010400 	.word	0x40010400

08008128 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b082      	sub	sp, #8
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8008130:	4b05      	ldr	r3, [pc, #20]	@ (8008148 <LL_EXTI_DisableIT_0_31+0x20>)
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	43d9      	mvns	r1, r3
 8008138:	4b03      	ldr	r3, [pc, #12]	@ (8008148 <LL_EXTI_DisableIT_0_31+0x20>)
 800813a:	400a      	ands	r2, r1
 800813c:	601a      	str	r2, [r3, #0]
}
 800813e:	46c0      	nop			@ (mov r8, r8)
 8008140:	46bd      	mov	sp, r7
 8008142:	b002      	add	sp, #8
 8008144:	bd80      	pop	{r7, pc}
 8008146:	46c0      	nop			@ (mov r8, r8)
 8008148:	40010400 	.word	0x40010400

0800814c <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8008154:	4b04      	ldr	r3, [pc, #16]	@ (8008168 <LL_EXTI_EnableEvent_0_31+0x1c>)
 8008156:	6859      	ldr	r1, [r3, #4]
 8008158:	4b03      	ldr	r3, [pc, #12]	@ (8008168 <LL_EXTI_EnableEvent_0_31+0x1c>)
 800815a:	687a      	ldr	r2, [r7, #4]
 800815c:	430a      	orrs	r2, r1
 800815e:	605a      	str	r2, [r3, #4]

}
 8008160:	46c0      	nop			@ (mov r8, r8)
 8008162:	46bd      	mov	sp, r7
 8008164:	b002      	add	sp, #8
 8008166:	bd80      	pop	{r7, pc}
 8008168:	40010400 	.word	0x40010400

0800816c <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b082      	sub	sp, #8
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8008174:	4b05      	ldr	r3, [pc, #20]	@ (800818c <LL_EXTI_DisableEvent_0_31+0x20>)
 8008176:	685a      	ldr	r2, [r3, #4]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	43d9      	mvns	r1, r3
 800817c:	4b03      	ldr	r3, [pc, #12]	@ (800818c <LL_EXTI_DisableEvent_0_31+0x20>)
 800817e:	400a      	ands	r2, r1
 8008180:	605a      	str	r2, [r3, #4]
}
 8008182:	46c0      	nop			@ (mov r8, r8)
 8008184:	46bd      	mov	sp, r7
 8008186:	b002      	add	sp, #8
 8008188:	bd80      	pop	{r7, pc}
 800818a:	46c0      	nop			@ (mov r8, r8)
 800818c:	40010400 	.word	0x40010400

08008190 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8008198:	4b04      	ldr	r3, [pc, #16]	@ (80081ac <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 800819a:	6899      	ldr	r1, [r3, #8]
 800819c:	4b03      	ldr	r3, [pc, #12]	@ (80081ac <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	430a      	orrs	r2, r1
 80081a2:	609a      	str	r2, [r3, #8]

}
 80081a4:	46c0      	nop			@ (mov r8, r8)
 80081a6:	46bd      	mov	sp, r7
 80081a8:	b002      	add	sp, #8
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	40010400 	.word	0x40010400

080081b0 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80081b8:	4b05      	ldr	r3, [pc, #20]	@ (80081d0 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80081ba:	689a      	ldr	r2, [r3, #8]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	43d9      	mvns	r1, r3
 80081c0:	4b03      	ldr	r3, [pc, #12]	@ (80081d0 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80081c2:	400a      	ands	r2, r1
 80081c4:	609a      	str	r2, [r3, #8]

}
 80081c6:	46c0      	nop			@ (mov r8, r8)
 80081c8:	46bd      	mov	sp, r7
 80081ca:	b002      	add	sp, #8
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	46c0      	nop			@ (mov r8, r8)
 80081d0:	40010400 	.word	0x40010400

080081d4 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80081dc:	4b04      	ldr	r3, [pc, #16]	@ (80081f0 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80081de:	68d9      	ldr	r1, [r3, #12]
 80081e0:	4b03      	ldr	r3, [pc, #12]	@ (80081f0 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	430a      	orrs	r2, r1
 80081e6:	60da      	str	r2, [r3, #12]
}
 80081e8:	46c0      	nop			@ (mov r8, r8)
 80081ea:	46bd      	mov	sp, r7
 80081ec:	b002      	add	sp, #8
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	40010400 	.word	0x40010400

080081f4 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b082      	sub	sp, #8
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80081fc:	4b05      	ldr	r3, [pc, #20]	@ (8008214 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80081fe:	68da      	ldr	r2, [r3, #12]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	43d9      	mvns	r1, r3
 8008204:	4b03      	ldr	r3, [pc, #12]	@ (8008214 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8008206:	400a      	ands	r2, r1
 8008208:	60da      	str	r2, [r3, #12]
}
 800820a:	46c0      	nop			@ (mov r8, r8)
 800820c:	46bd      	mov	sp, r7
 800820e:	b002      	add	sp, #8
 8008210:	bd80      	pop	{r7, pc}
 8008212:	46c0      	nop			@ (mov r8, r8)
 8008214:	40010400 	.word	0x40010400

08008218 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8008220:	230f      	movs	r3, #15
 8008222:	18fb      	adds	r3, r7, r3
 8008224:	2200      	movs	r2, #0
 8008226:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	791b      	ldrb	r3, [r3, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d100      	bne.n	8008232 <LL_EXTI_Init+0x1a>
 8008230:	e068      	b.n	8008304 <LL_EXTI_Init+0xec>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d100      	bne.n	800823c <LL_EXTI_Init+0x24>
 800823a:	e06d      	b.n	8008318 <LL_EXTI_Init+0x100>
    {
      switch (EXTI_InitStruct->Mode)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	795b      	ldrb	r3, [r3, #5]
 8008240:	2b02      	cmp	r3, #2
 8008242:	d01b      	beq.n	800827c <LL_EXTI_Init+0x64>
 8008244:	dc25      	bgt.n	8008292 <LL_EXTI_Init+0x7a>
 8008246:	2b00      	cmp	r3, #0
 8008248:	d002      	beq.n	8008250 <LL_EXTI_Init+0x38>
 800824a:	2b01      	cmp	r3, #1
 800824c:	d00b      	beq.n	8008266 <LL_EXTI_Init+0x4e>
 800824e:	e020      	b.n	8008292 <LL_EXTI_Init+0x7a>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	0018      	movs	r0, r3
 8008256:	f7ff ff89 	bl	800816c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	0018      	movs	r0, r3
 8008260:	f7ff ff52 	bl	8008108 <LL_EXTI_EnableIT_0_31>
          break;
 8008264:	e01a      	b.n	800829c <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	0018      	movs	r0, r3
 800826c:	f7ff ff5c 	bl	8008128 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	0018      	movs	r0, r3
 8008276:	f7ff ff69 	bl	800814c <LL_EXTI_EnableEvent_0_31>
          break;
 800827a:	e00f      	b.n	800829c <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	0018      	movs	r0, r3
 8008282:	f7ff ff41 	bl	8008108 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	0018      	movs	r0, r3
 800828c:	f7ff ff5e 	bl	800814c <LL_EXTI_EnableEvent_0_31>
          break;
 8008290:	e004      	b.n	800829c <LL_EXTI_Init+0x84>
        default:
          status = ERROR;
 8008292:	230f      	movs	r3, #15
 8008294:	18fb      	adds	r3, r7, r3
 8008296:	2201      	movs	r2, #1
 8008298:	701a      	strb	r2, [r3, #0]
          break;
 800829a:	46c0      	nop			@ (mov r8, r8)
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	799b      	ldrb	r3, [r3, #6]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d039      	beq.n	8008318 <LL_EXTI_Init+0x100>
      {
        switch (EXTI_InitStruct->Trigger)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	799b      	ldrb	r3, [r3, #6]
 80082a8:	2b03      	cmp	r3, #3
 80082aa:	d01b      	beq.n	80082e4 <LL_EXTI_Init+0xcc>
 80082ac:	dc25      	bgt.n	80082fa <LL_EXTI_Init+0xe2>
 80082ae:	2b01      	cmp	r3, #1
 80082b0:	d002      	beq.n	80082b8 <LL_EXTI_Init+0xa0>
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d00b      	beq.n	80082ce <LL_EXTI_Init+0xb6>
 80082b6:	e020      	b.n	80082fa <LL_EXTI_Init+0xe2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	0018      	movs	r0, r3
 80082be:	f7ff ff99 	bl	80081f4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	0018      	movs	r0, r3
 80082c8:	f7ff ff62 	bl	8008190 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80082cc:	e024      	b.n	8008318 <LL_EXTI_Init+0x100>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	0018      	movs	r0, r3
 80082d4:	f7ff ff6c 	bl	80081b0 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	0018      	movs	r0, r3
 80082de:	f7ff ff79 	bl	80081d4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80082e2:	e019      	b.n	8008318 <LL_EXTI_Init+0x100>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	0018      	movs	r0, r3
 80082ea:	f7ff ff51 	bl	8008190 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	0018      	movs	r0, r3
 80082f4:	f7ff ff6e 	bl	80081d4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80082f8:	e00e      	b.n	8008318 <LL_EXTI_Init+0x100>
          default:
            status = ERROR;
 80082fa:	230f      	movs	r3, #15
 80082fc:	18fb      	adds	r3, r7, r3
 80082fe:	2201      	movs	r2, #1
 8008300:	701a      	strb	r2, [r3, #0]
            break;
 8008302:	e009      	b.n	8008318 <LL_EXTI_Init+0x100>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	0018      	movs	r0, r3
 800830a:	f7ff ff0d 	bl	8008128 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	0018      	movs	r0, r3
 8008314:	f7ff ff2a 	bl	800816c <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8008318:	230f      	movs	r3, #15
 800831a:	18fb      	adds	r3, r7, r3
 800831c:	781b      	ldrb	r3, [r3, #0]
}
 800831e:	0018      	movs	r0, r3
 8008320:	46bd      	mov	sp, r7
 8008322:	b004      	add	sp, #16
 8008324:	bd80      	pop	{r7, pc}

08008326 <LL_GPIO_SetPinMode>:
{
 8008326:	b580      	push	{r7, lr}
 8008328:	b084      	sub	sp, #16
 800832a:	af00      	add	r7, sp, #0
 800832c:	60f8      	str	r0, [r7, #12]
 800832e:	60b9      	str	r1, [r7, #8]
 8008330:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6819      	ldr	r1, [r3, #0]
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	435b      	muls	r3, r3
 800833a:	001a      	movs	r2, r3
 800833c:	0013      	movs	r3, r2
 800833e:	005b      	lsls	r3, r3, #1
 8008340:	189b      	adds	r3, r3, r2
 8008342:	43db      	mvns	r3, r3
 8008344:	400b      	ands	r3, r1
 8008346:	001a      	movs	r2, r3
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	435b      	muls	r3, r3
 800834c:	6879      	ldr	r1, [r7, #4]
 800834e:	434b      	muls	r3, r1
 8008350:	431a      	orrs	r2, r3
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	601a      	str	r2, [r3, #0]
}
 8008356:	46c0      	nop			@ (mov r8, r8)
 8008358:	46bd      	mov	sp, r7
 800835a:	b004      	add	sp, #16
 800835c:	bd80      	pop	{r7, pc}

0800835e <LL_GPIO_SetPinOutputType>:
{
 800835e:	b580      	push	{r7, lr}
 8008360:	b084      	sub	sp, #16
 8008362:	af00      	add	r7, sp, #0
 8008364:	60f8      	str	r0, [r7, #12]
 8008366:	60b9      	str	r1, [r7, #8]
 8008368:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	68ba      	ldr	r2, [r7, #8]
 8008370:	43d2      	mvns	r2, r2
 8008372:	401a      	ands	r2, r3
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	6879      	ldr	r1, [r7, #4]
 8008378:	434b      	muls	r3, r1
 800837a:	431a      	orrs	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	605a      	str	r2, [r3, #4]
}
 8008380:	46c0      	nop			@ (mov r8, r8)
 8008382:	46bd      	mov	sp, r7
 8008384:	b004      	add	sp, #16
 8008386:	bd80      	pop	{r7, pc}

08008388 <LL_GPIO_SetPinSpeed>:
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	60f8      	str	r0, [r7, #12]
 8008390:	60b9      	str	r1, [r7, #8]
 8008392:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6899      	ldr	r1, [r3, #8]
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	435b      	muls	r3, r3
 800839c:	001a      	movs	r2, r3
 800839e:	0013      	movs	r3, r2
 80083a0:	005b      	lsls	r3, r3, #1
 80083a2:	189b      	adds	r3, r3, r2
 80083a4:	43db      	mvns	r3, r3
 80083a6:	400b      	ands	r3, r1
 80083a8:	001a      	movs	r2, r3
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	435b      	muls	r3, r3
 80083ae:	6879      	ldr	r1, [r7, #4]
 80083b0:	434b      	muls	r3, r1
 80083b2:	431a      	orrs	r2, r3
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	609a      	str	r2, [r3, #8]
}
 80083b8:	46c0      	nop			@ (mov r8, r8)
 80083ba:	46bd      	mov	sp, r7
 80083bc:	b004      	add	sp, #16
 80083be:	bd80      	pop	{r7, pc}

080083c0 <LL_GPIO_SetPinPull>:
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	60b9      	str	r1, [r7, #8]
 80083ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	68d9      	ldr	r1, [r3, #12]
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	435b      	muls	r3, r3
 80083d4:	001a      	movs	r2, r3
 80083d6:	0013      	movs	r3, r2
 80083d8:	005b      	lsls	r3, r3, #1
 80083da:	189b      	adds	r3, r3, r2
 80083dc:	43db      	mvns	r3, r3
 80083de:	400b      	ands	r3, r1
 80083e0:	001a      	movs	r2, r3
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	435b      	muls	r3, r3
 80083e6:	6879      	ldr	r1, [r7, #4]
 80083e8:	434b      	muls	r3, r1
 80083ea:	431a      	orrs	r2, r3
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	60da      	str	r2, [r3, #12]
}
 80083f0:	46c0      	nop			@ (mov r8, r8)
 80083f2:	46bd      	mov	sp, r7
 80083f4:	b004      	add	sp, #16
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <LL_GPIO_SetAFPin_0_7>:
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b084      	sub	sp, #16
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	60f8      	str	r0, [r7, #12]
 8008400:	60b9      	str	r1, [r7, #8]
 8008402:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	6a19      	ldr	r1, [r3, #32]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	435b      	muls	r3, r3
 800840c:	68ba      	ldr	r2, [r7, #8]
 800840e:	4353      	muls	r3, r2
 8008410:	68ba      	ldr	r2, [r7, #8]
 8008412:	435a      	muls	r2, r3
 8008414:	0013      	movs	r3, r2
 8008416:	011b      	lsls	r3, r3, #4
 8008418:	1a9b      	subs	r3, r3, r2
 800841a:	43db      	mvns	r3, r3
 800841c:	400b      	ands	r3, r1
 800841e:	001a      	movs	r2, r3
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	435b      	muls	r3, r3
 8008424:	68b9      	ldr	r1, [r7, #8]
 8008426:	434b      	muls	r3, r1
 8008428:	68b9      	ldr	r1, [r7, #8]
 800842a:	434b      	muls	r3, r1
 800842c:	6879      	ldr	r1, [r7, #4]
 800842e:	434b      	muls	r3, r1
 8008430:	431a      	orrs	r2, r3
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	621a      	str	r2, [r3, #32]
}
 8008436:	46c0      	nop			@ (mov r8, r8)
 8008438:	46bd      	mov	sp, r7
 800843a:	b004      	add	sp, #16
 800843c:	bd80      	pop	{r7, pc}

0800843e <LL_GPIO_SetAFPin_8_15>:
{
 800843e:	b580      	push	{r7, lr}
 8008440:	b084      	sub	sp, #16
 8008442:	af00      	add	r7, sp, #0
 8008444:	60f8      	str	r0, [r7, #12]
 8008446:	60b9      	str	r1, [r7, #8]
 8008448:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	0a1b      	lsrs	r3, r3, #8
 8008452:	68ba      	ldr	r2, [r7, #8]
 8008454:	0a12      	lsrs	r2, r2, #8
 8008456:	4353      	muls	r3, r2
 8008458:	68ba      	ldr	r2, [r7, #8]
 800845a:	0a12      	lsrs	r2, r2, #8
 800845c:	4353      	muls	r3, r2
 800845e:	68ba      	ldr	r2, [r7, #8]
 8008460:	0a12      	lsrs	r2, r2, #8
 8008462:	435a      	muls	r2, r3
 8008464:	0013      	movs	r3, r2
 8008466:	011b      	lsls	r3, r3, #4
 8008468:	1a9b      	subs	r3, r3, r2
 800846a:	43db      	mvns	r3, r3
 800846c:	400b      	ands	r3, r1
 800846e:	001a      	movs	r2, r3
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	0a1b      	lsrs	r3, r3, #8
 8008474:	68b9      	ldr	r1, [r7, #8]
 8008476:	0a09      	lsrs	r1, r1, #8
 8008478:	434b      	muls	r3, r1
 800847a:	68b9      	ldr	r1, [r7, #8]
 800847c:	0a09      	lsrs	r1, r1, #8
 800847e:	434b      	muls	r3, r1
 8008480:	68b9      	ldr	r1, [r7, #8]
 8008482:	0a09      	lsrs	r1, r1, #8
 8008484:	434b      	muls	r3, r1
 8008486:	6879      	ldr	r1, [r7, #4]
 8008488:	434b      	muls	r3, r1
 800848a:	431a      	orrs	r2, r3
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8008490:	46c0      	nop			@ (mov r8, r8)
 8008492:	46bd      	mov	sp, r7
 8008494:	b004      	add	sp, #16
 8008496:	bd80      	pop	{r7, pc}

08008498 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80084a2:	2300      	movs	r3, #0
 80084a4:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80084a6:	e048      	b.n	800853a <LL_GPIO_Init+0xa2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	2101      	movs	r1, #1
 80084ae:	68fa      	ldr	r2, [r7, #12]
 80084b0:	4091      	lsls	r1, r2
 80084b2:	000a      	movs	r2, r1
 80084b4:	4013      	ands	r3, r2
 80084b6:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d03a      	beq.n	8008534 <LL_GPIO_Init+0x9c>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d003      	beq.n	80084ce <LL_GPIO_Init+0x36>
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	2b02      	cmp	r3, #2
 80084cc:	d10e      	bne.n	80084ec <LL_GPIO_Init+0x54>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	689a      	ldr	r2, [r3, #8]
 80084d2:	68b9      	ldr	r1, [r7, #8]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	0018      	movs	r0, r3
 80084d8:	f7ff ff56 	bl	8008388 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	6819      	ldr	r1, [r3, #0]
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	68da      	ldr	r2, [r3, #12]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	0018      	movs	r0, r3
 80084e8:	f7ff ff39 	bl	800835e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	691a      	ldr	r2, [r3, #16]
 80084f0:	68b9      	ldr	r1, [r7, #8]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	0018      	movs	r0, r3
 80084f6:	f7ff ff63 	bl	80083c0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	2b02      	cmp	r3, #2
 8008500:	d111      	bne.n	8008526 <LL_GPIO_Init+0x8e>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	2bff      	cmp	r3, #255	@ 0xff
 8008506:	d807      	bhi.n	8008518 <LL_GPIO_Init+0x80>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	695a      	ldr	r2, [r3, #20]
 800850c:	68b9      	ldr	r1, [r7, #8]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	0018      	movs	r0, r3
 8008512:	f7ff ff71 	bl	80083f8 <LL_GPIO_SetAFPin_0_7>
 8008516:	e006      	b.n	8008526 <LL_GPIO_Init+0x8e>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	695a      	ldr	r2, [r3, #20]
 800851c:	68b9      	ldr	r1, [r7, #8]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	0018      	movs	r0, r3
 8008522:	f7ff ff8c 	bl	800843e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	685a      	ldr	r2, [r3, #4]
 800852a:	68b9      	ldr	r1, [r7, #8]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	0018      	movs	r0, r3
 8008530:	f7ff fef9 	bl	8008326 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	3301      	adds	r3, #1
 8008538:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	681a      	ldr	r2, [r3, #0]
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	40da      	lsrs	r2, r3
 8008542:	1e13      	subs	r3, r2, #0
 8008544:	d1b0      	bne.n	80084a8 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8008546:	2300      	movs	r3, #0
}
 8008548:	0018      	movs	r0, r3
 800854a:	46bd      	mov	sp, r7
 800854c:	b004      	add	sp, #16
 800854e:	bd80      	pop	{r7, pc}

08008550 <LL_RCC_HSI_IsReady>:
{
 8008550:	b580      	push	{r7, lr}
 8008552:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8008554:	4b05      	ldr	r3, [pc, #20]	@ (800856c <LL_RCC_HSI_IsReady+0x1c>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	2202      	movs	r2, #2
 800855a:	4013      	ands	r3, r2
 800855c:	3b02      	subs	r3, #2
 800855e:	425a      	negs	r2, r3
 8008560:	4153      	adcs	r3, r2
 8008562:	b2db      	uxtb	r3, r3
}
 8008564:	0018      	movs	r0, r3
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	46c0      	nop			@ (mov r8, r8)
 800856c:	40021000 	.word	0x40021000

08008570 <LL_RCC_LSE_IsReady>:
{
 8008570:	b580      	push	{r7, lr}
 8008572:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8008574:	4b05      	ldr	r3, [pc, #20]	@ (800858c <LL_RCC_LSE_IsReady+0x1c>)
 8008576:	6a1b      	ldr	r3, [r3, #32]
 8008578:	2202      	movs	r2, #2
 800857a:	4013      	ands	r3, r2
 800857c:	3b02      	subs	r3, #2
 800857e:	425a      	negs	r2, r3
 8008580:	4153      	adcs	r3, r2
 8008582:	b2db      	uxtb	r3, r3
}
 8008584:	0018      	movs	r0, r3
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	46c0      	nop			@ (mov r8, r8)
 800858c:	40021000 	.word	0x40021000

08008590 <LL_RCC_GetSysClkSource>:
{
 8008590:	b580      	push	{r7, lr}
 8008592:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008594:	4b03      	ldr	r3, [pc, #12]	@ (80085a4 <LL_RCC_GetSysClkSource+0x14>)
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	220c      	movs	r2, #12
 800859a:	4013      	ands	r3, r2
}
 800859c:	0018      	movs	r0, r3
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
 80085a2:	46c0      	nop			@ (mov r8, r8)
 80085a4:	40021000 	.word	0x40021000

080085a8 <LL_RCC_GetAHBPrescaler>:
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80085ac:	4b03      	ldr	r3, [pc, #12]	@ (80085bc <LL_RCC_GetAHBPrescaler+0x14>)
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	22f0      	movs	r2, #240	@ 0xf0
 80085b2:	4013      	ands	r3, r2
}
 80085b4:	0018      	movs	r0, r3
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	46c0      	nop			@ (mov r8, r8)
 80085bc:	40021000 	.word	0x40021000

080085c0 <LL_RCC_GetAPB1Prescaler>:
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80085c4:	4b03      	ldr	r3, [pc, #12]	@ (80085d4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80085c6:	685a      	ldr	r2, [r3, #4]
 80085c8:	23e0      	movs	r3, #224	@ 0xe0
 80085ca:	00db      	lsls	r3, r3, #3
 80085cc:	4013      	ands	r3, r2
}
 80085ce:	0018      	movs	r0, r3
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}
 80085d4:	40021000 	.word	0x40021000

080085d8 <LL_RCC_GetUSARTClockSource>:
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 80085e0:	4b06      	ldr	r3, [pc, #24]	@ (80085fc <LL_RCC_GetUSARTClockSource+0x24>)
 80085e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085e4:	2103      	movs	r1, #3
 80085e6:	687a      	ldr	r2, [r7, #4]
 80085e8:	4091      	lsls	r1, r2
 80085ea:	000a      	movs	r2, r1
 80085ec:	401a      	ands	r2, r3
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	061b      	lsls	r3, r3, #24
 80085f2:	4313      	orrs	r3, r2
}
 80085f4:	0018      	movs	r0, r3
 80085f6:	46bd      	mov	sp, r7
 80085f8:	b002      	add	sp, #8
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	40021000 	.word	0x40021000

08008600 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8008604:	4b03      	ldr	r3, [pc, #12]	@ (8008614 <LL_RCC_PLL_GetMainSource+0x14>)
 8008606:	685a      	ldr	r2, [r3, #4]
 8008608:	2380      	movs	r3, #128	@ 0x80
 800860a:	025b      	lsls	r3, r3, #9
 800860c:	4013      	ands	r3, r2
}
 800860e:	0018      	movs	r0, r3
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	40021000 	.word	0x40021000

08008618 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 800861c:	4b03      	ldr	r3, [pc, #12]	@ (800862c <LL_RCC_PLL_GetMultiplicator+0x14>)
 800861e:	685a      	ldr	r2, [r3, #4]
 8008620:	23f0      	movs	r3, #240	@ 0xf0
 8008622:	039b      	lsls	r3, r3, #14
 8008624:	4013      	ands	r3, r2
}
 8008626:	0018      	movs	r0, r3
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}
 800862c:	40021000 	.word	0x40021000

08008630 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8008634:	4b03      	ldr	r3, [pc, #12]	@ (8008644 <LL_RCC_PLL_GetPrediv+0x14>)
 8008636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008638:	220f      	movs	r2, #15
 800863a:	4013      	ands	r3, r2
}
 800863c:	0018      	movs	r0, r3
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	46c0      	nop			@ (mov r8, r8)
 8008644:	40021000 	.word	0x40021000

08008648 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8008650:	f000 f85a 	bl	8008708 <RCC_GetSystemClockFreq>
 8008654:	0002      	movs	r2, r0
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	0018      	movs	r0, r3
 8008660:	f000 f878 	bl	8008754 <RCC_GetHCLKClockFreq>
 8008664:	0002      	movs	r2, r0
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	0018      	movs	r0, r3
 8008670:	f000 f886 	bl	8008780 <RCC_GetPCLK1ClockFreq>
 8008674:	0002      	movs	r2, r0
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	609a      	str	r2, [r3, #8]
}
 800867a:	46c0      	nop			@ (mov r8, r8)
 800867c:	46bd      	mov	sp, r7
 800867e:	b002      	add	sp, #8
 8008680:	bd80      	pop	{r7, pc}
	...

08008684 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800868c:	2300      	movs	r3, #0
 800868e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d130      	bne.n	80086f8 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	0018      	movs	r0, r3
 800869a:	f7ff ff9d 	bl	80085d8 <LL_RCC_GetUSARTClockSource>
 800869e:	0003      	movs	r3, r0
 80086a0:	2b03      	cmp	r3, #3
 80086a2:	d00a      	beq.n	80086ba <LL_RCC_GetUSARTClockFreq+0x36>
 80086a4:	d818      	bhi.n	80086d8 <LL_RCC_GetUSARTClockFreq+0x54>
 80086a6:	2b01      	cmp	r3, #1
 80086a8:	d002      	beq.n	80086b0 <LL_RCC_GetUSARTClockFreq+0x2c>
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d00c      	beq.n	80086c8 <LL_RCC_GetUSARTClockFreq+0x44>
 80086ae:	e013      	b.n	80086d8 <LL_RCC_GetUSARTClockFreq+0x54>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80086b0:	f000 f82a 	bl	8008708 <RCC_GetSystemClockFreq>
 80086b4:	0003      	movs	r3, r0
 80086b6:	60fb      	str	r3, [r7, #12]
        break;
 80086b8:	e01e      	b.n	80086f8 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80086ba:	f7ff ff49 	bl	8008550 <LL_RCC_HSI_IsReady>
 80086be:	1e03      	subs	r3, r0, #0
 80086c0:	d017      	beq.n	80086f2 <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 80086c2:	4b10      	ldr	r3, [pc, #64]	@ (8008704 <LL_RCC_GetUSARTClockFreq+0x80>)
 80086c4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80086c6:	e014      	b.n	80086f2 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80086c8:	f7ff ff52 	bl	8008570 <LL_RCC_LSE_IsReady>
 80086cc:	1e03      	subs	r3, r0, #0
 80086ce:	d012      	beq.n	80086f6 <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 80086d0:	2380      	movs	r3, #128	@ 0x80
 80086d2:	021b      	lsls	r3, r3, #8
 80086d4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80086d6:	e00e      	b.n	80086f6 <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80086d8:	f000 f816 	bl	8008708 <RCC_GetSystemClockFreq>
 80086dc:	0003      	movs	r3, r0
 80086de:	0018      	movs	r0, r3
 80086e0:	f000 f838 	bl	8008754 <RCC_GetHCLKClockFreq>
 80086e4:	0003      	movs	r3, r0
 80086e6:	0018      	movs	r0, r3
 80086e8:	f000 f84a 	bl	8008780 <RCC_GetPCLK1ClockFreq>
 80086ec:	0003      	movs	r3, r0
 80086ee:	60fb      	str	r3, [r7, #12]
        break;
 80086f0:	e002      	b.n	80086f8 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 80086f2:	46c0      	nop			@ (mov r8, r8)
 80086f4:	e000      	b.n	80086f8 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 80086f6:	46c0      	nop			@ (mov r8, r8)
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 80086f8:	68fb      	ldr	r3, [r7, #12]
}
 80086fa:	0018      	movs	r0, r3
 80086fc:	46bd      	mov	sp, r7
 80086fe:	b004      	add	sp, #16
 8008700:	bd80      	pop	{r7, pc}
 8008702:	46c0      	nop			@ (mov r8, r8)
 8008704:	007a1200 	.word	0x007a1200

08008708 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b082      	sub	sp, #8
 800870c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800870e:	2300      	movs	r3, #0
 8008710:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8008712:	f7ff ff3d 	bl	8008590 <LL_RCC_GetSysClkSource>
 8008716:	0003      	movs	r3, r0
 8008718:	2b08      	cmp	r3, #8
 800871a:	d00b      	beq.n	8008734 <RCC_GetSystemClockFreq+0x2c>
 800871c:	d80f      	bhi.n	800873e <RCC_GetSystemClockFreq+0x36>
 800871e:	2b00      	cmp	r3, #0
 8008720:	d002      	beq.n	8008728 <RCC_GetSystemClockFreq+0x20>
 8008722:	2b04      	cmp	r3, #4
 8008724:	d003      	beq.n	800872e <RCC_GetSystemClockFreq+0x26>
 8008726:	e00a      	b.n	800873e <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8008728:	4b09      	ldr	r3, [pc, #36]	@ (8008750 <RCC_GetSystemClockFreq+0x48>)
 800872a:	607b      	str	r3, [r7, #4]
      break;
 800872c:	e00a      	b.n	8008744 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800872e:	4b08      	ldr	r3, [pc, #32]	@ (8008750 <RCC_GetSystemClockFreq+0x48>)
 8008730:	607b      	str	r3, [r7, #4]
      break;
 8008732:	e007      	b.n	8008744 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8008734:	f000 f838 	bl	80087a8 <RCC_PLL_GetFreqDomain_SYS>
 8008738:	0003      	movs	r3, r0
 800873a:	607b      	str	r3, [r7, #4]
      break;
 800873c:	e002      	b.n	8008744 <RCC_GetSystemClockFreq+0x3c>
      frequency = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800873e:	4b04      	ldr	r3, [pc, #16]	@ (8008750 <RCC_GetSystemClockFreq+0x48>)
 8008740:	607b      	str	r3, [r7, #4]
      break;
 8008742:	46c0      	nop			@ (mov r8, r8)
  }

  return frequency;
 8008744:	687b      	ldr	r3, [r7, #4]
}
 8008746:	0018      	movs	r0, r3
 8008748:	46bd      	mov	sp, r7
 800874a:	b002      	add	sp, #8
 800874c:	bd80      	pop	{r7, pc}
 800874e:	46c0      	nop			@ (mov r8, r8)
 8008750:	007a1200 	.word	0x007a1200

08008754 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b082      	sub	sp, #8
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800875c:	f7ff ff24 	bl	80085a8 <LL_RCC_GetAHBPrescaler>
 8008760:	0003      	movs	r3, r0
 8008762:	091b      	lsrs	r3, r3, #4
 8008764:	220f      	movs	r2, #15
 8008766:	4013      	ands	r3, r2
 8008768:	4a04      	ldr	r2, [pc, #16]	@ (800877c <RCC_GetHCLKClockFreq+0x28>)
 800876a:	5cd3      	ldrb	r3, [r2, r3]
 800876c:	001a      	movs	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	40d3      	lsrs	r3, r2
}
 8008772:	0018      	movs	r0, r3
 8008774:	46bd      	mov	sp, r7
 8008776:	b002      	add	sp, #8
 8008778:	bd80      	pop	{r7, pc}
 800877a:	46c0      	nop			@ (mov r8, r8)
 800877c:	08009698 	.word	0x08009698

08008780 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8008788:	f7ff ff1a 	bl	80085c0 <LL_RCC_GetAPB1Prescaler>
 800878c:	0003      	movs	r3, r0
 800878e:	0a1b      	lsrs	r3, r3, #8
 8008790:	4a04      	ldr	r2, [pc, #16]	@ (80087a4 <RCC_GetPCLK1ClockFreq+0x24>)
 8008792:	5cd3      	ldrb	r3, [r2, r3]
 8008794:	001a      	movs	r2, r3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	40d3      	lsrs	r3, r2
}
 800879a:	0018      	movs	r0, r3
 800879c:	46bd      	mov	sp, r7
 800879e:	b002      	add	sp, #8
 80087a0:	bd80      	pop	{r7, pc}
 80087a2:	46c0      	nop			@ (mov r8, r8)
 80087a4:	080096a8 	.word	0x080096a8

080087a8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80087a8:	b590      	push	{r4, r7, lr}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80087ae:	2300      	movs	r3, #0
 80087b0:	607b      	str	r3, [r7, #4]
 80087b2:	2300      	movs	r3, #0
 80087b4:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80087b6:	f7ff ff23 	bl	8008600 <LL_RCC_PLL_GetMainSource>
 80087ba:	0003      	movs	r3, r0
 80087bc:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d005      	beq.n	80087d0 <RCC_PLL_GetFreqDomain_SYS+0x28>
 80087c4:	683a      	ldr	r2, [r7, #0]
 80087c6:	2380      	movs	r3, #128	@ 0x80
 80087c8:	025b      	lsls	r3, r3, #9
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d003      	beq.n	80087d6 <RCC_PLL_GetFreqDomain_SYS+0x2e>
 80087ce:	e005      	b.n	80087dc <RCC_PLL_GetFreqDomain_SYS+0x34>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80087d0:	4b0f      	ldr	r3, [pc, #60]	@ (8008810 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 80087d2:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80087d4:	e005      	b.n	80087e2 <RCC_PLL_GetFreqDomain_SYS+0x3a>
      pllinputfreq = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80087d6:	4b0f      	ldr	r3, [pc, #60]	@ (8008814 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80087d8:	607b      	str	r3, [r7, #4]
      break;
 80087da:	e002      	b.n	80087e2 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 80087dc:	4b0c      	ldr	r3, [pc, #48]	@ (8008810 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 80087de:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80087e0:	46c0      	nop			@ (mov r8, r8)
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 80087e2:	f7ff ff25 	bl	8008630 <LL_RCC_PLL_GetPrediv>
 80087e6:	0003      	movs	r3, r0
 80087e8:	3301      	adds	r3, #1
 80087ea:	0019      	movs	r1, r3
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f7f7 fc8b 	bl	8000108 <__udivsi3>
 80087f2:	0003      	movs	r3, r0
 80087f4:	001c      	movs	r4, r3
 80087f6:	f7ff ff0f 	bl	8008618 <LL_RCC_PLL_GetMultiplicator>
 80087fa:	0003      	movs	r3, r0
 80087fc:	0c9b      	lsrs	r3, r3, #18
 80087fe:	220f      	movs	r2, #15
 8008800:	4013      	ands	r3, r2
 8008802:	3302      	adds	r3, #2
 8008804:	4363      	muls	r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8008806:	0018      	movs	r0, r3
 8008808:	46bd      	mov	sp, r7
 800880a:	b003      	add	sp, #12
 800880c:	bd90      	pop	{r4, r7, pc}
 800880e:	46c0      	nop			@ (mov r8, r8)
 8008810:	003d0900 	.word	0x003d0900
 8008814:	007a1200 	.word	0x007a1200

08008818 <LL_TIM_SetPrescaler>:
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	683a      	ldr	r2, [r7, #0]
 8008826:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008828:	46c0      	nop			@ (mov r8, r8)
 800882a:	46bd      	mov	sp, r7
 800882c:	b002      	add	sp, #8
 800882e:	bd80      	pop	{r7, pc}

08008830 <LL_TIM_SetAutoReload>:
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b082      	sub	sp, #8
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	683a      	ldr	r2, [r7, #0]
 800883e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8008840:	46c0      	nop			@ (mov r8, r8)
 8008842:	46bd      	mov	sp, r7
 8008844:	b002      	add	sp, #8
 8008846:	bd80      	pop	{r7, pc}

08008848 <LL_TIM_SetRepetitionCounter>:
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	683a      	ldr	r2, [r7, #0]
 8008856:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008858:	46c0      	nop			@ (mov r8, r8)
 800885a:	46bd      	mov	sp, r7
 800885c:	b002      	add	sp, #8
 800885e:	bd80      	pop	{r7, pc}

08008860 <LL_TIM_OC_SetCompareCH1>:
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	683a      	ldr	r2, [r7, #0]
 800886e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8008870:	46c0      	nop			@ (mov r8, r8)
 8008872:	46bd      	mov	sp, r7
 8008874:	b002      	add	sp, #8
 8008876:	bd80      	pop	{r7, pc}

08008878 <LL_TIM_OC_SetCompareCH2>:
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	683a      	ldr	r2, [r7, #0]
 8008886:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008888:	46c0      	nop			@ (mov r8, r8)
 800888a:	46bd      	mov	sp, r7
 800888c:	b002      	add	sp, #8
 800888e:	bd80      	pop	{r7, pc}

08008890 <LL_TIM_OC_SetCompareCH3>:
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	683a      	ldr	r2, [r7, #0]
 800889e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80088a0:	46c0      	nop			@ (mov r8, r8)
 80088a2:	46bd      	mov	sp, r7
 80088a4:	b002      	add	sp, #8
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <LL_TIM_OC_SetCompareCH4>:
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	683a      	ldr	r2, [r7, #0]
 80088b6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80088b8:	46c0      	nop			@ (mov r8, r8)
 80088ba:	46bd      	mov	sp, r7
 80088bc:	b002      	add	sp, #8
 80088be:	bd80      	pop	{r7, pc}

080088c0 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	695b      	ldr	r3, [r3, #20]
 80088cc:	2201      	movs	r2, #1
 80088ce:	431a      	orrs	r2, r3
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	615a      	str	r2, [r3, #20]
}
 80088d4:	46c0      	nop			@ (mov r8, r8)
 80088d6:	46bd      	mov	sp, r7
 80088d8:	b002      	add	sp, #8
 80088da:	bd80      	pop	{r7, pc}

080088dc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	4a30      	ldr	r2, [pc, #192]	@ (80089b0 <LL_TIM_Init+0xd4>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d003      	beq.n	80088fc <LL_TIM_Init+0x20>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	4a2f      	ldr	r2, [pc, #188]	@ (80089b4 <LL_TIM_Init+0xd8>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d107      	bne.n	800890c <LL_TIM_Init+0x30>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2270      	movs	r2, #112	@ 0x70
 8008900:	4393      	bics	r3, r2
 8008902:	001a      	movs	r2, r3
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	4313      	orrs	r3, r2
 800890a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	4a28      	ldr	r2, [pc, #160]	@ (80089b0 <LL_TIM_Init+0xd4>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d013      	beq.n	800893c <LL_TIM_Init+0x60>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a27      	ldr	r2, [pc, #156]	@ (80089b4 <LL_TIM_Init+0xd8>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d00f      	beq.n	800893c <LL_TIM_Init+0x60>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	4a26      	ldr	r2, [pc, #152]	@ (80089b8 <LL_TIM_Init+0xdc>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d00b      	beq.n	800893c <LL_TIM_Init+0x60>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	4a25      	ldr	r2, [pc, #148]	@ (80089bc <LL_TIM_Init+0xe0>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d007      	beq.n	800893c <LL_TIM_Init+0x60>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	4a24      	ldr	r2, [pc, #144]	@ (80089c0 <LL_TIM_Init+0xe4>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d003      	beq.n	800893c <LL_TIM_Init+0x60>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	4a23      	ldr	r2, [pc, #140]	@ (80089c4 <LL_TIM_Init+0xe8>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d106      	bne.n	800894a <LL_TIM_Init+0x6e>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	4a22      	ldr	r2, [pc, #136]	@ (80089c8 <LL_TIM_Init+0xec>)
 8008940:	401a      	ands	r2, r3
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	68db      	ldr	r3, [r3, #12]
 8008946:	4313      	orrs	r3, r2
 8008948:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	68fa      	ldr	r2, [r7, #12]
 800894e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	689a      	ldr	r2, [r3, #8]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	0011      	movs	r1, r2
 8008958:	0018      	movs	r0, r3
 800895a:	f7ff ff69 	bl	8008830 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	881b      	ldrh	r3, [r3, #0]
 8008962:	001a      	movs	r2, r3
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	0011      	movs	r1, r2
 8008968:	0018      	movs	r0, r3
 800896a:	f7ff ff55 	bl	8008818 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4a0f      	ldr	r2, [pc, #60]	@ (80089b0 <LL_TIM_Init+0xd4>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d00b      	beq.n	800898e <LL_TIM_Init+0xb2>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	4a10      	ldr	r2, [pc, #64]	@ (80089bc <LL_TIM_Init+0xe0>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d007      	beq.n	800898e <LL_TIM_Init+0xb2>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	4a0f      	ldr	r2, [pc, #60]	@ (80089c0 <LL_TIM_Init+0xe4>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d003      	beq.n	800898e <LL_TIM_Init+0xb2>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	4a0e      	ldr	r2, [pc, #56]	@ (80089c4 <LL_TIM_Init+0xe8>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d106      	bne.n	800899c <LL_TIM_Init+0xc0>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	691a      	ldr	r2, [r3, #16]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	0011      	movs	r1, r2
 8008996:	0018      	movs	r0, r3
 8008998:	f7ff ff56 	bl	8008848 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	0018      	movs	r0, r3
 80089a0:	f7ff ff8e 	bl	80088c0 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80089a4:	2300      	movs	r3, #0
}
 80089a6:	0018      	movs	r0, r3
 80089a8:	46bd      	mov	sp, r7
 80089aa:	b004      	add	sp, #16
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	46c0      	nop			@ (mov r8, r8)
 80089b0:	40012c00 	.word	0x40012c00
 80089b4:	40000400 	.word	0x40000400
 80089b8:	40002000 	.word	0x40002000
 80089bc:	40014000 	.word	0x40014000
 80089c0:	40014400 	.word	0x40014400
 80089c4:	40014800 	.word	0x40014800
 80089c8:	fffffcff 	.word	0xfffffcff

080089cc <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80089cc:	b590      	push	{r4, r7, lr}
 80089ce:	b087      	sub	sp, #28
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80089d8:	2317      	movs	r3, #23
 80089da:	18fb      	adds	r3, r7, r3
 80089dc:	2201      	movs	r2, #1
 80089de:	701a      	strb	r2, [r3, #0]

  switch (Channel)
 80089e0:	68ba      	ldr	r2, [r7, #8]
 80089e2:	2380      	movs	r3, #128	@ 0x80
 80089e4:	015b      	lsls	r3, r3, #5
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d036      	beq.n	8008a58 <LL_TIM_OC_Init+0x8c>
 80089ea:	68ba      	ldr	r2, [r7, #8]
 80089ec:	2380      	movs	r3, #128	@ 0x80
 80089ee:	015b      	lsls	r3, r3, #5
 80089f0:	429a      	cmp	r2, r3
 80089f2:	d83c      	bhi.n	8008a6e <LL_TIM_OC_Init+0xa2>
 80089f4:	68ba      	ldr	r2, [r7, #8]
 80089f6:	2380      	movs	r3, #128	@ 0x80
 80089f8:	005b      	lsls	r3, r3, #1
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d021      	beq.n	8008a42 <LL_TIM_OC_Init+0x76>
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	2380      	movs	r3, #128	@ 0x80
 8008a02:	005b      	lsls	r3, r3, #1
 8008a04:	429a      	cmp	r2, r3
 8008a06:	d832      	bhi.n	8008a6e <LL_TIM_OC_Init+0xa2>
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d003      	beq.n	8008a16 <LL_TIM_OC_Init+0x4a>
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	2b10      	cmp	r3, #16
 8008a12:	d00b      	beq.n	8008a2c <LL_TIM_OC_Init+0x60>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8008a14:	e02b      	b.n	8008a6e <LL_TIM_OC_Init+0xa2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8008a16:	2317      	movs	r3, #23
 8008a18:	18fc      	adds	r4, r7, r3
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	0011      	movs	r1, r2
 8008a20:	0018      	movs	r0, r3
 8008a22:	f000 f879 	bl	8008b18 <OC1Config>
 8008a26:	0003      	movs	r3, r0
 8008a28:	7023      	strb	r3, [r4, #0]
      break;
 8008a2a:	e021      	b.n	8008a70 <LL_TIM_OC_Init+0xa4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8008a2c:	2317      	movs	r3, #23
 8008a2e:	18fc      	adds	r4, r7, r3
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	0011      	movs	r1, r2
 8008a36:	0018      	movs	r0, r3
 8008a38:	f000 f8f2 	bl	8008c20 <OC2Config>
 8008a3c:	0003      	movs	r3, r0
 8008a3e:	7023      	strb	r3, [r4, #0]
      break;
 8008a40:	e016      	b.n	8008a70 <LL_TIM_OC_Init+0xa4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8008a42:	2317      	movs	r3, #23
 8008a44:	18fc      	adds	r4, r7, r3
 8008a46:	687a      	ldr	r2, [r7, #4]
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	0011      	movs	r1, r2
 8008a4c:	0018      	movs	r0, r3
 8008a4e:	f000 f971 	bl	8008d34 <OC3Config>
 8008a52:	0003      	movs	r3, r0
 8008a54:	7023      	strb	r3, [r4, #0]
      break;
 8008a56:	e00b      	b.n	8008a70 <LL_TIM_OC_Init+0xa4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8008a58:	2317      	movs	r3, #23
 8008a5a:	18fc      	adds	r4, r7, r3
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	0011      	movs	r1, r2
 8008a62:	0018      	movs	r0, r3
 8008a64:	f000 f9f0 	bl	8008e48 <OC4Config>
 8008a68:	0003      	movs	r3, r0
 8008a6a:	7023      	strb	r3, [r4, #0]
      break;
 8008a6c:	e000      	b.n	8008a70 <LL_TIM_OC_Init+0xa4>
      break;
 8008a6e:	46c0      	nop			@ (mov r8, r8)
  }

  return result;
 8008a70:	2317      	movs	r3, #23
 8008a72:	18fb      	adds	r3, r7, r3
 8008a74:	781b      	ldrb	r3, [r3, #0]
}
 8008a76:	0018      	movs	r0, r3
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	b007      	add	sp, #28
 8008a7c:	bd90      	pop	{r4, r7, pc}
	...

08008a80 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b084      	sub	sp, #16
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	22ff      	movs	r2, #255	@ 0xff
 8008a92:	4393      	bics	r3, r2
 8008a94:	683a      	ldr	r2, [r7, #0]
 8008a96:	7b12      	ldrb	r2, [r2, #12]
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	4a18      	ldr	r2, [pc, #96]	@ (8008b00 <LL_TIM_BDTR_Init+0x80>)
 8008aa0:	401a      	ands	r2, r3
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	4a15      	ldr	r2, [pc, #84]	@ (8008b04 <LL_TIM_BDTR_Init+0x84>)
 8008aae:	401a      	ands	r2, r3
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	4a13      	ldr	r2, [pc, #76]	@ (8008b08 <LL_TIM_BDTR_Init+0x88>)
 8008abc:	401a      	ands	r2, r3
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	4a10      	ldr	r2, [pc, #64]	@ (8008b0c <LL_TIM_BDTR_Init+0x8c>)
 8008aca:	4013      	ands	r3, r2
 8008acc:	683a      	ldr	r2, [r7, #0]
 8008ace:	89d2      	ldrh	r2, [r2, #14]
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	4a0e      	ldr	r2, [pc, #56]	@ (8008b10 <LL_TIM_BDTR_Init+0x90>)
 8008ad8:	401a      	ands	r2, r3
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	691b      	ldr	r3, [r3, #16]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8008b14 <LL_TIM_BDTR_Init+0x94>)
 8008ae6:	401a      	ands	r2, r3
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	695b      	ldr	r3, [r3, #20]
 8008aec:	4313      	orrs	r3, r2
 8008aee:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	68fa      	ldr	r2, [r7, #12]
 8008af4:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	0018      	movs	r0, r3
 8008afa:	46bd      	mov	sp, r7
 8008afc:	b004      	add	sp, #16
 8008afe:	bd80      	pop	{r7, pc}
 8008b00:	fffffcff 	.word	0xfffffcff
 8008b04:	fffffbff 	.word	0xfffffbff
 8008b08:	fffff7ff 	.word	0xfffff7ff
 8008b0c:	ffffefff 	.word	0xffffefff
 8008b10:	ffffdfff 	.word	0xffffdfff
 8008b14:	ffffbfff 	.word	0xffffbfff

08008b18 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b086      	sub	sp, #24
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6a1b      	ldr	r3, [r3, #32]
 8008b26:	2201      	movs	r2, #1
 8008b28:	4393      	bics	r3, r2
 8008b2a:	001a      	movs	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6a1b      	ldr	r3, [r3, #32]
 8008b34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	685b      	ldr	r3, [r3, #4]
 8008b3a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	699b      	ldr	r3, [r3, #24]
 8008b40:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2203      	movs	r2, #3
 8008b46:	4393      	bics	r3, r2
 8008b48:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2270      	movs	r2, #112	@ 0x70
 8008b4e:	4393      	bics	r3, r2
 8008b50:	001a      	movs	r2, r3
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	2202      	movs	r2, #2
 8008b5e:	4393      	bics	r3, r2
 8008b60:	001a      	movs	r2, r3
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	691b      	ldr	r3, [r3, #16]
 8008b66:	4313      	orrs	r3, r2
 8008b68:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	4393      	bics	r3, r2
 8008b70:	001a      	movs	r2, r3
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4a22      	ldr	r2, [pc, #136]	@ (8008c08 <OC1Config+0xf0>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d00b      	beq.n	8008b9a <OC1Config+0x82>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	4a21      	ldr	r2, [pc, #132]	@ (8008c0c <OC1Config+0xf4>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d007      	beq.n	8008b9a <OC1Config+0x82>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	4a20      	ldr	r2, [pc, #128]	@ (8008c10 <OC1Config+0xf8>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d003      	beq.n	8008b9a <OC1Config+0x82>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	4a1f      	ldr	r2, [pc, #124]	@ (8008c14 <OC1Config+0xfc>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d120      	bne.n	8008bdc <OC1Config+0xc4>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	2208      	movs	r2, #8
 8008b9e:	4393      	bics	r3, r2
 8008ba0:	001a      	movs	r2, r3
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	695b      	ldr	r3, [r3, #20]
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	2204      	movs	r2, #4
 8008bb0:	4393      	bics	r3, r2
 8008bb2:	001a      	movs	r2, r3
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	4a15      	ldr	r2, [pc, #84]	@ (8008c18 <OC1Config+0x100>)
 8008bc2:	401a      	ands	r2, r3
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	699b      	ldr	r3, [r3, #24]
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	4a13      	ldr	r2, [pc, #76]	@ (8008c1c <OC1Config+0x104>)
 8008bd0:	401a      	ands	r2, r3
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	69db      	ldr	r3, [r3, #28]
 8008bd6:	005b      	lsls	r3, r3, #1
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	693a      	ldr	r2, [r7, #16]
 8008be0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	68fa      	ldr	r2, [r7, #12]
 8008be6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	68da      	ldr	r2, [r3, #12]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	0011      	movs	r1, r2
 8008bf0:	0018      	movs	r0, r3
 8008bf2:	f7ff fe35 	bl	8008860 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	697a      	ldr	r2, [r7, #20]
 8008bfa:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	0018      	movs	r0, r3
 8008c00:	46bd      	mov	sp, r7
 8008c02:	b006      	add	sp, #24
 8008c04:	bd80      	pop	{r7, pc}
 8008c06:	46c0      	nop			@ (mov r8, r8)
 8008c08:	40012c00 	.word	0x40012c00
 8008c0c:	40014000 	.word	0x40014000
 8008c10:	40014400 	.word	0x40014400
 8008c14:	40014800 	.word	0x40014800
 8008c18:	fffffeff 	.word	0xfffffeff
 8008c1c:	fffffdff 	.word	0xfffffdff

08008c20 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b086      	sub	sp, #24
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6a1b      	ldr	r3, [r3, #32]
 8008c2e:	2210      	movs	r2, #16
 8008c30:	4393      	bics	r3, r2
 8008c32:	001a      	movs	r2, r3
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6a1b      	ldr	r3, [r3, #32]
 8008c3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	699b      	ldr	r3, [r3, #24]
 8008c48:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	4a31      	ldr	r2, [pc, #196]	@ (8008d14 <OC2Config+0xf4>)
 8008c4e:	4013      	ands	r3, r2
 8008c50:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	4a30      	ldr	r2, [pc, #192]	@ (8008d18 <OC2Config+0xf8>)
 8008c56:	401a      	ands	r2, r3
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	021b      	lsls	r3, r3, #8
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	2220      	movs	r2, #32
 8008c66:	4393      	bics	r3, r2
 8008c68:	001a      	movs	r2, r3
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	691b      	ldr	r3, [r3, #16]
 8008c6e:	011b      	lsls	r3, r3, #4
 8008c70:	4313      	orrs	r3, r2
 8008c72:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	2210      	movs	r2, #16
 8008c78:	4393      	bics	r3, r2
 8008c7a:	001a      	movs	r2, r3
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	011b      	lsls	r3, r3, #4
 8008c82:	4313      	orrs	r3, r2
 8008c84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a24      	ldr	r2, [pc, #144]	@ (8008d1c <OC2Config+0xfc>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d00b      	beq.n	8008ca6 <OC2Config+0x86>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	4a23      	ldr	r2, [pc, #140]	@ (8008d20 <OC2Config+0x100>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d007      	beq.n	8008ca6 <OC2Config+0x86>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	4a22      	ldr	r2, [pc, #136]	@ (8008d24 <OC2Config+0x104>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d003      	beq.n	8008ca6 <OC2Config+0x86>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	4a21      	ldr	r2, [pc, #132]	@ (8008d28 <OC2Config+0x108>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d121      	bne.n	8008cea <OC2Config+0xca>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	2280      	movs	r2, #128	@ 0x80
 8008caa:	4393      	bics	r3, r2
 8008cac:	001a      	movs	r2, r3
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	695b      	ldr	r3, [r3, #20]
 8008cb2:	019b      	lsls	r3, r3, #6
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	2240      	movs	r2, #64	@ 0x40
 8008cbc:	4393      	bics	r3, r2
 8008cbe:	001a      	movs	r2, r3
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	689b      	ldr	r3, [r3, #8]
 8008cc4:	019b      	lsls	r3, r3, #6
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	4a17      	ldr	r2, [pc, #92]	@ (8008d2c <OC2Config+0x10c>)
 8008cce:	401a      	ands	r2, r3
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	699b      	ldr	r3, [r3, #24]
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	4a14      	ldr	r2, [pc, #80]	@ (8008d30 <OC2Config+0x110>)
 8008cde:	401a      	ands	r2, r3
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	69db      	ldr	r3, [r3, #28]
 8008ce4:	00db      	lsls	r3, r3, #3
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	68da      	ldr	r2, [r3, #12]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	0011      	movs	r1, r2
 8008cfe:	0018      	movs	r0, r3
 8008d00:	f7ff fdba 	bl	8008878 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	697a      	ldr	r2, [r7, #20]
 8008d08:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008d0a:	2300      	movs	r3, #0
}
 8008d0c:	0018      	movs	r0, r3
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	b006      	add	sp, #24
 8008d12:	bd80      	pop	{r7, pc}
 8008d14:	fffffcff 	.word	0xfffffcff
 8008d18:	ffff8fff 	.word	0xffff8fff
 8008d1c:	40012c00 	.word	0x40012c00
 8008d20:	40014000 	.word	0x40014000
 8008d24:	40014400 	.word	0x40014400
 8008d28:	40014800 	.word	0x40014800
 8008d2c:	fffffbff 	.word	0xfffffbff
 8008d30:	fffff7ff 	.word	0xfffff7ff

08008d34 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b086      	sub	sp, #24
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6a1b      	ldr	r3, [r3, #32]
 8008d42:	4a37      	ldr	r2, [pc, #220]	@ (8008e20 <OC3Config+0xec>)
 8008d44:	401a      	ands	r2, r3
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6a1b      	ldr	r3, [r3, #32]
 8008d4e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2203      	movs	r2, #3
 8008d60:	4393      	bics	r3, r2
 8008d62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2270      	movs	r2, #112	@ 0x70
 8008d68:	4393      	bics	r3, r2
 8008d6a:	001a      	movs	r2, r3
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	4a2b      	ldr	r2, [pc, #172]	@ (8008e24 <OC3Config+0xf0>)
 8008d78:	401a      	ands	r2, r3
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	021b      	lsls	r3, r3, #8
 8008d80:	4313      	orrs	r3, r2
 8008d82:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	4a26      	ldr	r2, [pc, #152]	@ (8008e20 <OC3Config+0xec>)
 8008d88:	401a      	ands	r2, r3
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	021b      	lsls	r3, r3, #8
 8008d90:	4313      	orrs	r3, r2
 8008d92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	4a24      	ldr	r2, [pc, #144]	@ (8008e28 <OC3Config+0xf4>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d00b      	beq.n	8008db4 <OC3Config+0x80>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	4a23      	ldr	r2, [pc, #140]	@ (8008e2c <OC3Config+0xf8>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d007      	beq.n	8008db4 <OC3Config+0x80>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	4a22      	ldr	r2, [pc, #136]	@ (8008e30 <OC3Config+0xfc>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d003      	beq.n	8008db4 <OC3Config+0x80>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4a21      	ldr	r2, [pc, #132]	@ (8008e34 <OC3Config+0x100>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d11f      	bne.n	8008df4 <OC3Config+0xc0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	4a20      	ldr	r2, [pc, #128]	@ (8008e38 <OC3Config+0x104>)
 8008db8:	401a      	ands	r2, r3
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	695b      	ldr	r3, [r3, #20]
 8008dbe:	029b      	lsls	r3, r3, #10
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	4a1d      	ldr	r2, [pc, #116]	@ (8008e3c <OC3Config+0x108>)
 8008dc8:	401a      	ands	r2, r3
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	689b      	ldr	r3, [r3, #8]
 8008dce:	029b      	lsls	r3, r3, #10
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	4a1a      	ldr	r2, [pc, #104]	@ (8008e40 <OC3Config+0x10c>)
 8008dd8:	401a      	ands	r2, r3
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	699b      	ldr	r3, [r3, #24]
 8008dde:	011b      	lsls	r3, r3, #4
 8008de0:	4313      	orrs	r3, r2
 8008de2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	4a17      	ldr	r2, [pc, #92]	@ (8008e44 <OC3Config+0x110>)
 8008de8:	401a      	ands	r2, r3
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	69db      	ldr	r3, [r3, #28]
 8008dee:	015b      	lsls	r3, r3, #5
 8008df0:	4313      	orrs	r3, r2
 8008df2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	693a      	ldr	r2, [r7, #16]
 8008df8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	68fa      	ldr	r2, [r7, #12]
 8008dfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	68da      	ldr	r2, [r3, #12]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	0011      	movs	r1, r2
 8008e08:	0018      	movs	r0, r3
 8008e0a:	f7ff fd41 	bl	8008890 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	697a      	ldr	r2, [r7, #20]
 8008e12:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008e14:	2300      	movs	r3, #0
}
 8008e16:	0018      	movs	r0, r3
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	b006      	add	sp, #24
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	46c0      	nop			@ (mov r8, r8)
 8008e20:	fffffeff 	.word	0xfffffeff
 8008e24:	fffffdff 	.word	0xfffffdff
 8008e28:	40012c00 	.word	0x40012c00
 8008e2c:	40014000 	.word	0x40014000
 8008e30:	40014400 	.word	0x40014400
 8008e34:	40014800 	.word	0x40014800
 8008e38:	fffff7ff 	.word	0xfffff7ff
 8008e3c:	fffffbff 	.word	0xfffffbff
 8008e40:	ffffefff 	.word	0xffffefff
 8008e44:	ffffdfff 	.word	0xffffdfff

08008e48 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b086      	sub	sp, #24
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6a1b      	ldr	r3, [r3, #32]
 8008e56:	4a2b      	ldr	r2, [pc, #172]	@ (8008f04 <OC4Config+0xbc>)
 8008e58:	401a      	ands	r2, r3
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6a1b      	ldr	r3, [r3, #32]
 8008e62:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	69db      	ldr	r3, [r3, #28]
 8008e6e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	4a25      	ldr	r2, [pc, #148]	@ (8008f08 <OC4Config+0xc0>)
 8008e74:	4013      	ands	r3, r2
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	4a24      	ldr	r2, [pc, #144]	@ (8008f0c <OC4Config+0xc4>)
 8008e7c:	401a      	ands	r2, r3
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	021b      	lsls	r3, r3, #8
 8008e84:	4313      	orrs	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	4a21      	ldr	r2, [pc, #132]	@ (8008f10 <OC4Config+0xc8>)
 8008e8c:	401a      	ands	r2, r3
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	031b      	lsls	r3, r3, #12
 8008e94:	4313      	orrs	r3, r2
 8008e96:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	4a1a      	ldr	r2, [pc, #104]	@ (8008f04 <OC4Config+0xbc>)
 8008e9c:	401a      	ands	r2, r3
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	685b      	ldr	r3, [r3, #4]
 8008ea2:	031b      	lsls	r3, r3, #12
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	4a1a      	ldr	r2, [pc, #104]	@ (8008f14 <OC4Config+0xcc>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d00b      	beq.n	8008ec8 <OC4Config+0x80>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	4a19      	ldr	r2, [pc, #100]	@ (8008f18 <OC4Config+0xd0>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d007      	beq.n	8008ec8 <OC4Config+0x80>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4a18      	ldr	r2, [pc, #96]	@ (8008f1c <OC4Config+0xd4>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d003      	beq.n	8008ec8 <OC4Config+0x80>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	4a17      	ldr	r2, [pc, #92]	@ (8008f20 <OC4Config+0xd8>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d107      	bne.n	8008ed8 <OC4Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	4a16      	ldr	r2, [pc, #88]	@ (8008f24 <OC4Config+0xdc>)
 8008ecc:	401a      	ands	r2, r3
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	019b      	lsls	r3, r3, #6
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	697a      	ldr	r2, [r7, #20]
 8008edc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	68fa      	ldr	r2, [r7, #12]
 8008ee2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	68da      	ldr	r2, [r3, #12]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	0011      	movs	r1, r2
 8008eec:	0018      	movs	r0, r3
 8008eee:	f7ff fcdb 	bl	80088a8 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	693a      	ldr	r2, [r7, #16]
 8008ef6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008ef8:	2300      	movs	r3, #0
}
 8008efa:	0018      	movs	r0, r3
 8008efc:	46bd      	mov	sp, r7
 8008efe:	b006      	add	sp, #24
 8008f00:	bd80      	pop	{r7, pc}
 8008f02:	46c0      	nop			@ (mov r8, r8)
 8008f04:	ffffefff 	.word	0xffffefff
 8008f08:	fffffcff 	.word	0xfffffcff
 8008f0c:	ffff8fff 	.word	0xffff8fff
 8008f10:	ffffdfff 	.word	0xffffdfff
 8008f14:	40012c00 	.word	0x40012c00
 8008f18:	40014000 	.word	0x40014000
 8008f1c:	40014400 	.word	0x40014400
 8008f20:	40014800 	.word	0x40014800
 8008f24:	ffffbfff 	.word	0xffffbfff

08008f28 <LL_USART_IsEnabled>:
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2201      	movs	r2, #1
 8008f36:	4013      	ands	r3, r2
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d101      	bne.n	8008f40 <LL_USART_IsEnabled+0x18>
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e000      	b.n	8008f42 <LL_USART_IsEnabled+0x1a>
 8008f40:	2300      	movs	r3, #0
}
 8008f42:	0018      	movs	r0, r3
 8008f44:	46bd      	mov	sp, r7
 8008f46:	b002      	add	sp, #8
 8008f48:	bd80      	pop	{r7, pc}
	...

08008f4c <LL_USART_SetStopBitsLength>:
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b082      	sub	sp, #8
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	4a05      	ldr	r2, [pc, #20]	@ (8008f70 <LL_USART_SetStopBitsLength+0x24>)
 8008f5c:	401a      	ands	r2, r3
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	431a      	orrs	r2, r3
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	605a      	str	r2, [r3, #4]
}
 8008f66:	46c0      	nop			@ (mov r8, r8)
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	b002      	add	sp, #8
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	46c0      	nop			@ (mov r8, r8)
 8008f70:	ffffcfff 	.word	0xffffcfff

08008f74 <LL_USART_SetHWFlowCtrl>:
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b082      	sub	sp, #8
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	4a05      	ldr	r2, [pc, #20]	@ (8008f98 <LL_USART_SetHWFlowCtrl+0x24>)
 8008f84:	401a      	ands	r2, r3
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	431a      	orrs	r2, r3
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	609a      	str	r2, [r3, #8]
}
 8008f8e:	46c0      	nop			@ (mov r8, r8)
 8008f90:	46bd      	mov	sp, r7
 8008f92:	b002      	add	sp, #8
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	46c0      	nop			@ (mov r8, r8)
 8008f98:	fffffcff 	.word	0xfffffcff

08008f9c <LL_USART_SetBaudRate>:
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b086      	sub	sp, #24
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	60b9      	str	r1, [r7, #8]
 8008fa6:	607a      	str	r2, [r7, #4]
 8008fa8:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8008faa:	687a      	ldr	r2, [r7, #4]
 8008fac:	2380      	movs	r3, #128	@ 0x80
 8008fae:	021b      	lsls	r3, r3, #8
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d11c      	bne.n	8008fee <LL_USART_SetBaudRate+0x52>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	005a      	lsls	r2, r3, #1
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	085b      	lsrs	r3, r3, #1
 8008fbc:	18d3      	adds	r3, r2, r3
 8008fbe:	6839      	ldr	r1, [r7, #0]
 8008fc0:	0018      	movs	r0, r3
 8008fc2:	f7f7 f8a1 	bl	8000108 <__udivsi3>
 8008fc6:	0003      	movs	r3, r0
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	4a10      	ldr	r2, [pc, #64]	@ (8009010 <LL_USART_SetBaudRate+0x74>)
 8008fd0:	4013      	ands	r3, r2
 8008fd2:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	085b      	lsrs	r3, r3, #1
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	001a      	movs	r2, r3
 8008fdc:	2307      	movs	r3, #7
 8008fde:	4013      	ands	r3, r2
 8008fe0:	693a      	ldr	r2, [r7, #16]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	693a      	ldr	r2, [r7, #16]
 8008fea:	60da      	str	r2, [r3, #12]
}
 8008fec:	e00c      	b.n	8009008 <LL_USART_SetBaudRate+0x6c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	085a      	lsrs	r2, r3, #1
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	18d3      	adds	r3, r2, r3
 8008ff6:	6839      	ldr	r1, [r7, #0]
 8008ff8:	0018      	movs	r0, r3
 8008ffa:	f7f7 f885 	bl	8000108 <__udivsi3>
 8008ffe:	0003      	movs	r3, r0
 8009000:	b29b      	uxth	r3, r3
 8009002:	001a      	movs	r2, r3
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	60da      	str	r2, [r3, #12]
}
 8009008:	46c0      	nop			@ (mov r8, r8)
 800900a:	46bd      	mov	sp, r7
 800900c:	b006      	add	sp, #24
 800900e:	bd80      	pop	{r7, pc}
 8009010:	0000fff0 	.word	0x0000fff0

08009014 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8009014:	b590      	push	{r4, r7, lr}
 8009016:	b089      	sub	sp, #36	@ 0x24
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800901e:	231f      	movs	r3, #31
 8009020:	18fb      	adds	r3, r7, r3
 8009022:	2201      	movs	r2, #1
 8009024:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8009026:	2300      	movs	r3, #0
 8009028:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	0018      	movs	r0, r3
 800902e:	f7ff ff7b 	bl	8008f28 <LL_USART_IsEnabled>
 8009032:	1e03      	subs	r3, r0, #0
 8009034:	d148      	bne.n	80090c8 <LL_USART_Init+0xb4>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a27      	ldr	r2, [pc, #156]	@ (80090d8 <LL_USART_Init+0xc4>)
 800903c:	401a      	ands	r2, r3
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	6859      	ldr	r1, [r3, #4]
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	68db      	ldr	r3, [r3, #12]
 8009046:	4319      	orrs	r1, r3
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	691b      	ldr	r3, [r3, #16]
 800904c:	4319      	orrs	r1, r3
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	430b      	orrs	r3, r1
 8009054:	431a      	orrs	r2, r3
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	689a      	ldr	r2, [r3, #8]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	0011      	movs	r1, r2
 8009062:	0018      	movs	r0, r3
 8009064:	f7ff ff72 	bl	8008f4c <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	695a      	ldr	r2, [r3, #20]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	0011      	movs	r1, r2
 8009070:	0018      	movs	r0, r3
 8009072:	f7ff ff7f 	bl	8008f74 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	4a18      	ldr	r2, [pc, #96]	@ (80090dc <LL_USART_Init+0xc8>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d105      	bne.n	800908a <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800907e:	2000      	movs	r0, #0
 8009080:	f7ff fb00 	bl	8008684 <LL_RCC_GetUSARTClockFreq>
 8009084:	0003      	movs	r3, r0
 8009086:	61bb      	str	r3, [r7, #24]
 8009088:	e00b      	b.n	80090a2 <LL_USART_Init+0x8e>
    }
#if defined(USART2)
    else if (USARTx == USART2)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4a14      	ldr	r2, [pc, #80]	@ (80090e0 <LL_USART_Init+0xcc>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d107      	bne.n	80090a2 <LL_USART_Init+0x8e>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8009092:	240c      	movs	r4, #12
 8009094:	193b      	adds	r3, r7, r4
 8009096:	0018      	movs	r0, r3
 8009098:	f7ff fad6 	bl	8008648 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800909c:	193b      	adds	r3, r7, r4
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d00f      	beq.n	80090c8 <LL_USART_Init+0xb4>
        && (USART_InitStruct->BaudRate != 0U))
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d00b      	beq.n	80090c8 <LL_USART_Init+0xb4>
    {
      status = SUCCESS;
 80090b0:	231f      	movs	r3, #31
 80090b2:	18fb      	adds	r3, r7, r3
 80090b4:	2200      	movs	r2, #0
 80090b6:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80090c0:	69b9      	ldr	r1, [r7, #24]
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f7ff ff6a 	bl	8008f9c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80090c8:	231f      	movs	r3, #31
 80090ca:	18fb      	adds	r3, r7, r3
 80090cc:	781b      	ldrb	r3, [r3, #0]
}
 80090ce:	0018      	movs	r0, r3
 80090d0:	46bd      	mov	sp, r7
 80090d2:	b009      	add	sp, #36	@ 0x24
 80090d4:	bd90      	pop	{r4, r7, pc}
 80090d6:	46c0      	nop			@ (mov r8, r8)
 80090d8:	ffff69f3 	.word	0xffff69f3
 80090dc:	40013800 	.word	0x40013800
 80090e0:	40004400 	.word	0x40004400

080090e4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80090ee:	6839      	ldr	r1, [r7, #0]
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f7f7 f809 	bl	8000108 <__udivsi3>
 80090f6:	0003      	movs	r3, r0
 80090f8:	001a      	movs	r2, r3
 80090fa:	4b06      	ldr	r3, [pc, #24]	@ (8009114 <LL_InitTick+0x30>)
 80090fc:	3a01      	subs	r2, #1
 80090fe:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8009100:	4b04      	ldr	r3, [pc, #16]	@ (8009114 <LL_InitTick+0x30>)
 8009102:	2200      	movs	r2, #0
 8009104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009106:	4b03      	ldr	r3, [pc, #12]	@ (8009114 <LL_InitTick+0x30>)
 8009108:	2205      	movs	r2, #5
 800910a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800910c:	46c0      	nop			@ (mov r8, r8)
 800910e:	46bd      	mov	sp, r7
 8009110:	b002      	add	sp, #8
 8009112:	bd80      	pop	{r7, pc}
 8009114:	e000e010 	.word	0xe000e010

08009118 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b082      	sub	sp, #8
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8009120:	23fa      	movs	r3, #250	@ 0xfa
 8009122:	009a      	lsls	r2, r3, #2
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	0011      	movs	r1, r2
 8009128:	0018      	movs	r0, r3
 800912a:	f7ff ffdb 	bl	80090e4 <LL_InitTick>
}
 800912e:	46c0      	nop			@ (mov r8, r8)
 8009130:	46bd      	mov	sp, r7
 8009132:	b002      	add	sp, #8
 8009134:	bd80      	pop	{r7, pc}
	...

08009138 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b082      	sub	sp, #8
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8009140:	4b03      	ldr	r3, [pc, #12]	@ (8009150 <LL_SetSystemCoreClock+0x18>)
 8009142:	687a      	ldr	r2, [r7, #4]
 8009144:	601a      	str	r2, [r3, #0]
}
 8009146:	46c0      	nop			@ (mov r8, r8)
 8009148:	46bd      	mov	sp, r7
 800914a:	b002      	add	sp, #8
 800914c:	bd80      	pop	{r7, pc}
 800914e:	46c0      	nop			@ (mov r8, r8)
 8009150:	20000000 	.word	0x20000000

08009154 <memset>:
 8009154:	0003      	movs	r3, r0
 8009156:	1882      	adds	r2, r0, r2
 8009158:	4293      	cmp	r3, r2
 800915a:	d100      	bne.n	800915e <memset+0xa>
 800915c:	4770      	bx	lr
 800915e:	7019      	strb	r1, [r3, #0]
 8009160:	3301      	adds	r3, #1
 8009162:	e7f9      	b.n	8009158 <memset+0x4>

08009164 <__errno>:
 8009164:	4b01      	ldr	r3, [pc, #4]	@ (800916c <__errno+0x8>)
 8009166:	6818      	ldr	r0, [r3, #0]
 8009168:	4770      	bx	lr
 800916a:	46c0      	nop			@ (mov r8, r8)
 800916c:	20000004 	.word	0x20000004

08009170 <__libc_init_array>:
 8009170:	b570      	push	{r4, r5, r6, lr}
 8009172:	2600      	movs	r6, #0
 8009174:	4c0c      	ldr	r4, [pc, #48]	@ (80091a8 <__libc_init_array+0x38>)
 8009176:	4d0d      	ldr	r5, [pc, #52]	@ (80091ac <__libc_init_array+0x3c>)
 8009178:	1b64      	subs	r4, r4, r5
 800917a:	10a4      	asrs	r4, r4, #2
 800917c:	42a6      	cmp	r6, r4
 800917e:	d109      	bne.n	8009194 <__libc_init_array+0x24>
 8009180:	2600      	movs	r6, #0
 8009182:	f000 f8b3 	bl	80092ec <_init>
 8009186:	4c0a      	ldr	r4, [pc, #40]	@ (80091b0 <__libc_init_array+0x40>)
 8009188:	4d0a      	ldr	r5, [pc, #40]	@ (80091b4 <__libc_init_array+0x44>)
 800918a:	1b64      	subs	r4, r4, r5
 800918c:	10a4      	asrs	r4, r4, #2
 800918e:	42a6      	cmp	r6, r4
 8009190:	d105      	bne.n	800919e <__libc_init_array+0x2e>
 8009192:	bd70      	pop	{r4, r5, r6, pc}
 8009194:	00b3      	lsls	r3, r6, #2
 8009196:	58eb      	ldr	r3, [r5, r3]
 8009198:	4798      	blx	r3
 800919a:	3601      	adds	r6, #1
 800919c:	e7ee      	b.n	800917c <__libc_init_array+0xc>
 800919e:	00b3      	lsls	r3, r6, #2
 80091a0:	58eb      	ldr	r3, [r5, r3]
 80091a2:	4798      	blx	r3
 80091a4:	3601      	adds	r6, #1
 80091a6:	e7f2      	b.n	800918e <__libc_init_array+0x1e>
 80091a8:	080097c8 	.word	0x080097c8
 80091ac:	080097c8 	.word	0x080097c8
 80091b0:	080097cc 	.word	0x080097cc
 80091b4:	080097c8 	.word	0x080097c8

080091b8 <memcpy>:
 80091b8:	2300      	movs	r3, #0
 80091ba:	b510      	push	{r4, lr}
 80091bc:	429a      	cmp	r2, r3
 80091be:	d100      	bne.n	80091c2 <memcpy+0xa>
 80091c0:	bd10      	pop	{r4, pc}
 80091c2:	5ccc      	ldrb	r4, [r1, r3]
 80091c4:	54c4      	strb	r4, [r0, r3]
 80091c6:	3301      	adds	r3, #1
 80091c8:	e7f8      	b.n	80091bc <memcpy+0x4>

080091ca <sqrtf>:
 80091ca:	b570      	push	{r4, r5, r6, lr}
 80091cc:	1c05      	adds	r5, r0, #0
 80091ce:	f000 f819 	bl	8009204 <__ieee754_sqrtf>
 80091d2:	1c29      	adds	r1, r5, #0
 80091d4:	1c04      	adds	r4, r0, #0
 80091d6:	1c28      	adds	r0, r5, #0
 80091d8:	f7f8 f844 	bl	8001264 <__aeabi_fcmpun>
 80091dc:	2800      	cmp	r0, #0
 80091de:	d10e      	bne.n	80091fe <sqrtf+0x34>
 80091e0:	2100      	movs	r1, #0
 80091e2:	1c28      	adds	r0, r5, #0
 80091e4:	f7f7 f82e 	bl	8000244 <__aeabi_fcmplt>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	d008      	beq.n	80091fe <sqrtf+0x34>
 80091ec:	f7ff ffba 	bl	8009164 <__errno>
 80091f0:	2321      	movs	r3, #33	@ 0x21
 80091f2:	2100      	movs	r1, #0
 80091f4:	6003      	str	r3, [r0, #0]
 80091f6:	1c08      	adds	r0, r1, #0
 80091f8:	f7f7 faa8 	bl	800074c <__aeabi_fdiv>
 80091fc:	1c04      	adds	r4, r0, #0
 80091fe:	1c20      	adds	r0, r4, #0
 8009200:	bd70      	pop	{r4, r5, r6, pc}
	...

08009204 <__ieee754_sqrtf>:
 8009204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009206:	21ff      	movs	r1, #255	@ 0xff
 8009208:	0042      	lsls	r2, r0, #1
 800920a:	0003      	movs	r3, r0
 800920c:	1c04      	adds	r4, r0, #0
 800920e:	0852      	lsrs	r2, r2, #1
 8009210:	05c9      	lsls	r1, r1, #23
 8009212:	428a      	cmp	r2, r1
 8009214:	d309      	bcc.n	800922a <__ieee754_sqrtf+0x26>
 8009216:	1c01      	adds	r1, r0, #0
 8009218:	f7f7 fc66 	bl	8000ae8 <__aeabi_fmul>
 800921c:	1c01      	adds	r1, r0, #0
 800921e:	1c20      	adds	r0, r4, #0
 8009220:	f7f7 f8a2 	bl	8000368 <__aeabi_fadd>
 8009224:	1c04      	adds	r4, r0, #0
 8009226:	1c20      	adds	r0, r4, #0
 8009228:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800922a:	2a00      	cmp	r2, #0
 800922c:	d0fb      	beq.n	8009226 <__ieee754_sqrtf+0x22>
 800922e:	2800      	cmp	r0, #0
 8009230:	da06      	bge.n	8009240 <__ieee754_sqrtf+0x3c>
 8009232:	1c01      	adds	r1, r0, #0
 8009234:	f7f7 fdb2 	bl	8000d9c <__aeabi_fsub>
 8009238:	1c01      	adds	r1, r0, #0
 800923a:	f7f7 fa87 	bl	800074c <__aeabi_fdiv>
 800923e:	e7f1      	b.n	8009224 <__ieee754_sqrtf+0x20>
 8009240:	0002      	movs	r2, r0
 8009242:	400a      	ands	r2, r1
 8009244:	4208      	tst	r0, r1
 8009246:	d040      	beq.n	80092ca <__ieee754_sqrtf+0xc6>
 8009248:	15c1      	asrs	r1, r0, #23
 800924a:	2280      	movs	r2, #128	@ 0x80
 800924c:	000f      	movs	r7, r1
 800924e:	025b      	lsls	r3, r3, #9
 8009250:	0a5b      	lsrs	r3, r3, #9
 8009252:	0412      	lsls	r2, r2, #16
 8009254:	3f7f      	subs	r7, #127	@ 0x7f
 8009256:	4313      	orrs	r3, r2
 8009258:	07c9      	lsls	r1, r1, #31
 800925a:	d400      	bmi.n	800925e <__ieee754_sqrtf+0x5a>
 800925c:	005b      	lsls	r3, r3, #1
 800925e:	2400      	movs	r4, #0
 8009260:	2180      	movs	r1, #128	@ 0x80
 8009262:	2019      	movs	r0, #25
 8009264:	0026      	movs	r6, r4
 8009266:	107f      	asrs	r7, r7, #1
 8009268:	005b      	lsls	r3, r3, #1
 800926a:	0449      	lsls	r1, r1, #17
 800926c:	1875      	adds	r5, r6, r1
 800926e:	001a      	movs	r2, r3
 8009270:	429d      	cmp	r5, r3
 8009272:	dc02      	bgt.n	800927a <__ieee754_sqrtf+0x76>
 8009274:	186e      	adds	r6, r5, r1
 8009276:	1b5a      	subs	r2, r3, r5
 8009278:	1864      	adds	r4, r4, r1
 800927a:	3801      	subs	r0, #1
 800927c:	0053      	lsls	r3, r2, #1
 800927e:	0849      	lsrs	r1, r1, #1
 8009280:	2800      	cmp	r0, #0
 8009282:	d1f3      	bne.n	800926c <__ieee754_sqrtf+0x68>
 8009284:	2a00      	cmp	r2, #0
 8009286:	d019      	beq.n	80092bc <__ieee754_sqrtf+0xb8>
 8009288:	4d16      	ldr	r5, [pc, #88]	@ (80092e4 <__ieee754_sqrtf+0xe0>)
 800928a:	4e17      	ldr	r6, [pc, #92]	@ (80092e8 <__ieee754_sqrtf+0xe4>)
 800928c:	6828      	ldr	r0, [r5, #0]
 800928e:	6831      	ldr	r1, [r6, #0]
 8009290:	682b      	ldr	r3, [r5, #0]
 8009292:	9301      	str	r3, [sp, #4]
 8009294:	f7f7 fd82 	bl	8000d9c <__aeabi_fsub>
 8009298:	1c01      	adds	r1, r0, #0
 800929a:	9801      	ldr	r0, [sp, #4]
 800929c:	f7f6 ffdc 	bl	8000258 <__aeabi_fcmple>
 80092a0:	2800      	cmp	r0, #0
 80092a2:	d00b      	beq.n	80092bc <__ieee754_sqrtf+0xb8>
 80092a4:	6828      	ldr	r0, [r5, #0]
 80092a6:	6831      	ldr	r1, [r6, #0]
 80092a8:	f7f7 f85e 	bl	8000368 <__aeabi_fadd>
 80092ac:	682d      	ldr	r5, [r5, #0]
 80092ae:	1c01      	adds	r1, r0, #0
 80092b0:	1c28      	adds	r0, r5, #0
 80092b2:	f7f6 ffc7 	bl	8000244 <__aeabi_fcmplt>
 80092b6:	2800      	cmp	r0, #0
 80092b8:	d010      	beq.n	80092dc <__ieee754_sqrtf+0xd8>
 80092ba:	3402      	adds	r4, #2
 80092bc:	23fc      	movs	r3, #252	@ 0xfc
 80092be:	1064      	asrs	r4, r4, #1
 80092c0:	059b      	lsls	r3, r3, #22
 80092c2:	18e3      	adds	r3, r4, r3
 80092c4:	05fc      	lsls	r4, r7, #23
 80092c6:	18e4      	adds	r4, r4, r3
 80092c8:	e7ad      	b.n	8009226 <__ieee754_sqrtf+0x22>
 80092ca:	2080      	movs	r0, #128	@ 0x80
 80092cc:	0400      	lsls	r0, r0, #16
 80092ce:	005b      	lsls	r3, r3, #1
 80092d0:	0011      	movs	r1, r2
 80092d2:	3201      	adds	r2, #1
 80092d4:	4203      	tst	r3, r0
 80092d6:	d0fa      	beq.n	80092ce <__ieee754_sqrtf+0xca>
 80092d8:	4249      	negs	r1, r1
 80092da:	e7b6      	b.n	800924a <__ieee754_sqrtf+0x46>
 80092dc:	2301      	movs	r3, #1
 80092de:	3401      	adds	r4, #1
 80092e0:	439c      	bics	r4, r3
 80092e2:	e7eb      	b.n	80092bc <__ieee754_sqrtf+0xb8>
 80092e4:	080097c4 	.word	0x080097c4
 80092e8:	080097c0 	.word	0x080097c0

080092ec <_init>:
 80092ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ee:	46c0      	nop			@ (mov r8, r8)
 80092f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092f2:	bc08      	pop	{r3}
 80092f4:	469e      	mov	lr, r3
 80092f6:	4770      	bx	lr

080092f8 <_fini>:
 80092f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fa:	46c0      	nop			@ (mov r8, r8)
 80092fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092fe:	bc08      	pop	{r3}
 8009300:	469e      	mov	lr, r3
 8009302:	4770      	bx	lr
