
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

Modified Files: 5
FID:  path (prevtimestamp, timestamp)
9        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0.v (2021-02-04 14:37:36, 2021-02-17 21:27:23)
10       C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (2021-02-04 14:37:36, 2021-02-17 21:27:23)
6        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v (2021-02-17 21:02:57, 2021-02-17 22:02:47)
22       C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v (2021-02-08 15:01:20, 2021-02-17 21:49:41)
7        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v (2021-02-17 20:57:16, 2021-02-17 21:19:57)

*******************************************************************
Modules that may have changed as a result of file changes: 5
MID:  lib.cell.view
0        work.CoreSCCB.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v (2021-02-17 21:02:57, 2021-02-17 22:02:47) <-- (module definition)
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v (2021-02-17 20:57:16, 2021-02-17 21:19:57) <-- (may instantiate this module)
3        work.FCCC_C0.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0.v (2021-02-04 14:37:36, 2021-02-17 21:27:23) <-- (module definition)
4        work.FCCC_C0_FCCC_C0_0_FCCC.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0.v (2021-02-04 14:37:36, 2021-02-17 21:27:23) <-- (may instantiate this module)
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (2021-02-04 14:37:36, 2021-02-17 21:27:23) <-- (module definition)
14       work.clock_divider.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v (2021-02-08 15:01:20, 2021-02-17 21:49:41) <-- (module definition)
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v (2021-02-17 20:57:16, 2021-02-17 21:19:57) <-- (may instantiate this module)
1        work.config_sccb.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v (2021-02-17 20:57:16, 2021-02-17 21:19:57) <-- (module definition)

*******************************************************************
Unmodified files: 9
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v (2019-07-02 06:54:09)
1        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v (2019-07-02 06:54:10)
2        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v (2019-07-02 06:54:10)
3        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh (2019-07-02 06:54:10)
4        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v (2019-07-02 06:54:10)
8        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2021-01-19 23:49:41)
11       C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0.v (2021-01-28 01:47:28)
12       C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (2021-01-28 01:47:28)
5        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v (2021-02-17 21:02:22)

*******************************************************************
Unchanged modules: 9
MID:  lib.cell.view
5        work.OSC_C0.verilog
6        work.OSC_C0_OSC_C0_0_OSC.verilog
7        work.RCOSC_1MHZ.verilog
8        work.RCOSC_1MHZ_FAB.verilog
9        work.RCOSC_25_50MHZ.verilog
10       work.RCOSC_25_50MHZ_FAB.verilog
11       work.XTLOSC.verilog
12       work.XTLOSC_FAB.verilog
2        work.sccb_design.verilog
