Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Dec 14 22:39:50 2025
| Host         : EMBKSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file ZModem_top_wrapper_timing_summary_routed.rpt -pb ZModem_top_wrapper_timing_summary_routed.pb -rpx ZModem_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZModem_top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      80          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.977        0.000                      0                 5223        0.040        0.000                      0                 5223        4.020        0.000                       0                  1817  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.977        0.000                      0                 3673        0.040        0.000                      0                 3673        4.020        0.000                       0                  1817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.314        0.000                      0                 1550        0.761        0.000                      0                 1550  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[0]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_153
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[10]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_143
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[11]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_142
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[12]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_141
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[13]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_140
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[14]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_139
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[15]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_138
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[16]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_137
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[17]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_136
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.887ns (78.506%)  route 1.612ns (21.494%))
  Logic Levels:           6  (CARRY4=5 DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 12.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.831     3.125    ZModem_top_i/qpsk_demodulator_0/inst/clk
    SLICE_X44Y119        FDRE                                         r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_6_psbram_1/Q
                         net (fo=1, routed)           0.595     4.176    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_0[0]
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.832 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.832    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_5_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.946    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.060    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_3_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.174    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_i_1/O[0]
                         net (fo=19, routed)          1.015     6.411    ZModem_top_i/qpsk_demodulator_0/inst/q_mix1[31]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.211    10.622 r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix0/PCOUT[18]
                         net (fo=1, routed)           0.002    10.624    ZModem_top_i/qpsk_demodulator_0/inst/q_mix0_n_135
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.729    12.908    ZModem_top_i/qpsk_demodulator_0/inst/clk
    DSP48_X2Y49          DSP48E1                                      r  ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
                         clock pessimism              0.247    13.155    
                         clock uncertainty           -0.154    13.000    
    DSP48_X2Y49          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.600    ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  0.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ZModem_top_i/aes_encrypt_0/inst/ciphertext_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[77]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.626%)  route 0.205ns (52.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.627     0.963    ZModem_top_i/aes_encrypt_0/inst/clk
    SLICE_X49Y127        FDCE                                         r  ZModem_top_i/aes_encrypt_0/inst/ciphertext_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDCE (Prop_fdce_C_Q)         0.141     1.104 r  ZModem_top_i/aes_encrypt_0/inst/ciphertext_reg[75]/Q
                         net (fo=1, routed)           0.205     1.309    ZModem_top_i/symbol_serializer_0/inst/cipher_data[75]
    SLICE_X51Y129        LUT3 (Prop_lut3_I2_O)        0.045     1.354 r  ZModem_top_i/symbol_serializer_0/inst/shift_reg[77]_i_1/O
                         net (fo=1, routed)           0.000     1.354    ZModem_top_i/symbol_serializer_0/inst/p_0_in[77]
    SLICE_X51Y129        FDCE                                         r  ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.895     1.261    ZModem_top_i/symbol_serializer_0/inst/clk
    SLICE_X51Y129        FDCE                                         r  ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[77]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X51Y129        FDCE (Hold_fdce_C_D)         0.091     1.313    ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.568%)  route 0.234ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.632     0.968    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X47Y132        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[61]/Q
                         net (fo=2, routed)           0.234     1.343    ZModem_top_i/byte_batcher_0/inst/p_0_in[69]
    SLICE_X51Y130        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.896     1.262    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X51Y130        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[69]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.066     1.289    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.351%)  route 0.247ns (63.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.632     0.968    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X47Y132        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[63]/Q
                         net (fo=2, routed)           0.247     1.356    ZModem_top_i/byte_batcher_0/inst/p_0_in[71]
    SLICE_X51Y132        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.898     1.264    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X51Y132        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[71]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X51Y132        FDCE (Hold_fdce_C_D)         0.070     1.295    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZModem_top_i/aes_encrypt_0/inst/ciphertext_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.855%)  route 0.248ns (57.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.627     0.963    ZModem_top_i/aes_encrypt_0/inst/clk
    SLICE_X52Y131        FDCE                                         r  ZModem_top_i/aes_encrypt_0/inst/ciphertext_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        FDCE (Prop_fdce_C_Q)         0.141     1.104 r  ZModem_top_i/aes_encrypt_0/inst/ciphertext_reg[68]/Q
                         net (fo=1, routed)           0.248     1.352    ZModem_top_i/symbol_serializer_0/inst/cipher_data[68]
    SLICE_X48Y131        LUT3 (Prop_lut3_I2_O)        0.045     1.397 r  ZModem_top_i/symbol_serializer_0/inst/shift_reg[70]_i_1/O
                         net (fo=1, routed)           0.000     1.397    ZModem_top_i/symbol_serializer_0/inst/p_0_in[70]
    SLICE_X48Y131        FDCE                                         r  ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.901     1.267    ZModem_top_i/symbol_serializer_0/inst/clk
    SLICE_X48Y131        FDCE                                         r  ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[70]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X48Y131        FDCE (Hold_fdce_C_D)         0.107     1.335    ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/batch_data_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.515%)  route 0.235ns (62.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.634     0.970    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X47Y134        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[57]/Q
                         net (fo=2, routed)           0.235     1.346    ZModem_top_i/byte_batcher_0/inst/p_0_in[65]
    SLICE_X50Y134        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/batch_data_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.900     1.266    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X50Y134        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/batch_data_reg[65]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X50Y134        FDCE (Hold_fdce_C_D)         0.052     1.279    ZModem_top_i/byte_batcher_0/inst/batch_data_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ZModem_top_i/aes_encrypt_0/inst/ciphertext_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.304%)  route 0.242ns (53.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.626     0.962    ZModem_top_i/aes_encrypt_0/inst/clk
    SLICE_X50Y130        FDCE                                         r  ZModem_top_i/aes_encrypt_0/inst/ciphertext_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164     1.126 r  ZModem_top_i/aes_encrypt_0/inst/ciphertext_reg[69]/Q
                         net (fo=1, routed)           0.242     1.368    ZModem_top_i/symbol_serializer_0/inst/cipher_data[69]
    SLICE_X48Y131        LUT3 (Prop_lut3_I2_O)        0.045     1.413 r  ZModem_top_i/symbol_serializer_0/inst/shift_reg[71]_i_1/O
                         net (fo=1, routed)           0.000     1.413    ZModem_top_i/symbol_serializer_0/inst/p_0_in[71]
    SLICE_X48Y131        FDCE                                         r  ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.901     1.267    ZModem_top_i/symbol_serializer_0/inst/clk
    SLICE_X48Y131        FDCE                                         r  ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[71]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X48Y131        FDCE (Hold_fdce_C_D)         0.092     1.320    ZModem_top_i/symbol_serializer_0/inst/shift_reg_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/aes_decrypt_0/inst/state_reg_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.689     1.025    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X91Y147        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDCE (Prop_fdce_C_Q)         0.141     1.166 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[78]/Q
                         net (fo=1, routed)           0.052     1.218    ZModem_top_i/aes_decrypt_0/inst/key_exp_inst/key_expansion[4].s3/ciphertext[24]
    SLICE_X90Y147        LUT4 (Prop_lut4_I3_O)        0.045     1.263 r  ZModem_top_i/aes_decrypt_0/inst/key_exp_inst/key_expansion[4].s3/state_reg[78]_i_1/O
                         net (fo=1, routed)           0.000     1.263    ZModem_top_i/aes_decrypt_0/inst/key_exp_inst_n_177
    SLICE_X90Y147        FDCE                                         r  ZModem_top_i/aes_decrypt_0/inst/state_reg_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.963     1.329    ZModem_top_i/aes_decrypt_0/inst/clk
    SLICE_X90Y147        FDCE                                         r  ZModem_top_i/aes_decrypt_0/inst/state_reg_reg[78]/C
                         clock pessimism             -0.291     1.038    
    SLICE_X90Y147        FDCE (Hold_fdce_C_D)         0.121     1.159    ZModem_top_i/aes_decrypt_0/inst/state_reg_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/batch_data_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.851%)  route 0.302ns (68.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.631     0.967    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X47Y131        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[70]/Q
                         net (fo=2, routed)           0.302     1.410    ZModem_top_i/byte_batcher_0/inst/p_0_in[78]
    SLICE_X53Y129        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/batch_data_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.895     1.261    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X53Y129        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/batch_data_reg[78]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X53Y129        FDCE (Hold_fdce_C_D)         0.070     1.292    ZModem_top_i/byte_batcher_0/inst/batch_data_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.982%)  route 0.314ns (69.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.633     0.969    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X49Y134        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[65]/Q
                         net (fo=2, routed)           0.314     1.424    ZModem_top_i/byte_batcher_0/inst/p_0_in[73]
    SLICE_X54Y134        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.925     1.291    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X54Y134        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[73]/C
                         clock pessimism             -0.039     1.252    
    SLICE_X54Y134        FDCE (Hold_fdce_C_D)         0.052     1.304    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ZModem_top_i/uart_rx_0/inst/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/batch_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.304%)  route 0.264ns (61.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.654     0.990    ZModem_top_i/uart_rx_0/inst/clk
    SLICE_X54Y113        FDCE                                         r  ZModem_top_i/uart_rx_0/inst/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDCE (Prop_fdce_C_Q)         0.164     1.154 r  ZModem_top_i/uart_rx_0/inst/m_axis_tdata_reg[3]/Q
                         net (fo=2, routed)           0.264     1.418    ZModem_top_i/byte_batcher_0/inst/s_axis_tdata[3]
    SLICE_X49Y114        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/batch_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.905     1.271    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X49Y114        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/batch_data_reg[3]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y114        FDCE (Hold_fdce_C_D)         0.066     1.298    ZModem_top_i/byte_batcher_0/inst/batch_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       ZModem_top_i/adc_interface_0/inst/xadc_inst/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y48    ZModem_top_i/qpsk_demodulator_0/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y48    ZModem_top_i/qpsk_demodulator_0/sel_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y49     ZModem_top_i/qpsk_demodulator_0/inst/q_mix_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y48     ZModem_top_i/qpsk_demodulator_0/inst/lpf_i/data_out2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y31     ZModem_top_i/qpsk_modulator_0/inst/i_mix0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y30     ZModem_top_i/qpsk_modulator_0/inst/q_mix0/CLK
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y130   ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y130   ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/done_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/done_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y130   ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y130   ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y132   ZModem_top_i/aes_decrypt_0/inst/done_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.718ns (9.074%)  route 7.195ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         4.139    11.100    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X47Y113        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.647    12.826    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X47Y113        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[0]/C
                         clock pessimism              0.147    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X47Y113        FDCE (Recov_fdce_C_CLR)     -0.405    12.414    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.718ns (9.074%)  route 7.195ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         4.139    11.100    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X47Y113        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.647    12.826    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X47Y113        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[2]/C
                         clock pessimism              0.147    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X47Y113        FDCE (Recov_fdce_C_CLR)     -0.405    12.414    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.718ns (9.074%)  route 7.195ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         4.139    11.100    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X47Y113        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.647    12.826    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X47Y113        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[3]/C
                         clock pessimism              0.147    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X47Y113        FDCE (Recov_fdce_C_CLR)     -0.405    12.414    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.718ns (9.074%)  route 7.195ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         4.139    11.100    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X46Y113        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.647    12.826    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X46Y113        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[1]/C
                         clock pessimism              0.147    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X46Y113        FDCE (Recov_fdce_C_CLR)     -0.319    12.500    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.718ns (9.074%)  route 7.195ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         4.139    11.100    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X46Y113        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.647    12.826    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X46Y113        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[6]/C
                         clock pessimism              0.147    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X46Y113        FDCE (Recov_fdce_C_CLR)     -0.319    12.500    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.718ns (9.074%)  route 7.195ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         4.139    11.100    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X46Y113        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.647    12.826    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X46Y113        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[7]/C
                         clock pessimism              0.147    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X46Y113        FDCE (Recov_fdce_C_CLR)     -0.319    12.500    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.718ns (9.074%)  route 7.195ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         4.139    11.100    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X46Y113        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.647    12.826    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X46Y113        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[8]/C
                         clock pessimism              0.147    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X46Y113        FDCE (Recov_fdce_C_CLR)     -0.319    12.500    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 0.718ns (9.422%)  route 6.903ns (90.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         3.847    10.808    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X43Y114        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.648    12.827    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X43Y114        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[9]/C
                         clock pessimism              0.147    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X43Y114        FDCE (Recov_fdce_C_CLR)     -0.405    12.415    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 0.718ns (9.428%)  route 6.898ns (90.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         3.842    10.803    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X45Y117        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.644    12.823    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X45Y117        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[10]/C
                         clock pessimism              0.147    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X45Y117        FDCE (Recov_fdce_C_CLR)     -0.405    12.411    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 0.718ns (9.428%)  route 6.898ns (90.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.893     3.187    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     3.606 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         3.056     6.662    ZModem_top_i/byte_batcher_0/inst/reset
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.299     6.961 f  ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2/O
                         net (fo=253, routed)         3.842    10.803    ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0
    SLICE_X45Y117        FDCE                                         f  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.644    12.823    ZModem_top_i/byte_batcher_0/inst/clk
    SLICE_X45Y117        FDCE                                         r  ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[11]/C
                         clock pessimism              0.147    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X45Y117        FDCE (Recov_fdce_C_CLR)     -0.405    12.411    ZModem_top_i/byte_batcher_0/inst/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  1.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.227ns (32.108%)  route 0.480ns (67.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.233     1.695    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X85Y130        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.928     1.294    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X85Y130        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[29]/C
                         clock pessimism             -0.268     1.026    
    SLICE_X85Y130        FDCE (Remov_fdce_C_CLR)     -0.092     0.934    ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.905%)  route 0.558ns (71.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.312     1.773    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X81Y133        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.931     1.297    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X81Y133        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[2]/C
                         clock pessimism             -0.287     1.010    
    SLICE_X81Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.905%)  route 0.558ns (71.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.312     1.773    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X81Y133        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.931     1.297    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X81Y133        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[3]/C
                         clock pessimism             -0.287     1.010    
    SLICE_X81Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.905%)  route 0.558ns (71.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.312     1.773    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X81Y133        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.931     1.297    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X81Y133        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[4]/C
                         clock pessimism             -0.287     1.010    
    SLICE_X81Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.905%)  route 0.558ns (71.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.312     1.773    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X81Y133        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.931     1.297    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X81Y133        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[5]/C
                         clock pessimism             -0.287     1.010    
    SLICE_X81Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.227ns (28.745%)  route 0.563ns (71.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.316     1.778    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X80Y133        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.931     1.297    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X80Y133        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[0]/C
                         clock pessimism             -0.287     1.010    
    SLICE_X80Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    ZModem_top_i/symbol_deserializer_0/inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.227ns (27.121%)  route 0.610ns (72.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.363     1.825    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X82Y134        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.932     1.298    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X82Y134        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[2]/C
                         clock pessimism             -0.268     1.030    
    SLICE_X82Y134        FDCE (Remov_fdce_C_CLR)     -0.067     0.963    ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.227ns (27.121%)  route 0.610ns (72.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.363     1.825    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X82Y134        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.932     1.298    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X82Y134        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[5]/C
                         clock pessimism             -0.268     1.030    
    SLICE_X82Y134        FDCE (Remov_fdce_C_CLR)     -0.067     0.963    ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.227ns (27.121%)  route 0.610ns (72.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.363     1.825    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X82Y134        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.932     1.298    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X82Y134        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[6]/C
                         clock pessimism             -0.268     1.030    
    SLICE_X82Y134        FDCE (Remov_fdce_C_CLR)     -0.067     0.963    ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.227ns (27.177%)  route 0.608ns (72.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.652     0.988    ZModem_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X81Y125        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.128     1.116 r  ZModem_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=248, routed)         0.247     1.363    ZModem_top_i/symbol_deserializer_0/inst/reset
    SLICE_X80Y125        LUT1 (Prop_lut1_I0_O)        0.099     1.462 f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2/O
                         net (fo=261, routed)         0.362     1.823    ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0
    SLICE_X86Y130        FDCE                                         f  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.929     1.295    ZModem_top_i/symbol_deserializer_0/inst/clk
    SLICE_X86Y130        FDCE                                         r  ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[25]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X86Y130        FDCE (Remov_fdce_C_CLR)     -0.067     0.960    ZModem_top_i/symbol_deserializer_0/inst/cipher_block_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.863    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.020ns  (logic 0.124ns (3.085%)  route 3.896ns (96.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.452     3.452    ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.124     3.576 r  ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.444     4.020    ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X64Y129        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.704     2.883    ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X64Y129        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.045ns (2.668%)  route 1.642ns (97.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.496     1.496    ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X64Y129        LUT1 (Prop_lut1_I0_O)        0.045     1.541 r  ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.146     1.687    ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X64Y129        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.923     1.289    ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X64Y129        FDRE                                         r  ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZModem_top_i/uart_tx_0/inst/tx_serial_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.788ns  (logic 4.010ns (51.485%)  route 3.778ns (48.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.966     3.260    ZModem_top_i/uart_tx_0/inst/clk
    SLICE_X105Y131       FDPE                                         r  ZModem_top_i/uart_tx_0/inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y131       FDPE (Prop_fdpe_C_Q)         0.456     3.716 r  ZModem_top_i/uart_tx_0/inst/tx_serial_reg/Q
                         net (fo=1, routed)           3.778     7.494    tx_serial_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.554    11.048 r  tx_serial_OBUF_inst/O
                         net (fo=0)                   0.000    11.048    tx_serial
    W16                                                               r  tx_serial (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZModem_top_i/qpsk_modulator_0/inst/pdm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.074ns (61.172%)  route 2.586ns (38.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.776     3.070    ZModem_top_i/qpsk_modulator_0/inst/clk
    SLICE_X94Y83         FDCE                                         r  ZModem_top_i/qpsk_modulator_0/inst/pdm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.518     3.588 r  ZModem_top_i/qpsk_modulator_0/inst/pdm_out_reg/Q
                         net (fo=1, routed)           2.586     6.174    pdm_out_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556     9.731 r  pdm_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.731    pdm_out
    J15                                                               r  pdm_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZModem_top_i/qpsk_modulator_0/inst/pdm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.421ns (65.000%)  route 0.765ns (35.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.602     0.938    ZModem_top_i/qpsk_modulator_0/inst/clk
    SLICE_X94Y83         FDCE                                         r  ZModem_top_i/qpsk_modulator_0/inst/pdm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.164     1.102 r  ZModem_top_i/qpsk_modulator_0/inst/pdm_out_reg/Q
                         net (fo=1, routed)           0.765     1.867    pdm_out_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.257     3.124 r  pdm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.124    pdm_out
    J15                                                               r  pdm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZModem_top_i/uart_tx_0/inst/tx_serial_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_serial
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.395ns (52.284%)  route 1.273ns (47.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.683     1.019    ZModem_top_i/uart_tx_0/inst/clk
    SLICE_X105Y131       FDPE                                         r  ZModem_top_i/uart_tx_0/inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y131       FDPE (Prop_fdpe_C_Q)         0.141     1.160 r  ZModem_top_i/uart_tx_0/inst/tx_serial_reg/Q
                         net (fo=1, routed)           1.273     2.433    tx_serial_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.254     3.687 r  tx_serial_OBUF_inst/O
                         net (fo=0)                   0.000     3.687    tx_serial
    W16                                                               r  tx_serial (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            ZModem_top_i/uart_rx_0/inst/rx_sync_1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.546ns (35.600%)  route 2.797ns (64.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  rx_serial_IBUF_inst/O
                         net (fo=1, routed)           2.797     4.344    ZModem_top_i/uart_rx_0/inst/rx_serial
    SLICE_X58Y111        FDPE                                         r  ZModem_top_i/uart_rx_0/inst/rx_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.708     2.887    ZModem_top_i/uart_rx_0/inst/clk
    SLICE_X58Y111        FDPE                                         r  ZModem_top_i/uart_rx_0/inst/rx_sync_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            ZModem_top_i/uart_rx_0/inst/rx_sync_1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.314ns (20.230%)  route 1.236ns (79.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  rx_serial_IBUF_inst/O
                         net (fo=1, routed)           1.236     1.550    ZModem_top_i/uart_rx_0/inst/rx_serial
    SLICE_X58Y111        FDPE                                         r  ZModem_top_i/uart_rx_0/inst/rx_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZModem_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZModem_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZModem_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.931     1.297    ZModem_top_i/uart_rx_0/inst/clk
    SLICE_X58Y111        FDPE                                         r  ZModem_top_i/uart_rx_0/inst/rx_sync_1_reg/C





