# Dumping SDC for net 23, criticality 1.000000
# net 23: (10 6)->(10 6) 0 0 0 0 #timing (704 704) ps
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC5/OUTb
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC5/OUTb
# net 23: (10 6)->(10 4) 1 1 0 0 #timing (823 812) ps
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_U1_B1/ASEL
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_U1_B1/ASELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_U1_B1/BSEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_U1_B1/BSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_U1_B1/CSEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_U1_B1/CSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_U1_B1/DSEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_U1_B1/DSELb
# net 23: (10 4)->(10 4) 1 0 1 1 #timing (1041 1004) ps
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/ASEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/ASELb
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/BSEL
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/BSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/CSEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/CSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/DSEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/BSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/CSEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/CSELb
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/DSEL
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_D1_L2/ESELb
# net 23: (10 4)->(11 5) 0 3 0 1 #timing (1146 1165) ps
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/ASEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/ASELb
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/BSEL
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/BSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/CSEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/CSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/DSEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/DSELb
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/ESEL
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_0_0/inst_I4/ESELb
# Dumping SDC for net 23, criticality 1.000000
# net 23: (10 6)->(10 7) 0 1 0 0 #timing (679 679) ps
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC6/OUT
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC6/OUTb
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC6/OUT
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC6/OUTb
# net 23: (10 7)->(10 7) 1 0 0 0 #timing (762 761) ps
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U1_L1/ASELb
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U1_L1/BSEL
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U1_L1/DSELb
# net 23: (10 7)->(14 7) 4 2 0 0 #timing (1023 1002) ps
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/ASEL
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/ASELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/BSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/BSELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/CSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/CSELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/DSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/DSELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/ESEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/ESELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/FSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_0/inst_U4_B1/FSELb
# net 23: (14 7)->(12 7) 1 2 0 1 #timing (1227 1213) ps
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/ASEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/ASELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/BSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/BSELb
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/CSEL
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/CSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/DSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/DSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/ESEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2_int/ESELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/ASEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/ASELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/BSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/BSELb
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/CSEL
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/CSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/DSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/DSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/ESEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_B2/ESELb
# net 23: (12 7)->(12 6) 0 1 0 1 #timing (1367 1376) ps
set_case_analysis 0 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/ASEL
set_case_analysis 1 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/ASELb
set_case_analysis 0 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/BSEL
set_case_analysis 1 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/BSELb
set_case_analysis 0 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/CSEL
set_case_analysis 1 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/CSELb
set_case_analysis 1 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/DSEL
set_case_analysis 0 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/DSELb
set_case_analysis 0 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/ESEL
set_case_analysis 1 TILE_00/RBB_7_12/inst_SM_0_0/inst_I2/ESELb
# Dumping SDC for net 23, criticality 1.000000
# net 23: (10 6)->(11 7) 0 3 0 0 #timing (677 677) ps
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC8/OUT
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC8/OUTb
set_case_analysis 1 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC8/OUT
set_case_analysis 0 TILE_00/RBB_4_10/inst_SM_2_0/inst_BC8/OUTb
# net 23: (11 7)->(11 7) 1 0 0 0 #timing (767 770) ps
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_1/inst_U1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_1/inst_U1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_1/inst_U1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_1/inst_U1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_1/inst_U1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_1/inst_U1_L1/CSELb
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_1/inst_U1_L1/DSEL
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_1/inst_U1_L1/DSELb
# net 23: (11 7)->(11 3) 3 1 0 0 #timing (1025 981) ps
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_1/inst_U3_B1/ASEL
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_1/inst_U3_B1/ASELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_1/inst_U3_B1/BSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_1/inst_U3_B1/BSELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_1/inst_U3_B1/CSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_1/inst_U3_B1/CSELb
set_case_analysis 0 TILE_00/RBB_7_10/inst_SM_0_1/inst_U3_B1/DSEL
set_case_analysis 1 TILE_00/RBB_7_10/inst_SM_0_1/inst_U3_B1/DSELb
# net 23: (11 3)->(15 3) 4 2 0 0 #timing (1359 1277) ps
set_case_analysis 0 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/ASEL
set_case_analysis 1 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/ASELb
set_case_analysis 0 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/BSEL
set_case_analysis 1 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/BSELb
set_case_analysis 0 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/CSEL
set_case_analysis 1 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/CSELb
set_case_analysis 0 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/DSEL
set_case_analysis 1 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/DSELb
set_case_analysis 1 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/ESEL
set_case_analysis 0 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/ESELb
set_case_analysis 0 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/FSEL
set_case_analysis 1 TILE_00/RBB_1_10/inst_SM_2_1/inst_U4_B1/FSELb
# net 23: (15 3)->(13 3) 1 2 0 1 #timing (1541 1573) ps
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/ASEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/BSELb
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/CSEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/DSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/ESEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2_int/ESELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/ASEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/BSELb
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/CSEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/DSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/ESEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_B2/ESELb
# net 23: (13 3)->(12 3) 0 2 0 1 #timing (1710 1692) ps
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/ASEL
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/ASELb
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/BSEL
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/BSELb
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/CSEL
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/CSELb
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/DSEL
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/DSELb
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/ESEL
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_1/inst_I3/ESELb
# Dumping SDC for net 75, criticality 1.000000
# net 75: (14 3)->(14 3) 0 0 0 0 #timing (191 191) ps
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_BC5/OUT
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_BC5/OUTb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_BC5/OUT
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_BC5/OUTb
# net 75: (14 3)->(14 3) 1 0 0 0 #timing (263 269) ps
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_U1_L1/ASEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_U1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_U1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_U1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_U1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_U1_L1/DSELb
# net 75: (14 3)->(14 7) 3 1 0 0 #timing (559 495) ps
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_U3_B1/ASEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_U3_B1/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_U3_B1/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_U3_B1/BSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_U3_B1/CSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_U3_B1/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_U3_B1/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_U3_B1/DSELb
# net 75: (14 7)->(18 7) 4 5 0 0 #timing (866 773) ps
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/ASEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/ASELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/BSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/BSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/CSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/CSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/DSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/DSELb
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/ESEL
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/ESELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/FSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_U4_B2/FSELb
# net 75: (18 7)->(18 7) 1 0 1 1 #timing (970 1038) ps
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/ASEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/ASELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/BSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/BSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/CSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/CSELb
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/DSEL
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/BSELb
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/CSEL
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/CSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/DSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_L2/ESELb
# net 75: (18 7)->(18 6) 0 1 0 1 #timing (1179 1093) ps
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/ASEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/ASELb
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/BSEL
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/BSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/CSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/CSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/DSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/DSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/ESEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_I2/ESELb
# net 75: (18 7)->(16 7) 1 2 0 1 #timing (1022 1075) ps
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/ASEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/ASELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/BSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/BSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/CSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/CSELb
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/DSEL
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/DSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/ESEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2_int/ESELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/ASEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/ASELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/BSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/BSELb
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/CSEL
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/CSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/DSEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/DSELb
set_case_analysis 0 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/ESEL
set_case_analysis 1 TILE_00/RBB_7_18/inst_SM_0_0/inst_D1_B2/ESELb
# net 75: (16 7)->(16 7) 0 0 0 1 #timing (1220 1166) ps
set_case_analysis 0 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/ASEL
set_case_analysis 1 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/ASELb
set_case_analysis 0 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/BSEL
set_case_analysis 1 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/BSELb
set_case_analysis 0 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/CSEL
set_case_analysis 1 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/CSELb
set_case_analysis 1 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/DSEL
set_case_analysis 0 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/DSELb
set_case_analysis 0 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/ESEL
set_case_analysis 1 TILE_00/RBB_7_16/inst_SM_0_0/inst_I1/ESELb
# net 75: (14 3)->(14 7) 3 1 0 1 #timing (641 562) ps
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/ASEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/BSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/CSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/DSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/ESEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/ESELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/FSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1_int/FSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1/ASEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1/BSELb
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1/CSEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_D3_B1/DSELb
# net 75: (14 7)->(14 7) 1 0 0 1 #timing (743 667) ps
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/ASEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/ASELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/BSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/BSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/CSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/CSELb
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/DSEL
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/DSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/ESEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1_int/ESELb
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/ASEL
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/DSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/ESEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_D1_L1/ESELb
# net 75: (14 7)->(14 6) 0 1 0 1 #timing (812 867) ps
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/ASEL
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/ASELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/BSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/BSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/CSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/CSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/DSEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/DSELb
set_case_analysis 0 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/ESEL
set_case_analysis 1 TILE_00/RBB_7_14/inst_SM_0_0/inst_I2/ESELb
# Dumping SDC for net 75, criticality 1.000000
# net 75: (14 3)->(14 2) 0 1 0 0 #timing (198 198) ps
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_BC6/OUT
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_BC6/OUTb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_0/inst_BC6/OUT
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_0/inst_BC6/OUTb
# net 75: (14 2)->(14 2) 1 0 0 0 #timing (284 282) ps
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U1_L1/ASELb
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U1_L1/BSEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U1_L1/DSELb
# net 75: (14 2)->(14 6) 3 1 0 1 #timing (668 578) ps
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/ASEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/BSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/CSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/DSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/ESEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/ESELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/FSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1_int/FSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1/ASEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1/BSELb
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1/CSEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_D3_B1/DSELb
# net 75: (14 6)->(14 6) 1 0 0 1 #timing (764 681) ps
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/ASEL
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/ASELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/BSEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/BSELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/CSEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/CSELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/DSEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/DSELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/ESEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1_int/ESELb
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/ASEL
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/DSELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/ESEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_D1_L1/ESELb
# net 75: (14 6)->(14 7) 0 1 0 1 #timing (828 890) ps
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/ASEL
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/ASELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/BSEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/BSELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/CSEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/CSELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/DSEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/DSELb
set_case_analysis 0 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/ESEL
set_case_analysis 1 TILE_00/RBB_4_14/inst_SM_2_0/inst_I2/ESELb
# net 75: (14 2)->(18 2) 4 5 0 0 #timing (572 538) ps
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/ASEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/BSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/CSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/DSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/ESEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/ESELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/FSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_1_0/inst_U4_B2/FSELb
# net 75: (18 2)->(16 0) 1 3 0 1 #timing (821 800) ps
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/ASEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/BSELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/CSEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/CSELb
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/DSEL
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/DSELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/ESEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3_int/ESELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/ASEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/ASELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/BSEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/BSELb
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/CSEL
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/CSELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/DSEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/DSELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/ESEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D1_B3/ESELb
# net 75: (16 0)->(16 1) 0 1 0 1 #timing (941 983) ps
set_case_analysis 0 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/ASEL
set_case_analysis 1 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/ASELb
set_case_analysis 0 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/BSEL
set_case_analysis 1 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/BSELb
set_case_analysis 0 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/CSEL
set_case_analysis 1 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/CSELb
set_case_analysis 0 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/DSEL
set_case_analysis 1 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/DSELb
set_case_analysis 1 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/ESEL
set_case_analysis 0 TILE_00/RBB_0_16/inst_SM_0_0/inst_I2/ESELb
# net 75: (18 2)->(18 6) 3 1 0 1 #timing (923 872) ps
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/ASEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/BSELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/CSEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/CSELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/DSEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/DSELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/ESEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/ESELb
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/FSEL
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1_int/FSELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1/ASEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1/ASELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1/BSEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1/BSELb
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1/CSEL
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1/CSELb
set_case_analysis 0 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1/DSEL
set_case_analysis 1 TILE_00/RBB_1_18/inst_SM_1_0/inst_D3_B1/DSELb
# net 75: (18 6)->(18 6) 1 0 0 1 #timing (1019 973) ps
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/ASEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/ASELb
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/BSEL
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/BSELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/CSEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/CSELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/DSEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/DSELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/ESEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1_int/ESELb
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/ASEL
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/DSELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/ESEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_D1_L1/ESELb
# net 75: (18 6)->(18 7) 0 1 0 1 #timing (1125 1147) ps
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/ASEL
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/ASELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/BSEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/BSELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/CSEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/CSELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/DSEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/DSELb
set_case_analysis 0 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/ESEL
set_case_analysis 1 TILE_00/RBB_4_18/inst_SM_2_0/inst_I2/ESELb
# Dumping SDC for net 113, criticality 1.000000
# net 113: (12 3)->(13 3) 0 2 0 0 #timing (203 203) ps
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_0/inst_BC7/OUT
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_0/inst_BC7/OUTb
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_0/inst_BC7/OUT
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_0/inst_BC7/OUTb
# net 113: (13 3)->(15 3) 1 2 0 0 #timing (332 318) ps
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_1/inst_U1_B2/ASEL
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_1/inst_U1_B2/ASELb
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_1/inst_U1_B2/BSEL
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_1/inst_U1_B2/BSELb
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_1/inst_U1_B2/CSEL
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_1/inst_U1_B2/CSELb
set_case_analysis 0 TILE_00/RBB_1_12/inst_SM_2_1/inst_U1_B2/DSEL
set_case_analysis 1 TILE_00/RBB_1_12/inst_SM_2_1/inst_U1_B2/DSELb
# net 113: (15 3)->(15 3) 1 0 1 1 #timing (553 518) ps
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/ASEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/BSELb
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/CSEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/BSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/CSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/CSELb
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/DSEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_D1_L2/ESELb
# net 113: (15 3)->(14 3) 0 2 0 1 #timing (640 667) ps
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/ASEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/ASELb
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/BSEL
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/BSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/CSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/CSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/DSEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/DSELb
set_case_analysis 0 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/ESEL
set_case_analysis 1 TILE_00/RBB_1_14/inst_SM_2_1/inst_I3/ESELb
