git clone --depth 1 --no-tags https://github.com/CesaireMonjoly/TraficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695516721
git clone --depth 1 --no-tags https://github.com/etngo2001/EE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696554136
git clone --depth 1 --no-tags https://github.com/maybnt/cmac_aes128_cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698539059
git clone --depth 1 --no-tags https://github.com/alikera/Digital-Logic-Design-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698511939
git clone --depth 1 --no-tags https://github.com/Songfung/IC_contest_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698669196
git clone --depth 1 --no-tags https://github.com/komorebilzy/TOY-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697558576
git clone --depth 1 --no-tags https://github.com/DeepakM-07/clk_div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697613421
git clone --depth 1 --no-tags https://github.com/eslamaoao/RST_SYNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697591272
git clone --depth 1 --no-tags https://github.com/eslamaoao/8_X_16_Register_File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697583751
git clone --depth 1 --no-tags https://github.com/willian-von/mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696634012
git clone --depth 1 --no-tags https://github.com/mariamelsaqa/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696929128
git clone --depth 1 --no-tags https://github.com/suraj4840/PISO_16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696819187
git clone --depth 1 --no-tags https://github.com/suraj4840/Mod_N_counter_021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696830606
git clone --depth 1 --no-tags https://github.com/Arcadia-Y/arch-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697195782
git clone --depth 1 --no-tags https://github.com/rhythmee/PGC-Resizing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697160290
git clone --depth 1 --no-tags https://github.com/Pottokat/ub1amz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696263914
git clone --depth 1 --no-tags https://github.com/xxxuanruby/caravel_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696098554
git clone --depth 1 --no-tags https://github.com/Royalthebest/Pipelined_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696122064
git clone --depth 1 --no-tags https://github.com/gauthamsaiv/crypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695915074
git clone --depth 1 --no-tags https://github.com/fathimaruksana/Asynchronous-Up-Down-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693490692
git clone --depth 1 --no-tags https://github.com/apaj/dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694362957
git clone --depth 1 --no-tags https://github.com/Akarsh-Hegde/pes_pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693250277
git clone --depth 1 --no-tags https://github.com/Souravtirkey/Digital-Safe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694692328
git clone --depth 1 --no-tags https://github.com/hienvannguyen02012000bg/triple-redundance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695939081
git clone --depth 1 --no-tags https://github.com/fathimaruksana/SR-LATCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693040981
git clone --depth 1 --no-tags https://github.com/MoonisAmir10/RapidSilicon-Internship-Lab-Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692671010
git clone --depth 1 --no-tags https://github.com/mingchi131/RISC-V_V-extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694039352
git clone --depth 1 --no-tags https://github.com/abhinavprakash199/RISC-V-based-MYTH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693593592
git clone --depth 1 --no-tags https://github.com/Shahiraosama/BIT_SYNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697513352
git clone --depth 1 --no-tags https://github.com/Shahiraosama/RST_SYNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697514240
git clone --depth 1 --no-tags https://github.com/gunerufuk/asic_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697462592
git clone --depth 1 --no-tags https://github.com/gkim567/matbiKKJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698909666
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2018_Image-Display-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699274920
git clone --depth 1 --no-tags https://github.com/ChienFeng-hub/Angrybird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699820553
git clone --depth 1 --no-tags https://github.com/123939/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697769927
git clone --depth 1 --no-tags https://github.com/Riconec/tt05-6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698217320
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2019_CONV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697946150
git clone --depth 1 --no-tags https://github.com/sumer0/youtube_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698946112
git clone --depth 1 --no-tags https://github.com/Uligxd/VHDL-CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699169964
git clone --depth 1 --no-tags https://github.com/patrick-5546/hdl-eth-recv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693056919
git clone --depth 1 --no-tags https://github.com/Kaminyou/NTU-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699779988
git clone --depth 1 --no-tags https://github.com/jayne-s/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695979533
git clone --depth 1 --no-tags https://github.com/JamesChiDuong/IIS_ClassicMcliecehw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696638270
git clone --depth 1 --no-tags https://github.com/SEKHARP45/100-Days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699051268
git clone --depth 1 --no-tags https://github.com/mwael2002/SPI-slave-interface-with-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697962598
git clone --depth 1 --no-tags https://github.com/Saikrupas/Saikrupas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698072064
git clone --depth 1 --no-tags https://github.com/chanhee01/Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698555613
git clone --depth 1 --no-tags https://github.com/jr7source/Verilog-Infrared-signal-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696669945
git clone --depth 1 --no-tags https://github.com/ThomasGibbins/ECE128_ProjectRepository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696470536
git clone --depth 1 --no-tags https://github.com/kaanyildirimmd/week1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695480323
git clone --depth 1 --no-tags https://github.com/ExGranite/hardware-simulation-tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697281944
git clone --depth 1 --no-tags https://github.com/NavyaVernekar/SPI-Protocol-verilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698194727
git clone --depth 1 --no-tags https://github.com/suraj4840/Gray__to_binary_019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698339761
git clone --depth 1 --no-tags https://github.com/kimonk/pid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697843905
git clone --depth 1 --no-tags https://github.com/a-ha-mai/ee_371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698095980
git clone --depth 1 --no-tags https://github.com/4A9G0126/hdl2023fall-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694460194
git clone --depth 1 --no-tags https://github.com/martinzhang03/Wordle_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694544649
git clone --depth 1 --no-tags https://github.com/LLYniku/Code_backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692735961
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/8X8multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692659321
git clone --depth 1 --no-tags https://github.com/Ayazz11/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694621652
git clone --depth 1 --no-tags https://github.com/kaveri307/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694711063
git clone --depth 1 --no-tags https://github.com/TonyHo722/caravel_user_project_fsic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694722005
git clone --depth 1 --no-tags https://github.com/Ritvik123487/ECE241-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696119475
git clone --depth 1 --no-tags https://github.com/bluecoffee093/ULQC_LDO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695941641
git clone --depth 1 --no-tags https://github.com/xxxuanruby/caravel_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696063262
git clone --depth 1 --no-tags https://github.com/suraj4840/JKFF__011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696284416
git clone --depth 1 --no-tags https://github.com/JaviSol96/Circuitos_Digitales_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694768077
git clone --depth 1 --no-tags https://github.com/ahmaide/Computer-Architecture-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695136228
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695803727
git clone --depth 1 --no-tags https://github.com/Vinayakamk/8bitcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695439852
git clone --depth 1 --no-tags https://github.com/Radioheading/Toy-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696882262
git clone --depth 1 --no-tags https://github.com/tauarielab/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696881925
git clone --depth 1 --no-tags https://github.com/mariamelsaqa/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696925177
git clone --depth 1 --no-tags https://github.com/Abiddy/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696939509
git clone --depth 1 --no-tags https://github.com/mauriya0202/pes_ieee_754_add_sub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697876788
git clone --depth 1 --no-tags https://github.com/xunying123/TouALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697320768
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/DPK_TMR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697387196
git clone --depth 1 --no-tags https://github.com/ChinnuReddySeelam/AlarmProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698931382
git clone --depth 1 --no-tags https://github.com/LUISARAMIREZ08/Procesador_Monociclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699574034
git clone --depth 1 --no-tags https://github.com/jnaraujo/tec498_2023_2_projeto_02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695567790
git clone --depth 1 --no-tags https://github.com/raki025/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697165501
git clone --depth 1 --no-tags https://github.com/Pruthvi-Parate/RISCV_Project_IIITB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699753451
git clone --depth 1 --no-tags https://github.com/aviel207/Real-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695757198
git clone --depth 1 --no-tags https://github.com/avishkaherath/RISCV32-SingleCycle-NonPipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692959641
git clone --depth 1 --no-tags https://github.com/ZeboZebo702/CEE_2024_modular_calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693353154
git clone --depth 1 --no-tags https://github.com/doora1202/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699693709
git clone --depth 1 --no-tags https://github.com/IslamElsadek97/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693206387
git clone --depth 1 --no-tags https://github.com/Mohamed123484/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693197980
git clone --depth 1 --no-tags https://github.com/harison1121/NTHU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693719814
git clone --depth 1 --no-tags https://github.com/PrathikUmbarji/digitalSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693263897
git clone --depth 1 --no-tags https://github.com/MiskaMoska/NoCRouterArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693678653
git clone --depth 1 --no-tags https://github.com/fayizferosh/risc-v-myth-report.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694169519
git clone --depth 1 --no-tags https://github.com/DanielUSMELO/my_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694862657
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693840090
