// Seed: 3597422107
module module_0 #(
    parameter id_1 = 32'd65
) ();
  logic _id_1;
  ;
  assign module_1.id_13 = 0;
  wire [!  id_1  <  id_1 : 1] id_2, id_3, id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd73
) (
    input tri0 id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply0 _id_4,
    inout supply0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9[id_4 : -1],
    output wand id_10,
    input tri0 id_11,
    input uwire id_12,
    input wor id_13
);
  int id_15;
  ;
  module_0 modCall_1 ();
  assign {-1} = -1'b0 * id_2;
endmodule
