
             Lattice Mapping Report File for Design Module 'ALU'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     Proyecto2doParcial_impl1.ngd -o Proyecto2doParcial_impl1_map.ncd -pr
     Proyecto2doParcial_impl1.prf -mp Proyecto2doParcial_impl1.mrp -lpf C:/Users
     /asdf1/Documents/DigitalDesign/Proyecto2doParcial/impl1/Proyecto2doParcial_
     impl1_synplify.lpf -lpf C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doP
     arcial/Proyecto2doParcial.lpf -c 0 -gui -msgset
     C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  10/30/18  18:38:51

Design Summary
--------------

   Number of registers:     26 out of  7209 (0%)
      PFU registers:           18 out of  6864 (0%)
      PIO registers:            8 out of   345 (2%)
   Number of SLICEs:       100 out of  3432 (3%)
      SLICEs as Logic/ROM:    100 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         26 out of  3432 (1%)
   Number of LUT4s:        200 out of  6864 (3%)
      Number used as logic LUTs:        148
      Number used as distributed RAM:     0
      Number used as ripple logic:       52
      Number used as shift registers:     0
   Number of PIO sites used: 46 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net clk_0_c: 4 loads, 4 rising, 0 falling (Driver: OSCInst0 )

                                    Page 1




Design:  ALU                                           Date:  10/30/18  18:38:51

Design Summary (cont)
---------------------
     Net sumres.un3_sel: 6 loads, 6 rising, 0 falling (Driver: sumres.un3_sel )
     Net decoUno.op_eq.un35_sel: 8 loads, 0 rising, 8 falling (Driver:
     decoUno.op_eq.un35_sel )
   Number of Clock Enables:  0
   Number of local set/reset loads for net sumres.un1_sel merged into GSR:  1
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net sel_c[0]: 31 loads
     Net sel_c[1]: 20 loads
     Net N_91: 15 loads
     Net N_29: 14 loads
     Net a_c[2]: 10 loads
     Net mux_c[0]: 10 loads
     Net sel_c[3]: 10 loads
     Net slog_sn_N_8: 10 loads
     Net bcd_1[5]: 9 loads
     Net proceso_bcd.z_4[0]: 9 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'sumres.un1_sel' to infer global GSR
     net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk_0               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[9]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[8]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[3]             | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  ALU                                           Date:  10/30/18  18:38:51

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| slog[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[9]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[8]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[9]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| a[8]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| a[7]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| a[6]                | INPUT     | LVCMOS25  | IN         |

                                    Page 3




Design:  ALU                                           Date:  10/30/18  18:38:51

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| a[5]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| a[4]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| a[3]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| a[2]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| a[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal residuo_0_.GN was merged into signal decoUno.op_eq.un35_sel
Signal GND undriven or does not drive anything - clipped.
Signal sum_resta_3_s_7_0_S1 undriven or does not drive anything - clipped.
Signal sum_resta_3_s_7_0_COUT undriven or does not drive anything - clipped.
Signal un1_slog_3_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal un1_slog_3_s_9_0_S1 undriven or does not drive anything - clipped.
Signal un1_slog_3_s_9_0_COUT undriven or does not drive anything - clipped.
Signal un6_sum_resta_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un6_sum_resta_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_3 undriven or does not drive anything - clipped.
Signal un6_sum_resta_cry_7_0_COUT undriven or does not drive anything - clipped.
     
Signal un19_sum_resta_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un19_sum_resta_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_4 undriven or does not drive anything - clipped.
Signal un19_sum_resta_cry_7_0_COUT undriven or does not drive anything -
     clipped.
Signal sumres.un9_sel_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal sumres.un9_sel_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_5 undriven or does not drive anything - clipped.
Signal sumres.un9_sel_cry_1_0_S1 undriven or does not drive anything - clipped.
Signal sumres.un9_sel_cry_1_0_S0 undriven or does not drive anything - clipped.
Signal sumres.un9_sel_cry_3_0_S1 undriven or does not drive anything - clipped.
Signal sumres.un9_sel_cry_3_0_S0 undriven or does not drive anything - clipped.
Signal sumres.un9_sel_cry_5_0_S1 undriven or does not drive anything - clipped.
Signal sumres.un9_sel_cry_5_0_S0 undriven or does not drive anything - clipped.
Signal sumres.un9_sel_cry_7_0_S0 undriven or does not drive anything - clipped.
Signal sumres.un9_sel_cry_7_0_COUT undriven or does not drive anything -
     clipped.
Signal sum_resta_3_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal sum_resta_3_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.

                                    Page 4




Design:  ALU                                           Date:  10/30/18  18:38:51

Removed logic (cont)
--------------------
Signal OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Block residuo_6_.GN was optimized away.
Block GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              PIN,NODE clk_0_c
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'sumres.un1_sel' of the design has been inferred as
        Global Set Reset (GSR). The reset signal used for GSR control is
        'sumres.un1_sel'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        









                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
