// Seed: 1376141991
module module_0;
  wand id_1;
  supply0 id_4, id_5, id_6;
  assign id_1 = id_5 == id_3;
  wire id_7;
  wire id_8;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    module_1,
    id_4,
    id_5
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  tri1 id_14 = 1;
  assign id_9 = id_12 && 1 && id_8;
  module_0 modCall_1 ();
  wire id_15;
  always @(1'd0) id_1 <= id_13;
  wire id_16;
endmodule
