
*** Running vivado
    with args -log system_fifo_generator_8_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fifo_generator_8_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_fifo_generator_8_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 404.660 ; gain = 194.273
INFO: [Synth 8-638] synthesizing module 'system_fifo_generator_8_0' [d:/Projects/2018/Infa-red-based-Image-processing-Zybo/src/bd/system/ip/system_fifo_generator_8_0/synth/system_fifo_generator_8_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'system_fifo_generator_8_0' (25#1) [d:/Projects/2018/Infa-red-based-Image-processing-Zybo/src/bd/system/ip/system_fifo_generator_8_0/synth/system_fifo_generator_8_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 616.090 ; gain = 405.703
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 616.090 ; gain = 405.703
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 716.082 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 716.082 ; gain = 505.695
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 716.082 ; gain = 505.695
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 716.082 ; gain = 505.695
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 716.082 ; gain = 505.695
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 716.082 ; gain = 505.695
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 731.313 ; gain = 520.926
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 742.043 ; gain = 531.656
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 751.629 ; gain = 541.242
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 751.629 ; gain = 541.242
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 751.629 ; gain = 541.242
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 751.629 ; gain = 541.242
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 751.629 ; gain = 541.242
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 751.629 ; gain = 541.242
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 751.629 ; gain = 541.242

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |LUT1     |    25|
|3     |LUT2     |     6|
|4     |LUT3     |     1|
|5     |LUT4     |    36|
|6     |LUT6     |     4|
|7     |MUXCY    |    36|
|8     |RAMB36E1 |     3|
|9     |FDCE     |    68|
|10    |FDPE     |    25|
|11    |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 751.629 ; gain = 541.242
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 766.043 ; gain = 444.379
