INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for icon root...
Gathering HDL files for icon root...
Creating XST project for icon...
Creating XST script file for icon...
Creating XST instantiation file for icon...
Running XST for icon...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for icon...
Creating ISE instantiation template for icon...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'icon'...
Generating metadata file...
Generating ISE project...
XCO file found: icon.xco
XMDF file found: icon_xmdf.tcl
Adding D:/Gul Bahar Data/FPGAs/XILINX ISE/New
folder/kit7seg/ipcore_dir/tmp/_cg/icon.asy -view all -origin_type imported
Adding D:/Gul Bahar Data/FPGAs/XILINX ISE/New
folder/kit7seg/ipcore_dir/tmp/_cg/icon.ngc -view all -origin_type created
Checking file "D:/Gul Bahar Data/FPGAs/XILINX ISE/New
folder/kit7seg/ipcore_dir/tmp/_cg/icon.ngc" for project device match ...
File "D:/Gul Bahar Data/FPGAs/XILINX ISE/New
folder/kit7seg/ipcore_dir/tmp/_cg/icon.ngc" device information matches project
device.
Adding D:/Gul Bahar Data/FPGAs/XILINX ISE/New
folder/kit7seg/ipcore_dir/tmp/_cg/icon.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "D:/Gul Bahar Data/FPGAs/XILINX
   ISE/New folder/kit7seg/ipcore_dir/tmp/_cg/icon.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Gul Bahar Data/FPGAs/XILINX ISE/New
folder/kit7seg/ipcore_dir/tmp/_cg/icon.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/icon"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'icon'.
