AArch64 R+dmb.stlp+dmb.sy
"DMB.STdWWLP Wse DMB.SYdWR FrePL"
Cycle=FrePL DMB.STdWWLP Wse DMB.SYdWR
Relax=
Safe=Wse DMB.STdWW DMB.SYdWR FrePL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=DMB.STdWWLP Wse DMB.SYdWR FrePL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1          ;
 MOV W0,#1    | MOV W0,#2   ;
 STLR W0,[X1] | STR W0,[X1] ;
 DMB ST       | DMB SY      ;
 MOV W2,#1    | LDR W2,[X3] ;
 STR W2,[X3]  |             ;
exists
(y=2 /\ 1:X2=0)
