

================================================================
== Vivado HLS Report for 'AXIvideo2Mat_32_1080_1920_16_s'
================================================================
* Date:           Fri Dec  4 16:20:10 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      3.35|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+----------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    ?|     ?|         1|          1|          1|         ?|    yes   |
        |- Loop 2     |    ?|     ?|         ?|          -|          -| 0 ~ 1080 |    no    |
        | + Loop 2.1  |    1|  1921|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + Loop 2.2  |    ?|     ?|         1|          1|          1|         ?|    yes   |
        +-------------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (axi_user_V)
	2  / (!axi_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / (exitcond3)
	5  / (!exitcond3)
7 --> 
	8  / (eol_1)
	7  / (!eol_1)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_data_stream_2_V, [8 x i8]* @str191, i32 0, i32 0, i32 0, [8 x i8]* @str191) ; <i32> [#uses=0]

ST_1: empty_127 [1/1] 0.00ns
entry:1  %empty_127 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_data_stream_1_V, [8 x i8]* @str188, i32 0, i32 0, i32 0, [8 x i8]* @str188) ; <i32> [#uses=0]

ST_1: empty_128 [1/1] 0.00ns
entry:2  %empty_128 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_data_stream_0_V, [8 x i8]* @str185, i32 0, i32 0, i32 0, [8 x i8]* @str185) ; <i32> [#uses=0]

ST_1: empty_129 [1/1] 0.00ns
entry:3  %empty_129 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %AXI_video_strm_V_dest_V, [8 x i8]* @str92, i32 0, i32 0, i32 0, [8 x i8]* @str92) ; <i32> [#uses=0]

ST_1: empty_130 [1/1] 0.00ns
entry:4  %empty_130 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %AXI_video_strm_V_id_V, [8 x i8]* @str91, i32 0, i32 0, i32 0, [8 x i8]* @str91) ; <i32> [#uses=0]

ST_1: empty_131 [1/1] 0.00ns
entry:5  %empty_131 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %AXI_video_strm_V_last_V, [8 x i8]* @str90, i32 0, i32 0, i32 0, [8 x i8]* @str90) ; <i32> [#uses=0]

ST_1: empty_132 [1/1] 0.00ns
entry:6  %empty_132 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %AXI_video_strm_V_user_V, [8 x i8]* @str89, i32 0, i32 0, i32 0, [8 x i8]* @str89) ; <i32> [#uses=0]

ST_1: empty_133 [1/1] 0.00ns
entry:7  %empty_133 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %AXI_video_strm_V_strb_V, [8 x i8]* @str88, i32 0, i32 0, i32 0, [8 x i8]* @str88) ; <i32> [#uses=0]

ST_1: empty_134 [1/1] 0.00ns
entry:8  %empty_134 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %AXI_video_strm_V_keep_V, [8 x i8]* @str87, i32 0, i32 0, i32 0, [8 x i8]* @str87) ; <i32> [#uses=0]

ST_1: empty_135 [1/1] 0.00ns
entry:9  %empty_135 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %AXI_video_strm_V_data_V, [8 x i8]* @str, i32 0, i32 0, i32 0, [8 x i8]* @str) ; <i32> [#uses=0]

ST_1: stg_19 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecIFCore(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str39, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [25 x i8]* @p_str40)

ST_1: img_cols_V_read_1 [1/1] 0.00ns
entry:11  %img_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %img_cols_V_read) ; <i12> [#uses=1]

ST_1: img_rows_V_read_1 [1/1] 0.00ns
entry:12  %img_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %img_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_22 [1/1] 1.30ns
entry:13  br label %bb3


 <State 2>: 0.00ns
ST_2: axi_data_V [1/1] 0.00ns
bb3:0  %axi_data_V = phi i32 [ undef, %entry ], [ %tmp_data_V, %bb2 ] ; <i32> [#uses=1]

ST_2: axi_last_V [1/1] 0.00ns
bb3:1  %axi_last_V = phi i1 [ undef, %entry ], [ %tmp_last_V, %bb2 ] ; <i1> [#uses=1]

ST_2: axi_user_V [1/1] 0.00ns
bb3:2  %axi_user_V = phi i1 [ false, %entry ], [ %tmp_user_V, %bb2 ] ; <i1> [#uses=1]

ST_2: stg_26 [1/1] 0.00ns
bb3:3  br i1 %axi_user_V, label %bb37.preheader, label %bb2

ST_2: tmp [1/1] 0.00ns
bb2:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25) ; <i32> [#uses=1]

ST_2: stg_28 [1/1] 0.00ns
bb2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_2: empty_136 [1/1] 0.00ns
bb2:2  %empty_136 = call %0 @_ssdm_op_FifoRead.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V) ; <%0> [#uses=3]

ST_2: tmp_data_V [1/1] 0.00ns
bb2:3  %tmp_data_V = extractvalue %0 %empty_136, 0     ; <i32> [#uses=1]

ST_2: tmp_user_V [1/1] 0.00ns
bb2:4  %tmp_user_V = extractvalue %0 %empty_136, 3     ; <i1> [#uses=1]

ST_2: tmp_last_V [1/1] 0.00ns
bb2:5  %tmp_last_V = extractvalue %0 %empty_136, 4     ; <i1> [#uses=1]

ST_2: empty_137 [1/1] 0.00ns
bb2:6  %empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp) ; <i32> [#uses=0]

ST_2: stg_34 [1/1] 0.00ns
bb2:7  br label %bb3


 <State 3>: 1.57ns
ST_3: sof [1/1] 0.00ns
bb37.preheader:0  %sof = alloca i1                                ; <i1*> [#uses=3]

ST_3: stg_36 [1/1] 1.30ns
bb37.preheader:1  store i1 true, i1* %sof

ST_3: stg_37 [1/1] 1.57ns
bb37.preheader:2  br label %bb37


 <State 4>: 2.14ns
ST_4: axi_data_V_2 [1/1] 0.00ns
bb37:0  %axi_data_V_2 = phi i32 [ %axi_data_V_4, %bb35 ], [ %axi_data_V, %bb37.preheader ] ; <i32> [#uses=1]

ST_4: axi_last_V_2 [1/1] 0.00ns
bb37:1  %axi_last_V_2 = phi i1 [ %axi_last_V_4, %bb35 ], [ %axi_last_V, %bb37.preheader ] ; <i1> [#uses=1]

ST_4: t_V [1/1] 0.00ns
bb37:2  %t_V = phi i12 [ %i_V, %bb35 ], [ 0, %bb37.preheader ] ; <i12> [#uses=2]

ST_4: exitcond [1/1] 2.14ns
bb37:3  %exitcond = icmp eq i12 %t_V, %img_rows_V_read_1 ; <i1> [#uses=1]

ST_4: i_V [1/1] 1.84ns
bb37:4  %i_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_4: stg_43 [1/1] 0.00ns
bb37:5  br i1 %exitcond, label %return, label %bb6

ST_4: tmp_1 [1/1] 0.00ns
bb6:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26) ; <i32> [#uses=1]

ST_4: stg_45 [1/1] 0.00ns
bb6:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1080, i32 0, [1 x i8]* @p_str20) nounwind

ST_4: stg_46 [1/1] 1.57ns
bb6:2  br label %bb29

ST_4: stg_47 [1/1] 0.00ns
return:0  ret void


 <State 5>: 2.14ns
ST_5: t_V_4 [1/1] 0.00ns
bb29:2  %t_V_4 = phi i12 [ 0, %bb6 ], [ %j_V, %bb14 ]   ; <i12> [#uses=2]

ST_5: exitcond3 [1/1] 2.14ns
bb29:4  %exitcond3 = icmp eq i12 %t_V_4, %img_cols_V_read_1 ; <i1> [#uses=1]

ST_5: j_V [1/1] 1.84ns
bb29:5  %j_V = add i12 %t_V_4, 1                        ; <i12> [#uses=1]

ST_5: sof_load [1/1] 0.00ns
bb7:0  %sof_load = load i1* %sof                       ; <i1> [#uses=1]

ST_5: stg_52 [1/1] 0.00ns
bb7:4  br i1 %sof_load, label %bb14.pre, label %bb9

ST_5: stg_53 [1/1] 1.30ns
bb14.pre:0  store i1 false, i1* %sof


 <State 6>: 3.35ns
ST_6: axi_data_V_3 [1/1] 0.00ns
bb29:0  %axi_data_V_3 = phi i32 [ %axi_data_V_2, %bb6 ], [ %axi_data_V_8, %bb14 ] ; <i32> [#uses=2]

ST_6: eol_6 [1/1] 0.00ns
bb29:1  %eol_6 = phi i1 [ %axi_last_V_2, %bb6 ], [ %axi_last_V_7, %bb14 ] ; <i1> [#uses=3]

ST_6: eol [1/1] 0.00ns
bb29:3  %eol = phi i1 [ false, %bb6 ], [ %eol_5, %bb14 ] ; <i1> [#uses=3]

ST_6: stg_57 [1/1] 1.57ns
bb29:6  br i1 %exitcond3, label %bb32, label %bb7

ST_6: tmp_2 [1/1] 0.00ns
bb7:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27) ; <i32> [#uses=1]

ST_6: stg_59 [1/1] 0.00ns
bb7:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1920, i32 0, [1 x i8]* @p_str20) nounwind

ST_6: stg_60 [1/1] 0.00ns
bb7:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_6: stg_61 [1/1] 1.66ns
bb9:0  br i1 %eol, label %bb14, label %bb12

ST_6: empty_138 [1/1] 0.00ns
bb12:0  %empty_138 = call %0 @_ssdm_op_FifoRead.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V) ; <%0> [#uses=2]

ST_6: tmp_data_V_1 [1/1] 0.00ns
bb12:1  %tmp_data_V_1 = extractvalue %0 %empty_138, 0   ; <i32> [#uses=1]

ST_6: tmp_last_V_1 [1/1] 0.00ns
bb12:2  %tmp_last_V_1 = extractvalue %0 %empty_138, 4   ; <i1> [#uses=2]

ST_6: stg_65 [1/1] 1.66ns
bb12:3  br label %bb14

ST_6: stg_66 [1/1] 1.66ns
bb14.pre:1  br label %bb14

ST_6: axi_data_V_8 [1/1] 0.00ns
bb14:0  %axi_data_V_8 = phi i32 [ %tmp_data_V_1, %bb12 ], [ %axi_data_V_3, %bb14.pre ], [ 0, %bb9 ] ; <i32> [#uses=4]

ST_6: axi_last_V_7 [1/1] 0.00ns
bb14:1  %axi_last_V_7 = phi i1 [ %tmp_last_V_1, %bb12 ], [ %eol_6, %bb14.pre ], [ false, %bb9 ] ; <i1> [#uses=1]

ST_6: eol_5 [1/1] 0.00ns
bb14:2  %eol_5 = phi i1 [ %tmp_last_V_1, %bb12 ], [ %eol_6, %bb14.pre ], [ %eol, %bb9 ] ; <i1> [#uses=1]

ST_6: pix_val_0 [1/1] 0.00ns
bb14:3  %pix_val_0 = trunc i32 %axi_data_V_8 to i8      ; <i8> [#uses=1]

ST_6: pix_val_1 [1/1] 0.00ns
bb14:4  %pix_val_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %axi_data_V_8, i32 8, i32 15) ; <i8> [#uses=1]

ST_6: pix_val_2 [1/1] 0.00ns
bb14:5  %pix_val_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %axi_data_V_8, i32 16, i32 23) ; <i8> [#uses=1]

ST_6: stg_73 [1/1] 1.70ns
bb14:6  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %img_data_stream_0_V, i8 %pix_val_0)

ST_6: stg_74 [1/1] 1.70ns
bb14:7  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %img_data_stream_1_V, i8 %pix_val_1)

ST_6: stg_75 [1/1] 1.70ns
bb14:8  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %img_data_stream_2_V, i8 %pix_val_2)

ST_6: empty_139 [1/1] 0.00ns
bb14:9  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_2) ; <i32> [#uses=0]

ST_6: stg_77 [1/1] 0.00ns
bb14:10  br label %bb29


 <State 7>: 0.00ns
ST_7: axi_data_V_4 [1/1] 0.00ns
bb32:0  %axi_data_V_4 = phi i32 [ %tmp_data_V_2, %bb31 ], [ %axi_data_V_3, %bb29 ] ; <i32> [#uses=1]

ST_7: axi_last_V_4 [1/1] 0.00ns
bb32:1  %axi_last_V_4 = phi i1 [ %tmp_last_V_2, %bb31 ], [ %eol_6, %bb29 ] ; <i1> [#uses=1]

ST_7: eol_1 [1/1] 0.00ns
bb32:2  %eol_1 = phi i1 [ %tmp_last_V_2, %bb31 ], [ %eol, %bb29 ] ; <i1> [#uses=1]

ST_7: stg_81 [1/1] 0.00ns
bb32:3  br i1 %eol_1, label %bb35, label %bb31

ST_7: tmp_3 [1/1] 0.00ns
bb31:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28) ; <i32> [#uses=1]

ST_7: stg_83 [1/1] 0.00ns
bb31:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_7: empty_140 [1/1] 0.00ns
bb31:2  %empty_140 = call %0 @_ssdm_op_FifoRead.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V) ; <%0> [#uses=2]

ST_7: tmp_data_V_2 [1/1] 0.00ns
bb31:3  %tmp_data_V_2 = extractvalue %0 %empty_140, 0   ; <i32> [#uses=1]

ST_7: tmp_last_V_2 [1/1] 0.00ns
bb31:4  %tmp_last_V_2 = extractvalue %0 %empty_140, 4   ; <i1> [#uses=2]

ST_7: empty_141 [1/1] 0.00ns
bb31:5  %empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_3) ; <i32> [#uses=0]

ST_7: stg_88 [1/1] 0.00ns
bb31:6  br label %bb32


 <State 8>: 0.00ns
ST_8: empty_142 [1/1] 0.00ns
bb35:0  %empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_1) ; <i32> [#uses=0]

ST_8: stg_90 [1/1] 0.00ns
bb35:1  br label %bb37



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ AXI_video_strm_V_data_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x9bf8eb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xa59c5e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xa59c640; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xa59c6a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xa59c700; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xa59c760; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x9bbb520; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9bbb580; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9bbb5e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x9bbb640; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x9bbb6a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x9bbb700; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specfifo         ) [ 000000000]
empty_127         (specfifo         ) [ 000000000]
empty_128         (specfifo         ) [ 000000000]
empty_129         (specfifo         ) [ 000000000]
empty_130         (specfifo         ) [ 000000000]
empty_131         (specfifo         ) [ 000000000]
empty_132         (specfifo         ) [ 000000000]
empty_133         (specfifo         ) [ 000000000]
empty_134         (specfifo         ) [ 000000000]
empty_135         (specfifo         ) [ 000000000]
stg_19            (specifcore       ) [ 000000000]
img_cols_V_read_1 (wireread         ) [ 001111111]
img_rows_V_read_1 (wireread         ) [ 001111111]
stg_22            (br               ) [ 011000000]
axi_data_V        (phi              ) [ 001111111]
axi_last_V        (phi              ) [ 001111111]
axi_user_V        (phi              ) [ 001000000]
stg_26            (br               ) [ 000000000]
tmp               (specregionbegin  ) [ 000000000]
stg_28            (specpipeline     ) [ 000000000]
empty_136         (fiforead         ) [ 000000000]
tmp_data_V        (extractvalue     ) [ 011000000]
tmp_user_V        (extractvalue     ) [ 011000000]
tmp_last_V        (extractvalue     ) [ 011000000]
empty_137         (specregionend    ) [ 000000000]
stg_34            (br               ) [ 011000000]
sof               (alloca           ) [ 000111111]
stg_36            (store            ) [ 000000000]
stg_37            (br               ) [ 000111111]
axi_data_V_2      (phi              ) [ 000011100]
axi_last_V_2      (phi              ) [ 000011100]
t_V               (phi              ) [ 000010000]
exitcond          (icmp             ) [ 000011111]
i_V               (add              ) [ 000111111]
stg_43            (br               ) [ 000000000]
tmp_1             (specregionbegin  ) [ 000001111]
stg_45            (speclooptripcount) [ 000000000]
stg_46            (br               ) [ 000011111]
stg_47            (ret              ) [ 000000000]
t_V_4             (phi              ) [ 000001000]
exitcond3         (icmp             ) [ 000011111]
j_V               (add              ) [ 000011111]
sof_load          (load             ) [ 000011111]
stg_52            (br               ) [ 000000000]
stg_53            (store            ) [ 000000000]
axi_data_V_3      (phi              ) [ 000001110]
eol_6             (phi              ) [ 000001110]
eol               (phi              ) [ 000001110]
stg_57            (br               ) [ 000011111]
tmp_2             (specregionbegin  ) [ 000000000]
stg_59            (speclooptripcount) [ 000000000]
stg_60            (specpipeline     ) [ 000000000]
stg_61            (br               ) [ 000000000]
empty_138         (fiforead         ) [ 000000000]
tmp_data_V_1      (extractvalue     ) [ 000000000]
tmp_last_V_1      (extractvalue     ) [ 000000000]
stg_65            (br               ) [ 000000000]
stg_66            (br               ) [ 000000000]
axi_data_V_8      (phi              ) [ 000011111]
axi_last_V_7      (phi              ) [ 000011111]
eol_5             (phi              ) [ 000011111]
pix_val_0         (trunc            ) [ 000000000]
pix_val_1         (partselect       ) [ 000000000]
pix_val_2         (partselect       ) [ 000000000]
stg_73            (fifowrite        ) [ 000000000]
stg_74            (fifowrite        ) [ 000000000]
stg_75            (fifowrite        ) [ 000000000]
empty_139         (specregionend    ) [ 000000000]
stg_77            (br               ) [ 000011111]
axi_data_V_4      (phi              ) [ 000110011]
axi_last_V_4      (phi              ) [ 000110011]
eol_1             (phi              ) [ 000000010]
stg_81            (br               ) [ 000000000]
tmp_3             (specregionbegin  ) [ 000000000]
stg_83            (specpipeline     ) [ 000000000]
empty_140         (fiforead         ) [ 000000000]
tmp_data_V_2      (extractvalue     ) [ 000011111]
tmp_last_V_2      (extractvalue     ) [ 000011111]
empty_141         (specregionend    ) [ 000000000]
stg_88            (br               ) [ 000011111]
empty_142         (specregionend    ) [ 000000000]
stg_90            (br               ) [ 000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_rows_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_cols_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str191"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str188"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str185"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str92"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str91"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str90"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str89"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str88"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str87"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="sof_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="img_cols_V_read_1_wireread_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="12" slack="0"/>
<pin id="113" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="img_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_rows_V_read_1_wireread_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="img_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fiforead_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="44" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="4" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="empty_136/2 empty_138/6 empty_140/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stg_73_fifowrite_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_73/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="stg_74_fifowrite_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_74/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="stg_75_fifowrite_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_75/6 "/>
</bind>
</comp>

<comp id="161" class="1005" name="axi_data_V_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="axi_data_V_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="axi_last_V_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="axi_last_V_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_last_V/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="axi_user_V_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_user_V (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="axi_user_V_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_user_V/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="axi_data_V_2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2"/>
<pin id="198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_2 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="axi_data_V_2_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="2"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V_2/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="axi_last_V_2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="2"/>
<pin id="209" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="axi_last_V_2_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="2"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_last_V_2/4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="t_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="1"/>
<pin id="220" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="t_V_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="229" class="1005" name="t_V_4_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="1"/>
<pin id="231" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="t_V_4_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="12" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_4/5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="axi_data_V_3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="axi_data_V_3_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V_3/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="eol_6_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_6 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="eol_6_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="2"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="eol_6/6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="eol_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="eol_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="2"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="eol/6 "/>
</bind>
</comp>

<comp id="274" class="1005" name="axi_data_V_8_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="axi_data_V_8 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="axi_data_V_8_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="1" slack="0"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V_8/6 "/>
</bind>
</comp>

<comp id="289" class="1005" name="axi_last_V_7_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_7 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="axi_last_V_7_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="4" bw="1" slack="0"/>
<pin id="299" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_last_V_7/6 "/>
</bind>
</comp>

<comp id="304" class="1005" name="eol_5_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="eol_5 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="eol_5_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="4" bw="1" slack="0"/>
<pin id="314" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="eol_5/6 "/>
</bind>
</comp>

<comp id="319" class="1005" name="axi_data_V_4_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_4 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="axi_data_V_4_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="32" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V_4/7 "/>
</bind>
</comp>

<comp id="331" class="1005" name="axi_last_V_4_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_4 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="axi_last_V_4_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_last_V_4/7 "/>
</bind>
</comp>

<comp id="343" class="1005" name="eol_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_1 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="eol_1_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="eol_1/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="44" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/6 tmp_data_V_2/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="44" slack="0"/>
<pin id="361" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/6 tmp_last_V_2/7 "/>
</bind>
</comp>

<comp id="365" class="1005" name="reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V tmp_data_V_2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_user_V_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="44" slack="0"/>
<pin id="373" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="stg_36_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_36/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="exitcond_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="0" index="1" bw="12" slack="3"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="i_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="0" index="1" bw="2" slack="0"/>
<pin id="388" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="exitcond3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="0" index="1" bw="12" slack="4"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="j_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sof_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="2"/>
<pin id="404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_load/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="stg_53_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="2"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="pix_val_0_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="pix_val_0/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="pix_val_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="5" slack="0"/>
<pin id="419" dir="0" index="3" bw="5" slack="0"/>
<pin id="420" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_val_1/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="pix_val_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_val_2/6 "/>
</bind>
</comp>

<comp id="437" class="1005" name="img_cols_V_read_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="4"/>
<pin id="439" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_cols_V_read_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="img_rows_V_read_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="3"/>
<pin id="444" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="img_rows_V_read_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_user_V_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_last_V_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="457" class="1005" name="sof_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof "/>
</bind>
</comp>

<comp id="467" class="1005" name="i_V_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="0"/>
<pin id="469" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="472" class="1005" name="exitcond3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="j_V_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="481" class="1005" name="sof_load_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_last_V_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="70" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="145"><net_src comp="102" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="102" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="102" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="205"><net_src comp="161" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="216"><net_src comp="173" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="221"><net_src comp="78" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="249"><net_src comp="196" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="260"><net_src comp="207" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="286"><net_src comp="243" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="288"><net_src comp="278" pin="6"/><net_sink comp="274" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="301"><net_src comp="254" pin="4"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="293" pin=4"/></net>

<net id="303"><net_src comp="293" pin="6"/><net_sink comp="289" pin=0"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="316"><net_src comp="254" pin="4"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="266" pin="4"/><net_sink comp="308" pin=4"/></net>

<net id="318"><net_src comp="308" pin="6"/><net_sink comp="304" pin=0"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="329"><net_src comp="240" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="341"><net_src comp="251" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="352"><net_src comp="262" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="122" pin="8"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="362"><net_src comp="122" pin="8"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="368"><net_src comp="354" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="374"><net_src comp="122" pin="8"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="222" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="222" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="233" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="233" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="278" pin="6"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="421"><net_src comp="92" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="278" pin="6"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="94" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="96" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="425"><net_src comp="415" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="432"><net_src comp="92" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="278" pin="6"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="98" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="100" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="436"><net_src comp="426" pin="4"/><net_sink comp="154" pin=2"/></net>

<net id="440"><net_src comp="110" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="445"><net_src comp="116" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="450"><net_src comp="371" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="455"><net_src comp="359" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="460"><net_src comp="106" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="470"><net_src comp="385" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="475"><net_src comp="391" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="396" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="484"><net_src comp="402" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="359" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="346" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
  - Chain level:
	State 1
	State 2
		stg_26 : 1
		empty_137 : 1
	State 3
		stg_36 : 1
	State 4
		exitcond : 1
		i_V : 1
		stg_43 : 2
	State 5
		exitcond3 : 1
		j_V : 1
		stg_52 : 1
	State 6
		stg_61 : 1
		axi_data_V_8 : 1
		axi_last_V_7 : 1
		eol_5 : 1
		pix_val_0 : 2
		pix_val_1 : 2
		pix_val_2 : 2
		stg_73 : 3
		stg_74 : 3
		stg_75 : 3
		empty_139 : 1
	State 7
		stg_81 : 1
		empty_141 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          exitcond_fu_380          |    0    |    14   |
|          |          exitcond3_fu_391         |    0    |    14   |
|----------|-----------------------------------|---------|---------|
|    add   |             i_V_fu_385            |    0    |    12   |
|          |             j_V_fu_396            |    0    |    12   |
|----------|-----------------------------------|---------|---------|
| wireread | img_cols_V_read_1_wireread_fu_110 |    0    |    0    |
|          | img_rows_V_read_1_wireread_fu_116 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| fiforead |        grp_fiforead_fu_122        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |      stg_73_fifowrite_fu_140      |    0    |    0    |
| fifowrite|      stg_74_fifowrite_fu_147      |    0    |    0    |
|          |      stg_75_fifowrite_fu_154      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |             grp_fu_354            |    0    |    0    |
|extractvalue|             grp_fu_359            |    0    |    0    |
|          |         tmp_user_V_fu_371         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |          pix_val_0_fu_410         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|          pix_val_1_fu_415         |    0    |    0    |
|          |          pix_val_2_fu_426         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    52   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   axi_data_V_2_reg_196  |   32   |
|   axi_data_V_3_reg_240  |   32   |
|   axi_data_V_4_reg_319  |   32   |
|   axi_data_V_8_reg_274  |   32   |
|    axi_data_V_reg_161   |   32   |
|   axi_last_V_2_reg_207  |    1   |
|   axi_last_V_4_reg_331  |    1   |
|   axi_last_V_7_reg_289  |    1   |
|    axi_last_V_reg_173   |    1   |
|    axi_user_V_reg_185   |    1   |
|      eol_1_reg_343      |    1   |
|      eol_5_reg_304      |    1   |
|      eol_6_reg_251      |    1   |
|       eol_reg_262       |    1   |
|    exitcond3_reg_472    |    1   |
|       i_V_reg_467       |   12   |
|img_cols_V_read_1_reg_437|   12   |
|img_rows_V_read_1_reg_442|   12   |
|       j_V_reg_476       |   12   |
|         reg_365         |   32   |
|     sof_load_reg_481    |    1   |
|       sof_reg_457       |    1   |
|      t_V_4_reg_229      |   12   |
|       t_V_reg_218       |   12   |
|   tmp_last_V_2_reg_485  |    1   |
|    tmp_last_V_reg_452   |    1   |
|    tmp_user_V_reg_447   |    1   |
+-------------------------+--------+
|          Total          |   279  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| axi_data_V_reg_161 |  p0  |   2  |  32  |   64   ||    32   |
| axi_last_V_reg_173 |  p0  |   2  |   1  |    2   ||    1    |
|     eol_reg_262    |  p0  |   2  |   1  |    2   ||    1    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   68   ||  4.169  ||    34   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   52   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   34   |
|  Register |    -   |   279  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   279  |   86   |
+-----------+--------+--------+--------+
