$date
	Wed Mar 23 20:18:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_test $end
$scope module regfile1 $end
$var wire 1 ! CLK $end
$var wire 1 " RegWrite $end
$var wire 32 # indata [31:0] $end
$var wire 5 $ rd [4:0] $end
$var wire 5 % rs1 [4:0] $end
$var wire 32 & rs1_value [31:0] $end
$var wire 5 ' rs2 [4:0] $end
$var wire 32 ( rs2_value [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
bx #
1"
0!
$end
#10
b110010 #
b11 $
1!
#20
b10010 #
b1 $
0!
#30
b10010 (
b1 '
b11 %
1!
#40
bx (
b101 '
b10010 &
b1 %
b10000 #
b101 $
0!
#50
b10000 (
1!
#60
0!
#70
1!
#80
0!
#90
1!
#100
0!
#110
1!
#120
0!
#130
1!
#140
0!
#150
1!
#160
0!
#170
1!
#180
0!
#190
1!
#200
0!
#210
1!
#220
0!
#230
1!
#240
0!
#250
1!
#260
0!
#270
1!
#280
0!
#290
1!
#300
0!
#310
1!
#320
0!
#330
1!
#340
0!
#350
1!
#360
0!
#370
1!
#380
0!
#390
1!
#400
0!
#410
1!
#420
0!
#430
1!
#440
0!
#450
1!
#460
0!
#470
1!
#480
0!
#490
1!
#500
0!
