{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527865133051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527865133055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 17:58:52 2018 " "Processing started: Fri Jun 01 17:58:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527865133055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527865133055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ismail -c ismail " "Command: quartus_map --read_settings_files=on --write_settings_files=off ismail -c ismail" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527865133055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527865133407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527865133407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/ismail/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527865144144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527865144144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_driver " "Elaborating entity \"vga_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527865144181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(45) " "Verilog HDL assignment warning at vga_driver.v(45): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/ismail/vga_driver.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527866583453 "|vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(65) " "Verilog HDL assignment warning at vga_driver.v(65): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/ismail/vga_driver.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527866583453 "|vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(87) " "Verilog HDL assignment warning at vga_driver.v(87): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/ismail/vga_driver.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527866583453 "|vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vga_driver.v(100) " "Verilog HDL assignment warning at vga_driver.v(100): truncated value with size 32 to match size of target (18)" {  } { { "vga_driver.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/ismail/vga_driver.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527866583453 "|vga_driver"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 vga_driver.v(25) " "Net \"ram.data_a\" at vga_driver.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "vga_driver.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/ismail/vga_driver.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527866584578 "|vga_driver"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 vga_driver.v(25) " "Net \"ram.waddr_a\" at vga_driver.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "vga_driver.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/ismail/vga_driver.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527866584578 "|vga_driver"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 vga_driver.v(25) " "Net \"ram.we_a\" at vga_driver.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "vga_driver.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/ismail/vga_driver.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527866584594 "|vga_driver"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "524288 307200 C:/Users/aymat/Documents/GitHub/446/ismail/db/ismail.ram0_vga_driver_1d939d27.hdl.mif " "Memory depth (524288) in the design file differs from memory depth (307200) in the Memory Initialization File \"C:/Users/aymat/Documents/GitHub/446/ismail/db/ismail.ram0_vga_driver_1d939d27.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1527866589930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527868518919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527869103168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527869103168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37889 " "Implemented 37889 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527869105528 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527869105528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37862 " "Implemented 37862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527869105528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527869105528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5612 " "Peak virtual memory: 5612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527869105621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 19:05:05 2018 " "Processing ended: Fri Jun 01 19:05:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527869105621 ""} { "Info" "IQEXE_ELAPSED_TIME" "01:06:13 " "Elapsed time: 01:06:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527869105621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:06:08 " "Total CPU time (on all processors): 01:06:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527869105621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527869105621 ""}
