Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 07:26:09 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/adpcm_main_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.309ns (21.723%)  route 4.717ns (78.277%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/Q
                         net (fo=10, unplaced)        1.008     2.499    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517
                         LUT6 (Prop_lut6_I0_O)        0.295     2.794 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8/O
                         net (fo=4, unplaced)         0.926     3.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32/O
                         net (fo=3, unplaced)         0.920     4.764    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32_n_5
                         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9/O
                         net (fo=1, unplaced)         0.902     5.790    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9_n_5
                         LUT6 (Prop_lut6_I3_O)        0.124     5.914 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2/O
                         net (fo=2, unplaced)         0.460     6.374    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2_n_5
                         LUT5 (Prop_lut5_I4_O)        0.124     6.498 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_1/O
                         net (fo=5, unplaced)         0.501     6.999    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[0]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.309ns (21.723%)  route 4.717ns (78.277%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/Q
                         net (fo=10, unplaced)        1.008     2.499    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517
                         LUT6 (Prop_lut6_I0_O)        0.295     2.794 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8/O
                         net (fo=4, unplaced)         0.926     3.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32/O
                         net (fo=3, unplaced)         0.920     4.764    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32_n_5
                         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9/O
                         net (fo=1, unplaced)         0.902     5.790    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9_n_5
                         LUT6 (Prop_lut6_I3_O)        0.124     5.914 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2/O
                         net (fo=2, unplaced)         0.460     6.374    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2_n_5
                         LUT5 (Prop_lut5_I4_O)        0.124     6.498 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_1/O
                         net (fo=5, unplaced)         0.501     6.999    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[1]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.309ns (21.723%)  route 4.717ns (78.277%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/Q
                         net (fo=10, unplaced)        1.008     2.499    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517
                         LUT6 (Prop_lut6_I0_O)        0.295     2.794 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8/O
                         net (fo=4, unplaced)         0.926     3.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32/O
                         net (fo=3, unplaced)         0.920     4.764    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32_n_5
                         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9/O
                         net (fo=1, unplaced)         0.902     5.790    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9_n_5
                         LUT6 (Prop_lut6_I3_O)        0.124     5.914 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2/O
                         net (fo=2, unplaced)         0.460     6.374    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2_n_5
                         LUT5 (Prop_lut5_I4_O)        0.124     6.498 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_1/O
                         net (fo=5, unplaced)         0.501     6.999    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[2]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[2]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.309ns (21.723%)  route 4.717ns (78.277%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/Q
                         net (fo=10, unplaced)        1.008     2.499    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517
                         LUT6 (Prop_lut6_I0_O)        0.295     2.794 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8/O
                         net (fo=4, unplaced)         0.926     3.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32/O
                         net (fo=3, unplaced)         0.920     4.764    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32_n_5
                         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9/O
                         net (fo=1, unplaced)         0.902     5.790    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9_n_5
                         LUT6 (Prop_lut6_I3_O)        0.124     5.914 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2/O
                         net (fo=2, unplaced)         0.460     6.374    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2_n_5
                         LUT5 (Prop_lut5_I4_O)        0.124     6.498 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_1/O
                         net (fo=5, unplaced)         0.501     6.999    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[3]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.309ns (21.723%)  route 4.717ns (78.277%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517_reg[0]/Q
                         net (fo=10, unplaced)        1.008     2.499    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/icmp_ln621_5_reg_5517
                         LUT6 (Prop_lut6_I0_O)        0.295     2.794 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8/O
                         net (fo=4, unplaced)         0.926     3.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_predicate_pred1990_state78_i_8_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32/O
                         net (fo=3, unplaced)         0.920     4.764    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_32_n_5
                         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9/O
                         net (fo=1, unplaced)         0.902     5.790    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_9_n_5
                         LUT6 (Prop_lut6_I3_O)        0.124     5.914 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2/O
                         net (fo=2, unplaced)         0.460     6.374    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_2_n_5
                         LUT5 (Prop_lut5_I4_O)        0.124     6.498 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719[4]_i_1/O
                         net (fo=5, unplaced)         0.501     6.999    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_phi_reg_pp0_iter0_mil_02_i_reg_719_reg[4]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -0.978ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.309ns (24.570%)  route 4.019ns (75.430%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=96, unplaced)        0.840     2.331    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_32s_9ns_41_5_1_U21/ap_enable_reg_pp0_iter0_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.295     2.626 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_32s_9ns_41_5_1_U21/mul_ln267_3_reg_4824[41]_i_1/O
                         net (fo=213, unplaced)       1.021     3.647    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[9]_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.771 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_234/O
                         net (fo=1, unplaced)         0.449     4.220    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_234_n_5
                         LUT6 (Prop_lut6_I0_O)        0.124     4.344 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_81__0/O
                         net (fo=2, unplaced)         0.460     4.804    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_81__0_n_5
                         LUT6 (Prop_lut6_I0_O)        0.124     4.928 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_97__0/O
                         net (fo=1, unplaced)         0.449     5.377    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_97__0_n_5
                         LUT6 (Prop_lut6_I3_O)        0.124     5.501 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_11__1/O
                         net (fo=1, unplaced)         0.800     6.301    bd_0_i/hls_inst/inst/tqmf_U/ADDRBWRADDR[1]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     5.323    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                 -0.978    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.309ns (26.387%)  route 3.652ns (73.613%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=96, unplaced)        0.840     2.331    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.295     2.626 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/add_ln589_7_reg_4819[45]_i_1/O
                         net (fo=201, unplaced)       0.566     3.192    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[8]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     3.316 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/reg_998[45]_i_1/O
                         net (fo=96, unplaced)        0.548     3.864    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/reg_10020
                         LUT6 (Prop_lut6_I0_O)        0.124     3.988 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_240/O
                         net (fo=1, unplaced)         0.449     4.437    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_240_n_5
                         LUT6 (Prop_lut6_I0_O)        0.124     4.561 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_95__0/O
                         net (fo=1, unplaced)         0.449     5.010    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_95__0_n_5
                         LUT6 (Prop_lut6_I3_O)        0.124     5.134 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_10__1/O
                         net (fo=1, unplaced)         0.800     5.934    bd_0_i/hls_inst/inst/tqmf_U/ADDRBWRADDR[2]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     5.323    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.185ns (24.116%)  route 3.729ns (75.884%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[13]/Q
                         net (fo=177, unplaced)       0.920     2.411    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_pp0_stage13
                         LUT5 (Prop_lut5_I0_O)        0.295     2.706 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_345/O
                         net (fo=1, unplaced)         1.111     3.817    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_345_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.941 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_241/O
                         net (fo=1, unplaced)         0.449     4.390    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_241_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.514 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_99__5/O
                         net (fo=1, unplaced)         0.449     4.963    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_99__5_n_5
                         LUT6 (Prop_lut6_I3_O)        0.124     5.087 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_12__1/O
                         net (fo=1, unplaced)         0.800     5.887    bd_0_i/hls_inst/inst/tqmf_U/ADDRBWRADDR[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     5.323    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.185ns (22.759%)  route 4.022ns (77.241%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[16]/Q
                         net (fo=200, unplaced)       1.082     2.573    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_pp0_stage16
                         LUT6 (Prop_lut6_I0_O)        0.295     2.868 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0/O
                         net (fo=68, unplaced)        0.509     3.377    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0_n_5
                         LUT5 (Prop_lut5_I0_O)        0.124     3.501 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_242/O
                         net (fo=32, unplaced)        1.182     4.683    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_242_n_5
                         LUT6 (Prop_lut6_I0_O)        0.124     4.807 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_131__0/O
                         net (fo=1, unplaced)         0.449     5.256    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_131__0_n_5
                         LUT6 (Prop_lut6_I0_O)        0.124     5.380 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_44__5/O
                         net (fo=1, unplaced)         0.800     6.180    bd_0_i/hls_inst/inst/tqmf_U/DIADI[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 -0.532    

Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.185ns (22.759%)  route 4.022ns (77.241%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[16]/Q
                         net (fo=200, unplaced)       1.082     2.573    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_pp0_stage16
                         LUT6 (Prop_lut6_I0_O)        0.295     2.868 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0/O
                         net (fo=68, unplaced)        0.509     3.377    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0_n_5
                         LUT5 (Prop_lut5_I0_O)        0.124     3.501 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_242/O
                         net (fo=32, unplaced)        1.182     4.683    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_242_n_5
                         LUT6 (Prop_lut6_I0_O)        0.124     4.807 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_121__0/O
                         net (fo=1, unplaced)         0.449     5.256    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_121__0_n_5
                         LUT6 (Prop_lut6_I0_O)        0.124     5.380 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_34__4/O
                         net (fo=1, unplaced)         0.800     6.180    bd_0_i/hls_inst/inst/tqmf_U/DIADI[10]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=13416, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 -0.532    




