// Seed: 2004415614
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      1'b0, 1
  );
  if (id_2) begin : LABEL_0
    assign id_3 = 1;
    wire id_6;
  end else id_7(1'b0, 1'd0);
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output wand id_4,
    output wor id_5,
    input supply0 id_6
);
  assign id_5 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
