{
    "Citedpaper": [
        {
            "ArticleName": "Rakesh Kumar , Boris Grot , Vijay Nagarajan, Blasting through the Front-End Bottleneck with Shotgun, Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, March 24-28, 2018, Williamsburg, VA, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3173178"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 11, 
        "Downloads_6Weeks": 2, 
        "Downloads_cumulative": 11, 
        "CitationCount": 1
    }, 
    "Title": "pTask: a smart prefetching scheme for OS intensive applications", 
    "Abstract": "Instruction prefetching is a standard approach to improve the performance of operating system (OS) intensive workloads such as web servers, file servers and database servers. Sophisticated instruction prefetching techniques such as PIF [12] and RDIP [17] record the execution history of a program in dedicated hardware structures and use this information for prefetching if a known execution pattern is repeated. The storage overheads of the additional hardware structures are prohibitively high (64-200 KB per core). This makes it difficult for the deployment of such schemes in real systems. We propose a solution that uses minimal hardware modifications to tackle this problem. We notice that the execution of server applications keeps switching between tasks such as the application, system call handlers, and interrupt handlers. Each task has a distinct instruction footprint, and is separated by a special OS event. We propose a sophisticated technique to capture the instruction stream in the vicinity of such OS events; the captured information is then compressed significantly and is stored in a process's virtual address space. Special OS routines then use this information to prefetch instructions for the OS and the application codes. Using modest hardware support (4 registers per core), we report an increase in instruction throughput of 2--14% (mean: 7%) over state of the art instruction prefetching techniques for a suite of 8 popular OS intensive applications.", 
    "Published": 2016, 
    "References": [
        {
            "ArticleName": "\"Filebench,\" http://filebench.sourceforge.net/wiki/index.php/Main_Page."
        }, 
        {
            "ArticleName": "\"Tpc-h,\" http://www.tpc.org/tpch/."
        }, 
        {
            "ArticleName": "M. Annavaram, J. M. Patel, and E. S. Davidson, \"Call graph prefetching for database applications,\" ACM TACO, 2003."
        }, 
        {
            "ArticleName": "Islam Atta , Pinar Tozun , Anastasia Ailamaki , Andreas Moshovos, SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.188-198, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.26", 
            "DOIname": "10.1109/MICRO.2012.26", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457497"
        }, 
        {
            "ArticleName": "A. Belay, D. Wentzlaff, and A. Agarwal, \"Vote the os off your core,\" MIT Technical Report MIT-CSAIL-TR-2011--035."
        }, 
        {
            "ArticleName": "Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1247401"
        }, 
        {
            "ArticleName": "R. Bhalla, P. Kallurkar, N. Gupta, and S. R. Sarangi, \"Trikon: A hypervisor aware manycore processor,\" in HiPC, 2014."
        }, 
        {
            "ArticleName": "Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/1454115.1454128", 
            "DOIname": "10.1145/1454115.1454128", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1454128"
        }, 
        {
            "ArticleName": "Silas Boyd-Wickizer , Haibo Chen , Rong Chen , Yandong Mao , Frans Kaashoek , Robert Morris , Aleksey Pesterev , Lex Stein , Ming Wu , Yuehua Dai , Yang Zhang , Zheng Zhang, Corey: an operating system for many cores, Proceedings of the 8th USENIX conference on Operating systems design and implementation, p.43-57, December 08-10, 2008, San Diego, California", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1855745"
        }, 
        {
            "ArticleName": "Koushik Chakraborty , Philip M. Wells , Gurindar S. Sohi, Computation spreading: employing hardware migration to specialize CMP cores on-the-fly, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1168857.1168893", 
            "DOIname": "10.1145/1168857.1168893", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1168893"
        }, 
        {
            "ArticleName": "Sandeep Chandran , Prathmesh Kallurkar , Parul Gupta , Smruti R. Sarangi, Architectural Support for Handling Jitterin Shared Memory Based Parallel Applications, IEEE Transactions on Parallel and Distributed Systems, v.25 n.5, p.1166-1176, May 2014", 
            "DOIhref": "https://dx.doi.org/10.1109/TPDS.2013.127", 
            "DOIname": "10.1109/TPDS.2013.127", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2707608"
        }, 
        {
            "ArticleName": "Michael Ferdman , Cansu Kaynak , Babak Falsafi, Proactive instruction fetch, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil", 
            "DOIhref": "http://doi.acm.org/10.1145/2155620.2155638", 
            "DOIname": "10.1145/2155620.2155638", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2155638"
        }, 
        {
            "ArticleName": "Michael Ferdman , Thomas F. Wenisch , Anastasia Ailamaki , Babak Falsafi , Andreas Moshovos, Temporal instruction fetch streaming, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.1-10, November 08-12, 2008", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2008.4771774", 
            "DOIname": "10.1109/MICRO.2008.4771774", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1521813"
        }, 
        {
            "ArticleName": "John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006", 
            "DOIhref": "http://doi.acm.org/10.1145/1186736.1186737", 
            "DOIname": "10.1145/1186736.1186737", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1186737"
        }, 
        {
            "ArticleName": "Doug Joseph , Dirk Grunwald, Prefetching using Markov predictors, Proceedings of the 24th annual international symposium on Computer architecture, p.252-263, June 01-04, 1997, Denver, Colorado, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/264107.264207", 
            "DOIname": "10.1145/264107.264207", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=264207"
        }, 
        {
            "ArticleName": "Cansu Kaynak , Boris Grot , Babak Falsafi, SHIFT: shared history instruction fetch for lean-core server processors, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California", 
            "DOIhref": "http://doi.acm.org/10.1145/2540708.2540732", 
            "DOIname": "10.1145/2540708.2540732", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2540732"
        }, 
        {
            "ArticleName": "Aasheesh Kolli , Ali Saidi , Thomas F. Wenisch, RDIP: return-address-stack directed instruction prefetching, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California", 
            "DOIhref": "http://doi.acm.org/10.1145/2540708.2540731", 
            "DOIname": "10.1145/2540708.2540731", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2540731"
        }, 
        {
            "ArticleName": "A. Kopytov, \"Sysbench: a system performance benchmark,\" http://sysbench.sourceforge.net, 2004."
        }, 
        {
            "ArticleName": "Kevin M. Lepak , Harold W. Cain , Mikko H. Lipasti, Redeeming IPC as a Performance Metric for Multithreaded Programs, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.232, September 27-October 01, 2003", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=943855"
        }, 
        {
            "ArticleName": "Chi-Keung Luk , Todd C. Mowry, Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.182-194, November 1998, Dallas, Texas, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=290979"
        }, 
        {
            "ArticleName": "D. Nellans, R. Balasubramonian, and E. Brunvand, \"Interference aware cache designs for operating system execution,\" University of Utah, Technical Report UUCS-09--002, 2009."
        }, 
        {
            "ArticleName": "Kyle J. Nesbit , James E. Smith, Data Cache Prefetching Using a Global History Buffer, IEEE Micro, v.25 n.1, p.90-97, January 2005", 
            "DOIhref": "https://dx.doi.org/10.1109/MM.2005.6", 
            "DOIname": "10.1109/MM.2005.6", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1053638"
        }, 
        {
            "ArticleName": "Fabrizio Petrini , Darren J. Kerbyson , Scott Pakin, The Case of the Missing Supercomputer Performance: Achieving Optimal Performance on the 8,192 Processors of ASCI Q, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p.55, November 15-21, 2003, Phoenix, AZ, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1048935.1050204", 
            "DOIname": "10.1145/1048935.1050204", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1050204"
        }, 
        {
            "ArticleName": "S. R. Sarangi, R. Kalayappan, P. Kallurkar, and S. Goel, \"Tejas simulator : Validation against hardware,\" CoRR, vol. abs/1501.07420, 2015. {Online}. Available: http://arxiv.org/abs/1501.07420"
        }, 
        {
            "ArticleName": "S. R. Sarangi, R. Kalayappan, P. Kallurkar, S. Goel, and E. Peter, \"Tejas: A java based versatile micro-architectural simulator,,\" in PATMOS, 2015."
        }, 
        {
            "ArticleName": "Livio Soares , Michael Stumm, FlexSC: flexible system call scheduling with exception-less system calls, Proceedings of the 9th USENIX conference on Operating systems design and implementation, p.33-46, October 04-06, 2010, Vancouver, BC, Canada", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1924946"
        }, 
        {
            "ArticleName": "Viji Srinivasan , Edward S. Davidson , Gary S. Tyson , Mark J. Charney , Thomas R. Puzak, Branch History Guided Instruction Prefetching, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.291, January 20-24, 2001", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=876449"
        }, 
        {
            "ArticleName": "Zhenlin Wang , Doug Burger , Kathryn S. McKinley , Steven K. Reinhardt , Charles C. Weems, Guided region prefetching: a cooperative hardware/software approach, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California", 
            "DOIhref": "http://doi.acm.org/10.1145/859618.859663", 
            "DOIname": "10.1145/859618.859663", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=859663"
        }, 
        {
            "ArticleName": "David Wentzlaff , Anant Agarwal, Factored operating systems (fos): the case for a scalable operating system for multicores, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009", 
            "DOIhref": "http://doi.acm.org/10.1145/1531793.1531805", 
            "DOIname": "10.1145/1531793.1531805", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1531805"
        }, 
        {
            "ArticleName": "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, ACM SIGARCH Computer Architecture News, v.23 n.2, p.24-36, May 1995", 
            "DOIhref": "http://doi.acm.org/10.1145/225830.223990", 
            "DOIname": "10.1145/225830.223990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=223990"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Indian Institute of Technology, New Delhi, India", 
            "Name": "Prathmesh Kallurkar"
        }, 
        {
            "Affiliation": "Indian Institute of Technology, New Delhi, India", 
            "Name": "Smruti R. Sarangi"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3195642&preflayout=flat"
}