Error en compilacion.
Error GCC: 
cc1: warning: this target machine does not have delayed branches
cc1: warning: ‘-fassociative-math’ disabled; other options take precedence
lto1: warning: this target machine does not have delayed branches
lto1: warning: ‘-fassociative-math’ disabled; other options take precedence
lto1: warning: this target machine does not have delayed branches
lto1: warning: ‘-fassociative-math’ disabled; other options take precedence

Salida GCC:

Linea de compilacion:
gcc ../benchmarks/treebench.c  -o /home/sergio/Documents/TFG/TFG-optimization/output/Ejecucion28-8-2021_11:56:6/Gen0/Cromosoma38/Cromosoma38  -fassociative-math -fbranch-target-load-optimize2 -fbtr-bb-exclusive -fcaller-saves -fcombine-stack-adjustments -fcompare-elim -fcrossjumping -fdata-sections -fdelayed-branch -fdelete-null-pointer-checks -fdevirtualize -fdevirtualize-speculatively -fexpensive-optimizations -ffast-math -ffinite-math-only -ffunction-sections -fgcse-las -fgcse-lm -fgcse-sm -fgraphite-identity -fipa-cp -fipa-cp-clone -fipa-profile -fipa-pta -fipa-pure-const -fipa-reference -fipa-reference-addressable -fipa-vrp -fira-hoist-pressure -fira-loop-pressure -fisolate-erroneous-paths-attribute -fivopts -fkeep-static-consts -flive-range-shrinkage -floop-block -floop-parallelize-all -floop-unroll-and-jam -flra-remat -flto -fmerge-all-constants -fmerge-constants -fmodulo-sched -fno-branch-count-reg -fno-inline -fno-ira-share-save-slots -fno-math-errno -fno-peephole -fno-signed-zeros -fno-trapping-math -fno-zero-initialized-in-bss -fomit-frame-pointer -foptimize-sibling-calls -fpartial-inlining -frename-registers -freorder-blocks -freorder-blocks-and-partition -freorder-functions -frounding-math -fsched-critical-path-heuristic -fsched-group-heuristic -fsched-rank-heuristic -fsel-sched-pipelining -fsel-sched-pipelining-outer-loops -fselective-scheduling -fsemantic-interposition -fsignaling-nans -fsingle-precision-constant -fsplit-ivs-in-unroller -fsplit-loops -fsplit-paths -fsplit-wide-types -fssa-backprop -fssa-phiopt -fstdarg-opt -fstore-merging -fstrict-aliasing -fthread-jumps -ftracer -ftree-builtin-call-dce -ftree-ccp -ftree-ch -ftree-forwprop -ftree-fre -ftree-loop-distribute-patterns -ftree-loop-im -ftree-loop-linear -ftree-loop-optimize -ftree-phiprop -ftree-pre -ftree-scev-cprop -ftree-slsr -ftree-sra -ftree-vrp -funconstrained-commons -funit-at-a-time -funsafe-math-optimizations -fuse-linker-plugin -fvariable-expansion-in-unroller -fvect-cost-model -fvpt -fweb -fwhole-program -falign-functions=8902 -falign-jumps=29393 -falign-labels=8926 -falign-loops=432 -finline-limit=41370 -fsched-stalled-insns-dep=6973 -fexcess-precision=standard 