// Seed: 1087104790
module module_0;
  logic id_1;
  ;
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    input wire id_0
    , id_11,
    inout wor id_1,
    input wor id_2,
    output tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    input tri0 id_9
);
  assign id_3 = id_11 ? id_7 == 1 : $unsigned(71);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wand id_3,
    output wand id_4,
    output uwire id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wor id_9,
    input wire id_10,
    input uwire id_11,
    output wand id_12,
    output wand id_13
);
  module_0 modCall_1 ();
  assign id_12 = 1'b0;
endmodule
