{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465011718507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465011718507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 20:41:57 2016 " "Processing started: Fri Jun 03 20:41:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465011718507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011718507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPUTop -c CPUTop " "Command: quartus_sta CPUTop -c CPUTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011718508 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1465011718660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011719933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011719978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011719978 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6928 " "TimeQuest Timing Analyzer is analyzing 6928 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011720878 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUTop.sdc " "Synopsys Design Constraints File file not found: 'CPUTop.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011721104 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011721105 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tbase\[23\] tbase\[23\] " "create_clock -period 1.000 -name tbase\[23\] tbase\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1465011721144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1465011721144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " "create_clock -period 1.000 -name CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1465011721144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " "create_clock -period 1.000 -name CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1465011721144 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011721144 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux11~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux11~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux12~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~0  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux14~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~1  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~0  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~1  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux6~0  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux8~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux8~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011721211 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011721211 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011721230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011722060 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1465011722110 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465011722143 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1465011722896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011722896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.606 " "Worst-case setup slack is -12.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011722901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011722901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.606          -36462.304 tbase\[23\]  " "  -12.606          -36462.304 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011722901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.599          -30974.244 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -9.599          -30974.244 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011722901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.151          -12860.752 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -6.151          -12860.752 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011722901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.181             -30.559 clk  " "   -4.181             -30.559 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011722901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011722901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.212 " "Worst-case hold slack is -2.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212              -4.405 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -2.212              -4.405 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560              -7.060 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -0.560              -7.060 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 tbase\[23\]  " "    0.248               0.000 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011723059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.128 " "Worst-case recovery slack is -2.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128            -186.215 tbase\[23\]  " "   -2.128            -186.215 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011723086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.854 " "Worst-case removal slack is 0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 tbase\[23\]  " "    0.854               0.000 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011723134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.177 " "Worst-case minimum pulse width slack is -4.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.177          -79142.752 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -4.177          -79142.752 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.867            -782.242 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -0.867            -782.242 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684            -332.548 tbase\[23\]  " "   -0.684            -332.548 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413             -12.717 clk  " "   -0.413             -12.717 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011723151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011723151 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465011723423 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011723423 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465011723436 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011723502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011729045 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux11~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux11~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux12~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~0  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux14~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~1  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~0  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~1  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux6~0  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux8~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux8~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011729596 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011729596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011730421 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1465011730720 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011730720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.396 " "Worst-case setup slack is -12.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.396          -34733.855 tbase\[23\]  " "  -12.396          -34733.855 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.158          -29407.812 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -9.158          -29407.812 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.840          -12270.746 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -5.840          -12270.746 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.028             -32.044 clk  " "   -4.028             -32.044 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011730724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.154 " "Worst-case hold slack is -2.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.154              -4.373 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -2.154              -4.373 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855             -56.569 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -0.855             -56.569 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 tbase\[23\]  " "    0.310               0.000 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clk  " "    0.377               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011730848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.998 " "Worst-case recovery slack is -1.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.998            -174.446 tbase\[23\]  " "   -1.998            -174.446 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011730876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.775 " "Worst-case removal slack is 0.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 tbase\[23\]  " "    0.775               0.000 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011730905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.047 " "Worst-case minimum pulse width slack is -4.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.047          -78103.003 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -4.047          -78103.003 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771            -605.596 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -0.771            -605.596 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681            -322.687 tbase\[23\]  " "   -0.681            -322.687 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416             -13.645 clk  " "   -0.416             -13.645 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011730922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011730922 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465011731193 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011731193 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465011731208 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011731381 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011736894 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux11~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux11~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux12~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~0  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux14~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~1  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~0  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~1  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux6~0  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux8~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux8~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011737456 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011737456 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011738284 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1465011738459 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011738459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.386 " "Worst-case setup slack is -8.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.386          -23660.013 tbase\[23\]  " "   -8.386          -23660.013 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.707          -20902.188 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -6.707          -20902.188 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.948           -7909.212 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -3.948           -7909.212 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.183              -9.596 clk  " "   -3.183              -9.596 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011738463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.594 " "Worst-case hold slack is -1.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.594              -4.537 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -1.594              -4.537 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448             -16.052 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -0.448             -16.052 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.055 tbase\[23\]  " "   -0.055              -0.055 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clk  " "    0.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011738588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.322 " "Worst-case recovery slack is -1.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322             -96.644 tbase\[23\]  " "   -1.322             -96.644 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011738615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.369 " "Worst-case removal slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 tbase\[23\]  " "    0.369               0.000 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011738664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.683 " "Worst-case minimum pulse width slack is -2.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683          -42541.612 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -2.683          -42541.612 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768            -726.219 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -0.768            -726.219 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405             -43.218 tbase\[23\]  " "   -0.405             -43.218 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396              -2.499 clk  " "   -0.396              -2.499 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011738681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011738681 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465011738953 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011738953 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465011738966 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux10~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux11~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux11~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux11~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~1  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~2  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux12~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux12~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux13~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~0  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux14~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux14~1  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~0  from: dataa  to: combout " "Cell: mycpu\|myalu\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux15~1  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux6~0  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux8~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux8~2  from: datad  to: combout " "Cell: mycpu\|myalu\|Mux8~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~1  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~2  from: datab  to: combout " "Cell: mycpu\|myalu\|Mux9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mycpu\|myalu\|Mux9~2  from: datac  to: combout " "Cell: mycpu\|myalu\|Mux9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1465011739450 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011739450 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011740283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1465011740459 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011740459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.224 " "Worst-case setup slack is -7.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.224          -20314.760 tbase\[23\]  " "   -7.224          -20314.760 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.757          -18008.754 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -5.757          -18008.754 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.398           -6750.905 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -3.398           -6750.905 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.653              -8.500 clk  " "   -2.653              -8.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011740463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.390 " "Worst-case hold slack is -1.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.390              -4.056 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -1.390              -4.056 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466             -32.577 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -0.466             -32.577 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.043 tbase\[23\]  " "   -0.043              -0.043 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 clk  " "    0.191               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011740589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.094 " "Worst-case recovery slack is -1.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094             -76.613 tbase\[23\]  " "   -1.094             -76.613 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011740625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.301 " "Worst-case removal slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 tbase\[23\]  " "    0.301               0.000 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011740654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.257 " "Worst-case minimum pulse width slack is -2.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.257          -36505.415 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q  " "   -2.257          -36505.415 CPU:mycpu\|DFlipFlop:ALUFSBuf\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494            -282.722 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q  " "   -0.494            -282.722 CPU:mycpu\|PC:mypc\|DFlipFlop:dffs\[0\]\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -2.505 clk  " "   -0.397              -2.505 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298             -22.676 tbase\[23\]  " "   -0.298             -22.676 tbase\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465011740671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011740671 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465011740938 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011740938 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011743436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011743438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1350 " "Peak virtual memory: 1350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465011743612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 20:42:23 2016 " "Processing ended: Fri Jun 03 20:42:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465011743612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465011743612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465011743612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465011743612 ""}
