
jpeg:     file format elf32-zip


Disassembly of section .rocode:

02000000 <_boot_address>:
 2000000:	6a 00 00 c0 	LDI        0x03000000,SP  // 3000000 <_top_of_stack>
 2000004:	6a 40 00 00 
 2000008:	7b 47 c0 0f 	MOV        $60+PC,uPC
 200000c:	03 43 c0 02 	LJSR       @0x02000058    // 2000058 <_bootloader>
 2000010:	7c 87 c0 00 
 2000014:	02 00 00 58 

02000018 <_after_bootloader>:
 2000018:	6a 00 00 c0 	LDI        0x03000000,SP  // 3000000 <_top_of_stack>
 200001c:	6a 40 00 00 
 2000020:	70 c0 40 00 	OR         $16384,CC
 2000024:	0e 00 00 00 	CLR        R1
 2000028:	13 43 c0 09 	MOV        0x02000050,R2  // 2000050 <_argv>
 200002c:	1a 03 20 40 	LDI        0x0204fe64,R3  // 204fe64 <__env>
 2000030:	1a 40 fe 64 
 2000034:	87 fa fc f8 	JSR        0x02000178     // 2000178 <main>
 2000038:	02 00 01 78 

0200003c <_graceful_kernel_exit>:
 200003c:	87 fa fc f8 	JSR        0x0200ed24     // 200ed24 <exit>
 2000040:	02 00 ed 24 

02000044 <_hw_shutdown>:
 2000044:	7f c0 03 01 	NEXIT      R1

02000048 <_kernel_is_dead>:
 2000048:	70 c0 00 10 	HALT
 200004c:	78 83 ff f8 	BRA        @0x02000048    // 2000048 <_kernel_is_dead>

02000050 <_argv>:
	...

02000058 <_bootloader>:
 2000058:	0a 00 00 00 	LDI        0x00000004,R1  // 4 <_rom+0x4>
 200005c:	0a 40 00 04 
 2000060:	0c 00 00 04 	CMP        $4,R1
 2000064:	78 88 00 d4 	BZ         @0x0200013c    // 200013c <_bootloader+0xe4>
 2000068:	e8 08 ad 00 	SUB        $8,SP         | SW         R5,(SP)
 200006c:	34 c7 40 04 	SW         R6,$4(SP)
 2000070:	22 00 00 40 	LDI        0x02000178,R4  // 2000178 <main>
 2000074:	22 40 01 78 
 2000078:	12 00 00 40 	LDI        0x02000178,R2  // 2000178 <main>
 200007c:	12 40 01 78 
 2000080:	24 04 80 00 	CMP        R2,R4
 2000084:	78 88 00 ac 	BZ         @0x02000134    // 2000134 <_bootloader+0xdc>
 2000088:	1a 00 02 80 	LDI        0x01400000,R3  // 1400000 <_bkram>
 200008c:	1a 40 00 00 
 2000090:	1c 05 00 00 	CMP        R4,R3
 2000094:	78 b8 00 30 	BNC        @0x020000c8    // 20000c8 <_bootloader+0x70>
 2000098:	8f 90 a7 a7 	MOV        R2,R1         | MOV        $-1+R4,R4
 200009c:	a0 98 af a0 	SUB        R3,R4         | MOV        R4,R5
 20000a0:	28 43 ff fc 	AND        $-4,R5
 20000a4:	33 40 80 04 	MOV        $4+R2,R6
 20000a8:	28 85 80 00 	ADD        R6,R5
 20000ac:	9a 04 b4 88 	ADD        $4,R3         | LW         (R1),R6
 20000b0:	b5 9c 8a 04 	SW         R6,$-4(R3)    | ADD        $4,R1
 20000b4:	0c 05 40 00 	CMP        R5,R1
 20000b8:	78 ab ff f0 	BNZ        @0x020000ac    // 20000ac <_bootloader+0x54>
 20000bc:	20 43 ff fc 	AND        $-4,R4
 20000c0:	23 41 00 04 	MOV        $4+R4,R4
 20000c4:	10 85 00 00 	ADD        R4,R2
 20000c8:	22 03 00 40 	LDI        0x0200fde8,R4  // 200fde8 <_ram_image_end>
 20000cc:	22 40 fd e8 
 20000d0:	0a 00 00 40 	LDI        0x02000000,R1  // 2000000 <_boot_address>
 20000d4:	0a 40 00 00 
 20000d8:	9f a0 98 88 	MOV        R4,R3         | SUB        R1,R3
 20000dc:	2b 40 c0 00 	MOV        R3,R5
 20000e0:	29 c0 00 02 	ASR        $2,R5
 20000e4:	1c 00 00 01 	CMP        $1,R3
 20000e8:	78 90 00 14 	BLT        @0x02000100    // 2000100 <_bootloader+0xa8>
 20000ec:	1e 00 00 00 	CLR        R3
 20000f0:	92 04 8a 04 	ADD        $4,R2         | ADD        $4,R1
 20000f4:	b4 94 b5 8c 	LW         -4(R2),R6     | SW         R6,$-4(R1)
 20000f8:	9a 01 9b a8 	ADD        $1,R3         | CMP        R5,R3
 20000fc:	78 93 ff f0 	BLT        @0x020000f0    // 20000f0 <_bootloader+0x98>
 2000100:	12 03 20 40 	LDI        0x0204fe6c,R2  // 204fe6c <_bss_image_end>
 2000104:	12 40 fe 6c 
 2000108:	90 a0 9f 90 	SUB        R4,R2         | MOV        R2,R3
 200010c:	19 c0 00 02 	ASR        $2,R3
 2000110:	14 00 00 01 	CMP        $1,R2
 2000114:	78 90 00 14 	BLT        @0x0200012c    // 200012c <_bootloader+0xd4>
 2000118:	16 00 00 00 	CLR        R2
 200011c:	8a 04 a6 00 	ADD        $4,R1         | CLR        R4
 2000120:	a5 8c 92 01 	SW         R4,$-4(R1)    | ADD        $1,R2
 2000124:	14 04 c0 00 	CMP        R3,R2
 2000128:	78 93 ff f0 	BLT        @0x0200011c    // 200011c <_bootloader+0xc4>
 200012c:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 2000130:	ea 08 ff 80 	ADD        $8,SP         | RTN
 2000134:	13 41 00 00 	MOV        R4,R2
 2000138:	78 83 ff 8c 	BRA        @0x020000c8    // 20000c8 <_bootloader+0x70>
 200013c:	22 03 00 40 	LDI        0x0200fde8,R4  // 200fde8 <_ram_image_end>
 2000140:	22 40 fd e8 
 2000144:	12 03 20 40 	LDI        0x0204fe6c,R2  // 204fe6c <_bss_image_end>
 2000148:	12 40 fe 6c 
 200014c:	24 04 80 00 	CMP        R2,R4
 2000150:	78 b8 00 20 	BNC        @0x02000174    // 2000174 <_bootloader+0x11c>
 2000154:	8f a0 97 97 	MOV        R4,R1         | MOV        $-1+R2,R2
 2000158:	90 a0 91 7c 	SUB        R4,R2         | AND        $-4,R2
 200015c:	1b 41 00 04 	MOV        $4+R4,R3
 2000160:	10 84 c0 00 	ADD        R3,R2
 2000164:	9e 00 9d 88 	CLR        R3            | SW         R3,(R1)
 2000168:	8a 04 93 88 	ADD        $4,R1         | CMP        R1,R2
 200016c:	78 ab ff f4 	BNZ        @0x02000164    // 2000164 <_bootloader+0x10c>
 2000170:	7b 40 00 00 	RTN
 2000174:	7b 40 00 00 	RTN

02000178 <main>:
 2000178:	68 00 00 44 	SUB        $68,SP
 200017c:	85 20 ad 24 	SW         R0,$32(SP)    | SW         R5,$36(SP)
 2000180:	b5 28 bd 2c 	SW         R6,$40(SP)    | SW         R7,$44(SP)
 2000184:	c5 30 cd 34 	SW         R8,$48(SP)    | SW         R9,$52(SP)
 2000188:	d5 38 dd 3c 	SW         R10,$56(SP)   | SW         R11,$60(SP)
 200018c:	64 c7 40 40 	SW         R12,$64(SP)
 2000190:	2a 03 00 40 	LDI        0x0200fde8,R5  // 200fde8 <_ram_image_end>
 2000194:	2a 40 fd e8 
 2000198:	36 04 00 10 	LDI        $262160,R6
 200019c:	c7 a8 c2 b0 	MOV        R5,R8         | ADD        R6,R8
 20001a0:	06 00 01 00 	LDI        $256,R0
 20001a4:	04 c6 00 00 	SW         R0,(R8)
 20001a8:	0e 04 00 14 	LDI        $262164,R1
 20001ac:	bf a8 ba 88 	MOV        R5,R7         | ADD        R1,R7
 20001b0:	85 b8 85 08 	SW         R0,(R7)       | SW         R0,$8(SP)
 20001b4:	04 c7 40 04 	SW         R0,$4(SP)
 20001b8:	02 03 00 40 	LDI        0x0200ef39,R0  // 200ef39 <__call_exitprocs+0x1d9>
 20001bc:	02 40 ef 39 
 20001c0:	04 c7 40 00 	SW         R0,(SP)
 20001c4:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 20001c8:	02 00 1a 08 
 20001cc:	0e 04 00 20 	LDI        $262176,R1
 20001d0:	cf a8 ca 88 	MOV        R5,R9         | ADD        R1,R9
 20001d4:	02 00 02 80 	LDI        0x01401000,R0  // 1401000 <_bkram+0x1000>
 20001d8:	02 40 10 00 
 20001dc:	04 c6 40 00 	SW         R0,(R9)
 20001e0:	0e 04 00 2c 	LDI        $262188,R1
 20001e4:	df a8 da 88 	MOV        R5,R11        | ADD        R1,R11
 20001e8:	02 40 10 0c 	LDILO      $4108,R0
 20001ec:	04 c6 c0 00 	SW         R0,(R11)
 20001f0:	0b 40 1f f4 	MOV        $-12+R0,R1
 20001f4:	84 88 85 08 	LW         (R1),R0       | SW         R0,$8(SP)
 20001f8:	0c c7 40 04 	SW         R1,$4(SP)
 20001fc:	52 03 00 40 	LDI        0x0200ef45,R10 // 200ef45 <__call_exitprocs+0x1e5>
 2000200:	52 40 ef 45 
 2000204:	54 c7 40 00 	SW         R10,(SP)
 2000208:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 200020c:	02 00 1a 08 
 2000210:	8c c8 8c 88 	LW         (R9),R1       | LW         (R1),R1
 2000214:	33 41 9f f0 	MOV        $-16+R6,R6
 2000218:	cf a8 ca b0 	MOV        R5,R9         | ADD        R6,R9
 200021c:	8d c8 cd 08 	SW         R1,(R9)       | SW         R9,$8(SP)
 2000220:	0c c7 40 04 	SW         R1,$4(SP)
 2000224:	02 03 00 40 	LDI        0x0200ef4d,R0  // 200ef4d <__call_exitprocs+0x1ed>
 2000228:	02 40 ef 4d 
 200022c:	04 c7 40 00 	SW         R0,(SP)
 2000230:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000234:	02 00 1a 08 
 2000238:	0e 04 00 24 	LDI        $262180,R1
 200023c:	87 a8 82 88 	MOV        R5,R0         | ADD        R1,R0
 2000240:	04 c7 40 18 	SW         R0,$24(SP)
 2000244:	0a 00 02 80 	LDI        0x01401004,R1  // 1401004 <_bkram+0x1004>
 2000248:	0a 40 10 04 
 200024c:	8d 80 84 88 	SW         R1,(R0)       | LW         (R1),R0
 2000250:	85 08 8d 04 	SW         R0,$8(SP)     | SW         R1,$4(SP)
 2000254:	54 c7 40 00 	SW         R10,(SP)
 2000258:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 200025c:	02 00 1a 08 
 2000260:	8c c0 94 b8 	LW         (R8),R1       | LW         (R7),R2
 2000264:	0b 04 80 00 	MPY        R2,R1
 2000268:	09 80 00 02 	LSL        $2,R1
 200026c:	87 fa fc f8 	JSR        0x02000ca0     // 2000ca0 <malloc>
 2000270:	02 00 0c a0 
 2000274:	16 04 00 1c 	LDI        $262172,R2
 2000278:	87 a8 82 90 	MOV        R5,R0         | ADD        R2,R0
 200027c:	85 14 8d 80 	SW         R0,$20(SP)    | SW         R1,(R0)
 2000280:	8c d8 ad 88 	LW         (R11),R1      | SW         R5,(R1)
 2000284:	ad 08 8d 04 	SW         R5,$8(SP)     | SW         R1,$4(SP)
 2000288:	02 03 00 40 	LDI        0x0200ef5b,R0  // 200ef5b <__call_exitprocs+0x1fb>
 200028c:	02 40 ef 5b 
 2000290:	04 c7 40 00 	SW         R0,(SP)
 2000294:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000298:	02 00 1a 08 
 200029c:	0e 04 00 28 	LDI        $262184,R1
 20002a0:	87 a8 82 88 	MOV        R5,R0         | ADD        R1,R0
 20002a4:	04 c7 40 1c 	SW         R0,$28(SP)
 20002a8:	0a 00 02 80 	LDI        0x01401008,R1  // 1401008 <_bkram+0x1008>
 20002ac:	0a 40 10 08 
 20002b0:	8d 80 97 88 	SW         R1,(R0)       | MOV        R1,R2
 20002b4:	0c 84 40 00 	LW         (R1),R1
 20002b8:	1e 04 00 04 	LDI        $262148,R3
 20002bc:	b7 a8 b2 98 	MOV        R5,R6         | ADD        R3,R6
 20002c0:	8d b0 8b 01 	SW         R1,(R6)       | CMP        $1,R1
 20002c4:	78 a8 00 0c 	BNZ        @0x020002d4    // 20002d4 <main+0x15c>
 20002c8:	8c 90 8d b0 	LW         (R2),R1       | SW         R1,(R6)
 20002cc:	0c 00 00 01 	CMP        $1,R1
 20002d0:	78 8b ff f4 	BZ         @0x020002c8    // 20002c8 <main+0x150>
 20002d4:	02 03 00 40 	LDI        0x0200fde8,R0  // 200fde8 <_ram_image_end>
 20002d8:	02 40 fd e8 
 20002dc:	85 08 84 14 	SW         R0,$8(SP)     | LW         20(SP),R0
 20002e0:	84 80 85 04 	LW         (R0),R0       | SW         R0,$4(SP)
 20002e4:	02 03 00 40 	LDI        0x0200ef63,R0  // 200ef63 <__call_exitprocs+0x203>
 20002e8:	02 40 ef 63 
 20002ec:	04 c7 40 00 	SW         R0,(SP)
 20002f0:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 20002f4:	02 00 1a 08 
 20002f8:	8c c0 94 b8 	LW         (R8),R1       | LW         (R7),R2
 20002fc:	0b 04 80 00 	MPY        R2,R1
 2000300:	8a 88 8d 04 	ADD        R1,R1         | SW         R1,$4(SP)
 2000304:	02 03 00 40 	LDI        0x0200ef48,R0  // 200ef48 <__call_exitprocs+0x1e8>
 2000308:	02 40 ef 48 
 200030c:	04 c7 40 00 	SW         R0,(SP)
 2000310:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000314:	02 00 1a 08 
 2000318:	16 04 00 30 	LDI        $262192,R2
 200031c:	8f a8 8a 90 	MOV        R5,R1         | ADD        R2,R1
 2000320:	02 00 02 80 	LDI        0x01401010,R0  // 1401010 <_bkram+0x1010>
 2000324:	02 40 10 10 
 2000328:	85 88 97 80 	SW         R0,(R1)       | MOV        R0,R2
 200032c:	0c 84 00 00 	LW         (R0),R1
 2000330:	1e 04 00 08 	LDI        $262152,R3
 2000334:	aa 98 8d a8 	ADD        R3,R5         | SW         R1,(R5)
 2000338:	0c 00 00 01 	CMP        $1,R1
 200033c:	78 a8 00 0c 	BNZ        @0x0200034c    // 200034c <main+0x1d4>
 2000340:	8c 90 8d a8 	LW         (R2),R1       | SW         R1,(R5)
 2000344:	0c 00 00 01 	CMP        $1,R1
 2000348:	78 8b ff f4 	BZ         @0x02000340    // 2000340 <main+0x1c8>
 200034c:	3a 03 00 40 	LDI        0x0200fde8,R7  // 200fde8 <_ram_image_end>
 2000350:	3a 40 fd e8 
 2000354:	63 41 c0 10 	MOV        $16+R7,R12
 2000358:	af b8 d7 b8 	MOV        R7,R5         | MOV        R7,R10
 200035c:	5a 03 00 40 	LDI        0x0200ef6d,R11 // 200ef6d <__call_exitprocs+0x20d>
 2000360:	5a 40 ef 6d 
 2000364:	84 d0 85 08 	LW         (R10),R0      | SW         R0,$8(SP)
 2000368:	d5 04 dd 00 	SW         R10,$4(SP)    | SW         R11,(SP)
 200036c:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000370:	02 00 1a 08 
 2000374:	d2 04 d3 e0 	ADD        $4,R10        | CMP        R12,R10
 2000378:	78 ab ff e8 	BNZ        @0x02000364    // 2000364 <main+0x1ec>
 200037c:	0e 00 00 0a 	LDI        $10,R1
 2000380:	87 fa fc f8 	JSR        0x02001a48     // 2001a48 <putchar>
 2000384:	02 00 1a 48 
 2000388:	62 03 40 40 	LDI        0x0202fde8,R12 // 202fde8 <_ram_image_end+0x20000>
 200038c:	62 40 fd e8 
 2000390:	0e 02 00 10 	LDI        $131088,R1
 2000394:	38 84 40 00 	ADD        R1,R7
 2000398:	5a 03 00 40 	LDI        0x0200ef6d,R11 // 200ef6d <__call_exitprocs+0x20d>
 200039c:	5a 40 ef 6d 
 20003a0:	84 e0 85 08 	LW         (R12),R0      | SW         R0,$8(SP)
 20003a4:	e5 04 dd 00 	SW         R12,$4(SP)    | SW         R11,(SP)
 20003a8:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 20003ac:	02 00 1a 08 
 20003b0:	e2 04 bb e0 	ADD        $4,R12        | CMP        R12,R7
 20003b4:	78 ab ff e8 	BNZ        @0x020003a0    // 20003a0 <main+0x228>
 20003b8:	0e 00 00 0a 	LDI        $10,R1
 20003bc:	87 fa fc f8 	JSR        0x02001a48     // 2001a48 <putchar>
 20003c0:	02 00 1a 48 
 20003c4:	5a 03 20 40 	LDI        0x0204fdd8,R11 // 204fdd8 <_ram_image_end+0x3fff0>
 20003c8:	5a 40 fd d8 
 20003cc:	3a 03 00 40 	LDI        0x0200ef6d,R7  // 200ef6d <__call_exitprocs+0x20d>
 20003d0:	3a 40 ef 6d 
 20003d4:	84 d8 85 08 	LW         (R11),R0      | SW         R0,$8(SP)
 20003d8:	dd 04 bd 00 	SW         R11,$4(SP)    | SW         R7,(SP)
 20003dc:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 20003e0:	02 00 1a 08 
 20003e4:	da 04 cb d8 	ADD        $4,R11        | CMP        R11,R9
 20003e8:	78 ab ff e8 	BNZ        @0x020003d4    // 20003d4 <main+0x25c>
 20003ec:	0e 04 00 0c 	LDI        $262156,R1
 20003f0:	97 a8 92 88 	MOV        R5,R2         | ADD        R1,R2
 20003f4:	8c 90 8b 01 	LW         (R2),R1       | CMP        $1,R1
 20003f8:	78 a8 00 18 	BNZ        @0x02000414    // 2000414 <main+0x29c>
 20003fc:	1e 04 00 34 	LDI        $262196,R3
 2000400:	8f a8 8a 98 	MOV        R5,R1         | ADD        R3,R1
 2000404:	1c 84 40 00 	LW         (R1),R3
 2000408:	8c 98 8d 90 	LW         (R3),R1       | SW         R1,(R2)
 200040c:	0c 00 00 01 	CMP        $1,R1
 2000410:	78 8b ff f4 	BZ         @0x02000408    // 2000408 <main+0x290>
 2000414:	84 18 84 80 	LW         24(SP),R0     | LW         (R0),R0
 2000418:	85 10 bc 14 	SW         R0,$16(SP)    | LW         20(SP),R7
 200041c:	84 b8 85 0c 	LW         (R7),R0       | SW         R0,$12(SP)
 2000420:	ad 08 84 c0 	SW         R5,$8(SP)     | LW         (R8),R0
 2000424:	04 c7 40 04 	SW         R0,$4(SP)
 2000428:	02 03 00 40 	LDI        0x0200ef78,R0  // 200ef78 <__call_exitprocs+0x218>
 200042c:	02 40 ef 78 
 2000430:	04 c7 40 00 	SW         R0,(SP)
 2000434:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000438:	02 00 1a 08 
 200043c:	84 c0 85 04 	LW         (R8),R0       | SW         R0,$4(SP)
 2000440:	02 03 00 40 	LDI        0x0200ef8d,R0  // 200ef8d <__call_exitprocs+0x22d>
 2000444:	02 40 ef 8d 
 2000448:	04 c7 40 00 	SW         R0,(SP)
 200044c:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000450:	02 00 1a 08 
 2000454:	a6 00 9c b8 	CLR        R4            | LW         (R7),R3
 2000458:	12 03 00 40 	LDI        0x0200fde8,R2  // 200fde8 <_ram_image_end>
 200045c:	12 40 fd e8 
 2000460:	0c 86 00 00 	LW         (R8),R1
 2000464:	87 fa fc f8 	JSR        0x020008e4     // 20008e4 <lifting>
 2000468:	02 00 08 e4 
 200046c:	04 87 40 1c 	LW         28(SP),R0
 2000470:	0a 00 02 80 	LDI        0x01401008,R1  // 1401008 <_bkram+0x1008>
 2000474:	0a 40 10 08 
 2000478:	8d 80 97 88 	SW         R1,(R0)       | MOV        R1,R2
 200047c:	8c 90 8d b0 	LW         (R2),R1       | SW         R1,(R6)
 2000480:	0c 00 00 00 	CMP        $0,R1
 2000484:	78 8b ff f4 	BZ         @0x0200047c    // 200047c <main+0x304>
 2000488:	0e 04 00 18 	LDI        $262168,R1
 200048c:	aa 88 8c a8 	ADD        R1,R5         | LW         (R5),R1
 2000490:	87 fa fc f8 	JSR        0x02000cc0     // 2000cc0 <free>
 2000494:	02 00 0c c0 
 2000498:	8e 00 84 20 	CLR        R1            | LW         32(SP),R0
 200049c:	ac 24 b4 28 	LW         36(SP),R5     | LW         40(SP),R6
 20004a0:	bc 2c c4 30 	LW         44(SP),R7     | LW         48(SP),R8
 20004a4:	cc 34 d4 38 	LW         52(SP),R9     | LW         56(SP),R10
 20004a8:	5c 87 40 3c 	LW         60(SP),R11
 20004ac:	64 87 40 40 	LW         64(SP),R12
 20004b0:	68 80 00 44 	ADD        $68,SP
 20004b4:	7b 40 00 00 	RTN

020004b8 <singlelift>:
 20004b8:	e8 38 ad 18 	SUB        $56,SP        | SW         R5,$24(SP)
 20004bc:	b5 1c bd 20 	SW         R6,$28(SP)    | SW         R7,$32(SP)
 20004c0:	c5 24 cd 28 	SW         R8,$36(SP)    | SW         R9,$40(SP)
 20004c4:	d5 2c dd 30 	SW         R10,$44(SP)   | SW         R11,$48(SP)
 20004c8:	e5 34 8d 14 	SW         R12,$52(SP)   | SW         R1,$20(SP)
 20004cc:	14 00 00 01 	CMP        $1,R2
 20004d0:	78 90 01 04 	BLT        @0x020005d8    // 20005d8 <singlelift+0x120>
 20004d4:	af 88 e7 98 	MOV        R1,R5         | MOV        R3,R12
 20004d8:	1b 40 80 00 	MOV        R2,R3
 20004dc:	1b 04 40 00 	MPY        R1,R3
 20004e0:	0b 40 c0 00 	MOV        R3,R1
 20004e4:	09 40 00 1f 	LSR        $31,R1
 20004e8:	08 84 c0 00 	ADD        R3,R1
 20004ec:	09 c0 00 01 	ASR        $1,R1
 20004f0:	09 80 00 02 	LSL        $2,R1
 20004f4:	8d 0c 8f 90 	SW         R1,$12(SP)    | MOV        R2,R1
 20004f8:	09 c0 00 01 	ASR        $1,R1
 20004fc:	df 8f d7 a8 	MOV        $-1+R1,R11    | MOV        R5,R10
 2000500:	51 80 00 02 	LSL        $2,R10
 2000504:	9f a0 ab 01 	MOV        R4,R3         | CMP        $1,R5
 2000508:	78 a8 00 e0 	BNZ        @0x020005ec    // 20005ec <singlelift+0x134>
 200050c:	a5 04 ac 0c 	SW         R4,$4(SP)     | LW         12(SP),R5
 2000510:	a2 a8 a5 00 	ADD        R5,R4         | SW         R4,(SP)
 2000514:	08 83 ff fe 	ADD        $-2,R1
 2000518:	0b 06 80 00 	MPY        R10,R1
 200051c:	a7 98 a2 88 	MOV        R3,R4         | ADD        R1,R4
 2000520:	a5 08 e2 10 	SW         R4,$8(SP)     | ADD        $16,R12
 2000524:	11 80 00 02 	LSL        $2,R2
 2000528:	9a 90 9d 10 	ADD        R2,R3         | SW         R3,$16(SP)
 200052c:	cc 04 af c8 	LW         4(SP),R9      | MOV        R9,R5
 2000530:	a4 00 9f e0 	LW         (SP),R4       | MOV        R12,R3
 2000534:	3c 87 3f f0 	LW         -16(R12),R7
 2000538:	44 87 3f f4 	LW         -12(R12),R8
 200053c:	14 87 3f f8 	LW         -8(R12),R2
 2000540:	b4 e4 b8 c0 	LW         -4(R12),R6    | SUB        R8,R7
 2000544:	8f b0 8a c0 	MOV        R6,R1         | ADD        R8,R1
 2000548:	09 c0 00 01 	ASR        $1,R1
 200054c:	90 88 bd c8 	SUB        R1,R2         | SW         R7,(R9)
 2000550:	8f 90 8a b8 	MOV        R2,R1         | ADD        R7,R1
 2000554:	08 80 00 02 	ADD        $2,R1
 2000558:	09 c0 00 02 	ASR        $2,R1
 200055c:	8a c0 8d a0 	ADD        R8,R1         | SW         R1,(R4)
 2000560:	5c 00 00 02 	CMP        $2,R11
 2000564:	78 90 00 44 	BLT        @0x020005ac    // 20005ac <singlelift+0xf4>
 2000568:	3c 87 40 14 	LW         20(SP),R7
 200056c:	aa d0 a2 d0 	ADD        R10,R5        | ADD        R10,R4
 2000570:	43 41 80 00 	MOV        R6,R8
 2000574:	34 84 c0 04 	LW         4(R3),R6
 2000578:	cf 90 8f b0 	MOV        R2,R9         | MOV        R6,R1
 200057c:	08 86 00 00 	ADD        R8,R1
 2000580:	09 c0 00 01 	ASR        $1,R1
 2000584:	94 98 90 88 	LW         (R3),R2       | SUB        R1,R2
 2000588:	cd a8 8f 90 	SW         R9,(R5)       | MOV        R2,R1
 200058c:	8a c8 8a 02 	ADD        R9,R1         | ADD        $2,R1
 2000590:	09 c0 00 02 	ASR        $2,R1
 2000594:	8a c0 8d a0 	ADD        R8,R1         | SW         R1,(R4)
 2000598:	9a 08 ba 01 	ADD        $8,R3         | ADD        $1,R7
 200059c:	3c 06 c0 00 	CMP        R11,R7
 20005a0:	78 ab ff c8 	BNZ        @0x0200056c    // 200056c <singlelift+0xb4>
 20005a4:	8c 08 af 88 	LW         8(SP),R1      | MOV        R1,R5
 20005a8:	a4 0c a2 88 	LW         12(SP),R4     | ADD        R1,R4
 20005ac:	aa d0 95 a8 	ADD        R10,R5        | SW         R2,(R5)
 20005b0:	a2 d0 92 01 	ADD        R10,R4        | ADD        $1,R2
 20005b4:	11 c0 00 03 	ASR        $3,R2
 20005b8:	92 b0 95 a0 	ADD        R6,R2         | SW         R2,(R4)
 20005bc:	8c 04 8a 04 	LW         4(SP),R1      | ADD        $4,R1
 20005c0:	8d 04 94 00 	SW         R1,$4(SP)     | LW         (SP),R2
 20005c4:	92 04 95 00 	ADD        $4,R2         | SW         R2,(SP)
 20005c8:	94 08 92 04 	LW         8(SP),R2      | ADD        $4,R2
 20005cc:	95 08 e2 04 	SW         R2,$8(SP)     | ADD        $4,R12
 20005d0:	94 10 8b 90 	LW         16(SP),R2     | CMP        R2,R1
 20005d4:	78 ab ff 54 	BNZ        @0x0200052c    // 200052c <singlelift+0x74>
 20005d8:	ac 18 b4 1c 	LW         24(SP),R5     | LW         28(SP),R6
 20005dc:	bc 20 c4 24 	LW         32(SP),R7     | LW         36(SP),R8
 20005e0:	cc 28 d4 2c 	LW         40(SP),R9     | LW         44(SP),R10
 20005e4:	dc 30 e4 34 	LW         48(SP),R11    | LW         52(SP),R12
 20005e8:	ea 38 ff 80 	ADD        $56,SP        | RTN
 20005ec:	a5 00 8a 7e 	SW         R4,(SP)       | ADD        $-2,R1
 20005f0:	0b 06 80 00 	MPY        R10,R1
 20005f4:	a2 88 a5 04 	ADD        R1,R4         | SW         R4,$4(SP)
 20005f8:	60 80 00 10 	ADD        $16,R12
 20005fc:	11 80 00 02 	LSL        $2,R2
 2000600:	9a 90 9d 08 	ADD        R2,R3         | SW         R3,$8(SP)
 2000604:	cc 00 af c8 	LW         (SP),R9       | MOV        R9,R5
 2000608:	a4 0c a2 c8 	LW         12(SP),R4     | ADD        R9,R4
 200060c:	1b 43 00 00 	MOV        R12,R3
 2000610:	0c 87 3f f0 	LW         -16(R12),R1
 2000614:	3c 87 3f f4 	LW         -12(R12),R7
 2000618:	14 87 3f f8 	LW         -8(R12),R2
 200061c:	b4 e4 88 b8 	LW         -4(R12),R6    | SUB        R7,R1
 2000620:	c7 b8 c2 b0 	MOV        R7,R8         | ADD        R6,R8
 2000624:	41 c0 00 01 	ASR        $1,R8
 2000628:	90 c0 8d c8 	SUB        R8,R2         | SW         R1,(R9)
 200062c:	8a 90 8a 02 	ADD        R2,R1         | ADD        $2,R1
 2000630:	09 c0 00 02 	ASR        $2,R1
 2000634:	8a b8 8d a0 	ADD        R7,R1         | SW         R1,(R4)
 2000638:	5c 00 00 02 	CMP        $2,R11
 200063c:	78 90 00 44 	BLT        @0x02000684    // 2000684 <singlelift+0x1cc>
 2000640:	3e 00 00 01 	LDI        $1,R7
 2000644:	aa d0 a2 d0 	ADD        R10,R5        | ADD        R10,R4
 2000648:	43 41 80 00 	MOV        R6,R8
 200064c:	34 84 c0 04 	LW         4(R3),R6
 2000650:	cf 90 8f b0 	MOV        R2,R9         | MOV        R6,R1
 2000654:	08 86 00 00 	ADD        R8,R1
 2000658:	09 c0 00 01 	ASR        $1,R1
 200065c:	94 98 90 88 	LW         (R3),R2       | SUB        R1,R2
 2000660:	cd a8 8f 90 	SW         R9,(R5)       | MOV        R2,R1
 2000664:	8a c8 8a 02 	ADD        R9,R1         | ADD        $2,R1
 2000668:	09 c0 00 02 	ASR        $2,R1
 200066c:	8a c0 8d a0 	ADD        R8,R1         | SW         R1,(R4)
 2000670:	9a 08 ba 01 	ADD        $8,R3         | ADD        $1,R7
 2000674:	3c 06 c0 00 	CMP        R11,R7
 2000678:	78 ab ff c8 	BNZ        @0x02000644    // 2000644 <singlelift+0x18c>
 200067c:	8c 04 af 88 	LW         4(SP),R1      | MOV        R1,R5
 2000680:	a4 0c a2 88 	LW         12(SP),R4     | ADD        R1,R4
 2000684:	aa d0 95 a8 	ADD        R10,R5        | SW         R2,(R5)
 2000688:	a2 d0 92 01 	ADD        R10,R4        | ADD        $1,R2
 200068c:	11 c0 00 03 	ASR        $3,R2
 2000690:	92 b0 95 a0 	ADD        R6,R2         | SW         R2,(R4)
 2000694:	8c 00 8a 04 	LW         (SP),R1       | ADD        $4,R1
 2000698:	8d 00 94 04 	SW         R1,(SP)       | LW         4(SP),R2
 200069c:	92 04 95 04 	ADD        $4,R2         | SW         R2,$4(SP)
 20006a0:	e2 d0 94 08 	ADD        R10,R12       | LW         8(SP),R2
 20006a4:	0c 04 80 00 	CMP        R2,R1
 20006a8:	78 ab ff 58 	BNZ        @0x02000604    // 2000604 <singlelift+0x14c>
 20006ac:	ac 18 b4 1c 	LW         24(SP),R5     | LW         28(SP),R6
 20006b0:	bc 20 c4 24 	LW         32(SP),R7     | LW         36(SP),R8
 20006b4:	cc 28 d4 2c 	LW         40(SP),R9     | LW         44(SP),R10
 20006b8:	dc 30 e4 34 	LW         48(SP),R11    | LW         52(SP),R12
 20006bc:	ea 38 ff 80 	ADD        $56,SP        | RTN

020006c0 <ilift>:
 20006c0:	e8 38 ad 18 	SUB        $56,SP        | SW         R5,$24(SP)
 20006c4:	b5 1c bd 20 	SW         R6,$28(SP)    | SW         R7,$32(SP)
 20006c8:	c5 24 cd 28 	SW         R8,$36(SP)    | SW         R9,$40(SP)
 20006cc:	d5 2c dd 30 	SW         R10,$44(SP)   | SW         R11,$48(SP)
 20006d0:	e5 34 8d 0c 	SW         R12,$52(SP)   | SW         R1,$12(SP)
 20006d4:	14 00 00 01 	CMP        $1,R2
 20006d8:	78 90 01 10 	BLT        @0x020007ec    // 20007ec <ilift+0x12c>
 20006dc:	af 88 e7 98 	MOV        R1,R5         | MOV        R3,R12
 20006e0:	1b 40 80 00 	MOV        R2,R3
 20006e4:	1b 04 40 00 	MPY        R1,R3
 20006e8:	0b 40 c0 00 	MOV        R3,R1
 20006ec:	09 40 00 1f 	LSR        $31,R1
 20006f0:	08 84 c0 00 	ADD        R3,R1
 20006f4:	09 c0 00 01 	ASR        $1,R1
 20006f8:	09 80 00 02 	LSL        $2,R1
 20006fc:	9f a8 d7 a8 	MOV        R5,R3         | MOV        R5,R10
 2000700:	51 80 00 02 	LSL        $2,R10
 2000704:	2b 40 80 00 	MOV        R2,R5
 2000708:	29 c0 00 01 	ASR        $1,R5
 200070c:	df af 9b 01 	MOV        $-1+R5,R11    | CMP        $1,R3
 2000710:	1b 43 00 00 	MOV        R12,R3
 2000714:	78 a8 00 e8 	BNZ        @0x02000800    // 2000800 <ilift+0x140>
 2000718:	9a 88 9d 04 	ADD        R1,R3         | SW         R3,$4(SP)
 200071c:	24 c7 40 00 	SW         R4,(SP)
 2000720:	11 80 00 02 	LSL        $2,R2
 2000724:	9f e0 9a 90 	MOV        R12,R3        | ADD        R2,R3
 2000728:	9d 08 97 ae 	SW         R3,$8(SP)     | MOV        $-2+R5,R2
 200072c:	13 06 80 00 	MPY        R10,R2
 2000730:	92 88 95 10 	ADD        R1,R2         | SW         R2,$16(SP)
 2000734:	29 80 00 03 	LSL        $3,R5
 2000738:	aa 70 ad 14 	ADD        $-16,R5       | SW         R5,$20(SP)
 200073c:	cc 00 9f c8 	LW         (SP),R9       | MOV        R9,R3
 2000740:	8c 04 a7 88 	LW         4(SP),R1      | MOV        R1,R4
 2000744:	bc e0 b7 d0 	LW         (R12),R7      | MOV        R10,R6
 2000748:	b2 e0 ac b0 	ADD        R12,R6        | LW         (R6),R5
 200074c:	97 a8 92 b8 	MOV        R5,R2         | ADD        R7,R2
 2000750:	10 80 00 02 	ADD        $2,R2
 2000754:	11 c0 00 02 	ASR        $2,R2
 2000758:	8c 88 88 90 	LW         (R1),R1       | SUB        R2,R1
 200075c:	97 88 92 b8 	MOV        R1,R2         | ADD        R7,R2
 2000760:	14 c6 40 00 	SW         R2,(R9)
 2000764:	0c c6 40 04 	SW         R1,$4(R9)
 2000768:	5c 00 00 02 	CMP        $2,R11
 200076c:	78 90 00 44 	BLT        @0x020007b4    // 20007b4 <ilift+0xf4>
 2000770:	3c 87 40 0c 	LW         12(SP),R7
 2000774:	9a 08 b2 d0 	ADD        $8,R3         | ADD        R10,R6
 2000778:	a2 d0 cf a8 	ADD        R10,R4        | MOV        R5,R9
 200077c:	ac b0 c7 88 	LW         (R6),R5       | MOV        R1,R8
 2000780:	97 a8 92 c8 	MOV        R5,R2         | ADD        R9,R2
 2000784:	10 80 00 02 	ADD        $2,R2
 2000788:	11 c0 00 02 	ASR        $2,R2
 200078c:	8c a0 88 90 	LW         (R4),R1       | SUB        R2,R1
 2000790:	97 88 92 c0 	MOV        R1,R2         | ADD        R8,R2
 2000794:	11 c0 00 01 	ASR        $1,R2
 2000798:	92 c8 95 98 	ADD        R9,R2         | SW         R2,(R3)
 200079c:	0c c4 c0 04 	SW         R1,$4(R3)
 20007a0:	ba 01 bb d8 	ADD        $1,R7         | CMP        R11,R7
 20007a4:	78 ab ff cc 	BNZ        @0x02000774    // 2000774 <ilift+0xb4>
 20007a8:	a7 e0 8c 10 	MOV        R12,R4        | LW         16(SP),R1
 20007ac:	a2 88 9c 14 	ADD        R1,R4         | LW         20(SP),R3
 20007b0:	8c 00 9a 88 	LW         (SP),R1       | ADD        R1,R3
 20007b4:	a2 d0 8f a9 	ADD        R10,R4        | MOV        $1+R5,R1
 20007b8:	09 c0 00 03 	ASR        $3,R1
 20007bc:	94 a0 90 88 	LW         (R4),R2       | SUB        R1,R2
 20007c0:	8f c0 8a 90 	MOV        R8,R1         | ADD        R2,R1
 20007c4:	09 c0 00 01 	ASR        $1,R1
 20007c8:	08 85 40 00 	ADD        R5,R1
 20007cc:	0c c4 c0 08 	SW         R1,$8(R3)
 20007d0:	14 c4 c0 0c 	SW         R2,$12(R3)
 20007d4:	e2 04 8c 04 	ADD        $4,R12        | LW         4(SP),R1
 20007d8:	8a 04 8d 04 	ADD        $4,R1         | SW         R1,$4(SP)
 20007dc:	8c 00 8a 04 	LW         (SP),R1       | ADD        $4,R1
 20007e0:	8d 00 8c 08 	SW         R1,(SP)       | LW         8(SP),R1
 20007e4:	64 04 40 00 	CMP        R1,R12
 20007e8:	78 ab ff 50 	BNZ        @0x0200073c    // 200073c <ilift+0x7c>
 20007ec:	ac 18 b4 1c 	LW         24(SP),R5     | LW         28(SP),R6
 20007f0:	bc 20 c4 24 	LW         32(SP),R7     | LW         36(SP),R8
 20007f4:	cc 28 d4 2c 	LW         40(SP),R9     | LW         44(SP),R10
 20007f8:	dc 30 e4 34 	LW         48(SP),R11    | LW         52(SP),R12
 20007fc:	ea 38 ff 80 	ADD        $56,SP        | RTN
 2000800:	9a 88 9d 04 	ADD        R1,R3         | SW         R3,$4(SP)
 2000804:	24 c7 40 00 	SW         R4,(SP)
 2000808:	11 80 00 02 	LSL        $2,R2
 200080c:	9f e0 9a 90 	MOV        R12,R3        | ADD        R2,R3
 2000810:	9d 08 97 ae 	SW         R3,$8(SP)     | MOV        $-2+R5,R2
 2000814:	13 06 80 00 	MPY        R10,R2
 2000818:	92 88 95 0c 	ADD        R1,R2         | SW         R2,$12(SP)
 200081c:	29 80 00 03 	LSL        $3,R5
 2000820:	aa 70 ad 10 	ADD        $-16,R5       | SW         R5,$16(SP)
 2000824:	cc 00 9f c8 	LW         (SP),R9       | MOV        R9,R3
 2000828:	8c 04 a7 88 	LW         4(SP),R1      | MOV        R1,R4
 200082c:	bc e0 b7 d0 	LW         (R12),R7      | MOV        R10,R6
 2000830:	b2 e0 ac b0 	ADD        R12,R6        | LW         (R6),R5
 2000834:	97 b8 92 a8 	MOV        R7,R2         | ADD        R5,R2
 2000838:	10 80 00 02 	ADD        $2,R2
 200083c:	11 c0 00 02 	ASR        $2,R2
 2000840:	8c 88 88 90 	LW         (R1),R1       | SUB        R2,R1
 2000844:	ba 88 bd c8 	ADD        R1,R7         | SW         R7,(R9)
 2000848:	0c c6 40 04 	SW         R1,$4(R9)
 200084c:	5c 00 00 02 	CMP        $2,R11
 2000850:	78 90 00 44 	BLT        @0x02000898    // 2000898 <ilift+0x1d8>
 2000854:	3e 00 00 01 	LDI        $1,R7
 2000858:	9a 08 b2 d0 	ADD        $8,R3         | ADD        R10,R6
 200085c:	a2 d0 cf a8 	ADD        R10,R4        | MOV        R5,R9
 2000860:	ac b0 c7 88 	LW         (R6),R5       | MOV        R1,R8
 2000864:	97 a8 92 c8 	MOV        R5,R2         | ADD        R9,R2
 2000868:	10 80 00 02 	ADD        $2,R2
 200086c:	11 c0 00 02 	ASR        $2,R2
 2000870:	8c a0 88 90 	LW         (R4),R1       | SUB        R2,R1
 2000874:	97 88 92 c0 	MOV        R1,R2         | ADD        R8,R2
 2000878:	11 c0 00 01 	ASR        $1,R2
 200087c:	92 c8 95 98 	ADD        R9,R2         | SW         R2,(R3)
 2000880:	0c c4 c0 04 	SW         R1,$4(R3)
 2000884:	ba 01 bb d8 	ADD        $1,R7         | CMP        R11,R7
 2000888:	78 ab ff cc 	BNZ        @0x02000858    // 2000858 <ilift+0x198>
 200088c:	a7 e0 8c 0c 	MOV        R12,R4        | LW         12(SP),R1
 2000890:	a2 88 9c 10 	ADD        R1,R4         | LW         16(SP),R3
 2000894:	8c 00 9a 88 	LW         (SP),R1       | ADD        R1,R3
 2000898:	a2 d0 8f a9 	ADD        R10,R4        | MOV        $1+R5,R1
 200089c:	09 c0 00 03 	ASR        $3,R1
 20008a0:	94 a0 90 88 	LW         (R4),R2       | SUB        R1,R2
 20008a4:	8f 90 8a c0 	MOV        R2,R1         | ADD        R8,R1
 20008a8:	09 c0 00 01 	ASR        $1,R1
 20008ac:	08 85 40 00 	ADD        R5,R1
 20008b0:	0c c4 c0 08 	SW         R1,$8(R3)
 20008b4:	14 c4 c0 0c 	SW         R2,$12(R3)
 20008b8:	e2 04 8c 04 	ADD        $4,R12        | LW         4(SP),R1
 20008bc:	8a 04 8d 04 	ADD        $4,R1         | SW         R1,$4(SP)
 20008c0:	8c 00 8a d0 	LW         (SP),R1       | ADD        R10,R1
 20008c4:	8d 00 8c 08 	SW         R1,(SP)       | LW         8(SP),R1
 20008c8:	64 04 40 00 	CMP        R1,R12
 20008cc:	78 ab ff 54 	BNZ        @0x02000824    // 2000824 <ilift+0x164>
 20008d0:	ac 18 b4 1c 	LW         24(SP),R5     | LW         28(SP),R6
 20008d4:	bc 20 c4 24 	LW         32(SP),R7     | LW         36(SP),R8
 20008d8:	cc 28 d4 2c 	LW         40(SP),R9     | LW         44(SP),R10
 20008dc:	dc 30 e4 34 	LW         48(SP),R11    | LW         52(SP),R12
 20008e0:	ea 38 ff 80 	ADD        $56,SP        | RTN

020008e4 <lifting>:
 20008e4:	e8 38 85 14 	SUB        $56,SP        | SW         R0,$20(SP)
 20008e8:	ad 18 b5 1c 	SW         R5,$24(SP)    | SW         R6,$28(SP)
 20008ec:	bd 20 c5 24 	SW         R7,$32(SP)    | SW         R8,$36(SP)
 20008f0:	cd 28 d5 2c 	SW         R9,$40(SP)    | SW         R10,$44(SP)
 20008f4:	dd 30 e5 34 	SW         R11,$48(SP)   | SW         R12,$52(SP)
 20008f8:	d7 88 95 00 	MOV        R1,R10        | SW         R2,(SP)
 20008fc:	df 98 a5 04 	MOV        R3,R11        | SW         R4,$4(SP)
 2000900:	4b 43 40 08 	MOV        $8+SP,R9
 2000904:	c7 c8 bf 98 	MOV        R9,R8         | MOV        R3,R7
 2000908:	b7 90 e7 88 	MOV        R2,R6         | MOV        R1,R12
 200090c:	2e 00 00 00 	CLR        R5
 2000910:	a7 b8 9f b0 	MOV        R7,R4         | MOV        R6,R3
 2000914:	97 e0 8f d0 	MOV        R12,R2        | MOV        R10,R1
 2000918:	87 fa fc f8 	JSR        0x020004b8     // 20004b8 <singlelift>
 200091c:	02 00 04 b8 
 2000920:	a7 b0 9f b8 	MOV        R6,R4         | MOV        R7,R3
 2000924:	97 e0 8f d0 	MOV        R12,R2        | MOV        R10,R1
 2000928:	87 fa fc f8 	JSR        0x020004b8     // 20004b8 <singlelift>
 200092c:	02 00 04 b8 
 2000930:	0b 42 80 00 	MOV        R10,R1
 2000934:	0b 07 00 00 	MPY        R12,R1
 2000938:	1b 40 40 00 	MOV        R1,R3
 200093c:	19 40 00 1f 	LSR        $31,R3
 2000940:	18 84 40 00 	ADD        R1,R3
 2000944:	19 c0 00 01 	ASR        $1,R3
 2000948:	0b 43 00 00 	MOV        R12,R1
 200094c:	09 40 00 1f 	LSR        $31,R1
 2000950:	08 87 00 00 	ADD        R12,R1
 2000954:	09 c0 00 01 	ASR        $1,R1
 2000958:	9a 88 aa 01 	ADD        R1,R3         | ADD        $1,R5
 200095c:	2c 00 00 01 	CMP        $1,R5
 2000960:	78 88 00 90 	BZ         @0x020009f4    // 20009f4 <lifting+0x110>
 2000964:	8c c4 8a 98 	LW         -4(R8),R1     | ADD        R3,R1
 2000968:	8d c0 ab 03 	SW         R1,(R8)       | CMP        $3,R5
 200096c:	78 a8 00 88 	BNZ        @0x020009f8    // 20009f8 <lifting+0x114>
 2000970:	8c 04 9c 88 	LW         4(SP),R1      | LW         (R1),R3
 2000974:	1c 00 00 00 	CMP        $0,R3
 2000978:	78 a8 00 90 	BNZ        @0x02000a0c    // 2000a0c <lifting+0x128>
 200097c:	af e0 a9 7e 	MOV        R12,R5        | AND        $-2,R5
 2000980:	33 42 5f f8 	MOV        $-8+R9,R6
 2000984:	14 86 40 04 	LW         4(R9),R2
 2000988:	11 80 00 02 	LSL        $2,R2
 200098c:	e4 00 c7 e0 	LW         (SP),R12      | MOV        R12,R8
 2000990:	c2 90 bf d8 	ADD        R2,R8         | MOV        R11,R7
 2000994:	ba 90 a7 b8 	ADD        R2,R7         | MOV        R7,R4
 2000998:	9f c0 97 a8 	MOV        R8,R3         | MOV        R5,R2
 200099c:	0b 42 80 00 	MOV        R10,R1
 20009a0:	87 fa fc f8 	JSR        0x020006c0     // 20006c0 <ilift>
 20009a4:	02 00 06 c0 
 20009a8:	a7 c0 9f b8 	MOV        R8,R4         | MOV        R7,R3
 20009ac:	97 a8 8f d0 	MOV        R5,R2         | MOV        R10,R1
 20009b0:	87 fa fc f8 	JSR        0x020006c0     // 20006c0 <ilift>
 20009b4:	02 00 06 c0 
 20009b8:	aa a8 ca 7c 	ADD        R5,R5         | ADD        $-4,R9
 20009bc:	34 06 40 00 	CMP        R9,R6
 20009c0:	78 ab ff c0 	BNZ        @0x02000984    // 2000984 <lifting+0xa0>
 20009c4:	a7 d8 9f e0 	MOV        R11,R4        | MOV        R12,R3
 20009c8:	97 a8 8f d0 	MOV        R5,R2         | MOV        R10,R1
 20009cc:	87 fa fc f8 	JSR        0x020006c0     // 20006c0 <ilift>
 20009d0:	02 00 06 c0 
 20009d4:	a7 e0 9f d8 	MOV        R12,R4        | MOV        R11,R3
 20009d8:	97 a8 8f d0 	MOV        R5,R2         | MOV        R10,R1
 20009dc:	84 14 ac 18 	LW         20(SP),R0     | LW         24(SP),R5
 20009e0:	b4 1c bc 20 	LW         28(SP),R6     | LW         32(SP),R7
 20009e4:	c4 24 cc 28 	LW         36(SP),R8     | LW         40(SP),R9
 20009e8:	d4 2c dc 30 	LW         44(SP),R10    | LW         48(SP),R11
 20009ec:	e4 34 ea 38 	LW         52(SP),R12    | ADD        $56,SP
 20009f0:	78 83 fc cc 	BRA        @0x020006c0    // 20006c0 <ilift>
 20009f4:	1c c6 00 00 	SW         R3,(R8)
 20009f8:	19 80 00 02 	LSL        $2,R3
 20009fc:	b2 98 ba 98 	ADD        R3,R6         | ADD        R3,R7
 2000a00:	61 c0 00 01 	ASR        $1,R12
 2000a04:	40 80 00 04 	ADD        $4,R8
 2000a08:	78 83 ff 04 	BRA        @0x02000910    // 2000910 <lifting+0x2c>
 2000a0c:	84 14 ac 18 	LW         20(SP),R0     | LW         24(SP),R5
 2000a10:	b4 1c bc 20 	LW         28(SP),R6     | LW         32(SP),R7
 2000a14:	c4 24 cc 28 	LW         36(SP),R8     | LW         40(SP),R9
 2000a18:	d4 2c dc 30 	LW         44(SP),R10    | LW         48(SP),R11
 2000a1c:	e4 34 ea 38 	LW         52(SP),R12    | ADD        $56,SP
 2000a20:	7b 40 00 00 	RTN

02000a24 <clrram>:
 2000a24:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2000a28:	9f 88 8b 01 	MOV        R1,R3         | CMP        $1,R1
 2000a2c:	78 90 00 18 	BLT        @0x02000a48    // 2000a48 <clrram+0x24>
 2000a30:	0b 40 80 00 	MOV        R2,R1
 2000a34:	19 80 00 02 	LSL        $2,R3
 2000a38:	96 00 84 00 	CLR        R2            | LW         (SP),R0
 2000a3c:	68 80 00 04 	ADD        $4,SP
 2000a40:	7c 87 c0 00 	LJMP       @0x020017bc    // 20017bc <memset>
 2000a44:	02 00 17 bc 
 2000a48:	84 00 ea 04 	LW         (SP),R0       | ADD        $4,SP
 2000a4c:	7b 40 00 00 	RTN

02000a50 <out2inpbuf>:
 2000a50:	0c 00 00 01 	CMP        $1,R1
 2000a54:	78 90 00 20 	BLT        @0x02000a78    // 2000a78 <out2inpbuf+0x28>
 2000a58:	e8 04 ad 00 	SUB        $4,SP         | SW         R5,(SP)
 2000a5c:	26 00 00 00 	CLR        R4
 2000a60:	ac 90 ad 98 	LW         (R2),R5       | SW         R5,(R3)
 2000a64:	9a 04 92 04 	ADD        $4,R3         | ADD        $4,R2
 2000a68:	a2 01 8b a0 	ADD        $1,R4         | CMP        R4,R1
 2000a6c:	78 ab ff f0 	BNZ        @0x02000a60    // 2000a60 <out2inpbuf+0x10>
 2000a70:	ac 00 ea 04 	LW         (SP),R5       | ADD        $4,SP
 2000a74:	7b 40 00 00 	RTN
 2000a78:	7b 40 00 00 	RTN

02000a7c <split>:
 2000a7c:	14 00 00 01 	CMP        $1,R2
 2000a80:	78 90 01 6c 	BLT        @0x02000bf0    // 2000bf0 <split+0x174>
 2000a84:	e8 30 85 10 	SUB        $48,SP        | SW         R0,$16(SP)
 2000a88:	ad 14 b5 18 	SW         R5,$20(SP)    | SW         R6,$24(SP)
 2000a8c:	bd 1c c5 20 	SW         R7,$28(SP)    | SW         R8,$32(SP)
 2000a90:	cd 24 d5 28 	SW         R9,$36(SP)    | SW         R10,$40(SP)
 2000a94:	dd 2c bf 88 	SW         R11,$44(SP)   | MOV        R1,R7
 2000a98:	c7 90 af 98 	MOV        R2,R8         | MOV        R3,R5
 2000a9c:	b7 a0 8b 00 	MOV        R4,R6         | CMP        $0,R1
 2000aa0:	78 88 00 ac 	BZ         @0x02000b50    // 2000b50 <split+0xd4>
 2000aa4:	0c 00 00 01 	CMP        $1,R1
 2000aa8:	78 a8 01 48 	BNZ        @0x02000bf4    // 2000bf4 <split+0x178>
 2000aac:	cf 97 8e 03 	MOV        $-1+R2,R9     | LDI        $3,R1
 2000ab0:	4c 04 40 00 	CMP        R1,R9
 2000ab4:	4b 70 40 00 	MOV.GE     R1,R9
 2000ab8:	3e 00 00 00 	CLR        R7
 2000abc:	5e 07 fc 00 	LDI        $523264,R11
 2000ac0:	52 03 00 40 	LDI        0x0200ef1c,R10 // 200ef1c <__call_exitprocs+0x1bc>
 2000ac4:	52 40 ef 1c 
 2000ac8:	8c a8 9f 88 	LW         (R5),R1       | MOV        R1,R3
 2000acc:	99 d8 97 98 	AND        R11,R3        | MOV        R3,R2
 2000ad0:	11 c0 00 08 	ASR        $8,R2
 2000ad4:	95 b0 9d 0c 	SW         R2,(R6)       | SW         R3,$12(SP)
 2000ad8:	95 08 8d 04 	SW         R2,$8(SP)     | SW         R1,$4(SP)
 2000adc:	54 c7 40 00 	SW         R10,(SP)
 2000ae0:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000ae4:	02 00 1a 08 
 2000ae8:	aa 04 b2 04 	ADD        $4,R5         | ADD        $4,R6
 2000aec:	ba 01 cb b8 	ADD        $1,R7         | CMP        R7,R9
 2000af0:	78 b3 ff d4 	BGE        @0x02000ac8    // 2000ac8 <split+0x4c>
 2000af4:	3c 06 00 00 	CMP        R8,R7
 2000af8:	78 b0 00 40 	BGE        @0x02000b3c    // 2000b3c <split+0xc0>
 2000afc:	56 07 fc 00 	LDI        $523264,R10
 2000b00:	4a 03 00 40 	LDI        0x0200ef1c,R9  // 200ef1c <__call_exitprocs+0x1bc>
 2000b04:	4a 40 ef 1c 
 2000b08:	8c a8 9f 88 	LW         (R5),R1       | MOV        R1,R3
 2000b0c:	99 d0 97 98 	AND        R10,R3        | MOV        R3,R2
 2000b10:	11 c0 00 08 	ASR        $8,R2
 2000b14:	14 c5 80 00 	SW         R2,(R6)
 2000b18:	3c 00 ff fd 	CMP        $65533,R7
 2000b1c:	78 90 00 10 	BLT        @0x02000b30    // 2000b30 <split+0xb4>
 2000b20:	9d 0c 95 08 	SW         R3,$12(SP)    | SW         R2,$8(SP)
 2000b24:	8d 04 cd 00 	SW         R1,$4(SP)     | SW         R9,(SP)
 2000b28:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000b2c:	02 00 1a 08 
 2000b30:	aa 04 b2 04 	ADD        $4,R5         | ADD        $4,R6
 2000b34:	ba 01 bb c0 	ADD        $1,R7         | CMP        R8,R7
 2000b38:	78 ab ff cc 	BNZ        @0x02000b08    // 2000b08 <split+0x8c>
 2000b3c:	84 10 ac 14 	LW         16(SP),R0     | LW         20(SP),R5
 2000b40:	b4 18 bc 1c 	LW         24(SP),R6     | LW         28(SP),R7
 2000b44:	c4 20 cc 24 	LW         32(SP),R8     | LW         36(SP),R9
 2000b48:	d4 28 dc 2c 	LW         40(SP),R10    | LW         44(SP),R11
 2000b4c:	ea 30 ff 80 	ADD        $48,SP        | RTN
 2000b50:	cf 97 8e 03 	MOV        $-1+R2,R9     | LDI        $3,R1
 2000b54:	4c 04 40 00 	CMP        R1,R9
 2000b58:	4b 70 40 00 	MOV.GE     R1,R9
 2000b5c:	5a 00 0f f8 	BREV       $4088,R11
 2000b60:	52 03 00 40 	LDI        0x0200ef1c,R10 // 200ef1c <__call_exitprocs+0x1bc>
 2000b64:	52 40 ef 1c 
 2000b68:	8c a8 9f 88 	LW         (R5),R1       | MOV        R1,R3
 2000b6c:	99 d8 97 98 	AND        R11,R3        | MOV        R3,R2
 2000b70:	11 c0 00 14 	ASR        $20,R2
 2000b74:	95 b0 9d 0c 	SW         R2,(R6)       | SW         R3,$12(SP)
 2000b78:	95 08 8d 04 	SW         R2,$8(SP)     | SW         R1,$4(SP)
 2000b7c:	54 c7 40 00 	SW         R10,(SP)
 2000b80:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000b84:	02 00 1a 08 
 2000b88:	aa 04 b2 04 	ADD        $4,R5         | ADD        $4,R6
 2000b8c:	ba 01 cb b8 	ADD        $1,R7         | CMP        R7,R9
 2000b90:	78 b3 ff d4 	BGE        @0x02000b68    // 2000b68 <split+0xec>
 2000b94:	3c 06 00 00 	CMP        R8,R7
 2000b98:	78 b3 ff a0 	BGE        @0x02000b3c    // 2000b3c <split+0xc0>
 2000b9c:	52 00 0f f8 	BREV       $4088,R10
 2000ba0:	4a 03 00 40 	LDI        0x0200ef1c,R9  // 200ef1c <__call_exitprocs+0x1bc>
 2000ba4:	4a 40 ef 1c 
 2000ba8:	8c a8 9f 88 	LW         (R5),R1       | MOV        R1,R3
 2000bac:	99 d0 97 98 	AND        R10,R3        | MOV        R3,R2
 2000bb0:	11 c0 00 14 	ASR        $20,R2
 2000bb4:	14 c5 80 00 	SW         R2,(R6)
 2000bb8:	3c 00 ff fd 	CMP        $65533,R7
 2000bbc:	78 90 00 10 	BLT        @0x02000bd0    // 2000bd0 <split+0x154>
 2000bc0:	9d 0c 95 08 	SW         R3,$12(SP)    | SW         R2,$8(SP)
 2000bc4:	8d 04 cd 00 	SW         R1,$4(SP)     | SW         R9,(SP)
 2000bc8:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000bcc:	02 00 1a 08 
 2000bd0:	aa 04 b2 04 	ADD        $4,R5         | ADD        $4,R6
 2000bd4:	ba 01 c3 b8 	ADD        $1,R7         | CMP        R7,R8
 2000bd8:	78 ab ff cc 	BNZ        @0x02000ba8    // 2000ba8 <split+0x12c>
 2000bdc:	84 10 ac 14 	LW         16(SP),R0     | LW         20(SP),R5
 2000be0:	b4 18 bc 1c 	LW         24(SP),R6     | LW         28(SP),R7
 2000be4:	c4 20 cc 24 	LW         32(SP),R8     | LW         36(SP),R9
 2000be8:	d4 28 dc 2c 	LW         40(SP),R10    | LW         44(SP),R11
 2000bec:	ea 30 ff 80 	ADD        $48,SP        | RTN
 2000bf0:	7b 40 00 00 	RTN
 2000bf4:	8b 02 be 00 	CMP        $2,R1         | CLR        R7
 2000bf8:	4a 03 00 40 	LDI        0x0200ef1c,R9  // 200ef1c <__call_exitprocs+0x1bc>
 2000bfc:	4a 40 ef 1c 
 2000c00:	78 a8 00 68 	BNZ        @0x02000c6c    // 2000c6c <split+0x1f0>
 2000c04:	94 a8 8f 90 	LW         (R5),R2       | MOV        R2,R1
 2000c08:	08 40 01 ff 	AND        $511,R1
 2000c0c:	8d b0 bb 04 	SW         R1,(R6)       | CMP        $4,R7
 2000c10:	78 90 00 08 	BLT        @0x02000c1c    // 2000c1c <split+0x1a0>
 2000c14:	3c 00 ff fd 	CMP        $65533,R7
 2000c18:	78 90 00 10 	BLT        @0x02000c2c    // 2000c2c <split+0x1b0>
 2000c1c:	8d 0c 8d 08 	SW         R1,$12(SP)    | SW         R1,$8(SP)
 2000c20:	95 04 cd 00 	SW         R2,$4(SP)     | SW         R9,(SP)
 2000c24:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000c28:	02 00 1a 08 
 2000c2c:	aa 04 b2 04 	ADD        $4,R5         | ADD        $4,R6
 2000c30:	ba 01 c3 b8 	ADD        $1,R7         | CMP        R7,R8
 2000c34:	78 ab ff cc 	BNZ        @0x02000c04    // 2000c04 <split+0x188>
 2000c38:	84 10 ac 14 	LW         16(SP),R0     | LW         20(SP),R5
 2000c3c:	b4 18 bc 1c 	LW         24(SP),R6     | LW         28(SP),R7
 2000c40:	c4 20 cc 24 	LW         32(SP),R8     | LW         36(SP),R9
 2000c44:	d4 28 dc 2c 	LW         40(SP),R10    | LW         44(SP),R11
 2000c48:	ea 30 ff 80 	ADD        $48,SP        | RTN
 2000c4c:	95 0c 86 00 	SW         R2,$12(SP)    | CLR        R0
 2000c50:	85 08 8d 04 	SW         R0,$8(SP)     | SW         R1,$4(SP)
 2000c54:	4c c7 40 00 	SW         R9,(SP)
 2000c58:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000c5c:	02 00 1a 08 
 2000c60:	aa 04 b2 04 	ADD        $4,R5         | ADD        $4,R6
 2000c64:	ba 01 c3 b8 	ADD        $1,R7         | CMP        R7,R8
 2000c68:	78 8b fe d0 	BZ         @0x02000b3c    // 2000b3c <split+0xc0>
 2000c6c:	8c a8 96 00 	LW         (R5),R1       | CLR        R2
 2000c70:	95 b0 bb 04 	SW         R2,(R6)       | CMP        $4,R7
 2000c74:	78 93 ff d4 	BLT        @0x02000c4c    // 2000c4c <split+0x1d0>
 2000c78:	3c 00 ff fd 	CMP        $65533,R7
 2000c7c:	78 93 ff e0 	BLT        @0x02000c60    // 2000c60 <split+0x1e4>
 2000c80:	95 0c 95 08 	SW         R2,$12(SP)    | SW         R2,$8(SP)
 2000c84:	8d 04 cd 00 	SW         R1,$4(SP)     | SW         R9,(SP)
 2000c88:	87 fa fc f8 	JSR        0x02001a08     // 2001a08 <printf>
 2000c8c:	02 00 1a 08 
 2000c90:	aa 04 b2 04 	ADD        $4,R5         | ADD        $4,R6
 2000c94:	ba 01 c3 b8 	ADD        $1,R7         | CMP        R7,R8
 2000c98:	78 ab ff d0 	BNZ        @0x02000c6c    // 2000c6c <split+0x1f0>
 2000c9c:	78 83 fe 9c 	BRA        @0x02000b3c    // 2000b3c <split+0xc0>

02000ca0 <malloc>:
 2000ca0:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2000ca4:	13 40 40 00 	MOV        R1,R2
 2000ca8:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 2000cac:	0a 40 f8 40 
 2000cb0:	8c 88 84 00 	LW         (R1),R1       | LW         (SP),R0
 2000cb4:	68 80 00 04 	ADD        $4,SP
 2000cb8:	7c 87 c0 00 	LJMP       @0x02000ce0    // 2000ce0 <_malloc_r>
 2000cbc:	02 00 0c e0 

02000cc0 <free>:
 2000cc0:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2000cc4:	13 40 40 00 	MOV        R1,R2
 2000cc8:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 2000ccc:	0a 40 f8 40 
 2000cd0:	8c 88 84 00 	LW         (R1),R1       | LW         (SP),R0
 2000cd4:	68 80 00 04 	ADD        $4,SP
 2000cd8:	7c 87 c0 00 	LJMP       @0x020066a8    // 20066a8 <_free_r>
 2000cdc:	02 00 66 a8 

02000ce0 <_malloc_r>:
 2000ce0:	68 00 00 40 	SUB        $64,SP
 2000ce4:	85 1c ad 20 	SW         R0,$28(SP)    | SW         R5,$32(SP)
 2000ce8:	b5 24 bd 28 	SW         R6,$36(SP)    | SW         R7,$40(SP)
 2000cec:	c5 2c cd 30 	SW         R8,$44(SP)    | SW         R9,$48(SP)
 2000cf0:	d5 34 dd 38 	SW         R10,$52(SP)   | SW         R11,$56(SP)
 2000cf4:	e5 3c e7 88 	SW         R12,$60(SP)   | MOV        R1,R12
 2000cf8:	1b 40 80 0b 	MOV        $11+R2,R3
 2000cfc:	1c 00 00 17 	CMP        $23,R3
 2000d00:	78 b8 00 84 	BNC        @0x02000d88    // 2000d88 <_malloc_r+0xa8>
 2000d04:	14 00 00 11 	CMP        $17,R2
 2000d08:	78 b8 02 bc 	BNC        @0x02000fc8    // 2000fc8 <_malloc_r+0x2e8>
 2000d0c:	87 fa fc f8 	JSR        0x020019e0     // 20019e0 <__malloc_lock>
 2000d10:	02 00 19 e0 
 2000d14:	96 02 8e 18 	LDI        $2,R2         | LDI        $24,R1
 2000d18:	36 00 00 10 	LDI        $16,R6
 2000d1c:	3a 03 00 40 	LDI        0x0200f438,R7  // 200f438 <__malloc_av_>
 2000d20:	3a 40 f4 38 
 2000d24:	87 b8 82 88 	MOV        R7,R0         | ADD        R1,R0
 2000d28:	2c 84 00 04 	LW         4(R0),R5
 2000d2c:	2c 04 3f f8 	CMP        $-8+R0,R5
 2000d30:	78 88 02 b8 	BZ         @0x02000fec    // 2000fec <_malloc_r+0x30c>
 2000d34:	04 85 40 04 	LW         4(R5),R0
 2000d38:	00 43 ff fc 	AND        $-4,R0
 2000d3c:	0c 85 40 0c 	LW         12(R5),R1
 2000d40:	14 85 40 08 	LW         8(R5),R2
 2000d44:	0c c4 80 0c 	SW         R1,$12(R2)
 2000d48:	14 c4 40 08 	SW         R2,$8(R1)
 2000d4c:	8f a8 8a 80 	MOV        R5,R1         | ADD        R0,R1
 2000d50:	04 84 40 04 	LW         4(R1),R0
 2000d54:	00 c0 00 01 	OR         $1,R0
 2000d58:	04 c4 40 04 	SW         R0,$4(R1)
 2000d5c:	0b 43 00 00 	MOV        R12,R1
 2000d60:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 2000d64:	02 00 19 e4 
 2000d68:	aa 08 8f a8 	ADD        $8,R5         | MOV        R5,R1
 2000d6c:	84 1c ac 20 	LW         28(SP),R0     | LW         32(SP),R5
 2000d70:	b4 24 bc 28 	LW         36(SP),R6     | LW         40(SP),R7
 2000d74:	c4 2c cc 30 	LW         44(SP),R8     | LW         48(SP),R9
 2000d78:	d4 34 dc 38 	LW         52(SP),R10    | LW         56(SP),R11
 2000d7c:	64 87 40 3c 	LW         60(SP),R12
 2000d80:	68 80 00 40 	ADD        $64,SP
 2000d84:	7b 40 00 00 	RTN
 2000d88:	b7 98 b1 78 	MOV        R3,R6         | AND        $-8,R6
 2000d8c:	19 40 00 1f 	LSR        $31,R3
 2000d90:	b3 90 96 00 	CMP        R2,R6         | CLR        R2
 2000d94:	10 d8 00 01 	OR.C       $1,R2
 2000d98:	10 c4 c0 00 	OR         R3,R2
 2000d9c:	78 a8 02 28 	BNZ        @0x02000fc8    // 2000fc8 <_malloc_r+0x2e8>
 2000da0:	87 fa fc f8 	JSR        0x020019e0     // 20019e0 <__malloc_lock>
 2000da4:	02 00 19 e0 
 2000da8:	34 00 01 f8 	CMP        $504,R6
 2000dac:	78 98 06 c8 	BC         @0x02001478    // 2001478 <_malloc_r+0x798>
 2000db0:	03 41 80 00 	MOV        R6,R0
 2000db4:	01 40 00 09 	LSR        $9,R0
 2000db8:	0e 00 02 00 	LDI        $512,R1
 2000dbc:	9e 40 96 3f 	LDI        $64,R3        | LDI        $63,R2
 2000dc0:	78 88 00 20 	BZ         @0x02000de4    // 2000de4 <_malloc_r+0x104>
 2000dc4:	04 00 00 05 	CMP        $5,R0
 2000dc8:	78 b8 05 68 	BNC        @0x02001334    // 2001334 <_malloc_r+0x654>
 2000dcc:	03 41 80 00 	MOV        R6,R0
 2000dd0:	01 40 00 06 	LSR        $6,R0
 2000dd4:	13 40 00 38 	MOV        $56+R0,R2
 2000dd8:	1b 40 00 39 	MOV        $57+R0,R3
 2000ddc:	0b 40 c0 00 	MOV        R3,R1
 2000de0:	09 80 00 03 	LSL        $3,R1
 2000de4:	3a 03 00 40 	LDI        0x0200f438,R7  // 200f438 <__malloc_av_>
 2000de8:	3a 40 f4 38 
 2000dec:	87 b8 82 88 	MOV        R7,R0         | ADD        R1,R0
 2000df0:	0b 40 1f f8 	MOV        $-8+R0,R1
 2000df4:	2c 84 00 04 	LW         4(R0),R5
 2000df8:	0c 05 40 00 	CMP        R5,R1
 2000dfc:	78 88 04 74 	BZ         @0x02001274    // 2001274 <_malloc_r+0x594>
 2000e00:	04 85 40 04 	LW         4(R5),R0
 2000e04:	81 7c 83 b0 	AND        $-4,R0        | CMP        R6,R0
 2000e08:	78 98 04 5c 	BC         @0x02001268    // 2001268 <_malloc_r+0x588>
 2000e0c:	8f 80 88 b0 	MOV        R0,R1         | SUB        R6,R1
 2000e10:	0c 00 00 10 	CMP        $16,R1
 2000e14:	78 9b ff 24 	BC         @0x02000d3c    // 2000d3c <_malloc_r+0x5c>
 2000e18:	44 85 c0 10 	LW         16(R7),R8
 2000e1c:	0a 03 00 40 	LDI        0x0200f440,R1  // 200f440 <__malloc_av_+0x8>
 2000e20:	0a 40 f4 40 
 2000e24:	44 04 40 00 	CMP        R1,R8
 2000e28:	78 88 01 e0 	BZ         @0x0200100c    // 200100c <_malloc_r+0x32c>
 2000e2c:	04 86 00 04 	LW         4(R8),R0
 2000e30:	81 7c 83 b0 	AND        $-4,R0        | CMP        R6,R0
 2000e34:	78 b8 04 44 	BNC        @0x0200127c    // 200127c <_malloc_r+0x59c>
 2000e38:	0c c5 c0 14 	SW         R1,$20(R7)
 2000e3c:	0c c5 c0 10 	SW         R1,$16(R7)
 2000e40:	04 00 02 00 	CMP        $512,R0
 2000e44:	78 b8 04 84 	BNC        @0x020012cc    // 20012cc <_malloc_r+0x5ec>
 2000e48:	0b 40 00 00 	MOV        R0,R1
 2000e4c:	09 40 00 03 	LSR        $3,R1
 2000e50:	01 40 00 05 	LSR        $5,R0
 2000e54:	1b 40 1f e0 	MOV        $-32+R0,R3
 2000e58:	1c 00 00 00 	CMP        $0,R3
 2000e5c:	2a 30 00 00 	CLR.GE     $0,R5
 2000e60:	2a 10 00 00 	LDI.LT     0x00000001,R5  // 1 <_rom+0x1>
 2000e64:	2a 50 00 01 
 2000e68:	29 94 00 00 	LSL.LT     R0,R5
 2000e6c:	1c 85 c0 04 	LW         4(R7),R3
 2000e70:	18 c5 40 00 	OR         R5,R3
 2000e74:	1c c5 c0 04 	SW         R3,$4(R7)
 2000e78:	03 40 40 01 	MOV        $1+R1,R0
 2000e7c:	01 80 00 03 	LSL        $3,R0
 2000e80:	8f b8 8a 80 	MOV        R7,R1         | ADD        R0,R1
 2000e84:	04 84 40 00 	LW         (R1),R0
 2000e88:	2b 40 5f f8 	MOV        $-8+R1,R5
 2000e8c:	2c c6 00 0c 	SW         R5,$12(R8)
 2000e90:	04 c6 00 08 	SW         R0,$8(R8)
 2000e94:	44 c4 40 00 	SW         R8,(R1)
 2000e98:	44 c4 00 0c 	SW         R8,$12(R0)
 2000e9c:	43 40 80 00 	MOV        R2,R8
 2000ea0:	41 c0 00 02 	ASR        $2,R8
 2000ea4:	2b 42 1f e0 	MOV        $-32+R8,R5
 2000ea8:	86 00 8e 00 	CLR        R0            | CLR        R1
 2000eac:	2c 00 00 00 	CMP        $0,R5
 2000eb0:	78 90 01 74 	BLT        @0x02001028    // 2001028 <_malloc_r+0x348>
 2000eb4:	46 00 00 01 	LDI        $1,R8
 2000eb8:	41 85 40 00 	LSL        R5,R8
 2000ebc:	87 c0 8e 00 	MOV        R8,R0         | CLR        R1
 2000ec0:	cf 98 c6 00 	MOV        R3,R9         | CLR        R8
 2000ec4:	44 04 00 00 	CMP        R0,R8
 2000ec8:	4c 0c 40 00 	CMP.Z      R1,R9
 2000ecc:	78 98 01 74 	BC         @0x02001044    // 2001044 <_malloc_r+0x364>
 2000ed0:	d7 c0 df c8 	MOV        R8,R10        | MOV        R9,R11
 2000ed4:	d9 88 d1 80 	AND        R1,R11        | AND        R0,R10
 2000ed8:	54 00 00 00 	CMP        $0,R10
 2000edc:	5c 08 00 00 	CMP.Z      $0,R11
 2000ee0:	78 a8 00 3c 	BNZ        @0x02000f20    // 2000f20 <_malloc_r+0x240>
 2000ee4:	91 7c 92 04 	AND        $-4,R2        | ADD        $4,R2
 2000ee8:	08 84 40 00 	ADD        R1,R1
 2000eec:	00 98 00 01 	ADD.C      $1,R0
 2000ef0:	82 80 d7 c0 	ADD        R0,R0         | MOV        R8,R10
 2000ef4:	df c8 d9 88 	MOV        R9,R11        | AND        R1,R11
 2000ef8:	d1 80 d3 00 	AND        R0,R10        | CMP        $0,R10
 2000efc:	5c 08 00 00 	CMP.Z      $0,R11
 2000f00:	78 a8 00 1c 	BNZ        @0x02000f20    // 2000f20 <_malloc_r+0x240>
 2000f04:	92 04 8a 88 	ADD        $4,R2         | ADD        R1,R1
 2000f08:	00 98 00 01 	ADD.C      $1,R0
 2000f0c:	82 80 a7 c0 	ADD        R0,R0         | MOV        R8,R4
 2000f10:	af c8 a9 88 	MOV        R9,R5         | AND        R1,R5
 2000f14:	a1 80 a3 00 	AND        R0,R4         | CMP        $0,R4
 2000f18:	2c 08 00 00 	CMP.Z      $0,R5
 2000f1c:	78 8b ff e4 	BZ         @0x02000f04    // 2000f04 <_malloc_r+0x224>
 2000f20:	a6 00 9f 90 	CLR        R4            | MOV        R2,R3
 2000f24:	19 80 00 03 	LSL        $3,R3
 2000f28:	df b8 da 98 	MOV        R7,R11        | ADD        R3,R11
 2000f2c:	af d8 d7 90 	MOV        R11,R5        | MOV        R2,R10
 2000f30:	1c 85 40 0c 	LW         12(R5),R3
 2000f34:	2c 04 c0 00 	CMP        R3,R5
 2000f38:	78 88 04 40 	BZ         @0x0200137c    // 200137c <_malloc_r+0x69c>
 2000f3c:	44 84 c0 04 	LW         4(R3),R8
 2000f40:	c1 7c cf 98 	AND        $-4,R8        | MOV        R3,R9
 2000f44:	1c 84 c0 0c 	LW         12(R3),R3
 2000f48:	44 05 80 00 	CMP        R6,R8
 2000f4c:	78 9b ff e4 	BC         @0x02000f34    // 2000f34 <_malloc_r+0x254>
 2000f50:	87 c0 80 b0 	MOV        R8,R0         | SUB        R6,R0
 2000f54:	04 00 00 10 	CMP        $16,R0
 2000f58:	78 98 04 d4 	BC         @0x02001430    // 2001430 <_malloc_r+0x750>
 2000f5c:	14 86 40 08 	LW         8(R9),R2
 2000f60:	2b 42 40 08 	MOV        $8+R9,R5
 2000f64:	8f c8 8a b0 	MOV        R9,R1         | ADD        R6,R1
 2000f68:	30 c0 00 01 	OR         $1,R6
 2000f6c:	34 c6 40 04 	SW         R6,$4(R9)
 2000f70:	1c c4 80 0c 	SW         R3,$12(R2)
 2000f74:	14 c4 c0 08 	SW         R2,$8(R3)
 2000f78:	0c c5 c0 14 	SW         R1,$20(R7)
 2000f7c:	0c c5 c0 10 	SW         R1,$16(R7)
 2000f80:	12 03 00 40 	LDI        0x0200f440,R2  // 200f440 <__malloc_av_+0x8>
 2000f84:	12 40 f4 40 
 2000f88:	14 c4 40 0c 	SW         R2,$12(R1)
 2000f8c:	14 c4 40 08 	SW         R2,$8(R1)
 2000f90:	13 40 00 00 	MOV        R0,R2
 2000f94:	10 c0 00 01 	OR         $1,R2
 2000f98:	14 c4 40 04 	SW         R2,$4(R1)
 2000f9c:	ca c0 85 c8 	ADD        R8,R9         | SW         R0,(R9)
 2000fa0:	0b 43 00 00 	MOV        R12,R1
 2000fa4:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 2000fa8:	02 00 19 e4 
 2000fac:	8f a8 84 1c 	MOV        R5,R1         | LW         28(SP),R0
 2000fb0:	ac 20 b4 24 	LW         32(SP),R5     | LW         36(SP),R6
 2000fb4:	bc 28 c4 2c 	LW         40(SP),R7     | LW         44(SP),R8
 2000fb8:	cc 30 d4 34 	LW         48(SP),R9     | LW         52(SP),R10
 2000fbc:	dc 38 e4 3c 	LW         56(SP),R11    | LW         60(SP),R12
 2000fc0:	68 80 00 40 	ADD        $64,SP
 2000fc4:	7b 40 00 00 	RTN
 2000fc8:	8e 0c 8d e0 	LDI        $12,R1        | SW         R1,(R12)
 2000fcc:	ae 00 8e 00 	CLR        R5            | CLR        R1
 2000fd0:	84 1c ac 20 	LW         28(SP),R0     | LW         32(SP),R5
 2000fd4:	b4 24 bc 28 	LW         36(SP),R6     | LW         40(SP),R7
 2000fd8:	c4 2c cc 30 	LW         44(SP),R8     | LW         48(SP),R9
 2000fdc:	d4 34 dc 38 	LW         52(SP),R10    | LW         56(SP),R11
 2000fe0:	64 87 40 3c 	LW         60(SP),R12
 2000fe4:	68 80 00 40 	ADD        $64,SP
 2000fe8:	7b 40 00 00 	RTN
 2000fec:	2c 84 00 0c 	LW         12(R0),R5
 2000ff0:	92 02 83 a8 	ADD        $2,R2         | CMP        R5,R0
 2000ff4:	78 ab fd 3c 	BNZ        @0x02000d34    // 2000d34 <_malloc_r+0x54>
 2000ff8:	44 85 c0 10 	LW         16(R7),R8
 2000ffc:	0a 03 00 40 	LDI        0x0200f440,R1  // 200f440 <__malloc_av_+0x8>
 2001000:	0a 40 f4 40 
 2001004:	44 04 40 00 	CMP        R1,R8
 2001008:	78 ab fe 20 	BNZ        @0x02000e2c    // 2000e2c <_malloc_r+0x14c>
 200100c:	1c 85 c0 04 	LW         4(R7),R3
 2001010:	43 40 80 00 	MOV        R2,R8
 2001014:	41 c0 00 02 	ASR        $2,R8
 2001018:	2b 42 1f e0 	MOV        $-32+R8,R5
 200101c:	86 00 8e 00 	CLR        R0            | CLR        R1
 2001020:	2c 00 00 00 	CMP        $0,R5
 2001024:	78 b3 fe 8c 	BGE        @0x02000eb4    // 2000eb4 <_malloc_r+0x1d4>
 2001028:	2e 00 00 01 	LDI        $1,R5
 200102c:	29 86 00 00 	LSL        R8,R5
 2001030:	8f a8 cf 98 	MOV        R5,R1         | MOV        R3,R9
 2001034:	c6 00 c3 80 	CLR        R8            | CMP        R0,R8
 2001038:	78 98 00 08 	BC         @0x02001044    // 2001044 <_malloc_r+0x364>
 200103c:	4c 0c 40 00 	CMP.Z      R1,R9
 2001040:	78 bb fe 8c 	BNC        @0x02000ed0    // 2000ed0 <_malloc_r+0x1f0>
 2001044:	2c 85 c0 08 	LW         8(R7),R5
 2001048:	4c 85 40 04 	LW         4(R5),R9
 200104c:	c9 7c cb b0 	AND        $-4,R9        | CMP        R6,R9
 2001050:	78 98 00 20 	BC         @0x02001074    // 2001074 <_malloc_r+0x394>
 2001054:	87 c8 80 b0 	MOV        R9,R0         | SUB        R6,R0
 2001058:	85 04 86 00 	SW         R0,$4(SP)     | CLR        R0
 200105c:	85 00 84 00 	SW         R0,(SP)       | LW         (SP),R0
 2001060:	8c 04 83 00 	LW         4(SP),R1      | CMP        $0,R0
 2001064:	78 90 00 0c 	BLT        @0x02001074    // 2001074 <_malloc_r+0x394>
 2001068:	78 a8 01 b0 	BNZ        @0x0200121c    // 200121c <_malloc_r+0x53c>
 200106c:	0c 00 00 10 	CMP        $16,R1
 2001070:	78 b8 01 a8 	BNC        @0x0200121c    // 200121c <_malloc_r+0x53c>
 2001074:	a7 a8 a2 c8 	MOV        R5,R4         | ADD        R9,R4
 2001078:	02 03 20 40 	LDI        0x0204fe58,R0  // 204fe58 <__malloc_top_pad>
 200107c:	02 40 fe 58 
 2001080:	04 84 00 04 	LW         4(R0),R0
 2001084:	c7 b0 c2 80 	MOV        R6,R8         | ADD        R0,R8
 2001088:	1a 03 00 40 	LDI        0x0200f42c,R3  // 200f42c <__malloc_sbrk_base>
 200108c:	1a 40 f4 2c 
 2001090:	84 98 83 7f 	LW         (R3),R0       | CMP        $-1,R0
 2001094:	78 88 05 5c 	BZ         @0x020015f4    // 20015f4 <_malloc_r+0x914>
 2001098:	40 80 10 0f 	ADD        $4111,R8
 200109c:	40 43 f0 00 	AND        $-4096,R8
 20010a0:	9d 10 a5 08 	SW         R3,$16(SP)    | SW         R4,$8(SP)
 20010a4:	97 c0 8f e0 	MOV        R8,R2         | MOV        R12,R1
 20010a8:	87 fa fc f8 	JSR        0x0200ceb0     // 200ceb0 <_sbrk_r>
 20010ac:	02 00 ce b0 
 20010b0:	d7 88 8b 7f 	MOV        R1,R10        | CMP        $-1,R1
 20010b4:	a4 08 9c 10 	LW         8(SP),R4      | LW         16(SP),R3
 20010b8:	78 88 05 2c 	BZ         @0x020015e8    // 20015e8 <_malloc_r+0x908>
 20010bc:	ab b8 86 00 	CMP        R7,R5         | CLR        R0
 20010c0:	00 e8 00 01 	OR.NZ      $1,R0
 20010c4:	8b a0 8e 00 	CMP        R4,R1         | CLR        R1
 20010c8:	08 d8 00 01 	OR.C       $1,R1
 20010cc:	00 44 40 00 	AND        R1,R0
 20010d0:	78 a8 05 14 	BNZ        @0x020015e8    // 20015e8 <_malloc_r+0x908>
 20010d4:	5a 03 20 40 	LDI        0x0204fe20,R11 // 204fe20 <__malloc_current_mallinfo>
 20010d8:	5a 40 fe 20 
 20010dc:	84 d8 8f c0 	LW         (R11),R0      | MOV        R8,R1
 20010e0:	8a 80 8d d8 	ADD        R0,R1         | SW         R1,(R11)
 20010e4:	24 06 80 00 	CMP        R10,R4
 20010e8:	78 88 04 a0 	BZ         @0x0200158c    // 200158c <_malloc_r+0x8ac>
 20010ec:	84 98 83 7f 	LW         (R3),R0       | CMP        $-1,R0
 20010f0:	78 88 04 ec 	BZ         @0x020015e0    // 20015e0 <_malloc_r+0x900>
 20010f4:	87 d0 80 a0 	MOV        R10,R0        | SUB        R4,R0
 20010f8:	82 88 85 d8 	ADD        R1,R0         | SW         R0,(R11)
 20010fc:	a7 d0 a1 07 	MOV        R10,R4        | AND        $7,R4
 2001100:	78 88 04 f8 	BZ         @0x020015fc    // 20015fc <_malloc_r+0x91c>
 2001104:	50 05 00 00 	SUB        R4,R10
 2001108:	53 42 80 08 	MOV        $8+R10,R10
 200110c:	9f d0 9a c0 	MOV        R10,R3        | ADD        R8,R3
 2001110:	16 00 10 08 	LDI        $4104,R2
 2001114:	90 a0 a5 10 	SUB        R4,R2         | SW         R4,$16(SP)
 2001118:	90 98 9d 08 	SUB        R3,R2         | SW         R3,$8(SP)
 200111c:	10 40 0f ff 	AND        $4095,R2
 2001120:	95 18 8f e0 	SW         R2,$24(SP)    | MOV        R12,R1
 2001124:	87 fa fc f8 	JSR        0x0200ceb0     // 200ceb0 <_sbrk_r>
 2001128:	02 00 ce b0 
 200112c:	8b 7f 9c 08 	CMP        $-1,R1        | LW         8(SP),R3
 2001130:	24 87 40 10 	LW         16(SP),R4
 2001134:	78 88 06 10 	BZ         @0x02001748    // 2001748 <_malloc_r+0xa68>
 2001138:	88 d0 94 18 	SUB        R10,R1        | LW         24(SP),R2
 200113c:	8a 90 c7 88 	ADD        R2,R1         | MOV        R1,R8
 2001140:	84 d8 8f 90 	LW         (R11),R0      | MOV        R2,R1
 2001144:	8a 80 8d d8 	ADD        R0,R1         | SW         R1,(R11)
 2001148:	54 c5 c0 08 	SW         R10,$8(R7)
 200114c:	40 c0 00 01 	OR         $1,R8
 2001150:	44 c6 80 04 	SW         R8,$4(R10)
 2001154:	2c 05 c0 00 	CMP        R7,R5
 2001158:	78 88 05 44 	BZ         @0x020016a0    // 20016a0 <_malloc_r+0x9c0>
 200115c:	4c 00 00 10 	CMP        $16,R9
 2001160:	78 98 04 48 	BC         @0x020015ac    // 20015ac <_malloc_r+0x8cc>
 2001164:	ca 74 c9 78 	ADD        $-12,R9       | AND        $-8,R9
 2001168:	04 85 40 04 	LW         4(R5),R0
 200116c:	00 40 00 01 	AND        $1,R0
 2001170:	00 c6 40 00 	OR         R9,R0
 2001174:	04 c5 40 04 	SW         R0,$4(R5)
 2001178:	87 a8 82 c8 	MOV        R5,R0         | ADD        R9,R0
 200117c:	16 00 00 05 	LDI        $5,R2
 2001180:	14 c4 00 04 	SW         R2,$4(R0)
 2001184:	14 c4 00 08 	SW         R2,$8(R0)
 2001188:	4c 00 00 10 	CMP        $16,R9
 200118c:	78 b8 05 90 	BNC        @0x02001720    // 2001720 <_malloc_r+0xa40>
 2001190:	44 86 80 04 	LW         4(R10),R8
 2001194:	2b 42 80 00 	MOV        R10,R5
 2001198:	1b 40 40 00 	MOV        R1,R3
 200119c:	09 c0 00 1f 	ASR        $31,R1
 20011a0:	13 40 40 00 	MOV        R1,R2
 20011a4:	02 03 20 40 	LDI        0x0204fe50,R0  // 204fe50 <__malloc_max_sbrked_mem>
 20011a8:	02 40 fe 50 
 20011ac:	4c 84 00 00 	LW         (R0),R9
 20011b0:	54 84 00 04 	LW         4(R0),R10
 20011b4:	4c 04 80 00 	CMP        R2,R9
 20011b8:	78 98 00 08 	BC         @0x020011c4    // 20011c4 <_malloc_r+0x4e4>
 20011bc:	54 0c c0 00 	CMP.Z      R3,R10
 20011c0:	78 b8 00 08 	BNC        @0x020011cc    // 20011cc <_malloc_r+0x4ec>
 20011c4:	14 c4 00 00 	SW         R2,(R0)
 20011c8:	1c c4 00 04 	SW         R3,$4(R0)
 20011cc:	02 03 20 40 	LDI        0x0204fe48,R0  // 204fe48 <__malloc_max_total_mem>
 20011d0:	02 40 fe 48 
 20011d4:	4c 84 00 00 	LW         (R0),R9
 20011d8:	54 84 00 04 	LW         4(R0),R10
 20011dc:	4c 04 80 00 	CMP        R2,R9
 20011e0:	78 98 00 08 	BC         @0x020011ec    // 20011ec <_malloc_r+0x50c>
 20011e4:	54 0c c0 00 	CMP.Z      R3,R10
 20011e8:	78 b8 00 08 	BNC        @0x020011f4    // 20011f4 <_malloc_r+0x514>
 20011ec:	14 c4 00 00 	SW         R2,(R0)
 20011f0:	1c c4 00 04 	SW         R3,$4(R0)
 20011f4:	c1 7c c3 b0 	AND        $-4,R8        | CMP        R6,R8
 20011f8:	78 98 03 b8 	BC         @0x020015b4    // 20015b4 <_malloc_r+0x8d4>
 20011fc:	c0 b0 c5 04 	SUB        R6,R8         | SW         R8,$4(SP)
 2001200:	86 00 85 00 	CLR        R0            | SW         R0,(SP)
 2001204:	84 00 8c 04 	LW         (SP),R0       | LW         4(SP),R1
 2001208:	04 00 00 00 	CMP        $0,R0
 200120c:	78 90 03 a4 	BLT        @0x020015b4    // 20015b4 <_malloc_r+0x8d4>
 2001210:	78 a8 00 08 	BNZ        @0x0200121c    // 200121c <_malloc_r+0x53c>
 2001214:	0c 00 00 0e 	CMP        $14,R1
 2001218:	78 98 03 98 	BC         @0x020015b4    // 20015b4 <_malloc_r+0x8d4>
 200121c:	03 41 80 00 	MOV        R6,R0
 2001220:	00 c0 00 01 	OR         $1,R0
 2001224:	04 c5 40 04 	SW         R0,$4(R5)
 2001228:	87 a8 82 b0 	MOV        R5,R0         | ADD        R6,R0
 200122c:	04 c5 c0 08 	SW         R0,$8(R7)
 2001230:	0c 87 40 04 	LW         4(SP),R1
 2001234:	08 c0 00 01 	OR         $1,R1
 2001238:	0c c4 00 04 	SW         R1,$4(R0)
 200123c:	0b 43 00 00 	MOV        R12,R1
 2001240:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 2001244:	02 00 19 e4 
 2001248:	aa 08 8f a8 	ADD        $8,R5         | MOV        R5,R1
 200124c:	84 1c ac 20 	LW         28(SP),R0     | LW         32(SP),R5
 2001250:	b4 24 bc 28 	LW         36(SP),R6     | LW         40(SP),R7
 2001254:	c4 2c cc 30 	LW         44(SP),R8     | LW         48(SP),R9
 2001258:	d4 34 dc 38 	LW         52(SP),R10    | LW         56(SP),R11
 200125c:	64 87 40 3c 	LW         60(SP),R12
 2001260:	68 80 00 40 	ADD        $64,SP
 2001264:	7b 40 00 00 	RTN
 2001268:	2c 85 40 0c 	LW         12(R5),R5
 200126c:	0c 05 40 00 	CMP        R5,R1
 2001270:	78 ab fb 8c 	BNZ        @0x02000e00    // 2000e00 <_malloc_r+0x120>
 2001274:	13 40 c0 00 	MOV        R3,R2
 2001278:	78 83 fb 9c 	BRA        @0x02000e18    // 2000e18 <_malloc_r+0x138>
 200127c:	97 80 90 b0 	MOV        R0,R2         | SUB        R6,R2
 2001280:	14 00 00 10 	CMP        $16,R2
 2001284:	78 b8 02 18 	BNC        @0x020014a0    // 20014a0 <_malloc_r+0x7c0>
 2001288:	0c c5 c0 14 	SW         R1,$20(R7)
 200128c:	0c c5 c0 10 	SW         R1,$16(R7)
 2001290:	8f c0 8a 80 	MOV        R8,R1         | ADD        R0,R1
 2001294:	04 84 40 04 	LW         4(R1),R0
 2001298:	00 c0 00 01 	OR         $1,R0
 200129c:	04 c4 40 04 	SW         R0,$4(R1)
 20012a0:	0b 43 00 00 	MOV        R12,R1
 20012a4:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 20012a8:	02 00 19 e4 
 20012ac:	2b 42 00 08 	MOV        $8+R8,R5
 20012b0:	8f a8 84 1c 	MOV        R5,R1         | LW         28(SP),R0
 20012b4:	ac 20 b4 24 	LW         32(SP),R5     | LW         36(SP),R6
 20012b8:	bc 28 c4 2c 	LW         40(SP),R7     | LW         44(SP),R8
 20012bc:	cc 30 d4 34 	LW         48(SP),R9     | LW         52(SP),R10
 20012c0:	dc 38 e4 3c 	LW         56(SP),R11    | LW         60(SP),R12
 20012c4:	68 80 00 40 	ADD        $64,SP
 20012c8:	7b 40 00 00 	RTN
 20012cc:	0b 40 00 00 	MOV        R0,R1
 20012d0:	09 40 00 09 	LSR        $9,R1
 20012d4:	0c 00 00 05 	CMP        $5,R1
 20012d8:	78 98 02 1c 	BC         @0x020014f8    // 20014f8 <_malloc_r+0x818>
 20012dc:	0c 00 00 15 	CMP        $21,R1
 20012e0:	78 b8 03 4c 	BNC        @0x02001630    // 2001630 <_malloc_r+0x950>
 20012e4:	1b 40 40 5b 	MOV        $91+R1,R3
 20012e8:	08 80 00 5c 	ADD        $92,R1
 20012ec:	09 80 00 03 	LSL        $3,R1
 20012f0:	cf b8 ca 88 	MOV        R7,R9         | ADD        R1,R9
 20012f4:	2b 42 5f f8 	MOV        $-8+R9,R5
 20012f8:	8c c8 ab 88 	LW         (R9),R1       | CMP        R1,R5
 20012fc:	78 88 02 50 	BZ         @0x02001550    // 2001550 <_malloc_r+0x870>
 2001300:	1c 84 40 04 	LW         4(R1),R3
 2001304:	99 7c 83 98 	AND        $-4,R3        | CMP        R3,R0
 2001308:	78 b8 00 0c 	BNC        @0x02001318    // 2001318 <_malloc_r+0x638>
 200130c:	0c 84 40 08 	LW         8(R1),R1
 2001310:	2c 04 40 00 	CMP        R1,R5
 2001314:	78 ab ff e8 	BNZ        @0x02001300    // 2001300 <_malloc_r+0x620>
 2001318:	2c 84 40 0c 	LW         12(R1),R5
 200131c:	1c 85 c0 04 	LW         4(R7),R3
 2001320:	2c c6 00 0c 	SW         R5,$12(R8)
 2001324:	0c c6 00 08 	SW         R1,$8(R8)
 2001328:	44 c5 40 08 	SW         R8,$8(R5)
 200132c:	44 c4 40 0c 	SW         R8,$12(R1)
 2001330:	78 83 fb 68 	BRA        @0x02000e9c    // 2000e9c <_malloc_r+0x1bc>
 2001334:	04 00 00 15 	CMP        $21,R0
 2001338:	78 98 01 e4 	BC         @0x02001520    // 2001520 <_malloc_r+0x840>
 200133c:	04 00 00 55 	CMP        $85,R0
 2001340:	78 b8 03 1c 	BNC        @0x02001660    // 2001660 <_malloc_r+0x980>
 2001344:	03 41 80 00 	MOV        R6,R0
 2001348:	01 40 00 0c 	LSR        $12,R0
 200134c:	13 40 00 6e 	MOV        $110+R0,R2
 2001350:	1b 40 00 6f 	MOV        $111+R0,R3
 2001354:	0b 40 c0 00 	MOV        R3,R1
 2001358:	09 80 00 03 	LSL        $3,R1
 200135c:	3a 03 00 40 	LDI        0x0200f438,R7  // 200f438 <__malloc_av_>
 2001360:	3a 40 f4 38 
 2001364:	87 b8 82 88 	MOV        R7,R0         | ADD        R1,R0
 2001368:	0b 40 1f f8 	MOV        $-8+R0,R1
 200136c:	2c 84 00 04 	LW         4(R0),R5
 2001370:	0c 05 40 00 	CMP        R5,R1
 2001374:	78 ab fa 88 	BNZ        @0x02000e00    // 2000e00 <_malloc_r+0x120>
 2001378:	78 83 fe f8 	BRA        @0x02001274    // 2001274 <_malloc_r+0x594>
 200137c:	aa 08 d2 01 	ADD        $8,R5         | ADD        $1,R10
 2001380:	9f d0 99 03 	MOV        R10,R3        | AND        $3,R3
 2001384:	78 ab fb a8 	BNZ        @0x02000f30    // 2000f30 <_malloc_r+0x250>
 2001388:	9f 90 99 03 	MOV        R2,R3         | AND        $3,R3
 200138c:	78 88 04 14 	BZ         @0x020017a4    // 20017a4 <_malloc_r+0xac4>
 2001390:	92 7f 9c d8 	ADD        $-1,R2        | LW         (R11),R3
 2001394:	da 78 9b d8 	ADD        $-8,R11       | CMP        R11,R3
 2001398:	78 8b ff ec 	BZ         @0x02001388    // 2001388 <_malloc_r+0x6a8>
 200139c:	2c 85 c0 04 	LW         4(R7),R5
 20013a0:	08 84 40 00 	ADD        R1,R1
 20013a4:	00 98 00 01 	ADD.C      $1,R0
 20013a8:	82 80 85 10 	ADD        R0,R0         | SW         R0,$16(SP)
 20013ac:	8d 14 ad 0c 	SW         R1,$20(SP)    | SW         R5,$12(SP)
 20013b0:	96 00 95 08 	CLR        R2            | SW         R2,$8(SP)
 20013b4:	2b 40 00 00 	MOV        R0,R5
 20013b8:	28 c4 40 00 	OR         R1,R5
 20013bc:	ab 90 94 08 	CMP        R2,R5         | LW         8(SP),R2
 20013c0:	9c 0c af 90 	LW         12(SP),R3     | MOV        R2,R5
 20013c4:	28 e8 00 01 	OR.NZ      $1,R5
 20013c8:	c6 01 93 80 	LDI        $1,R8         | CMP        R0,R2
 20013cc:	78 98 00 08 	BC         @0x020013d8    // 20013d8 <_malloc_r+0x6f8>
 20013d0:	1c 0c 40 00 	CMP.Z      R1,R3
 20013d4:	78 b8 00 04 	BNC        @0x020013dc    // 20013dc <_malloc_r+0x6fc>
 20013d8:	43 41 00 00 	MOV        R4,R8
 20013dc:	28 46 00 00 	AND        R8,R5
 20013e0:	28 40 00 ff 	AND        $255,R5
 20013e4:	78 8b fc 5c 	BZ         @0x02001044    // 2001044 <_malloc_r+0x364>
 20013e8:	c4 08 cc 0c 	LW         8(SP),R8      | LW         12(SP),R9
 20013ec:	94 10 9c 14 	LW         16(SP),R2     | LW         20(SP),R3
 20013f0:	99 c8 91 c0 	AND        R9,R3         | AND        R8,R2
 20013f4:	14 00 00 00 	CMP        $0,R2
 20013f8:	1c 08 00 00 	CMP.Z      $0,R3
 20013fc:	78 a8 00 1c 	BNZ        @0x0200141c    // 200141c <_malloc_r+0x73c>
 2001400:	d2 04 8a 88 	ADD        $4,R10        | ADD        R1,R1
 2001404:	00 98 00 01 	ADD.C      $1,R0
 2001408:	82 80 97 c0 	ADD        R0,R0         | MOV        R8,R2
 200140c:	9f c8 99 88 	MOV        R9,R3         | AND        R1,R3
 2001410:	91 80 93 00 	AND        R0,R2         | CMP        $0,R2
 2001414:	1c 08 00 00 	CMP.Z      $0,R3
 2001418:	78 8b ff e4 	BZ         @0x02001400    // 2001400 <_malloc_r+0x720>
 200141c:	97 d0 9f 90 	MOV        R10,R2        | MOV        R2,R3
 2001420:	19 80 00 03 	LSL        $3,R3
 2001424:	df b8 da 98 	MOV        R7,R11        | ADD        R3,R11
 2001428:	af d8 d7 90 	MOV        R11,R5        | MOV        R2,R10
 200142c:	78 83 fb 00 	BRA        @0x02000f30    // 2000f30 <_malloc_r+0x250>
 2001430:	8f c8 8a c0 	MOV        R9,R1         | ADD        R8,R1
 2001434:	04 84 40 04 	LW         4(R1),R0
 2001438:	00 c0 00 01 	OR         $1,R0
 200143c:	04 c4 40 04 	SW         R0,$4(R1)
 2001440:	04 86 40 08 	LW         8(R9),R0
 2001444:	1c c4 00 0c 	SW         R3,$12(R0)
 2001448:	04 c4 c0 08 	SW         R0,$8(R3)
 200144c:	0b 43 00 00 	MOV        R12,R1
 2001450:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 2001454:	02 00 19 e4 
 2001458:	2b 42 40 08 	MOV        $8+R9,R5
 200145c:	8f a8 84 1c 	MOV        R5,R1         | LW         28(SP),R0
 2001460:	ac 20 b4 24 	LW         32(SP),R5     | LW         36(SP),R6
 2001464:	bc 28 c4 2c 	LW         40(SP),R7     | LW         44(SP),R8
 2001468:	cc 30 d4 34 	LW         48(SP),R9     | LW         52(SP),R10
 200146c:	dc 38 e4 3c 	LW         56(SP),R11    | LW         60(SP),R12
 2001470:	68 80 00 40 	ADD        $64,SP
 2001474:	7b 40 00 00 	RTN
 2001478:	13 41 80 00 	MOV        R6,R2
 200147c:	11 40 00 03 	LSR        $3,R2
 2001480:	0b 41 80 08 	MOV        $8+R6,R1
 2001484:	3a 03 00 40 	LDI        0x0200f438,R7  // 200f438 <__malloc_av_>
 2001488:	3a 40 f4 38 
 200148c:	87 b8 82 88 	MOV        R7,R0         | ADD        R1,R0
 2001490:	2c 84 00 04 	LW         4(R0),R5
 2001494:	2c 04 3f f8 	CMP        $-8+R0,R5
 2001498:	78 ab f8 98 	BNZ        @0x02000d34    // 2000d34 <_malloc_r+0x54>
 200149c:	78 83 fb 4c 	BRA        @0x02000fec    // 2000fec <_malloc_r+0x30c>
 20014a0:	2b 42 00 08 	MOV        $8+R8,R5
 20014a4:	9f c0 9a b0 	MOV        R8,R3         | ADD        R6,R3
 20014a8:	30 c0 00 01 	OR         $1,R6
 20014ac:	34 c6 00 04 	SW         R6,$4(R8)
 20014b0:	1c c5 c0 14 	SW         R3,$20(R7)
 20014b4:	1c c5 c0 10 	SW         R3,$16(R7)
 20014b8:	0c c4 c0 0c 	SW         R1,$12(R3)
 20014bc:	0c c4 c0 08 	SW         R1,$8(R3)
 20014c0:	0b 40 80 00 	MOV        R2,R1
 20014c4:	08 c0 00 01 	OR         $1,R1
 20014c8:	0c c4 c0 04 	SW         R1,$4(R3)
 20014cc:	c2 80 95 c0 	ADD        R0,R8         | SW         R2,(R8)
 20014d0:	0b 43 00 00 	MOV        R12,R1
 20014d4:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 20014d8:	02 00 19 e4 
 20014dc:	8f a8 84 1c 	MOV        R5,R1         | LW         28(SP),R0
 20014e0:	ac 20 b4 24 	LW         32(SP),R5     | LW         36(SP),R6
 20014e4:	bc 28 c4 2c 	LW         40(SP),R7     | LW         44(SP),R8
 20014e8:	cc 30 d4 34 	LW         48(SP),R9     | LW         52(SP),R10
 20014ec:	dc 38 e4 3c 	LW         56(SP),R11    | LW         60(SP),R12
 20014f0:	68 80 00 40 	ADD        $64,SP
 20014f4:	7b 40 00 00 	RTN
 20014f8:	0b 40 00 00 	MOV        R0,R1
 20014fc:	09 40 00 06 	LSR        $6,R1
 2001500:	1b 40 40 38 	MOV        $56+R1,R3
 2001504:	08 80 00 39 	ADD        $57,R1
 2001508:	09 80 00 03 	LSL        $3,R1
 200150c:	cf b8 ca 88 	MOV        R7,R9         | ADD        R1,R9
 2001510:	2b 42 5f f8 	MOV        $-8+R9,R5
 2001514:	8c c8 ab 88 	LW         (R9),R1       | CMP        R1,R5
 2001518:	78 ab fd e4 	BNZ        @0x02001300    // 2001300 <_malloc_r+0x620>
 200151c:	78 80 00 30 	BRA        @0x02001550    // 2001550 <_malloc_r+0x870>
 2001520:	13 40 00 5b 	MOV        $91+R0,R2
 2001524:	1b 40 00 5c 	MOV        $92+R0,R3
 2001528:	0b 40 c0 00 	MOV        R3,R1
 200152c:	09 80 00 03 	LSL        $3,R1
 2001530:	3a 03 00 40 	LDI        0x0200f438,R7  // 200f438 <__malloc_av_>
 2001534:	3a 40 f4 38 
 2001538:	87 b8 82 88 	MOV        R7,R0         | ADD        R1,R0
 200153c:	0b 40 1f f8 	MOV        $-8+R0,R1
 2001540:	2c 84 00 04 	LW         4(R0),R5
 2001544:	0c 05 40 00 	CMP        R5,R1
 2001548:	78 ab f8 b4 	BNZ        @0x02000e00    // 2000e00 <_malloc_r+0x120>
 200154c:	78 83 fd 24 	BRA        @0x02001274    // 2001274 <_malloc_r+0x594>
 2001550:	19 c0 00 02 	ASR        $2,R3
 2001554:	03 40 df e0 	MOV        $-32+R3,R0
 2001558:	04 00 00 00 	CMP        $0,R0
 200155c:	02 30 00 00 	CLR.GE     $0,R0
 2001560:	02 10 00 00 	LDI.LT     0x00000001,R0  // 1 <_rom+0x1>
 2001564:	02 50 00 01 
 2001568:	01 94 c0 00 	LSL.LT     R3,R0
 200156c:	1c 85 c0 04 	LW         4(R7),R3
 2001570:	18 c4 00 00 	OR         R0,R3
 2001574:	1c c5 c0 04 	SW         R3,$4(R7)
 2001578:	2c c6 00 0c 	SW         R5,$12(R8)
 200157c:	0c c6 00 08 	SW         R1,$8(R8)
 2001580:	44 c5 40 08 	SW         R8,$8(R5)
 2001584:	44 c4 40 0c 	SW         R8,$12(R1)
 2001588:	78 83 f9 10 	BRA        @0x02000e9c    // 2000e9c <_malloc_r+0x1bc>
 200158c:	03 41 00 00 	MOV        R4,R0
 2001590:	00 40 0f ff 	AND        $4095,R0
 2001594:	78 ab fb 54 	BNZ        @0x020010ec    // 20010ec <_malloc_r+0x40c>
 2001598:	2c 85 c0 08 	LW         8(R7),R5
 200159c:	ca c0 c7 c8 	ADD        R8,R9         | MOV        R9,R8
 20015a0:	40 c0 00 01 	OR         $1,R8
 20015a4:	44 c5 40 04 	SW         R8,$4(R5)
 20015a8:	78 83 fb ec 	BRA        @0x02001198    // 2001198 <_malloc_r+0x4b8>
 20015ac:	06 00 00 01 	LDI        $1,R0
 20015b0:	04 c6 80 04 	SW         R0,$4(R10)
 20015b4:	0b 43 00 00 	MOV        R12,R1
 20015b8:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 20015bc:	02 00 19 e4 
 20015c0:	ae 00 8e 00 	CLR        R5            | CLR        R1
 20015c4:	84 1c ac 20 	LW         28(SP),R0     | LW         32(SP),R5
 20015c8:	b4 24 bc 28 	LW         36(SP),R6     | LW         40(SP),R7
 20015cc:	c4 2c cc 30 	LW         44(SP),R8     | LW         48(SP),R9
 20015d0:	d4 34 dc 38 	LW         52(SP),R10    | LW         56(SP),R11
 20015d4:	64 87 40 3c 	LW         60(SP),R12
 20015d8:	68 80 00 40 	ADD        $64,SP
 20015dc:	7b 40 00 00 	RTN
 20015e0:	54 c4 c0 00 	SW         R10,(R3)
 20015e4:	78 83 fb 14 	BRA        @0x020010fc    // 20010fc <_malloc_r+0x41c>
 20015e8:	2c 85 c0 08 	LW         8(R7),R5
 20015ec:	44 85 40 04 	LW         4(R5),R8
 20015f0:	78 83 fc 00 	BRA        @0x020011f4    // 20011f4 <_malloc_r+0x514>
 20015f4:	40 80 00 10 	ADD        $16,R8
 20015f8:	78 83 fa a4 	BRA        @0x020010a0    // 20010a0 <_malloc_r+0x3c0>
 20015fc:	a5 08 97 d0 	SW         R4,$8(SP)     | MOV        R10,R2
 2001600:	10 86 00 00 	ADD        R8,R2
 2001604:	13 40 9f ff 	MOV        $-1+R2,R2
 2001608:	11 03 ff ff 	XOR        $-1,R2
 200160c:	10 40 0f ff 	AND        $4095,R2
 2001610:	95 10 8f e0 	SW         R2,$16(SP)    | MOV        R12,R1
 2001614:	87 fa fc f8 	JSR        0x0200ceb0     // 200ceb0 <_sbrk_r>
 2001618:	02 00 ce b0 
 200161c:	8b 7f a4 08 	CMP        $-1,R1        | LW         8(SP),R4
 2001620:	78 88 01 1c 	BZ         @0x02001740    // 2001740 <_malloc_r+0xa60>
 2001624:	88 d0 94 10 	SUB        R10,R1        | LW         16(SP),R2
 2001628:	8a 90 c7 88 	ADD        R2,R1         | MOV        R1,R8
 200162c:	78 83 fb 10 	BRA        @0x02001140    // 2001140 <_malloc_r+0x460>
 2001630:	0c 00 00 55 	CMP        $85,R1
 2001634:	78 b8 00 70 	BNC        @0x020016a8    // 20016a8 <_malloc_r+0x9c8>
 2001638:	0b 40 00 00 	MOV        R0,R1
 200163c:	09 40 00 0c 	LSR        $12,R1
 2001640:	1b 40 40 6e 	MOV        $110+R1,R3
 2001644:	08 80 00 6f 	ADD        $111,R1
 2001648:	09 80 00 03 	LSL        $3,R1
 200164c:	cf b8 ca 88 	MOV        R7,R9         | ADD        R1,R9
 2001650:	2b 42 5f f8 	MOV        $-8+R9,R5
 2001654:	8c c8 ab 88 	LW         (R9),R1       | CMP        R1,R5
 2001658:	78 ab fc a4 	BNZ        @0x02001300    // 2001300 <_malloc_r+0x620>
 200165c:	78 83 fe f0 	BRA        @0x02001550    // 2001550 <_malloc_r+0x870>
 2001660:	04 00 01 55 	CMP        $341,R0
 2001664:	78 b8 00 70 	BNC        @0x020016d8    // 20016d8 <_malloc_r+0x9f8>
 2001668:	03 41 80 00 	MOV        R6,R0
 200166c:	01 40 00 0f 	LSR        $15,R0
 2001670:	13 40 00 77 	MOV        $119+R0,R2
 2001674:	1b 40 00 78 	MOV        $120+R0,R3
 2001678:	0b 40 c0 00 	MOV        R3,R1
 200167c:	09 80 00 03 	LSL        $3,R1
 2001680:	3a 03 00 40 	LDI        0x0200f438,R7  // 200f438 <__malloc_av_>
 2001684:	3a 40 f4 38 
 2001688:	87 b8 82 88 	MOV        R7,R0         | ADD        R1,R0
 200168c:	0b 40 1f f8 	MOV        $-8+R0,R1
 2001690:	2c 84 00 04 	LW         4(R0),R5
 2001694:	0c 05 40 00 	CMP        R5,R1
 2001698:	78 ab f7 64 	BNZ        @0x02000e00    // 2000e00 <_malloc_r+0x120>
 200169c:	78 83 fb d4 	BRA        @0x02001274    // 2001274 <_malloc_r+0x594>
 20016a0:	2b 42 80 00 	MOV        R10,R5
 20016a4:	78 83 fa f0 	BRA        @0x02001198    // 2001198 <_malloc_r+0x4b8>
 20016a8:	0c 00 01 55 	CMP        $341,R1
 20016ac:	78 b8 00 a8 	BNC        @0x02001758    // 2001758 <_malloc_r+0xa78>
 20016b0:	0b 40 00 00 	MOV        R0,R1
 20016b4:	09 40 00 0f 	LSR        $15,R1
 20016b8:	1b 40 40 77 	MOV        $119+R1,R3
 20016bc:	08 80 00 78 	ADD        $120,R1
 20016c0:	09 80 00 03 	LSL        $3,R1
 20016c4:	cf b8 ca 88 	MOV        R7,R9         | ADD        R1,R9
 20016c8:	2b 42 5f f8 	MOV        $-8+R9,R5
 20016cc:	8c c8 ab 88 	LW         (R9),R1       | CMP        R1,R5
 20016d0:	78 ab fc 2c 	BNZ        @0x02001300    // 2001300 <_malloc_r+0x620>
 20016d4:	78 83 fe 78 	BRA        @0x02001550    // 2001550 <_malloc_r+0x870>
 20016d8:	0e 00 03 f8 	LDI        $1016,R1
 20016dc:	9e 7f 96 7e 	LDI        $127,R3       | LDI        $126,R2
 20016e0:	04 00 05 55 	CMP        $1365,R0
 20016e4:	78 bb f6 fc 	BNC        @0x02000de4    // 2000de4 <_malloc_r+0x104>
 20016e8:	03 41 80 00 	MOV        R6,R0
 20016ec:	01 40 00 12 	LSR        $18,R0
 20016f0:	13 40 00 7c 	MOV        $124+R0,R2
 20016f4:	1b 40 00 7d 	MOV        $125+R0,R3
 20016f8:	0b 40 c0 00 	MOV        R3,R1
 20016fc:	09 80 00 03 	LSL        $3,R1
 2001700:	3a 03 00 40 	LDI        0x0200f438,R7  // 200f438 <__malloc_av_>
 2001704:	3a 40 f4 38 
 2001708:	87 b8 82 88 	MOV        R7,R0         | ADD        R1,R0
 200170c:	0b 40 1f f8 	MOV        $-8+R0,R1
 2001710:	2c 84 00 04 	LW         4(R0),R5
 2001714:	0c 05 40 00 	CMP        R5,R1
 2001718:	78 ab f6 e4 	BNZ        @0x02000e00    // 2000e00 <_malloc_r+0x120>
 200171c:	78 83 fb 54 	BRA        @0x02001274    // 2001274 <_malloc_r+0x594>
 2001720:	13 41 40 08 	MOV        $8+R5,R2
 2001724:	0b 43 00 00 	MOV        R12,R1
 2001728:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200172c:	02 00 66 a8 
 2001730:	0c 86 c0 00 	LW         (R11),R1
 2001734:	2c 85 c0 08 	LW         8(R7),R5
 2001738:	44 85 40 04 	LW         4(R5),R8
 200173c:	78 83 fa 58 	BRA        @0x02001198    // 2001198 <_malloc_r+0x4b8>
 2001740:	13 41 00 00 	MOV        R4,R2
 2001744:	78 83 f9 f8 	BRA        @0x02001140    // 2001140 <_malloc_r+0x460>
 2001748:	03 41 1f f8 	MOV        $-8+R4,R0
 200174c:	9a 80 98 d0 	ADD        R0,R3         | SUB        R10,R3
 2001750:	c7 98 96 00 	MOV        R3,R8         | CLR        R2
 2001754:	78 83 f9 e8 	BRA        @0x02001140    // 2001140 <_malloc_r+0x460>
 2001758:	0c 00 05 55 	CMP        $1365,R1
 200175c:	78 b8 00 28 	BNC        @0x02001788    // 2001788 <_malloc_r+0xaa8>
 2001760:	0b 40 00 00 	MOV        R0,R1
 2001764:	09 40 00 12 	LSR        $18,R1
 2001768:	1b 40 40 7c 	MOV        $124+R1,R3
 200176c:	08 80 00 7d 	ADD        $125,R1
 2001770:	09 80 00 03 	LSL        $3,R1
 2001774:	cf b8 ca 88 	MOV        R7,R9         | ADD        R1,R9
 2001778:	2b 42 5f f8 	MOV        $-8+R9,R5
 200177c:	8c c8 ab 88 	LW         (R9),R1       | CMP        R1,R5
 2001780:	78 ab fb 7c 	BNZ        @0x02001300    // 2001300 <_malloc_r+0x620>
 2001784:	78 83 fd c8 	BRA        @0x02001550    // 2001550 <_malloc_r+0x870>
 2001788:	0e 00 03 f8 	LDI        $1016,R1
 200178c:	9e 7e cf b8 	LDI        $126,R3       | MOV        R7,R9
 2001790:	48 84 40 00 	ADD        R1,R9
 2001794:	2b 42 5f f8 	MOV        $-8+R9,R5
 2001798:	8c c8 ab 88 	LW         (R9),R1       | CMP        R1,R5
 200179c:	78 ab fb 60 	BNZ        @0x02001300    // 2001300 <_malloc_r+0x620>
 20017a0:	78 83 fd ac 	BRA        @0x02001550    // 2001550 <_malloc_r+0x870>
 20017a4:	2b 40 40 00 	MOV        R1,R5
 20017a8:	29 03 ff ff 	XOR        $-1,R5
 20017ac:	14 85 c0 04 	LW         4(R7),R2
 20017b0:	28 44 80 00 	AND        R2,R5
 20017b4:	2c c5 c0 04 	SW         R5,$4(R7)
 20017b8:	78 83 fb e4 	BRA        @0x020013a0    // 20013a0 <_malloc_r+0x6c0>

020017bc <memset>:
 20017bc:	e8 1c ad 00 	SUB        $28,SP        | SW         R5,(SP)
 20017c0:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 20017c4:	c5 0c cd 10 	SW         R8,$12(SP)    | SW         R9,$16(SP)
 20017c8:	d5 14 dd 18 	SW         R10,$20(SP)   | SW         R11,$24(SP)
 20017cc:	a7 88 a1 07 	MOV        R1,R4         | AND        $7,R4
 20017d0:	78 88 00 40 	BZ         @0x02001814    // 2001814 <memset+0x58>
 20017d4:	af 9f 9b 00 	MOV        $-1+R3,R5     | CMP        $0,R3
 20017d8:	78 88 00 24 	BZ         @0x02001800    // 2001800 <memset+0x44>
 20017dc:	33 40 80 00 	MOV        R2,R6
 20017e0:	30 40 00 ff 	AND        $255,R6
 20017e4:	23 40 40 00 	MOV        R1,R4
 20017e8:	20 80 00 01 	ADD        $1,R4
 20017ec:	35 c5 3f ff 	SB         R6,$-1(R4)
 20017f0:	9f a0 99 07 	MOV        R4,R3         | AND        $7,R3
 20017f4:	78 88 00 20 	BZ         @0x02001818    // 2001818 <memset+0x5c>
 20017f8:	aa 7f ab 7f 	ADD        $-1,R5        | CMP        $-1,R5
 20017fc:	78 ab ff e8 	BNZ        @0x020017e8    // 20017e8 <memset+0x2c>
 2001800:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 2001804:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 2001808:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 200180c:	dc 18 ea 1c 	LW         24(SP),R11    | ADD        $28,SP
 2001810:	7b 40 00 00 	RTN
 2001814:	a7 88 af 98 	MOV        R1,R4         | MOV        R3,R5
 2001818:	2c 00 00 08 	CMP        $8,R5
 200181c:	78 98 00 c8 	BC         @0x020018e8    // 20018e8 <memset+0x12c>
 2001820:	1b 40 80 00 	MOV        R2,R3
 2001824:	18 40 00 ff 	AND        $255,R3
 2001828:	33 40 c0 00 	MOV        R3,R6
 200182c:	31 80 00 08 	LSL        $8,R6
 2001830:	30 c4 c0 00 	OR         R3,R6
 2001834:	df b0 d6 00 	MOV        R6,R11        | CLR        R10
 2001838:	1b 41 80 00 	MOV        R6,R3
 200183c:	19 40 00 10 	LSR        $16,R3
 2001840:	b7 98 9f d8 	MOV        R3,R6         | MOV        R11,R3
 2001844:	19 80 00 10 	LSL        $16,R3
 2001848:	3b 40 c0 00 	MOV        R3,R7
 200184c:	38 c6 c0 00 	OR         R11,R7
 2001850:	30 c6 80 00 	OR         R10,R6
 2001854:	c7 b8 ce 00 	MOV        R7,R8         | CLR        R9
 2001858:	38 c6 40 00 	OR         R9,R7
 200185c:	30 c6 00 00 	OR         R8,R6
 2001860:	c7 a8 ab 20 	MOV        R5,R8         | CMP        $32,R5
 2001864:	78 98 00 40 	BC         @0x020018a8    // 20018a8 <memset+0xec>
 2001868:	c2 60 c1 60 	ADD        $-32,R8       | AND        $-32,R8
 200186c:	43 42 00 20 	MOV        $32+R8,R8
 2001870:	9f a0 9a c0 	MOV        R4,R3         | ADD        R8,R3
 2001874:	34 c5 00 00 	SW         R6,(R4)
 2001878:	3c c5 00 04 	SW         R7,$4(R4)
 200187c:	34 c5 00 08 	SW         R6,$8(R4)
 2001880:	3c c5 00 0c 	SW         R7,$12(R4)
 2001884:	34 c5 00 10 	SW         R6,$16(R4)
 2001888:	3c c5 00 14 	SW         R7,$20(R4)
 200188c:	20 80 00 20 	ADD        $32,R4
 2001890:	34 c5 3f f8 	SW         R6,$-8(R4)
 2001894:	bd a4 9b a0 	SW         R7,$-4(R4)    | CMP        R4,R3
 2001898:	78 ab ff d8 	BNZ        @0x02001874    // 2001874 <memset+0xb8>
 200189c:	c7 a8 c1 1f 	MOV        R5,R8         | AND        $31,R8
 20018a0:	28 40 00 18 	AND        $24,R5
 20018a4:	78 88 01 28 	BZ         @0x020019d0    // 20019d0 <memset+0x214>
 20018a8:	34 c5 00 00 	SW         R6,(R4)
 20018ac:	3c c5 00 04 	SW         R7,$4(R4)
 20018b0:	1b 42 1f f8 	MOV        $-8+R8,R3
 20018b4:	1c 00 00 08 	CMP        $8,R3
 20018b8:	78 98 00 1c 	BC         @0x020018d8    // 20018d8 <memset+0x11c>
 20018bc:	34 c5 00 08 	SW         R6,$8(R4)
 20018c0:	3c c5 00 0c 	SW         R7,$12(R4)
 20018c4:	2b 42 1f f0 	MOV        $-16+R8,R5
 20018c8:	2c 00 00 08 	CMP        $8,R5
 20018cc:	78 98 00 08 	BC         @0x020018d8    // 20018d8 <memset+0x11c>
 20018d0:	34 c5 00 10 	SW         R6,$16(R4)
 20018d4:	3c c5 00 14 	SW         R7,$20(R4)
 20018d8:	18 43 ff f8 	AND        $-8,R3
 20018dc:	1b 40 c0 08 	MOV        $8+R3,R3
 20018e0:	a2 98 af c0 	ADD        R3,R4         | MOV        R8,R5
 20018e4:	28 40 00 07 	AND        $7,R5
 20018e8:	bf af ab 00 	MOV        $-1+R5,R7     | CMP        $0,R5
 20018ec:	78 8b ff 10 	BZ         @0x02001800    // 2001800 <memset+0x44>
 20018f0:	10 40 00 ff 	AND        $255,R2
 20018f4:	1b 41 1f ff 	MOV        $-1+R4,R3
 20018f8:	19 03 ff ff 	XOR        $-1,R3
 20018fc:	99 03 bb 06 	AND        $3,R3         | CMP        $6,R7
 2001900:	78 a8 00 7c 	BNZ        @0x02001980    // 2001980 <memset+0x1c4>
 2001904:	cf a0 9b 00 	MOV        R4,R9         | CMP        $0,R3
 2001908:	78 88 00 30 	BZ         @0x0200193c    // 200193c <memset+0x180>
 200190c:	48 80 00 01 	ADD        $1,R9
 2001910:	15 c5 00 00 	SB         R2,(R4)
 2001914:	be 05 9b 01 	LDI        $5,R7         | CMP        $1,R3
 2001918:	78 88 00 20 	BZ         @0x0200193c    // 200193c <memset+0x180>
 200191c:	4b 42 40 01 	MOV        $1+R9,R9
 2001920:	15 c5 00 01 	SB         R2,$1(R4)
 2001924:	1c 00 00 03 	CMP        $3,R3
 2001928:	48 88 00 01 	ADD.Z      $1,R9
 200192c:	15 cd 00 02 	SB.Z       R2,$2(R4)
 2001930:	3b 48 c0 00 	MOV.Z      R3,R7
 2001934:	3a 28 00 00 	LDI.NZ     0x00000004,R7  // 4 <_rom+0x4>
 2001938:	3a 68 00 04 
 200193c:	c6 07 c0 98 	LDI        $7,R8         | SUB        R3,R8
 2001940:	53 40 80 00 	MOV        R2,R10
 2001944:	51 80 00 10 	LSL        $16,R10
 2001948:	2b 40 80 00 	MOV        R2,R5
 200194c:	29 80 00 18 	LSL        $24,R5
 2001950:	33 40 80 00 	MOV        R2,R6
 2001954:	31 80 00 08 	LSL        $8,R6
 2001958:	28 c6 80 00 	OR         R10,R5
 200195c:	28 c5 80 00 	OR         R6,R5
 2001960:	28 c4 80 00 	OR         R2,R5
 2001964:	a2 98 9f a0 	ADD        R3,R4         | MOV        R4,R3
 2001968:	ad 98 b7 98 	SW         R5,(R3)       | MOV        R3,R6
 200196c:	9a 04 b3 a0 	ADD        $4,R3         | CMP        R4,R6
 2001970:	78 ab ff f4 	BNZ        @0x02001968    // 2001968 <memset+0x1ac>
 2001974:	23 42 40 04 	MOV        $4+R9,R4
 2001978:	ba 7c c3 04 	ADD        $-4,R7        | CMP        $4,R8
 200197c:	78 8b fe 80 	BZ         @0x02001800    // 2001800 <memset+0x44>
 2001980:	15 c5 00 00 	SB         R2,(R4)
 2001984:	3c 00 00 00 	CMP        $0,R7
 2001988:	78 8b fe 74 	BZ         @0x02001800    // 2001800 <memset+0x44>
 200198c:	15 c5 00 01 	SB         R2,$1(R4)
 2001990:	3c 00 00 01 	CMP        $1,R7
 2001994:	78 8b fe 68 	BZ         @0x02001800    // 2001800 <memset+0x44>
 2001998:	15 c5 00 02 	SB         R2,$2(R4)
 200199c:	3c 00 00 02 	CMP        $2,R7
 20019a0:	78 8b fe 5c 	BZ         @0x02001800    // 2001800 <memset+0x44>
 20019a4:	15 c5 00 03 	SB         R2,$3(R4)
 20019a8:	3c 00 00 03 	CMP        $3,R7
 20019ac:	78 8b fe 50 	BZ         @0x02001800    // 2001800 <memset+0x44>
 20019b0:	15 c5 00 04 	SB         R2,$4(R4)
 20019b4:	3c 00 00 04 	CMP        $4,R7
 20019b8:	15 ed 00 05 	SB.NZ      R2,$5(R4)
 20019bc:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 20019c0:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 20019c4:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 20019c8:	dc 18 ea 1c 	LW         24(SP),R11    | ADD        $28,SP
 20019cc:	7b 40 00 00 	RTN
 20019d0:	af c0 bf af 	MOV        R8,R5         | MOV        $-1+R5,R7
 20019d4:	2c 00 00 00 	CMP        $0,R5
 20019d8:	78 ab ff 14 	BNZ        @0x020018f0    // 20018f0 <memset+0x134>
 20019dc:	78 83 fe 20 	BRA        @0x02001800    // 2001800 <memset+0x44>

020019e0 <__malloc_lock>:
 20019e0:	7b 40 00 00 	RTN

020019e4 <__malloc_unlock>:
 20019e4:	7b 40 00 00 	RTN

020019e8 <_printf_r>:
 20019e8:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 20019ec:	23 43 40 08 	MOV        $8+SP,R4
 20019f0:	1c 87 40 04 	LW         4(SP),R3
 20019f4:	14 84 40 08 	LW         8(R1),R2
 20019f8:	87 fa fc f8 	JSR        0x02001ba8     // 2001ba8 <_vfprintf_r>
 20019fc:	02 00 1b a8 
 2001a00:	84 00 ea 04 	LW         (SP),R0       | ADD        $4,SP
 2001a04:	7b 40 00 00 	RTN

02001a08 <printf>:
 2001a08:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2001a0c:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 2001a10:	0a 40 f8 40 
 2001a14:	0c 84 40 00 	LW         (R1),R1
 2001a18:	23 43 40 08 	MOV        $8+SP,R4
 2001a1c:	1c 87 40 04 	LW         4(SP),R3
 2001a20:	14 84 40 08 	LW         8(R1),R2
 2001a24:	87 fa fc f8 	JSR        0x02001ba8     // 2001ba8 <_vfprintf_r>
 2001a28:	02 00 1b a8 
 2001a2c:	84 00 ea 04 	LW         (SP),R0       | ADD        $4,SP
 2001a30:	7b 40 00 00 	RTN

02001a34 <_putchar_r>:
 2001a34:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2001a38:	1c 84 40 08 	LW         8(R1),R3
 2001a3c:	84 00 ea 04 	LW         (SP),R0       | ADD        $4,SP
 2001a40:	7c 87 c0 00 	LJMP       @0x02001a6c    // 2001a6c <_putc_r>
 2001a44:	02 00 1a 6c 

02001a48 <putchar>:
 2001a48:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2001a4c:	13 40 40 00 	MOV        R1,R2
 2001a50:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 2001a54:	0a 40 f8 40 
 2001a58:	0c 84 40 00 	LW         (R1),R1
 2001a5c:	1c 84 40 08 	LW         8(R1),R3
 2001a60:	84 00 ea 04 	LW         (SP),R0       | ADD        $4,SP
 2001a64:	7c 87 c0 00 	LJMP       @0x02001a6c    // 2001a6c <_putc_r>
 2001a68:	02 00 1a 6c 

02001a6c <_putc_r>:
 2001a6c:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 2001a70:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2001a74:	bd 0c bf 88 	SW         R7,$12(SP)    | MOV        R1,R7
 2001a78:	b7 90 af 98 	MOV        R2,R6         | MOV        R3,R5
 2001a7c:	0c 00 00 00 	CMP        $0,R1
 2001a80:	78 88 00 0c 	BZ         @0x02001a90    // 2001a90 <_putc_r+0x24>
 2001a84:	14 84 40 38 	LW         56(R1),R2
 2001a88:	14 00 00 00 	CMP        $0,R2
 2001a8c:	78 88 00 50 	BZ         @0x02001ae0    // 2001ae0 <_putc_r+0x74>
 2001a90:	14 85 40 08 	LW         8(R5),R2
 2001a94:	10 83 ff ff 	ADD        $-1,R2
 2001a98:	14 c5 40 08 	SW         R2,$8(R5)
 2001a9c:	14 00 00 00 	CMP        $0,R2
 2001aa0:	78 b0 00 1c 	BGE        @0x02001ac0    // 2001ac0 <_putc_r+0x54>
 2001aa4:	0c 85 40 18 	LW         24(R5),R1
 2001aa8:	14 04 40 00 	CMP        R1,R2
 2001aac:	78 90 00 3c 	BLT        @0x02001aec    // 2001aec <_putc_r+0x80>
 2001ab0:	0b 41 80 00 	MOV        R6,R1
 2001ab4:	08 40 00 ff 	AND        $255,R1
 2001ab8:	0c 00 00 0a 	CMP        $10,R1
 2001abc:	78 88 00 2c 	BZ         @0x02001aec    // 2001aec <_putc_r+0x80>
 2001ac0:	8c a8 97 89 	LW         (R5),R1       | MOV        $1+R1,R2
 2001ac4:	14 c5 40 00 	SW         R2,(R5)
 2001ac8:	35 c4 40 00 	SB         R6,(R1)
 2001acc:	0b 41 80 00 	MOV        R6,R1
 2001ad0:	08 40 00 ff 	AND        $255,R1
 2001ad4:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2001ad8:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2001adc:	ea 10 ff 80 	ADD        $16,SP        | RTN
 2001ae0:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2001ae4:	02 00 63 48 
 2001ae8:	78 83 ff a4 	BRA        @0x02001a90    // 2001a90 <_putc_r+0x24>
 2001aec:	9f a8 97 b0 	MOV        R5,R3         | MOV        R6,R2
 2001af0:	8f b8 84 00 	MOV        R7,R1         | LW         (SP),R0
 2001af4:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2001af8:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 2001afc:	7c 87 c0 00 	LJMP       @0x02003ddc    // 2003ddc <__swbuf_r>
 2001b00:	02 00 3d dc 

02001b04 <putc>:
 2001b04:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 2001b08:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2001b0c:	bd 0c b7 88 	SW         R7,$12(SP)    | MOV        R1,R6
 2001b10:	2b 40 80 00 	MOV        R2,R5
 2001b14:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 2001b18:	0a 40 f8 40 
 2001b1c:	bc 88 bb 00 	LW         (R1),R7       | CMP        $0,R7
 2001b20:	78 88 00 0c 	BZ         @0x02001b30    // 2001b30 <putc+0x2c>
 2001b24:	0c 85 c0 38 	LW         56(R7),R1
 2001b28:	0c 00 00 00 	CMP        $0,R1
 2001b2c:	78 88 00 50 	BZ         @0x02001b80    // 2001b80 <putc+0x7c>
 2001b30:	14 85 40 08 	LW         8(R5),R2
 2001b34:	10 83 ff ff 	ADD        $-1,R2
 2001b38:	14 c5 40 08 	SW         R2,$8(R5)
 2001b3c:	14 00 00 00 	CMP        $0,R2
 2001b40:	78 b0 00 1c 	BGE        @0x02001b60    // 2001b60 <putc+0x5c>
 2001b44:	0c 85 40 18 	LW         24(R5),R1
 2001b48:	14 04 40 00 	CMP        R1,R2
 2001b4c:	78 90 00 40 	BLT        @0x02001b90    // 2001b90 <putc+0x8c>
 2001b50:	0b 41 80 00 	MOV        R6,R1
 2001b54:	08 40 00 ff 	AND        $255,R1
 2001b58:	0c 00 00 0a 	CMP        $10,R1
 2001b5c:	78 88 00 30 	BZ         @0x02001b90    // 2001b90 <putc+0x8c>
 2001b60:	8c a8 97 89 	LW         (R5),R1       | MOV        $1+R1,R2
 2001b64:	14 c5 40 00 	SW         R2,(R5)
 2001b68:	35 c4 40 00 	SB         R6,(R1)
 2001b6c:	0b 41 80 00 	MOV        R6,R1
 2001b70:	08 40 00 ff 	AND        $255,R1
 2001b74:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2001b78:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2001b7c:	ea 10 ff 80 	ADD        $16,SP        | RTN
 2001b80:	0b 41 c0 00 	MOV        R7,R1
 2001b84:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2001b88:	02 00 63 48 
 2001b8c:	78 83 ff a0 	BRA        @0x02001b30    // 2001b30 <putc+0x2c>
 2001b90:	9f a8 97 b0 	MOV        R5,R3         | MOV        R6,R2
 2001b94:	8f b8 84 00 	MOV        R7,R1         | LW         (SP),R0
 2001b98:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2001b9c:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 2001ba0:	7c 87 c0 00 	LJMP       @0x02003ddc    // 2003ddc <__swbuf_r>
 2001ba4:	02 00 3d dc 

02001ba8 <_vfprintf_r>:
 2001ba8:	68 00 01 14 	SUB        $276,SP
 2001bac:	04 c7 40 f0 	SW         R0,$240(SP)
 2001bb0:	2c c7 40 f4 	SW         R5,$244(SP)
 2001bb4:	34 c7 40 f8 	SW         R6,$248(SP)
 2001bb8:	3c c7 40 fc 	SW         R7,$252(SP)
 2001bbc:	44 c7 41 00 	SW         R8,$256(SP)
 2001bc0:	4c c7 41 04 	SW         R9,$260(SP)
 2001bc4:	54 c7 41 08 	SW         R10,$264(SP)
 2001bc8:	5c c7 41 0c 	SW         R11,$268(SP)
 2001bcc:	64 c7 41 10 	SW         R12,$272(SP)
 2001bd0:	af 88 8d 20 	MOV        R1,R5         | SW         R1,$32(SP)
 2001bd4:	cf 90 df 98 	MOV        R2,R9         | MOV        R3,R11
 2001bd8:	24 c7 40 24 	SW         R4,$36(SP)
 2001bdc:	87 fa fc f8 	JSR        0x02006bd8     // 2006bd8 <_localeconv_r>
 2001be0:	02 00 6b d8 
 2001be4:	04 84 40 00 	LW         (R1),R0
 2001be8:	04 c7 40 4c 	SW         R0,$76(SP)
 2001bec:	0b 40 00 00 	MOV        R0,R1
 2001bf0:	87 fa fc f8 	JSR        0x0200900c     // 200900c <strlen>
 2001bf4:	02 00 90 0c 
 2001bf8:	0c c7 40 44 	SW         R1,$68(SP)
 2001bfc:	2c 00 00 00 	CMP        $0,R5
 2001c00:	78 88 00 0c 	BZ         @0x02001c10    // 2001c10 <_vfprintf_r+0x68>
 2001c04:	0c 85 40 38 	LW         56(R5),R1
 2001c08:	0c 00 00 00 	CMP        $0,R1
 2001c0c:	78 88 0d 28 	BZ         @0x02002938    // 2002938 <_vfprintf_r+0xd90>
 2001c10:	15 06 40 0c 	LH         12(R9),R2
 2001c14:	0b 40 80 00 	MOV        R2,R1
 2001c18:	08 40 ff ff 	AND        $65535,R1
 2001c1c:	1b 40 80 00 	MOV        R2,R3
 2001c20:	18 40 20 00 	AND        $8192,R3
 2001c24:	78 a8 00 20 	BNZ        @0x02001c48    // 2001c48 <_vfprintf_r+0xa0>
 2001c28:	0b 40 80 00 	MOV        R2,R1
 2001c2c:	08 c0 20 00 	OR         $8192,R1
 2001c30:	0d 46 40 0c 	SH         R1,$12(R9)
 2001c34:	7f 40 00 00 	LOCK
 2001c38:	14 86 40 68 	LW         104(R9),R2
 2001c3c:	10 43 df ff 	AND        $-8193,R2
 2001c40:	14 c6 40 68 	SW         R2,$104(R9)
 2001c44:	08 40 ff ff 	AND        $65535,R1
 2001c48:	97 88 91 08 	MOV        R1,R2         | AND        $8,R2
 2001c4c:	78 88 03 34 	BZ         @0x02001f84    // 2001f84 <_vfprintf_r+0x3dc>
 2001c50:	14 86 40 10 	LW         16(R9),R2
 2001c54:	14 00 00 00 	CMP        $0,R2
 2001c58:	78 88 03 28 	BZ         @0x02001f84    // 2001f84 <_vfprintf_r+0x3dc>
 2001c5c:	89 1a 8b 0a 	AND        $26,R1        | CMP        $10,R1
 2001c60:	78 88 07 4c 	BZ         @0x020023b0    // 20023b0 <_vfprintf_r+0x808>
 2001c64:	0b 43 40 b0 	MOV        $176+SP,R1
 2001c68:	0c c7 40 7c 	SW         R1,$124(SP)
 2001c6c:	0e 00 00 00 	CLR        R1
 2001c70:	0c c7 40 84 	SW         R1,$132(SP)
 2001c74:	0c c7 40 80 	SW         R1,$128(SP)
 2001c78:	0c c7 40 38 	SW         R1,$56(SP)
 2001c7c:	0c c7 40 40 	SW         R1,$64(SP)
 2001c80:	0c c7 40 3c 	SW         R1,$60(SP)
 2001c84:	53 43 40 b0 	MOV        $176+SP,R10
 2001c88:	0c c7 40 48 	SW         R1,$72(SP)
 2001c8c:	0c c7 40 50 	SW         R1,$80(SP)
 2001c90:	8d 18 e7 d8 	SW         R1,$24(SP)    | MOV        R11,R12
 2001c94:	1d 87 00 00 	LB         (R12),R3
 2001c98:	9b 25 8e 00 	CMP        $37,R3        | CLR        R1
 2001c9c:	08 e8 00 01 	OR.NZ      $1,R1
 2001ca0:	9b 00 96 00 	CMP        $0,R3         | CLR        R2
 2001ca4:	10 e8 00 01 	OR.NZ      $1,R2
 2001ca8:	89 90 af e0 	AND        R2,R1         | MOV        R12,R5
 2001cac:	0c 00 00 00 	CMP        $0,R1
 2001cb0:	78 88 00 5c 	BZ         @0x02001d10    // 2001d10 <_vfprintf_r+0x168>
 2001cb4:	b7 a8 aa 01 	MOV        R5,R6         | ADD        $1,R5
 2001cb8:	1d 85 40 00 	LB         (R5),R3
 2001cbc:	9b 00 8e 00 	CMP        $0,R3         | CLR        R1
 2001cc0:	08 e8 00 01 	OR.NZ      $1,R1
 2001cc4:	9b 25 96 00 	CMP        $37,R3        | CLR        R2
 2001cc8:	10 e8 00 01 	OR.NZ      $1,R2
 2001ccc:	08 44 80 00 	AND        R2,R1
 2001cd0:	78 ab ff e0 	BNZ        @0x02001cb4    // 2001cb4 <_vfprintf_r+0x10c>
 2001cd4:	bf a8 b8 e0 	MOV        R5,R7         | SUB        R12,R7
 2001cd8:	78 88 00 34 	BZ         @0x02001d10    // 2001d10 <_vfprintf_r+0x168>
 2001cdc:	64 c6 80 00 	SW         R12,(R10)
 2001ce0:	3c c6 80 04 	SW         R7,$4(R10)
 2001ce4:	0c 87 40 84 	LW         132(SP),R1
 2001ce8:	08 85 c0 00 	ADD        R7,R1
 2001cec:	0c c7 40 84 	SW         R1,$132(SP)
 2001cf0:	0c 87 40 80 	LW         128(SP),R1
 2001cf4:	08 80 00 01 	ADD        $1,R1
 2001cf8:	0c c7 40 80 	SW         R1,$128(SP)
 2001cfc:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2001d00:	78 b0 02 54 	BGE        @0x02001f58    // 2001f58 <_vfprintf_r+0x3b0>
 2001d04:	8c 18 8a b8 	LW         24(SP),R1     | ADD        R7,R1
 2001d08:	0c c7 40 18 	SW         R1,$24(SP)
 2001d0c:	1d 85 80 01 	LB         1(R6),R3
 2001d10:	1c 00 00 00 	CMP        $0,R3
 2001d14:	78 88 19 ec 	BZ         @0x02003704    // 2003704 <_vfprintf_r+0x1b5c>
 2001d18:	8f a9 96 00 	MOV        $1+R5,R1      | CLR        R2
 2001d1c:	15 c7 40 61 	SB         R2,$97(SP)
 2001d20:	96 00 9e 00 	CLR        R2            | CLR        R3
 2001d24:	be ff 95 0c 	LDI        $-1,R7        | SW         R2,$12(SP)
 2001d28:	c6 00 a6 01 	CLR        R8            | LDI        $1,R4
 2001d2c:	ae 20 e7 89 	LDI        $32,R5        | MOV        $1+R1,R12
 2001d30:	35 84 40 00 	LB         (R1),R6
 2001d34:	34 00 00 55 	CMP        $85,R6
 2001d38:	78 88 10 cc 	BZ         @0x02002e08    // 2002e08 <_vfprintf_r+0x1260>
 2001d3c:	34 00 00 56 	CMP        $86,R6
 2001d40:	78 b0 03 50 	BGE        @0x02002094    // 2002094 <_vfprintf_r+0x4ec>
 2001d44:	34 00 00 2e 	CMP        $46,R6
 2001d48:	78 88 11 5c 	BZ         @0x02002ea8    // 2002ea8 <_vfprintf_r+0x1300>
 2001d4c:	34 00 00 2f 	CMP        $47,R6
 2001d50:	78 90 02 f4 	BLT        @0x02002048    // 2002048 <_vfprintf_r+0x4a0>
 2001d54:	34 00 00 44 	CMP        $68,R6
 2001d58:	78 88 10 e0 	BZ         @0x02002e3c    // 2002e3c <_vfprintf_r+0x1294>
 2001d5c:	34 00 00 45 	CMP        $69,R6
 2001d60:	78 90 02 7c 	BLT        @0x02001fe0    // 2001fe0 <_vfprintf_r+0x438>
 2001d64:	34 00 00 4c 	CMP        $76,R6
 2001d68:	78 88 11 a8 	BZ         @0x02002f14    // 2002f14 <_vfprintf_r+0x136c>
 2001d6c:	34 00 00 4d 	CMP        $77,R6
 2001d70:	78 90 02 34 	BLT        @0x02001fa8    // 2001fa8 <_vfprintf_r+0x400>
 2001d74:	34 00 00 4f 	CMP        $79,R6
 2001d78:	78 a8 02 38 	BNZ        @0x02001fb4    // 2001fb4 <_vfprintf_r+0x40c>
 2001d7c:	40 c0 00 10 	OR         $16,R8
 2001d80:	9c 24 8c 98 	LW         36(SP),R3     | LW         (R3),R1
 2001d84:	14 84 c0 04 	LW         4(R3),R2
 2001d88:	8d 28 95 2c 	SW         R1,$40(SP)    | SW         R2,$44(SP)
 2001d8c:	0b 40 c0 08 	MOV        $8+R3,R1
 2001d90:	8d 24 96 00 	SW         R1,$36(SP)    | CLR        R2
 2001d94:	0e 00 00 00 	CLR        R1
 2001d98:	0d c7 40 61 	SB         R1,$97(SP)
 2001d9c:	2e 00 00 00 	CLR        R5
 2001da0:	3c 03 ff ff 	CMP        $-1,R7
 2001da4:	78 88 0b a4 	BZ         @0x0200294c    // 200294c <_vfprintf_r+0xda4>
 2001da8:	0b 42 00 00 	MOV        R8,R1
 2001dac:	08 43 ff 7f 	AND        $-129,R1
 2001db0:	8d 14 9c 28 	SW         R1,$20(SP)    | LW         40(SP),R3
 2001db4:	a4 2c 8f 98 	LW         44(SP),R4     | MOV        R3,R1
 2001db8:	08 c5 00 00 	OR         R4,R1
 2001dbc:	1e 00 00 00 	CLR        R3
 2001dc0:	18 e8 00 01 	OR.NZ      $1,R3
 2001dc4:	bb 00 8e 00 	CMP        $0,R7         | CLR        R1
 2001dc8:	08 e8 00 01 	OR.NZ      $1,R1
 2001dcc:	18 c4 40 00 	OR         R1,R3
 2001dd0:	78 a8 0b 74 	BNZ        @0x02002948    // 2002948 <_vfprintf_r+0xda0>
 2001dd4:	14 00 00 00 	CMP        $0,R2
 2001dd8:	78 a8 0d b0 	BNZ        @0x02002b8c    // 2002b8c <_vfprintf_r+0xfe4>
 2001ddc:	c1 01 c5 1c 	AND        $1,R8         | SW         R8,$28(SP)
 2001de0:	44 00 00 00 	CMP        $0,R8
 2001de4:	78 88 0e f8 	BZ         @0x02002ce0    // 2002ce0 <_vfprintf_r+0x1138>
 2001de8:	0e 00 00 30 	LDI        $48,R1
 2001dec:	0d c7 40 af 	SB         R1,$175(SP)
 2001df0:	3e 00 00 00 	CLR        R7
 2001df4:	5b 43 40 af 	MOV        $175+SP,R11
 2001df8:	8f c0 8b b8 	MOV        R8,R1         | CMP        R7,R1
 2001dfc:	0b 51 c0 00 	MOV.LT     R7,R1
 2001e00:	8d 10 8e 00 	SW         R1,$16(SP)    | CLR        R1
 2001e04:	0c c7 40 34 	SW         R1,$52(SP)
 2001e08:	2c 00 00 00 	CMP        $0,R5
 2001e0c:	78 88 00 08 	BZ         @0x02001e18    // 2001e18 <_vfprintf_r+0x270>
 2001e10:	8c 10 8a 01 	LW         16(SP),R1     | ADD        $1,R1
 2001e14:	0c c7 40 10 	SW         R1,$16(SP)
 2001e18:	a4 14 a1 02 	LW         20(SP),R4     | AND        $2,R4
 2001e1c:	78 88 00 08 	BZ         @0x02001e28    // 2001e28 <_vfprintf_r+0x280>
 2001e20:	8c 10 8a 02 	LW         16(SP),R1     | ADD        $2,R1
 2001e24:	0c c7 40 10 	SW         R1,$16(SP)
 2001e28:	0c 87 40 14 	LW         20(SP),R1
 2001e2c:	08 40 00 84 	AND        $132,R1
 2001e30:	0c c7 40 30 	SW         R1,$48(SP)
 2001e34:	2c 87 40 84 	LW         132(SP),R5
 2001e38:	0c 00 00 00 	CMP        $0,R1
 2001e3c:	78 a8 00 0c 	BNZ        @0x02001e4c    // 2001e4c <_vfprintf_r+0x2a4>
 2001e40:	c4 0c 8c 10 	LW         12(SP),R8     | LW         16(SP),R1
 2001e44:	c0 88 c3 01 	SUB        R1,R8         | CMP        $1,R8
 2001e48:	78 b0 08 dc 	BGE        @0x02002728    // 2002728 <_vfprintf_r+0xb80>
 2001e4c:	0d 87 40 61 	LB         97(SP),R1
 2001e50:	0c 00 00 00 	CMP        $0,R1
 2001e54:	78 88 00 28 	BZ         @0x02001e80    // 2001e80 <_vfprintf_r+0x2d8>
 2001e58:	0b 43 40 61 	MOV        $97+SP,R1
 2001e5c:	8d d0 8e 01 	SW         R1,(R10)      | LDI        $1,R1
 2001e60:	0c c6 80 04 	SW         R1,$4(R10)
 2001e64:	28 84 40 00 	ADD        R1,R5
 2001e68:	2c c7 40 84 	SW         R5,$132(SP)
 2001e6c:	0c 87 40 80 	LW         128(SP),R1
 2001e70:	08 80 00 01 	ADD        $1,R1
 2001e74:	0c c7 40 80 	SW         R1,$128(SP)
 2001e78:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2001e7c:	78 b0 09 8c 	BGE        @0x0200280c    // 200280c <_vfprintf_r+0xc64>
 2001e80:	24 00 00 00 	CMP        $0,R4
 2001e84:	78 88 00 28 	BZ         @0x02001eb0    // 2001eb0 <_vfprintf_r+0x308>
 2001e88:	0b 43 40 62 	MOV        $98+SP,R1
 2001e8c:	8d d0 8e 02 	SW         R1,(R10)      | LDI        $2,R1
 2001e90:	0c c6 80 04 	SW         R1,$4(R10)
 2001e94:	28 84 40 00 	ADD        R1,R5
 2001e98:	2c c7 40 84 	SW         R5,$132(SP)
 2001e9c:	0c 87 40 80 	LW         128(SP),R1
 2001ea0:	08 80 00 01 	ADD        $1,R1
 2001ea4:	0c c7 40 80 	SW         R1,$128(SP)
 2001ea8:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2001eac:	78 b0 09 88 	BGE        @0x02002838    // 2002838 <_vfprintf_r+0xc90>
 2001eb0:	0c 87 40 30 	LW         48(SP),R1
 2001eb4:	0c 00 00 80 	CMP        $128,R1
 2001eb8:	78 88 05 78 	BZ         @0x02002434    // 2002434 <_vfprintf_r+0x88c>
 2001ebc:	8c 1c b8 88 	LW         28(SP),R1     | SUB        R1,R7
 2001ec0:	3c 00 00 01 	CMP        $1,R7
 2001ec4:	78 b0 06 54 	BGE        @0x0200251c    // 200251c <_vfprintf_r+0x974>
 2001ec8:	0c 87 40 14 	LW         20(SP),R1
 2001ecc:	08 40 01 00 	AND        $256,R1
 2001ed0:	78 a8 06 dc 	BNZ        @0x020025b0    // 20025b0 <_vfprintf_r+0xa08>
 2001ed4:	dd d0 8c 1c 	SW         R11,(R10)     | LW         28(SP),R1
 2001ed8:	0c c6 80 04 	SW         R1,$4(R10)
 2001edc:	28 84 40 00 	ADD        R1,R5
 2001ee0:	2c c7 40 84 	SW         R5,$132(SP)
 2001ee4:	0c 87 40 80 	LW         128(SP),R1
 2001ee8:	08 80 00 01 	ADD        $1,R1
 2001eec:	0c c7 40 80 	SW         R1,$128(SP)
 2001ef0:	0c 00 00 08 	CMP        $8,R1
 2001ef4:	78 b0 07 b4 	BGE        @0x020026ac    // 20026ac <_vfprintf_r+0xb04>
 2001ef8:	50 80 00 08 	ADD        $8,R10
 2001efc:	8c 14 89 04 	LW         20(SP),R1     | AND        $4,R1
 2001f00:	78 88 00 0c 	BZ         @0x02001f10    // 2001f10 <_vfprintf_r+0x368>
 2001f04:	b4 0c 8c 10 	LW         12(SP),R6     | LW         16(SP),R1
 2001f08:	b0 88 b3 01 	SUB        R1,R6         | CMP        $1,R6
 2001f0c:	78 b0 09 58 	BGE        @0x02002868    // 2002868 <_vfprintf_r+0xcc0>
 2001f10:	8c 0c 94 10 	LW         12(SP),R1     | LW         16(SP),R2
 2001f14:	0c 04 80 00 	CMP        R2,R1
 2001f18:	0b 50 80 00 	MOV.LT     R2,R1
 2001f1c:	94 18 92 88 	LW         24(SP),R2     | ADD        R1,R2
 2001f20:	95 18 ab 00 	SW         R2,$24(SP)    | CMP        $0,R5
 2001f24:	78 a8 07 d8 	BNZ        @0x02002700    // 2002700 <_vfprintf_r+0xb58>
 2001f28:	0e 00 00 00 	CLR        R1
 2001f2c:	0c c7 40 80 	SW         R1,$128(SP)
 2001f30:	53 43 40 b0 	MOV        $176+SP,R10
 2001f34:	1d 87 00 00 	LB         (R12),R3
 2001f38:	9b 25 8e 00 	CMP        $37,R3        | CLR        R1
 2001f3c:	08 e8 00 01 	OR.NZ      $1,R1
 2001f40:	9b 00 96 00 	CMP        $0,R3         | CLR        R2
 2001f44:	10 e8 00 01 	OR.NZ      $1,R2
 2001f48:	89 90 af e0 	AND        R2,R1         | MOV        R12,R5
 2001f4c:	0c 00 00 00 	CMP        $0,R1
 2001f50:	78 ab fd 60 	BNZ        @0x02001cb4    // 2001cb4 <_vfprintf_r+0x10c>
 2001f54:	78 83 fd b8 	BRA        @0x02001d10    // 2001d10 <_vfprintf_r+0x168>
 2001f58:	1b 43 40 7c 	MOV        $124+SP,R3
 2001f5c:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2001f60:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2001f64:	02 00 90 e4 
 2001f68:	0c 00 00 00 	CMP        $0,R1
 2001f6c:	78 a8 03 50 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2001f70:	53 43 40 b0 	MOV        $176+SP,R10
 2001f74:	8c 18 8a b8 	LW         24(SP),R1     | ADD        R7,R1
 2001f78:	0c c7 40 18 	SW         R1,$24(SP)
 2001f7c:	1d 85 80 01 	LB         1(R6),R3
 2001f80:	78 83 fd 8c 	BRA        @0x02001d10    // 2001d10 <_vfprintf_r+0x168>
 2001f84:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2001f88:	87 fa fc f8 	JSR        0x02004100     // 2004100 <__swsetup_r>
 2001f8c:	02 00 41 00 
 2001f90:	0c 00 00 00 	CMP        $0,R1
 2001f94:	78 a8 1a 78 	BNZ        @0x02003a10    // 2003a10 <_vfprintf_r+0x1e68>
 2001f98:	0d 06 40 0c 	LH         12(R9),R1
 2001f9c:	89 1a 8b 0a 	AND        $26,R1        | CMP        $10,R1
 2001fa0:	78 ab fc c0 	BNZ        @0x02001c64    // 2001c64 <_vfprintf_r+0xbc>
 2001fa4:	78 80 04 08 	BRA        @0x020023b0    // 20023b0 <_vfprintf_r+0x808>
 2001fa8:	8f b0 89 7d 	MOV        R6,R1         | AND        $-3,R1
 2001fac:	0c 00 00 45 	CMP        $69,R1
 2001fb0:	78 88 03 48 	BZ         @0x020022fc    // 20022fc <_vfprintf_r+0x754>
 2001fb4:	14 00 00 00 	CMP        $0,R2
 2001fb8:	78 a8 17 3c 	BNZ        @0x020036f8    // 20036f8 <_vfprintf_r+0x1b50>
 2001fbc:	35 c7 40 88 	SB         R6,$136(SP)
 2001fc0:	0e 00 00 00 	CLR        R1
 2001fc4:	0d c7 40 61 	SB         R1,$97(SP)
 2001fc8:	8e 01 8d 10 	LDI        $1,R1         | SW         R1,$16(SP)
 2001fcc:	0c c7 40 1c 	SW         R1,$28(SP)
 2001fd0:	5b 43 40 88 	MOV        $136+SP,R11
 2001fd4:	c5 14 be 00 	SW         R8,$20(SP)    | CLR        R7
 2001fd8:	3c c7 40 34 	SW         R7,$52(SP)
 2001fdc:	78 83 fe 38 	BRA        @0x02001e18    // 2001e18 <_vfprintf_r+0x270>
 2001fe0:	34 00 00 30 	CMP        $48,R6
 2001fe4:	78 88 0e 48 	BZ         @0x02002e30    // 2002e30 <_vfprintf_r+0x1288>
 2001fe8:	0b 41 9f cf 	MOV        $-49+R6,R1
 2001fec:	0c 00 00 09 	CMP        $9,R1
 2001ff0:	78 bb ff c0 	BNC        @0x02001fb4    // 2001fb4 <_vfprintf_r+0x40c>
 2001ff4:	8e 00 8d 0c 	CLR        R1            | SW         R1,$12(SP)
 2001ff8:	0b 41 9f d0 	MOV        $-48+R6,R1
 2001ffc:	dc 0c b7 d8 	LW         12(SP),R11    | MOV        R11,R6
 2002000:	31 80 00 02 	LSL        $2,R6
 2002004:	b2 d8 b2 b0 	ADD        R11,R6        | ADD        R6,R6
 2002008:	8a b0 8d 0c 	ADD        R6,R1         | SW         R1,$12(SP)
 200200c:	60 80 00 01 	ADD        $1,R12
 2002010:	35 87 3f ff 	LB         -1(R12),R6
 2002014:	0b 41 9f d0 	MOV        $-48+R6,R1
 2002018:	0c 00 00 0a 	CMP        $10,R1
 200201c:	78 bb fd 14 	BNC        @0x02001d34    // 2001d34 <_vfprintf_r+0x18c>
 2002020:	dc 0c b7 d8 	LW         12(SP),R11    | MOV        R11,R6
 2002024:	31 80 00 02 	LSL        $2,R6
 2002028:	b2 d8 b2 b0 	ADD        R11,R6        | ADD        R6,R6
 200202c:	8a b0 8d 0c 	ADD        R6,R1         | SW         R1,$12(SP)
 2002030:	60 80 00 01 	ADD        $1,R12
 2002034:	35 87 3f ff 	LB         -1(R12),R6
 2002038:	0b 41 9f d0 	MOV        $-48+R6,R1
 200203c:	0c 00 00 0a 	CMP        $10,R1
 2002040:	78 9b ff b8 	BC         @0x02001ffc    // 2001ffc <_vfprintf_r+0x454>
 2002044:	78 83 fc ec 	BRA        @0x02001d34    // 2001d34 <_vfprintf_r+0x18c>
 2002048:	34 00 00 2a 	CMP        $42,R6
 200204c:	78 88 0d 9c 	BZ         @0x02002dec    // 2002dec <_vfprintf_r+0x1244>
 2002050:	34 00 00 2b 	CMP        $43,R6
 2002054:	78 90 00 20 	BLT        @0x02002078    // 2002078 <_vfprintf_r+0x4d0>
 2002058:	78 88 02 54 	BZ         @0x020022b0    // 20022b0 <_vfprintf_r+0x708>
 200205c:	34 00 00 2d 	CMP        $45,R6
 2002060:	78 ab ff 50 	BNZ        @0x02001fb4    // 2001fb4 <_vfprintf_r+0x40c>
 2002064:	40 c0 00 04 	OR         $4,R8
 2002068:	0b 43 00 00 	MOV        R12,R1
 200206c:	63 40 40 01 	MOV        $1+R1,R12
 2002070:	35 84 40 00 	LB         (R1),R6
 2002074:	78 83 fc bc 	BRA        @0x02001d34    // 2001d34 <_vfprintf_r+0x18c>
 2002078:	34 00 00 20 	CMP        $32,R6
 200207c:	78 88 0d 14 	BZ         @0x02002d94    // 2002d94 <_vfprintf_r+0x11ec>
 2002080:	34 00 00 23 	CMP        $35,R6
 2002084:	78 a8 16 68 	BNZ        @0x020036f0    // 20036f0 <_vfprintf_r+0x1b48>
 2002088:	40 c0 00 01 	OR         $1,R8
 200208c:	0b 43 00 00 	MOV        R12,R1
 2002090:	78 83 ff d8 	BRA        @0x0200206c    // 200206c <_vfprintf_r+0x4c4>
 2002094:	34 00 00 6e 	CMP        $110,R6
 2002098:	78 88 0f 20 	BZ         @0x02002fbc    // 2002fbc <_vfprintf_r+0x1414>
 200209c:	34 00 00 6f 	CMP        $111,R6
 20020a0:	78 90 00 f4 	BLT        @0x02002198    // 2002198 <_vfprintf_r+0x5f0>
 20020a4:	34 00 00 73 	CMP        $115,R6
 20020a8:	78 88 0e b4 	BZ         @0x02002f60    // 2002f60 <_vfprintf_r+0x13b8>
 20020ac:	34 00 00 74 	CMP        $116,R6
 20020b0:	78 90 00 7c 	BLT        @0x02002130    // 2002130 <_vfprintf_r+0x588>
 20020b4:	34 00 00 75 	CMP        $117,R6
 20020b8:	78 88 0c ec 	BZ         @0x02002da8    // 2002da8 <_vfprintf_r+0x1200>
 20020bc:	34 00 00 78 	CMP        $120,R6
 20020c0:	78 ab fe f0 	BNZ        @0x02001fb4    // 2001fb4 <_vfprintf_r+0x40c>
 20020c4:	14 00 00 00 	CMP        $0,R2
 20020c8:	1d ef 40 61 	SB.NZ      R3,$97(SP)
 20020cc:	16 00 00 78 	LDI        $120,R2
 20020d0:	0a 03 00 40 	LDI        0x0200efa3,R1  // 200efa3 <__call_exitprocs+0x243>
 20020d4:	0a 40 ef a3 
 20020d8:	0c c7 40 48 	SW         R1,$72(SP)
 20020dc:	8f c0 89 10 	MOV        R8,R1         | AND        $16,R1
 20020e0:	78 88 03 14 	BZ         @0x020023f8    // 20023f8 <_vfprintf_r+0x850>
 20020e4:	8c 24 9c 88 	LW         36(SP),R1     | LW         (R1),R3
 20020e8:	24 84 40 04 	LW         4(R1),R4
 20020ec:	9d 28 a5 2c 	SW         R3,$40(SP)    | SW         R4,$44(SP)
 20020f0:	0b 40 40 08 	MOV        $8+R1,R1
 20020f4:	0c c7 40 24 	SW         R1,$36(SP)
 20020f8:	8f c0 89 01 	MOV        R8,R1         | AND        $1,R1
 20020fc:	78 88 03 24 	BZ         @0x02002424    // 2002424 <_vfprintf_r+0x87c>
 2002100:	9c 28 a4 2c 	LW         40(SP),R3     | LW         44(SP),R4
 2002104:	1c 00 00 00 	CMP        $0,R3
 2002108:	24 08 00 00 	CMP.Z      $0,R4
 200210c:	78 88 03 14 	BZ         @0x02002424    // 2002424 <_vfprintf_r+0x87c>
 2002110:	0e 00 00 30 	LDI        $48,R1
 2002114:	0d c7 40 62 	SB         R1,$98(SP)
 2002118:	15 c7 40 63 	SB         R2,$99(SP)
 200211c:	40 c0 00 02 	OR         $2,R8
 2002120:	96 02 8e 00 	LDI        $2,R2         | CLR        R1
 2002124:	0d c7 40 61 	SB         R1,$97(SP)
 2002128:	2e 00 00 00 	CLR        R5
 200212c:	78 83 fc 70 	BRA        @0x02001da0    // 2001da0 <_vfprintf_r+0x1f8>
 2002130:	34 00 00 70 	CMP        $112,R6
 2002134:	78 88 0d e8 	BZ         @0x02002f20    // 2002f20 <_vfprintf_r+0x1378>
 2002138:	34 00 00 71 	CMP        $113,R6
 200213c:	78 a8 00 0c 	BNZ        @0x0200214c    // 200214c <_vfprintf_r+0x5a4>
 2002140:	40 c0 00 10 	OR         $16,R8
 2002144:	0b 43 00 00 	MOV        R12,R1
 2002148:	78 83 ff 20 	BRA        @0x0200206c    // 200206c <_vfprintf_r+0x4c4>
 200214c:	34 00 00 6f 	CMP        $111,R6
 2002150:	78 ab fe 60 	BNZ        @0x02001fb4    // 2001fb4 <_vfprintf_r+0x40c>
 2002154:	14 00 00 00 	CMP        $0,R2
 2002158:	1d ef 40 61 	SB.NZ      R3,$97(SP)
 200215c:	97 c0 91 10 	MOV        R8,R2         | AND        $16,R2
 2002160:	78 ab fc 1c 	BNZ        @0x02001d80    // 2001d80 <_vfprintf_r+0x1d8>
 2002164:	24 87 40 24 	LW         36(SP),R4
 2002168:	1b 41 00 04 	MOV        $4+R4,R3
 200216c:	0b 42 00 00 	MOV        R8,R1
 2002170:	08 40 00 40 	AND        $64,R1
 2002174:	78 88 0f 40 	BZ         @0x020030b8    // 20030b8 <_vfprintf_r+0x1510>
 2002178:	0c 85 00 00 	LW         (R4),R1
 200217c:	08 40 ff ff 	AND        $65535,R1
 2002180:	8d 2c 95 28 	SW         R1,$44(SP)    | SW         R2,$40(SP)
 2002184:	9d 24 96 00 	SW         R3,$36(SP)    | CLR        R2
 2002188:	0e 00 00 00 	CLR        R1
 200218c:	0d c7 40 61 	SB         R1,$97(SP)
 2002190:	2e 00 00 00 	CLR        R5
 2002194:	78 83 fc 08 	BRA        @0x02001da0    // 2001da0 <_vfprintf_r+0x1f8>
 2002198:	34 00 00 68 	CMP        $104,R6
 200219c:	78 b0 00 ec 	BGE        @0x0200228c    // 200228c <_vfprintf_r+0x6e4>
 20021a0:	34 00 00 65 	CMP        $101,R6
 20021a4:	78 b0 01 54 	BGE        @0x020022fc    // 20022fc <_vfprintf_r+0x754>
 20021a8:	34 00 00 63 	CMP        $99,R6
 20021ac:	78 88 0b c0 	BZ         @0x02002d70    // 2002d70 <_vfprintf_r+0x11c8>
 20021b0:	34 00 00 64 	CMP        $100,R6
 20021b4:	78 a8 00 a8 	BNZ        @0x02002260    // 2002260 <_vfprintf_r+0x6b8>
 20021b8:	14 00 00 00 	CMP        $0,R2
 20021bc:	1d ef 40 61 	SB.NZ      R3,$97(SP)
 20021c0:	8f c0 89 10 	MOV        R8,R1         | AND        $16,R1
 20021c4:	78 a8 0c 80 	BNZ        @0x02002e48    // 2002e48 <_vfprintf_r+0x12a0>
 20021c8:	1c 87 40 24 	LW         36(SP),R3
 20021cc:	13 40 c0 04 	MOV        $4+R3,R2
 20021d0:	0b 42 00 00 	MOV        R8,R1
 20021d4:	08 40 00 40 	AND        $64,R1
 20021d8:	78 88 0f 6c 	BZ         @0x02003148    // 2003148 <_vfprintf_r+0x15a0>
 20021dc:	0c 84 c0 00 	LW         (R3),R1
 20021e0:	09 80 00 10 	LSL        $16,R1
 20021e4:	09 c0 00 10 	ASR        $16,R1
 20021e8:	8d 2c 9f 88 	SW         R1,$44(SP)    | MOV        R1,R3
 20021ec:	19 c0 00 1f 	ASR        $31,R3
 20021f0:	1c c7 40 28 	SW         R3,$40(SP)
 20021f4:	0c c7 40 58 	SW         R1,$88(SP)
 20021f8:	1c c7 40 54 	SW         R3,$84(SP)
 20021fc:	14 c7 40 24 	SW         R2,$36(SP)
 2002200:	0c 87 40 54 	LW         84(SP),R1
 2002204:	14 87 40 58 	LW         88(SP),R2
 2002208:	0c 00 00 00 	CMP        $0,R1
 200220c:	78 90 0c 70 	BLT        @0x02002e80    // 2002e80 <_vfprintf_r+0x12d8>
 2002210:	2d 87 40 61 	LB         97(SP),R5
 2002214:	3c 03 ff ff 	CMP        $-1,R7
 2002218:	78 88 09 8c 	BZ         @0x02002ba8    // 2002ba8 <_vfprintf_r+0x1000>
 200221c:	40 43 ff 7f 	AND        $-129,R8
 2002220:	c5 14 94 28 	SW         R8,$20(SP)    | LW         40(SP),R2
 2002224:	9c 2c 8f 90 	LW         44(SP),R3     | MOV        R2,R1
 2002228:	08 c4 c0 00 	OR         R3,R1
 200222c:	16 00 00 00 	CLR        R2
 2002230:	10 e8 00 01 	OR.NZ      $1,R2
 2002234:	bb 00 8e 00 	CMP        $0,R7         | CLR        R1
 2002238:	08 e8 00 01 	OR.NZ      $1,R1
 200223c:	10 c4 40 00 	OR         R1,R2
 2002240:	78 a8 09 64 	BNZ        @0x02002ba8    // 2002ba8 <_vfprintf_r+0x1000>
 2002244:	be 00 95 1c 	CLR        R7            | SW         R2,$28(SP)
 2002248:	5b 43 40 b0 	MOV        $176+SP,R11
 200224c:	8f 90 8b b8 	MOV        R2,R1         | CMP        R7,R1
 2002250:	0b 51 c0 00 	MOV.LT     R7,R1
 2002254:	8d 10 8e 00 	SW         R1,$16(SP)    | CLR        R1
 2002258:	0c c7 40 34 	SW         R1,$52(SP)
 200225c:	78 83 fb a8 	BRA        @0x02001e08    // 2001e08 <_vfprintf_r+0x260>
 2002260:	34 00 00 58 	CMP        $88,R6
 2002264:	78 ab fd 4c 	BNZ        @0x02001fb4    // 2001fb4 <_vfprintf_r+0x40c>
 2002268:	14 00 00 00 	CMP        $0,R2
 200226c:	1d ef 40 61 	SB.NZ      R3,$97(SP)
 2002270:	16 00 00 58 	LDI        $88,R2
 2002274:	0a 03 00 40 	LDI        0x0200efb4,R1  // 200efb4 <__call_exitprocs+0x254>
 2002278:	0a 40 ef b4 
 200227c:	0c c7 40 48 	SW         R1,$72(SP)
 2002280:	8f c0 89 10 	MOV        R8,R1         | AND        $16,R1
 2002284:	78 88 01 70 	BZ         @0x020023f8    // 20023f8 <_vfprintf_r+0x850>
 2002288:	78 83 fe 58 	BRA        @0x020020e4    // 20020e4 <_vfprintf_r+0x53c>
 200228c:	34 00 00 69 	CMP        $105,R6
 2002290:	78 8b ff 24 	BZ         @0x020021b8    // 20021b8 <_vfprintf_r+0x610>
 2002294:	34 00 00 6c 	CMP        $108,R6
 2002298:	78 8b fe a4 	BZ         @0x02002140    // 2002140 <_vfprintf_r+0x598>
 200229c:	34 00 00 68 	CMP        $104,R6
 20022a0:	78 ab fd 10 	BNZ        @0x02001fb4    // 2001fb4 <_vfprintf_r+0x40c>
 20022a4:	40 c0 00 40 	OR         $64,R8
 20022a8:	0b 43 00 00 	MOV        R12,R1
 20022ac:	78 83 fd bc 	BRA        @0x0200206c    // 200206c <_vfprintf_r+0x4c4>
 20022b0:	97 a0 9f b0 	MOV        R4,R2         | MOV        R6,R3
 20022b4:	0b 43 00 00 	MOV        R12,R1
 20022b8:	78 83 fd b0 	BRA        @0x0200206c    // 200206c <_vfprintf_r+0x4c4>
 20022bc:	4b 41 80 00 	MOV        R6,R9
 20022c0:	0d 06 40 0c 	LH         12(R9),R1
 20022c4:	08 40 00 40 	AND        $64,R1
 20022c8:	78 a8 17 44 	BNZ        @0x02003a10    // 2003a10 <_vfprintf_r+0x1e68>
 20022cc:	0c 87 40 18 	LW         24(SP),R1
 20022d0:	04 87 40 f0 	LW         240(SP),R0
 20022d4:	2c 87 40 f4 	LW         244(SP),R5
 20022d8:	34 87 40 f8 	LW         248(SP),R6
 20022dc:	3c 87 40 fc 	LW         252(SP),R7
 20022e0:	44 87 41 00 	LW         256(SP),R8
 20022e4:	4c 87 41 04 	LW         260(SP),R9
 20022e8:	54 87 41 08 	LW         264(SP),R10
 20022ec:	5c 87 41 0c 	LW         268(SP),R11
 20022f0:	64 87 41 10 	LW         272(SP),R12
 20022f4:	68 80 01 14 	ADD        $276,SP
 20022f8:	7b 40 00 00 	RTN
 20022fc:	14 00 00 00 	CMP        $0,R2
 2002300:	1d ef 40 61 	SB.NZ      R3,$97(SP)
 2002304:	04 87 40 24 	LW         36(SP),R0
 2002308:	0b 40 00 08 	MOV        $8+R0,R1
 200230c:	8d 30 8c 80 	SW         R1,$48(SP)    | LW         (R0),R1
 2002310:	0c c7 40 40 	SW         R1,$64(SP)
 2002314:	04 84 00 04 	LW         4(R0),R0
 2002318:	85 3c df 88 	SW         R0,$60(SP)    | MOV        R1,R11
 200231c:	13 40 00 00 	MOV        R0,R2
 2002320:	0a 03 ff fe 	BREV       $-2,R1
 2002324:	58 44 40 00 	AND        R1,R11
 2002328:	1a 03 f7 fe 	BREV       $-2050,R3
 200232c:	a6 ff 8f d8 	LDI        $-1,R4        | MOV        R11,R1
 2002330:	87 fa fc f8 	JSR        0x0200e36c     // 200e36c <__unorddf2>
 2002334:	02 00 e3 6c 
 2002338:	af 88 8b 00 	MOV        R1,R5         | CMP        $0,R1
 200233c:	78 a8 0e 34 	BNZ        @0x02003174    // 2003174 <_vfprintf_r+0x15cc>
 2002340:	1a 03 f7 fe 	BREV       $-2050,R3
 2002344:	a6 ff 8f d8 	LDI        $-1,R4        | MOV        R11,R1
 2002348:	dc 3c 97 d8 	LW         60(SP),R11    | MOV        R11,R2
 200234c:	87 fa fc f8 	JSR        0x0200e310     // 200e310 <__ledf2>
 2002350:	02 00 e3 10 
 2002354:	0c 00 00 01 	CMP        $1,R1
 2002358:	78 90 0e 18 	BLT        @0x02003174    // 2003174 <_vfprintf_r+0x15cc>
 200235c:	9e 00 a7 a8 	CLR        R3            | MOV        R5,R4
 2002360:	0c 87 40 40 	LW         64(SP),R1
 2002364:	13 42 c0 00 	MOV        R11,R2
 2002368:	87 fa fc f8 	JSR        0x0200e2b4     // 200e2b4 <__ltdf2>
 200236c:	02 00 e2 b4 
 2002370:	0c 00 00 00 	CMP        $0,R1
 2002374:	78 90 15 04 	BLT        @0x0200387c    // 200387c <_vfprintf_r+0x1cd4>
 2002378:	2d 87 40 61 	LB         97(SP),R5
 200237c:	34 00 00 48 	CMP        $72,R6
 2002380:	5a 33 00 40 	LDI.GE     0x0200ef97,R11 // 200ef97 <__call_exitprocs+0x237>
 2002384:	5a 70 ef 97 
 2002388:	5a 13 00 40 	LDI.LT     0x0200ef93,R11 // 200ef93 <__call_exitprocs+0x233>
 200238c:	5a 50 ef 93 
 2002390:	40 43 ff 7f 	AND        $-129,R8
 2002394:	c5 14 8c 30 	SW         R8,$20(SP)    | LW         48(SP),R1
 2002398:	8d 24 8e 03 	SW         R1,$36(SP)    | LDI        $3,R1
 200239c:	8d 10 8d 1c 	SW         R1,$16(SP)    | SW         R1,$28(SP)
 20023a0:	be 00 bd 34 	CLR        R7            | SW         R7,$52(SP)
 20023a4:	2c 00 00 00 	CMP        $0,R5
 20023a8:	78 ab fa 64 	BNZ        @0x02001e10    // 2001e10 <_vfprintf_r+0x268>
 20023ac:	78 83 fa 68 	BRA        @0x02001e18    // 2001e18 <_vfprintf_r+0x270>
 20023b0:	0d 06 40 0e 	LH         14(R9),R1
 20023b4:	09 80 00 10 	LSL        $16,R1
 20023b8:	09 c0 00 10 	ASR        $16,R1
 20023bc:	0c 00 00 00 	CMP        $0,R1
 20023c0:	78 93 f8 a0 	BLT        @0x02001c64    // 2001c64 <_vfprintf_r+0xbc>
 20023c4:	a4 24 9f d8 	LW         36(SP),R4     | MOV        R11,R3
 20023c8:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 20023cc:	04 87 40 f0 	LW         240(SP),R0
 20023d0:	2c 87 40 f4 	LW         244(SP),R5
 20023d4:	34 87 40 f8 	LW         248(SP),R6
 20023d8:	3c 87 40 fc 	LW         252(SP),R7
 20023dc:	44 87 41 00 	LW         256(SP),R8
 20023e0:	4c 87 41 04 	LW         260(SP),R9
 20023e4:	54 87 41 08 	LW         264(SP),R10
 20023e8:	5c 87 41 0c 	LW         268(SP),R11
 20023ec:	64 87 41 10 	LW         272(SP),R12
 20023f0:	68 80 01 14 	ADD        $276,SP
 20023f4:	78 80 19 2c 	BRA        @0x02003d24    // 2003d24 <__sbprintf>
 20023f8:	2c 87 40 24 	LW         36(SP),R5
 20023fc:	23 41 40 04 	MOV        $4+R5,R4
 2002400:	1b 42 00 00 	MOV        R8,R3
 2002404:	18 40 00 40 	AND        $64,R3
 2002408:	78 88 0d 5c 	BZ         @0x02003168    // 2003168 <_vfprintf_r+0x15c0>
 200240c:	1c 85 40 00 	LW         (R5),R3
 2002410:	18 40 ff ff 	AND        $65535,R3
 2002414:	9d 2c 8d 28 	SW         R3,$44(SP)    | SW         R1,$40(SP)
 2002418:	a5 24 8f c0 	SW         R4,$36(SP)    | MOV        R8,R1
 200241c:	08 40 00 01 	AND        $1,R1
 2002420:	78 ab fc dc 	BNZ        @0x02002100    // 2002100 <_vfprintf_r+0x558>
 2002424:	96 02 8e 00 	LDI        $2,R2         | CLR        R1
 2002428:	0d c7 40 61 	SB         R1,$97(SP)
 200242c:	2e 00 00 00 	CLR        R5
 2002430:	78 83 f9 6c 	BRA        @0x02001da0    // 2001da0 <_vfprintf_r+0x1f8>
 2002434:	c4 0c 8c 10 	LW         12(SP),R8     | LW         16(SP),R1
 2002438:	c0 88 c3 01 	SUB        R1,R8         | CMP        $1,R8
 200243c:	78 93 fa 7c 	BLT        @0x02001ebc    // 2001ebc <_vfprintf_r+0x314>
 2002440:	0c 87 40 80 	LW         128(SP),R1
 2002444:	44 00 00 11 	CMP        $17,R8
 2002448:	78 90 00 48 	BLT        @0x02002494    // 2002494 <_vfprintf_r+0x8ec>
 200244c:	b5 30 b4 20 	SW         R6,$48(SP)    | LW         32(SP),R6
 2002450:	97 c8 cf c0 	MOV        R9,R2         | MOV        R8,R9
 2002454:	c7 b8 bf 90 	MOV        R7,R8         | MOV        R2,R7
 2002458:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 200245c:	12 40 ef ce 
 2002460:	95 d0 96 10 	SW         R2,(R10)      | LDI        $16,R2
 2002464:	14 c6 80 04 	SW         R2,$4(R10)
 2002468:	28 84 80 00 	ADD        R2,R5
 200246c:	2c c7 40 84 	SW         R5,$132(SP)
 2002470:	08 80 00 01 	ADD        $1,R1
 2002474:	0c c7 40 80 	SW         R1,$128(SP)
 2002478:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 200247c:	78 b0 00 6c 	BGE        @0x020024ec    // 20024ec <_vfprintf_r+0x944>
 2002480:	ca 70 cb 11 	ADD        $-16,R9       | CMP        $17,R9
 2002484:	78 b3 ff d0 	BGE        @0x02002458    // 2002458 <_vfprintf_r+0x8b0>
 2002488:	b4 30 97 b8 	LW         48(SP),R6     | MOV        R7,R2
 200248c:	bf c0 c7 c8 	MOV        R8,R7         | MOV        R9,R8
 2002490:	4b 40 80 00 	MOV        R2,R9
 2002494:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 2002498:	12 40 ef ce 
 200249c:	14 c6 80 00 	SW         R2,(R10)
 20024a0:	44 c6 80 04 	SW         R8,$4(R10)
 20024a4:	28 86 00 00 	ADD        R8,R5
 20024a8:	2c c7 40 84 	SW         R5,$132(SP)
 20024ac:	08 80 00 01 	ADD        $1,R1
 20024b0:	0c c7 40 80 	SW         R1,$128(SP)
 20024b4:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 20024b8:	78 93 fa 00 	BLT        @0x02001ebc    // 2001ebc <_vfprintf_r+0x314>
 20024bc:	1b 43 40 7c 	MOV        $124+SP,R3
 20024c0:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 20024c4:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20024c8:	02 00 90 e4 
 20024cc:	0c 00 00 00 	CMP        $0,R1
 20024d0:	78 ab fd ec 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 20024d4:	2c 87 40 84 	LW         132(SP),R5
 20024d8:	53 43 40 b0 	MOV        $176+SP,R10
 20024dc:	8c 1c b8 88 	LW         28(SP),R1     | SUB        R1,R7
 20024e0:	3c 00 00 01 	CMP        $1,R7
 20024e4:	78 93 f9 e0 	BLT        @0x02001ec8    // 2001ec8 <_vfprintf_r+0x320>
 20024e8:	78 80 00 30 	BRA        @0x0200251c    // 200251c <_vfprintf_r+0x974>
 20024ec:	1b 43 40 7c 	MOV        $124+SP,R3
 20024f0:	97 b8 8f b0 	MOV        R7,R2         | MOV        R6,R1
 20024f4:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20024f8:	02 00 90 e4 
 20024fc:	0c 00 00 00 	CMP        $0,R1
 2002500:	78 a8 11 d8 	BNZ        @0x020036dc    // 20036dc <_vfprintf_r+0x1b34>
 2002504:	2c 87 40 84 	LW         132(SP),R5
 2002508:	0c 87 40 80 	LW         128(SP),R1
 200250c:	53 43 40 b0 	MOV        $176+SP,R10
 2002510:	ca 70 cb 11 	ADD        $-16,R9       | CMP        $17,R9
 2002514:	78 b3 ff 40 	BGE        @0x02002458    // 2002458 <_vfprintf_r+0x8b0>
 2002518:	78 83 ff 6c 	BRA        @0x02002488    // 2002488 <_vfprintf_r+0x8e0>
 200251c:	0c 87 40 80 	LW         128(SP),R1
 2002520:	3c 00 00 11 	CMP        $17,R7
 2002524:	78 90 00 34 	BLT        @0x0200255c    // 200255c <_vfprintf_r+0x9b4>
 2002528:	44 87 40 20 	LW         32(SP),R8
 200252c:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 2002530:	12 40 ef ce 
 2002534:	95 d0 96 10 	SW         R2,(R10)      | LDI        $16,R2
 2002538:	14 c6 80 04 	SW         R2,$4(R10)
 200253c:	28 84 80 00 	ADD        R2,R5
 2002540:	2c c7 40 84 	SW         R5,$132(SP)
 2002544:	08 80 00 01 	ADD        $1,R1
 2002548:	0c c7 40 80 	SW         R1,$128(SP)
 200254c:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2002550:	78 b0 01 7c 	BGE        @0x020026d0    // 20026d0 <_vfprintf_r+0xb28>
 2002554:	ba 70 bb 11 	ADD        $-16,R7       | CMP        $17,R7
 2002558:	78 b3 ff d0 	BGE        @0x0200252c    // 200252c <_vfprintf_r+0x984>
 200255c:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 2002560:	12 40 ef ce 
 2002564:	14 c6 80 00 	SW         R2,(R10)
 2002568:	3c c6 80 04 	SW         R7,$4(R10)
 200256c:	28 85 c0 00 	ADD        R7,R5
 2002570:	2c c7 40 84 	SW         R5,$132(SP)
 2002574:	08 80 00 01 	ADD        $1,R1
 2002578:	0c c7 40 80 	SW         R1,$128(SP)
 200257c:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2002580:	78 93 f9 44 	BLT        @0x02001ec8    // 2001ec8 <_vfprintf_r+0x320>
 2002584:	1b 43 40 7c 	MOV        $124+SP,R3
 2002588:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 200258c:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2002590:	02 00 90 e4 
 2002594:	0c 00 00 00 	CMP        $0,R1
 2002598:	78 ab fd 24 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 200259c:	2c 87 40 84 	LW         132(SP),R5
 20025a0:	53 43 40 b0 	MOV        $176+SP,R10
 20025a4:	0c 87 40 14 	LW         20(SP),R1
 20025a8:	08 40 01 00 	AND        $256,R1
 20025ac:	78 8b f9 24 	BZ         @0x02001ed4    // 2001ed4 <_vfprintf_r+0x32c>
 20025b0:	34 00 00 66 	CMP        $102,R6
 20025b4:	78 90 04 24 	BLT        @0x020029dc    // 20029dc <_vfprintf_r+0xe34>
 20025b8:	9e 00 a6 00 	CLR        R3            | CLR        R4
 20025bc:	0c 87 40 40 	LW         64(SP),R1
 20025c0:	14 87 40 3c 	LW         60(SP),R2
 20025c4:	87 fa fc f8 	JSR        0x0200e1a0     // 200e1a0 <__eqdf2>
 20025c8:	02 00 e1 a0 
 20025cc:	0c 00 00 00 	CMP        $0,R1
 20025d0:	78 a8 06 10 	BNZ        @0x02002be4    // 2002be4 <_vfprintf_r+0x103c>
 20025d4:	0a 03 00 40 	LDI        0x0200efcc,R1  // 200efcc <__call_exitprocs+0x26c>
 20025d8:	0a 40 ef cc 
 20025dc:	8d d0 8e 01 	SW         R1,(R10)      | LDI        $1,R1
 20025e0:	0c c6 80 04 	SW         R1,$4(R10)
 20025e4:	28 84 40 00 	ADD        R1,R5
 20025e8:	2c c7 40 84 	SW         R5,$132(SP)
 20025ec:	0c 87 40 80 	LW         128(SP),R1
 20025f0:	08 80 00 01 	ADD        $1,R1
 20025f4:	0c c7 40 80 	SW         R1,$128(SP)
 20025f8:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 20025fc:	78 b0 0d 2c 	BGE        @0x0200332c    // 200332c <_vfprintf_r+0x1784>
 2002600:	0c 87 40 64 	LW         100(SP),R1
 2002604:	94 38 8b 90 	LW         56(SP),R2     | CMP        R2,R1
 2002608:	78 b0 0a 74 	BGE        @0x02003080    // 2003080 <_vfprintf_r+0x14d8>
 200260c:	0c 87 40 4c 	LW         76(SP),R1
 2002610:	0c c6 80 00 	SW         R1,(R10)
 2002614:	0c 87 40 44 	LW         68(SP),R1
 2002618:	0c c6 80 04 	SW         R1,$4(R10)
 200261c:	28 84 40 00 	ADD        R1,R5
 2002620:	2c c7 40 84 	SW         R5,$132(SP)
 2002624:	0c 87 40 80 	LW         128(SP),R1
 2002628:	08 80 00 01 	ADD        $1,R1
 200262c:	0c c7 40 80 	SW         R1,$128(SP)
 2002630:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2002634:	78 b0 0e 30 	BGE        @0x02003468    // 2003468 <_vfprintf_r+0x18c0>
 2002638:	b4 38 b2 7f 	LW         56(SP),R6     | ADD        $-1,R6
 200263c:	34 00 00 01 	CMP        $1,R6
 2002640:	78 93 f8 b8 	BLT        @0x02001efc    // 2001efc <_vfprintf_r+0x354>
 2002644:	0c 87 40 80 	LW         128(SP),R1
 2002648:	34 00 00 11 	CMP        $17,R6
 200264c:	78 90 00 34 	BLT        @0x02002684    // 2002684 <_vfprintf_r+0xadc>
 2002650:	3c 87 40 20 	LW         32(SP),R7
 2002654:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 2002658:	12 40 ef ce 
 200265c:	95 d0 96 10 	SW         R2,(R10)      | LDI        $16,R2
 2002660:	14 c6 80 04 	SW         R2,$4(R10)
 2002664:	28 84 80 00 	ADD        R2,R5
 2002668:	2c c7 40 84 	SW         R5,$132(SP)
 200266c:	08 80 00 01 	ADD        $1,R1
 2002670:	0c c7 40 80 	SW         R1,$128(SP)
 2002674:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2002678:	78 b0 0d bc 	BGE        @0x02003438    // 2003438 <_vfprintf_r+0x1890>
 200267c:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 2002680:	78 b3 ff d0 	BGE        @0x02002654    // 2002654 <_vfprintf_r+0xaac>
 2002684:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 2002688:	12 40 ef ce 
 200268c:	14 c6 80 00 	SW         R2,(R10)
 2002690:	34 c6 80 04 	SW         R6,$4(R10)
 2002694:	28 85 80 00 	ADD        R6,R5
 2002698:	2c c7 40 84 	SW         R5,$132(SP)
 200269c:	08 80 00 01 	ADD        $1,R1
 20026a0:	0c c7 40 80 	SW         R1,$128(SP)
 20026a4:	0c 00 00 08 	CMP        $8,R1
 20026a8:	78 93 f8 4c 	BLT        @0x02001ef8    // 2001ef8 <_vfprintf_r+0x350>
 20026ac:	1b 43 40 7c 	MOV        $124+SP,R3
 20026b0:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 20026b4:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20026b8:	02 00 90 e4 
 20026bc:	0c 00 00 00 	CMP        $0,R1
 20026c0:	78 ab fb fc 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 20026c4:	2c 87 40 84 	LW         132(SP),R5
 20026c8:	53 43 40 b0 	MOV        $176+SP,R10
 20026cc:	78 83 f8 2c 	BRA        @0x02001efc    // 2001efc <_vfprintf_r+0x354>
 20026d0:	1b 43 40 7c 	MOV        $124+SP,R3
 20026d4:	97 c8 8f c0 	MOV        R9,R2         | MOV        R8,R1
 20026d8:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20026dc:	02 00 90 e4 
 20026e0:	0c 00 00 00 	CMP        $0,R1
 20026e4:	78 ab fb d8 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 20026e8:	2c 87 40 84 	LW         132(SP),R5
 20026ec:	0c 87 40 80 	LW         128(SP),R1
 20026f0:	53 43 40 b0 	MOV        $176+SP,R10
 20026f4:	ba 70 bb 11 	ADD        $-16,R7       | CMP        $17,R7
 20026f8:	78 b3 fe 30 	BGE        @0x0200252c    // 200252c <_vfprintf_r+0x984>
 20026fc:	78 83 fe 5c 	BRA        @0x0200255c    // 200255c <_vfprintf_r+0x9b4>
 2002700:	1b 43 40 7c 	MOV        $124+SP,R3
 2002704:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2002708:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 200270c:	02 00 90 e4 
 2002710:	0c 00 00 00 	CMP        $0,R1
 2002714:	78 ab fb a8 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2002718:	0e 00 00 00 	CLR        R1
 200271c:	0c c7 40 80 	SW         R1,$128(SP)
 2002720:	53 43 40 b0 	MOV        $176+SP,R10
 2002724:	78 83 f8 0c 	BRA        @0x02001f34    // 2001f34 <_vfprintf_r+0x38c>
 2002728:	0c 87 40 80 	LW         128(SP),R1
 200272c:	44 00 00 11 	CMP        $17,R8
 2002730:	78 90 00 54 	BLT        @0x02002788    // 2002788 <_vfprintf_r+0xbe0>
 2002734:	24 c7 40 5c 	SW         R4,$92(SP)
 2002738:	9f a8 ac 20 	MOV        R5,R3         | LW         32(SP),R5
 200273c:	97 c8 cf c0 	MOV        R9,R2         | MOV        R8,R9
 2002740:	c7 b8 bf b0 	MOV        R7,R8         | MOV        R6,R7
 2002744:	33 40 80 00 	MOV        R2,R6
 2002748:	12 03 00 40 	LDI        0x0200efde,R2  // 200efde <blanks.1>
 200274c:	12 40 ef de 
 2002750:	95 d0 96 10 	SW         R2,(R10)      | LDI        $16,R2
 2002754:	14 c6 80 04 	SW         R2,$4(R10)
 2002758:	18 84 80 00 	ADD        R2,R3
 200275c:	1c c7 40 84 	SW         R3,$132(SP)
 2002760:	08 80 00 01 	ADD        $1,R1
 2002764:	0c c7 40 80 	SW         R1,$128(SP)
 2002768:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 200276c:	78 b0 00 6c 	BGE        @0x020027dc    // 20027dc <_vfprintf_r+0xc34>
 2002770:	ca 70 cb 11 	ADD        $-16,R9       | CMP        $17,R9
 2002774:	78 b3 ff d0 	BGE        @0x02002748    // 2002748 <_vfprintf_r+0xba0>
 2002778:	24 87 40 5c 	LW         92(SP),R4
 200277c:	af 98 97 b0 	MOV        R3,R5         | MOV        R6,R2
 2002780:	b7 b8 bf c0 	MOV        R7,R6         | MOV        R8,R7
 2002784:	c7 c8 cf 90 	MOV        R9,R8         | MOV        R2,R9
 2002788:	12 03 00 40 	LDI        0x0200efde,R2  // 200efde <blanks.1>
 200278c:	12 40 ef de 
 2002790:	14 c6 80 00 	SW         R2,(R10)
 2002794:	44 c6 80 04 	SW         R8,$4(R10)
 2002798:	28 86 00 00 	ADD        R8,R5
 200279c:	2c c7 40 84 	SW         R5,$132(SP)
 20027a0:	08 80 00 01 	ADD        $1,R1
 20027a4:	0c c7 40 80 	SW         R1,$128(SP)
 20027a8:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 20027ac:	78 93 f6 9c 	BLT        @0x02001e4c    // 2001e4c <_vfprintf_r+0x2a4>
 20027b0:	24 c7 40 5c 	SW         R4,$92(SP)
 20027b4:	1b 43 40 7c 	MOV        $124+SP,R3
 20027b8:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 20027bc:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20027c0:	02 00 90 e4 
 20027c4:	0c 00 00 00 	CMP        $0,R1
 20027c8:	78 ab fa f4 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 20027cc:	2c 87 40 84 	LW         132(SP),R5
 20027d0:	53 43 40 b0 	MOV        $176+SP,R10
 20027d4:	24 87 40 5c 	LW         92(SP),R4
 20027d8:	78 83 f6 70 	BRA        @0x02001e4c    // 2001e4c <_vfprintf_r+0x2a4>
 20027dc:	1b 43 40 7c 	MOV        $124+SP,R3
 20027e0:	97 b0 8f a8 	MOV        R6,R2         | MOV        R5,R1
 20027e4:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20027e8:	02 00 90 e4 
 20027ec:	0c 00 00 00 	CMP        $0,R1
 20027f0:	78 ab fa c8 	BNZ        @0x020022bc    // 20022bc <_vfprintf_r+0x714>
 20027f4:	1c 87 40 84 	LW         132(SP),R3
 20027f8:	0c 87 40 80 	LW         128(SP),R1
 20027fc:	53 43 40 b0 	MOV        $176+SP,R10
 2002800:	ca 70 cb 11 	ADD        $-16,R9       | CMP        $17,R9
 2002804:	78 b3 ff 40 	BGE        @0x02002748    // 2002748 <_vfprintf_r+0xba0>
 2002808:	78 83 ff 6c 	BRA        @0x02002778    // 2002778 <_vfprintf_r+0xbd0>
 200280c:	24 c7 40 5c 	SW         R4,$92(SP)
 2002810:	1b 43 40 7c 	MOV        $124+SP,R3
 2002814:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2002818:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 200281c:	02 00 90 e4 
 2002820:	0c 00 00 00 	CMP        $0,R1
 2002824:	78 ab fa 98 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2002828:	2c 87 40 84 	LW         132(SP),R5
 200282c:	53 43 40 b0 	MOV        $176+SP,R10
 2002830:	24 87 40 5c 	LW         92(SP),R4
 2002834:	78 83 f6 48 	BRA        @0x02001e80    // 2001e80 <_vfprintf_r+0x2d8>
 2002838:	1b 43 40 7c 	MOV        $124+SP,R3
 200283c:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2002840:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2002844:	02 00 90 e4 
 2002848:	0c 00 00 00 	CMP        $0,R1
 200284c:	78 ab fa 70 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2002850:	2c 87 40 84 	LW         132(SP),R5
 2002854:	53 43 40 b0 	MOV        $176+SP,R10
 2002858:	0c 87 40 30 	LW         48(SP),R1
 200285c:	0c 00 00 80 	CMP        $128,R1
 2002860:	78 ab f6 58 	BNZ        @0x02001ebc    // 2001ebc <_vfprintf_r+0x314>
 2002864:	78 83 fb cc 	BRA        @0x02002434    // 2002434 <_vfprintf_r+0x88c>
 2002868:	0c 87 40 80 	LW         128(SP),R1
 200286c:	34 00 00 11 	CMP        $17,R6
 2002870:	78 90 00 34 	BLT        @0x020028a8    // 20028a8 <_vfprintf_r+0xd00>
 2002874:	3c 87 40 20 	LW         32(SP),R7
 2002878:	12 03 00 40 	LDI        0x0200efde,R2  // 200efde <blanks.1>
 200287c:	12 40 ef de 
 2002880:	95 d0 96 10 	SW         R2,(R10)      | LDI        $16,R2
 2002884:	14 c6 80 04 	SW         R2,$4(R10)
 2002888:	28 84 80 00 	ADD        R2,R5
 200288c:	2c c7 40 84 	SW         R5,$132(SP)
 2002890:	08 80 00 01 	ADD        $1,R1
 2002894:	0c c7 40 80 	SW         R1,$128(SP)
 2002898:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 200289c:	78 b0 00 68 	BGE        @0x02002908    // 2002908 <_vfprintf_r+0xd60>
 20028a0:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 20028a4:	78 b3 ff d0 	BGE        @0x02002878    // 2002878 <_vfprintf_r+0xcd0>
 20028a8:	12 03 00 40 	LDI        0x0200efde,R2  // 200efde <blanks.1>
 20028ac:	12 40 ef de 
 20028b0:	14 c6 80 00 	SW         R2,(R10)
 20028b4:	34 c6 80 04 	SW         R6,$4(R10)
 20028b8:	28 85 80 00 	ADD        R6,R5
 20028bc:	2c c7 40 84 	SW         R5,$132(SP)
 20028c0:	08 80 00 01 	ADD        $1,R1
 20028c4:	0c c7 40 80 	SW         R1,$128(SP)
 20028c8:	0c 00 00 08 	CMP        $8,R1
 20028cc:	78 93 f6 40 	BLT        @0x02001f10    // 2001f10 <_vfprintf_r+0x368>
 20028d0:	1b 43 40 7c 	MOV        $124+SP,R3
 20028d4:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 20028d8:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20028dc:	02 00 90 e4 
 20028e0:	0c 00 00 00 	CMP        $0,R1
 20028e4:	78 ab f9 d8 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 20028e8:	2c 87 40 84 	LW         132(SP),R5
 20028ec:	8c 0c 94 10 	LW         12(SP),R1     | LW         16(SP),R2
 20028f0:	0c 04 80 00 	CMP        R2,R1
 20028f4:	0b 50 80 00 	MOV.LT     R2,R1
 20028f8:	94 18 92 88 	LW         24(SP),R2     | ADD        R1,R2
 20028fc:	95 18 ab 00 	SW         R2,$24(SP)    | CMP        $0,R5
 2002900:	78 8b f6 24 	BZ         @0x02001f28    // 2001f28 <_vfprintf_r+0x380>
 2002904:	78 83 fd f8 	BRA        @0x02002700    // 2002700 <_vfprintf_r+0xb58>
 2002908:	1b 43 40 7c 	MOV        $124+SP,R3
 200290c:	97 c8 8f b8 	MOV        R9,R2         | MOV        R7,R1
 2002910:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2002914:	02 00 90 e4 
 2002918:	0c 00 00 00 	CMP        $0,R1
 200291c:	78 ab f9 a0 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2002920:	2c 87 40 84 	LW         132(SP),R5
 2002924:	0c 87 40 80 	LW         128(SP),R1
 2002928:	53 43 40 b0 	MOV        $176+SP,R10
 200292c:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 2002930:	78 b3 ff 44 	BGE        @0x02002878    // 2002878 <_vfprintf_r+0xcd0>
 2002934:	78 83 ff 70 	BRA        @0x020028a8    // 20028a8 <_vfprintf_r+0xd00>
 2002938:	0c 87 40 20 	LW         32(SP),R1
 200293c:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2002940:	02 00 63 48 
 2002944:	78 83 f2 c8 	BRA        @0x02001c10    // 2001c10 <_vfprintf_r+0x68>
 2002948:	44 87 40 14 	LW         20(SP),R8
 200294c:	14 00 00 01 	CMP        $1,R2
 2002950:	78 88 02 54 	BZ         @0x02002ba8    // 2002ba8 <_vfprintf_r+0x1000>
 2002954:	5b 43 40 b0 	MOV        $176+SP,R11
 2002958:	b5 10 93 02 	SW         R6,$16(SP)    | CMP        $2,R2
 200295c:	78 88 01 bc 	BZ         @0x02002b1c    // 2002b1c <_vfprintf_r+0xf74>
 2002960:	c5 14 bd 1c 	SW         R8,$20(SP)    | SW         R7,$28(SP)
 2002964:	94 28 9c 2c 	LW         40(SP),R2     | LW         44(SP),R3
 2002968:	c7 d8 da 7f 	MOV        R11,R8        | ADD        $-1,R11
 200296c:	8f 98 89 07 	MOV        R3,R1         | AND        $7,R1
 2002970:	08 80 00 30 	ADD        $48,R1
 2002974:	0d c6 c0 00 	SB         R1,(R11)
 2002978:	33 40 80 00 	MOV        R2,R6
 200297c:	31 80 00 1d 	LSL        $29,R6
 2002980:	23 40 c0 00 	MOV        R3,R4
 2002984:	21 40 00 03 	LSR        $3,R4
 2002988:	3b 40 80 00 	MOV        R2,R7
 200298c:	39 40 00 03 	LSR        $3,R7
 2002990:	13 41 c0 00 	MOV        R7,R2
 2002994:	30 c5 00 00 	OR         R4,R6
 2002998:	9f b0 93 00 	MOV        R6,R3         | CMP        $0,R2
 200299c:	1c 08 00 00 	CMP.Z      $0,R3
 20029a0:	78 ab ff c4 	BNZ        @0x02002968    // 2002968 <_vfprintf_r+0xdc0>
 20029a4:	b4 10 bc 1c 	LW         16(SP),R6     | LW         28(SP),R7
 20029a8:	95 28 9d 2c 	SW         R2,$40(SP)    | SW         R3,$44(SP)
 20029ac:	9f c0 c4 14 	MOV        R8,R3         | LW         20(SP),R8
 20029b0:	8b 30 8e 00 	CMP        $48,R1        | CLR        R1
 20029b4:	08 e8 00 01 	OR.NZ      $1,R1
 20029b8:	97 c0 91 88 	MOV        R8,R2         | AND        R1,R2
 20029bc:	78 a8 07 28 	BNZ        @0x020030e8    // 20030e8 <_vfprintf_r+0x1540>
 20029c0:	0b 43 40 b0 	MOV        $176+SP,R1
 20029c4:	88 d8 8d 1c 	SUB        R11,R1        | SW         R1,$28(SP)
 20029c8:	0c 05 c0 00 	CMP        R7,R1
 20029cc:	0b 51 c0 00 	MOV.LT     R7,R1
 20029d0:	8d 10 8e 00 	SW         R1,$16(SP)    | CLR        R1
 20029d4:	0c c7 40 34 	SW         R1,$52(SP)
 20029d8:	78 83 f4 2c 	BRA        @0x02001e08    // 2001e08 <_vfprintf_r+0x260>
 20029dc:	43 41 40 01 	MOV        $1+R5,R8
 20029e0:	34 87 40 80 	LW         128(SP),R6
 20029e4:	30 80 00 01 	ADD        $1,R6
 20029e8:	3b 42 80 08 	MOV        $8+R10,R7
 20029ec:	8c 38 8b 02 	LW         56(SP),R1     | CMP        $2,R1
 20029f0:	78 90 00 b4 	BLT        @0x02002aa8    // 2002aa8 <_vfprintf_r+0xf00>
 20029f4:	dd d0 86 01 	SW         R11,(R10)     | LDI        $1,R0
 20029f8:	04 c6 80 04 	SW         R0,$4(R10)
 20029fc:	44 c7 40 84 	SW         R8,$132(SP)
 2002a00:	34 c7 40 80 	SW         R6,$128(SP)
 2002a04:	34 00 00 08 	CMP        $8,R6
 2002a08:	78 b0 06 24 	BGE        @0x02003030    // 2003030 <_vfprintf_r+0x1488>
 2002a0c:	04 87 40 4c 	LW         76(SP),R0
 2002a10:	04 c5 c0 00 	SW         R0,(R7)
 2002a14:	04 87 40 44 	LW         68(SP),R0
 2002a18:	04 c5 c0 04 	SW         R0,$4(R7)
 2002a1c:	40 84 00 00 	ADD        R0,R8
 2002a20:	44 c7 40 84 	SW         R8,$132(SP)
 2002a24:	30 80 00 01 	ADD        $1,R6
 2002a28:	34 c7 40 80 	SW         R6,$128(SP)
 2002a2c:	ba 08 b3 08 	ADD        $8,R7         | CMP        $8,R6
 2002a30:	78 b0 05 d4 	BGE        @0x02003008    // 2003008 <_vfprintf_r+0x1460>
 2002a34:	ac 38 aa 7f 	LW         56(SP),R5     | ADD        $-1,R5
 2002a38:	9e 00 a6 00 	CLR        R3            | CLR        R4
 2002a3c:	0c 87 40 40 	LW         64(SP),R1
 2002a40:	14 87 40 3c 	LW         60(SP),R2
 2002a44:	87 fa fc f8 	JSR        0x0200e1fc     // 200e1fc <__nedf2>
 2002a48:	02 00 e1 fc 
 2002a4c:	0c 00 00 00 	CMP        $0,R1
 2002a50:	78 88 02 a8 	BZ         @0x02002cfc    // 2002cfc <_vfprintf_r+0x1154>
 2002a54:	b2 01 da 01 	ADD        $1,R6         | ADD        $1,R11
 2002a58:	5c c5 c0 00 	SW         R11,(R7)
 2002a5c:	2c c5 c0 04 	SW         R5,$4(R7)
 2002a60:	40 85 40 00 	ADD        R5,R8
 2002a64:	44 c7 40 84 	SW         R8,$132(SP)
 2002a68:	34 c7 40 80 	SW         R6,$128(SP)
 2002a6c:	34 00 00 08 	CMP        $8,R6
 2002a70:	78 b0 00 54 	BGE        @0x02002ac8    // 2002ac8 <_vfprintf_r+0xf20>
 2002a74:	38 80 00 08 	ADD        $8,R7
 2002a78:	0b 43 40 6d 	MOV        $109+SP,R1
 2002a7c:	0c c5 c0 00 	SW         R1,(R7)
 2002a80:	0c 87 40 50 	LW         80(SP),R1
 2002a84:	0c c5 c0 04 	SW         R1,$4(R7)
 2002a88:	af 88 aa c0 	MOV        R1,R5         | ADD        R8,R5
 2002a8c:	2c c7 40 84 	SW         R5,$132(SP)
 2002a90:	30 80 00 01 	ADD        $1,R6
 2002a94:	34 c7 40 80 	SW         R6,$128(SP)
 2002a98:	53 41 c0 08 	MOV        $8+R7,R10
 2002a9c:	34 00 00 08 	CMP        $8,R6
 2002aa0:	78 93 f4 58 	BLT        @0x02001efc    // 2001efc <_vfprintf_r+0x354>
 2002aa4:	78 83 fc 04 	BRA        @0x020026ac    // 20026ac <_vfprintf_r+0xb04>
 2002aa8:	8c 14 89 01 	LW         20(SP),R1     | AND        $1,R1
 2002aac:	78 ab ff 44 	BNZ        @0x020029f4    // 20029f4 <_vfprintf_r+0xe4c>
 2002ab0:	dd d0 8e 01 	SW         R11,(R10)     | LDI        $1,R1
 2002ab4:	0c c6 80 04 	SW         R1,$4(R10)
 2002ab8:	44 c7 40 84 	SW         R8,$132(SP)
 2002abc:	34 c7 40 80 	SW         R6,$128(SP)
 2002ac0:	34 00 00 08 	CMP        $8,R6
 2002ac4:	78 93 ff b0 	BLT        @0x02002a78    // 2002a78 <_vfprintf_r+0xed0>
 2002ac8:	1b 43 40 7c 	MOV        $124+SP,R3
 2002acc:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2002ad0:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2002ad4:	02 00 90 e4 
 2002ad8:	0c 00 00 00 	CMP        $0,R1
 2002adc:	78 ab f7 e0 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2002ae0:	44 87 40 84 	LW         132(SP),R8
 2002ae4:	34 87 40 80 	LW         128(SP),R6
 2002ae8:	3b 43 40 b0 	MOV        $176+SP,R7
 2002aec:	0b 43 40 6d 	MOV        $109+SP,R1
 2002af0:	0c c5 c0 00 	SW         R1,(R7)
 2002af4:	0c 87 40 50 	LW         80(SP),R1
 2002af8:	0c c5 c0 04 	SW         R1,$4(R7)
 2002afc:	af 88 aa c0 	MOV        R1,R5         | ADD        R8,R5
 2002b00:	2c c7 40 84 	SW         R5,$132(SP)
 2002b04:	30 80 00 01 	ADD        $1,R6
 2002b08:	34 c7 40 80 	SW         R6,$128(SP)
 2002b0c:	53 41 c0 08 	MOV        $8+R7,R10
 2002b10:	34 00 00 08 	CMP        $8,R6
 2002b14:	78 93 f3 e4 	BLT        @0x02001efc    // 2001efc <_vfprintf_r+0x354>
 2002b18:	78 83 fb 90 	BRA        @0x020026ac    // 20026ac <_vfprintf_r+0xb04>
 2002b1c:	94 28 9c 2c 	LW         40(SP),R2     | LW         44(SP),R3
 2002b20:	2c c7 40 14 	SW         R5,$20(SP)
 2002b24:	2c 87 40 48 	LW         72(SP),R5
 2002b28:	da 7f a7 98 	ADD        $-1,R11       | MOV        R3,R4
 2002b2c:	a1 0f 8f a8 	AND        $15,R4        | MOV        R5,R1
 2002b30:	08 85 00 00 	ADD        R4,R1
 2002b34:	0d 84 40 00 	LB         (R1),R1
 2002b38:	0d c6 c0 00 	SB         R1,(R11)
 2002b3c:	23 40 80 00 	MOV        R2,R4
 2002b40:	21 80 00 1c 	LSL        $28,R4
 2002b44:	0b 40 c0 00 	MOV        R3,R1
 2002b48:	09 40 00 04 	LSR        $4,R1
 2002b4c:	33 40 80 00 	MOV        R2,R6
 2002b50:	31 40 00 04 	LSR        $4,R6
 2002b54:	13 41 80 00 	MOV        R6,R2
 2002b58:	20 c4 40 00 	OR         R1,R4
 2002b5c:	9f a0 93 00 	MOV        R4,R3         | CMP        $0,R2
 2002b60:	1c 08 00 00 	CMP.Z      $0,R3
 2002b64:	78 ab ff c0 	BNZ        @0x02002b28    // 2002b28 <_vfprintf_r+0xf80>
 2002b68:	b4 10 95 28 	LW         16(SP),R6     | SW         R2,$40(SP)
 2002b6c:	9d 2c ac 14 	SW         R3,$44(SP)    | LW         20(SP),R5
 2002b70:	0b 43 40 b0 	MOV        $176+SP,R1
 2002b74:	88 d8 8d 1c 	SUB        R11,R1        | SW         R1,$28(SP)
 2002b78:	c5 14 8b b8 	SW         R8,$20(SP)    | CMP        R7,R1
 2002b7c:	0b 51 c0 00 	MOV.LT     R7,R1
 2002b80:	8d 10 8e 00 	SW         R1,$16(SP)    | CLR        R1
 2002b84:	0c c7 40 34 	SW         R1,$52(SP)
 2002b88:	78 83 f2 7c 	BRA        @0x02001e08    // 2001e08 <_vfprintf_r+0x260>
 2002b8c:	be 00 9d 1c 	CLR        R7            | SW         R3,$28(SP)
 2002b90:	5b 43 40 b0 	MOV        $176+SP,R11
 2002b94:	8f 98 8b b8 	MOV        R3,R1         | CMP        R7,R1
 2002b98:	0b 51 c0 00 	MOV.LT     R7,R1
 2002b9c:	8d 10 8e 00 	SW         R1,$16(SP)    | CLR        R1
 2002ba0:	0c c7 40 34 	SW         R1,$52(SP)
 2002ba4:	78 83 f2 60 	BRA        @0x02001e08    // 2001e08 <_vfprintf_r+0x260>
 2002ba8:	8c 28 94 2c 	LW         40(SP),R1     | LW         44(SP),R2
 2002bac:	0c 00 00 00 	CMP        $0,R1
 2002bb0:	78 a8 0a b8 	BNZ        @0x0200366c    // 200366c <_vfprintf_r+0x1ac4>
 2002bb4:	14 00 00 0a 	CMP        $10,R2
 2002bb8:	78 b8 0a b0 	BNC        @0x0200366c    // 200366c <_vfprintf_r+0x1ac4>
 2002bbc:	0b 40 80 30 	MOV        $48+R2,R1
 2002bc0:	0d c7 40 af 	SB         R1,$175(SP)
 2002bc4:	c5 14 8e 01 	SW         R8,$20(SP)    | LDI        $1,R1
 2002bc8:	0c c7 40 1c 	SW         R1,$28(SP)
 2002bcc:	5b 43 40 af 	MOV        $175+SP,R11
 2002bd0:	0c 05 c0 00 	CMP        R7,R1
 2002bd4:	0b 51 c0 00 	MOV.LT     R7,R1
 2002bd8:	8d 10 8e 00 	SW         R1,$16(SP)    | CLR        R1
 2002bdc:	0c c7 40 34 	SW         R1,$52(SP)
 2002be0:	78 83 f2 24 	BRA        @0x02001e08    // 2001e08 <_vfprintf_r+0x260>
 2002be4:	1c 87 40 64 	LW         100(SP),R3
 2002be8:	1c 00 00 01 	CMP        $1,R3
 2002bec:	78 90 09 c4 	BLT        @0x020035b4    // 20035b4 <_vfprintf_r+0x1a0c>
 2002bf0:	b4 34 8c 38 	LW         52(SP),R6     | LW         56(SP),R1
 2002bf4:	34 04 40 00 	CMP        R1,R6
 2002bf8:	33 70 40 00 	MOV.GE     R1,R6
 2002bfc:	34 00 00 01 	CMP        $1,R6
 2002c00:	78 90 00 24 	BLT        @0x02002c28    // 2002c28 <_vfprintf_r+0x1080>
 2002c04:	5c c6 80 00 	SW         R11,(R10)
 2002c08:	34 c6 80 04 	SW         R6,$4(R10)
 2002c0c:	28 85 80 00 	ADD        R6,R5
 2002c10:	2c c7 40 84 	SW         R5,$132(SP)
 2002c14:	0c 87 40 80 	LW         128(SP),R1
 2002c18:	08 80 00 01 	ADD        $1,R1
 2002c1c:	0c c7 40 80 	SW         R1,$128(SP)
 2002c20:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2002c24:	78 b0 0c a0 	BGE        @0x020038c8    // 20038c8 <_vfprintf_r+0x1d20>
 2002c28:	8e 00 8b b0 	CLR        R1            | CMP        R6,R1
 2002c2c:	0b 51 80 00 	MOV.LT     R6,R1
 2002c30:	b4 34 b0 88 	LW         52(SP),R6     | SUB        R1,R6
 2002c34:	34 00 00 01 	CMP        $1,R6
 2002c38:	78 b0 08 b0 	BGE        @0x020034ec    // 20034ec <_vfprintf_r+0x1944>
 2002c3c:	14 87 40 64 	LW         100(SP),R2
 2002c40:	8c 38 93 88 	LW         56(SP),R1     | CMP        R1,R2
 2002c44:	78 90 07 58 	BLT        @0x020033a0    // 20033a0 <_vfprintf_r+0x17f8>
 2002c48:	8c 14 89 01 	LW         20(SP),R1     | AND        $1,R1
 2002c4c:	78 a8 07 50 	BNZ        @0x020033a0    // 20033a0 <_vfprintf_r+0x17f8>
 2002c50:	8c 38 bf 88 	LW         56(SP),R1     | MOV        R1,R7
 2002c54:	9c 34 b8 98 	LW         52(SP),R3     | SUB        R3,R7
 2002c58:	88 90 b7 88 	SUB        R2,R1         | MOV        R1,R6
 2002c5c:	3c 04 40 00 	CMP        R1,R7
 2002c60:	3b 70 40 00 	MOV.GE     R1,R7
 2002c64:	8e 00 bb 88 	CLR        R1            | CMP        R1,R7
 2002c68:	3b 50 40 00 	MOV.LT     R1,R7
 2002c6c:	b0 b8 b3 01 	SUB        R7,R6         | CMP        $1,R6
 2002c70:	78 93 f2 88 	BLT        @0x02001efc    // 2001efc <_vfprintf_r+0x354>
 2002c74:	0c 87 40 80 	LW         128(SP),R1
 2002c78:	34 00 00 11 	CMP        $17,R6
 2002c7c:	78 93 fa 04 	BLT        @0x02002684    // 2002684 <_vfprintf_r+0xadc>
 2002c80:	3c 87 40 20 	LW         32(SP),R7
 2002c84:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 2002c88:	12 40 ef ce 
 2002c8c:	95 d0 96 10 	SW         R2,(R10)      | LDI        $16,R2
 2002c90:	14 c6 80 04 	SW         R2,$4(R10)
 2002c94:	28 84 80 00 	ADD        R2,R5
 2002c98:	2c c7 40 84 	SW         R5,$132(SP)
 2002c9c:	08 80 00 01 	ADD        $1,R1
 2002ca0:	0c c7 40 80 	SW         R1,$128(SP)
 2002ca4:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2002ca8:	78 b0 08 10 	BGE        @0x020034bc    // 20034bc <_vfprintf_r+0x1914>
 2002cac:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 2002cb0:	78 93 f9 d0 	BLT        @0x02002684    // 2002684 <_vfprintf_r+0xadc>
 2002cb4:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 2002cb8:	12 40 ef ce 
 2002cbc:	95 d0 96 10 	SW         R2,(R10)      | LDI        $16,R2
 2002cc0:	14 c6 80 04 	SW         R2,$4(R10)
 2002cc4:	28 84 80 00 	ADD        R2,R5
 2002cc8:	2c c7 40 84 	SW         R5,$132(SP)
 2002ccc:	08 80 00 01 	ADD        $1,R1
 2002cd0:	0c c7 40 80 	SW         R1,$128(SP)
 2002cd4:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2002cd8:	78 93 ff d0 	BLT        @0x02002cac    // 2002cac <_vfprintf_r+0x1104>
 2002cdc:	78 80 07 dc 	BRA        @0x020034bc    // 20034bc <_vfprintf_r+0x1914>
 2002ce0:	3e 00 00 00 	CLR        R7
 2002ce4:	5b 43 40 b0 	MOV        $176+SP,R11
 2002ce8:	8f c0 8b b8 	MOV        R8,R1         | CMP        R7,R1
 2002cec:	0b 51 c0 00 	MOV.LT     R7,R1
 2002cf0:	8d 10 8e 00 	SW         R1,$16(SP)    | CLR        R1
 2002cf4:	0c c7 40 34 	SW         R1,$52(SP)
 2002cf8:	78 83 f1 0c 	BRA        @0x02001e08    // 2001e08 <_vfprintf_r+0x260>
 2002cfc:	2c 00 00 01 	CMP        $1,R5
 2002d00:	78 93 fd 74 	BLT        @0x02002a78    // 2002a78 <_vfprintf_r+0xed0>
 2002d04:	2c 00 00 11 	CMP        $17,R5
 2002d08:	78 90 00 34 	BLT        @0x02002d40    // 2002d40 <_vfprintf_r+0x1198>
 2002d0c:	54 87 40 20 	LW         32(SP),R10
 2002d10:	0a 03 00 40 	LDI        0x0200efce,R1  // 200efce <zeroes.0>
 2002d14:	0a 40 ef ce 
 2002d18:	8d b8 8e 10 	SW         R1,(R7)       | LDI        $16,R1
 2002d1c:	0c c5 c0 04 	SW         R1,$4(R7)
 2002d20:	40 84 40 00 	ADD        R1,R8
 2002d24:	44 c7 40 84 	SW         R8,$132(SP)
 2002d28:	30 80 00 01 	ADD        $1,R6
 2002d2c:	34 c7 40 80 	SW         R6,$128(SP)
 2002d30:	ba 08 b3 08 	ADD        $8,R7         | CMP        $8,R6
 2002d34:	78 b0 06 38 	BGE        @0x02003370    // 2003370 <_vfprintf_r+0x17c8>
 2002d38:	aa 70 ab 11 	ADD        $-16,R5       | CMP        $17,R5
 2002d3c:	78 b3 ff d0 	BGE        @0x02002d10    // 2002d10 <_vfprintf_r+0x1168>
 2002d40:	0a 03 00 40 	LDI        0x0200efce,R1  // 200efce <zeroes.0>
 2002d44:	0a 40 ef ce 
 2002d48:	0c c5 c0 00 	SW         R1,(R7)
 2002d4c:	2c c5 c0 04 	SW         R5,$4(R7)
 2002d50:	40 85 40 00 	ADD        R5,R8
 2002d54:	44 c7 40 84 	SW         R8,$132(SP)
 2002d58:	30 80 00 01 	ADD        $1,R6
 2002d5c:	34 c7 40 80 	SW         R6,$128(SP)
 2002d60:	34 00 00 08 	CMP        $8,R6
 2002d64:	78 b3 fd 60 	BGE        @0x02002ac8    // 2002ac8 <_vfprintf_r+0xf20>
 2002d68:	38 80 00 08 	ADD        $8,R7
 2002d6c:	78 83 fd 08 	BRA        @0x02002a78    // 2002a78 <_vfprintf_r+0xed0>
 2002d70:	94 24 8c 90 	LW         36(SP),R2     | LW         (R2),R1
 2002d74:	0d c7 40 88 	SB         R1,$136(SP)
 2002d78:	0e 00 00 00 	CLR        R1
 2002d7c:	0d c7 40 61 	SB         R1,$97(SP)
 2002d80:	0b 40 80 04 	MOV        $4+R2,R1
 2002d84:	8d 24 8e 01 	SW         R1,$36(SP)    | LDI        $1,R1
 2002d88:	8d 10 8d 1c 	SW         R1,$16(SP)    | SW         R1,$28(SP)
 2002d8c:	5b 43 40 88 	MOV        $136+SP,R11
 2002d90:	78 83 f2 40 	BRA        @0x02001fd4    // 2001fd4 <_vfprintf_r+0x42c>
 2002d94:	1c 00 00 00 	CMP        $0,R3
 2002d98:	78 ab f2 cc 	BNZ        @0x02002068    // 2002068 <_vfprintf_r+0x4c0>
 2002d9c:	97 a0 9f a8 	MOV        R4,R2         | MOV        R5,R3
 2002da0:	0b 43 00 00 	MOV        R12,R1
 2002da4:	78 83 f2 c4 	BRA        @0x0200206c    // 200206c <_vfprintf_r+0x4c4>
 2002da8:	14 00 00 00 	CMP        $0,R2
 2002dac:	1d ef 40 61 	SB.NZ      R3,$97(SP)
 2002db0:	97 c0 91 10 	MOV        R8,R2         | AND        $16,R2
 2002db4:	78 a8 00 54 	BNZ        @0x02002e0c    // 2002e0c <_vfprintf_r+0x1264>
 2002db8:	24 87 40 24 	LW         36(SP),R4
 2002dbc:	1b 41 00 04 	MOV        $4+R4,R3
 2002dc0:	0b 42 00 00 	MOV        R8,R1
 2002dc4:	08 40 00 40 	AND        $64,R1
 2002dc8:	78 88 03 04 	BZ         @0x020030d0    // 20030d0 <_vfprintf_r+0x1528>
 2002dcc:	0c 85 00 00 	LW         (R4),R1
 2002dd0:	08 40 ff ff 	AND        $65535,R1
 2002dd4:	8d 2c 95 28 	SW         R1,$44(SP)    | SW         R2,$40(SP)
 2002dd8:	9d 24 96 01 	SW         R3,$36(SP)    | LDI        $1,R2
 2002ddc:	0e 00 00 00 	CLR        R1
 2002de0:	0d c7 40 61 	SB         R1,$97(SP)
 2002de4:	2e 00 00 00 	CLR        R5
 2002de8:	78 83 ef b4 	BRA        @0x02001da0    // 2001da0 <_vfprintf_r+0x1f8>
 2002dec:	34 87 40 24 	LW         36(SP),R6
 2002df0:	0b 41 80 04 	MOV        $4+R6,R1
 2002df4:	b4 b0 b5 0c 	LW         (R6),R6       | SW         R6,$12(SP)
 2002df8:	34 00 00 00 	CMP        $0,R6
 2002dfc:	78 90 05 5c 	BLT        @0x0200335c    // 200335c <_vfprintf_r+0x17b4>
 2002e00:	8d 24 8f e0 	SW         R1,$36(SP)    | MOV        R12,R1
 2002e04:	78 83 f2 64 	BRA        @0x0200206c    // 200206c <_vfprintf_r+0x4c4>
 2002e08:	40 c0 00 10 	OR         $16,R8
 2002e0c:	9c 24 8c 98 	LW         36(SP),R3     | LW         (R3),R1
 2002e10:	14 84 c0 04 	LW         4(R3),R2
 2002e14:	8d 28 95 2c 	SW         R1,$40(SP)    | SW         R2,$44(SP)
 2002e18:	0b 40 c0 08 	MOV        $8+R3,R1
 2002e1c:	8d 24 96 01 	SW         R1,$36(SP)    | LDI        $1,R2
 2002e20:	0e 00 00 00 	CLR        R1
 2002e24:	0d c7 40 61 	SB         R1,$97(SP)
 2002e28:	2e 00 00 00 	CLR        R5
 2002e2c:	78 83 ef 70 	BRA        @0x02001da0    // 2001da0 <_vfprintf_r+0x1f8>
 2002e30:	40 c0 00 80 	OR         $128,R8
 2002e34:	0b 43 00 00 	MOV        R12,R1
 2002e38:	78 83 f2 30 	BRA        @0x0200206c    // 200206c <_vfprintf_r+0x4c4>
 2002e3c:	14 00 00 00 	CMP        $0,R2
 2002e40:	1d ef 40 61 	SB.NZ      R3,$97(SP)
 2002e44:	40 c0 00 10 	OR         $16,R8
 2002e48:	9c 24 8c 98 	LW         36(SP),R3     | LW         (R3),R1
 2002e4c:	14 84 c0 04 	LW         4(R3),R2
 2002e50:	0c c7 40 54 	SW         R1,$84(SP)
 2002e54:	14 c7 40 58 	SW         R2,$88(SP)
 2002e58:	8d 28 95 2c 	SW         R1,$40(SP)    | SW         R2,$44(SP)
 2002e5c:	0b 40 c0 08 	MOV        $8+R3,R1
 2002e60:	0c c7 40 24 	SW         R1,$36(SP)
 2002e64:	0c 87 40 54 	LW         84(SP),R1
 2002e68:	14 87 40 58 	LW         88(SP),R2
 2002e6c:	0c 00 00 00 	CMP        $0,R1
 2002e70:	78 90 00 0c 	BLT        @0x02002e80    // 2002e80 <_vfprintf_r+0x12d8>
 2002e74:	78 ab f3 98 	BNZ        @0x02002210    // 2002210 <_vfprintf_r+0x668>
 2002e78:	14 00 00 00 	CMP        $0,R2
 2002e7c:	78 bb f3 90 	BNC        @0x02002210    // 2002210 <_vfprintf_r+0x668>
 2002e80:	8c 28 94 2c 	LW         40(SP),R1     | LW         44(SP),R2
 2002e84:	11 03 ff ff 	XOR        $-1,R2
 2002e88:	09 03 ff ff 	XOR        $-1,R1
 2002e8c:	10 80 00 01 	ADD        $1,R2
 2002e90:	08 98 00 01 	ADD.C      $1,R1
 2002e94:	8d 28 95 2c 	SW         R1,$40(SP)    | SW         R2,$44(SP)
 2002e98:	0e 00 00 2d 	LDI        $45,R1
 2002e9c:	0d c7 40 61 	SB         R1,$97(SP)
 2002ea0:	ae 2d 96 01 	LDI        $45,R5        | LDI        $1,R2
 2002ea4:	78 83 ee f8 	BRA        @0x02001da0    // 2001da0 <_vfprintf_r+0x1f8>
 2002ea8:	3b 43 00 01 	MOV        $1+R12,R7
 2002eac:	35 87 00 00 	LB         (R12),R6
 2002eb0:	34 00 00 2a 	CMP        $42,R6
 2002eb4:	78 88 0d d4 	BZ         @0x02003c8c    // 2003c8c <_vfprintf_r+0x20e4>
 2002eb8:	0b 41 9f d0 	MOV        $-48+R6,R1
 2002ebc:	e7 b8 be 00 	MOV        R7,R12        | CLR        R7
 2002ec0:	0c 00 00 0a 	CMP        $10,R1
 2002ec4:	78 bb ee 6c 	BNC        @0x02001d34    // 2001d34 <_vfprintf_r+0x18c>
 2002ec8:	33 41 c0 00 	MOV        R7,R6
 2002ecc:	31 80 00 02 	LSL        $2,R6
 2002ed0:	b2 b8 b2 b0 	ADD        R7,R6         | ADD        R6,R6
 2002ed4:	b2 88 bf b0 	ADD        R1,R6         | MOV        R6,R7
 2002ed8:	60 80 00 01 	ADD        $1,R12
 2002edc:	35 87 3f ff 	LB         -1(R12),R6
 2002ee0:	0b 41 9f d0 	MOV        $-48+R6,R1
 2002ee4:	0c 00 00 0a 	CMP        $10,R1
 2002ee8:	78 bb ee 48 	BNC        @0x02001d34    // 2001d34 <_vfprintf_r+0x18c>
 2002eec:	33 41 c0 00 	MOV        R7,R6
 2002ef0:	31 80 00 02 	LSL        $2,R6
 2002ef4:	b2 b8 b2 b0 	ADD        R7,R6         | ADD        R6,R6
 2002ef8:	b2 88 bf b0 	ADD        R1,R6         | MOV        R6,R7
 2002efc:	60 80 00 01 	ADD        $1,R12
 2002f00:	35 87 3f ff 	LB         -1(R12),R6
 2002f04:	0b 41 9f d0 	MOV        $-48+R6,R1
 2002f08:	0c 00 00 0a 	CMP        $10,R1
 2002f0c:	78 9b ff b8 	BC         @0x02002ec8    // 2002ec8 <_vfprintf_r+0x1320>
 2002f10:	78 83 ee 20 	BRA        @0x02001d34    // 2001d34 <_vfprintf_r+0x18c>
 2002f14:	40 c0 00 08 	OR         $8,R8
 2002f18:	0b 43 00 00 	MOV        R12,R1
 2002f1c:	78 83 f1 4c 	BRA        @0x0200206c    // 200206c <_vfprintf_r+0x4c4>
 2002f20:	8c 24 94 88 	LW         36(SP),R1     | LW         (R1),R2
 2002f24:	95 2c 96 00 	SW         R2,$44(SP)    | CLR        R2
 2002f28:	14 c7 40 28 	SW         R2,$40(SP)
 2002f2c:	40 c0 00 02 	OR         $2,R8
 2002f30:	16 00 30 78 	LDI        $12408,R2
 2002f34:	15 47 40 62 	SH         R2,$98(SP)
 2002f38:	0b 40 40 04 	MOV        $4+R1,R1
 2002f3c:	0c c7 40 24 	SW         R1,$36(SP)
 2002f40:	0a 03 00 40 	LDI        0x0200efa3,R1  // 200efa3 <__call_exitprocs+0x243>
 2002f44:	0a 40 ef a3 
 2002f48:	0c c7 40 48 	SW         R1,$72(SP)
 2002f4c:	96 02 b6 78 	LDI        $2,R2         | LDI        $120,R6
 2002f50:	0e 00 00 00 	CLR        R1
 2002f54:	0d c7 40 61 	SB         R1,$97(SP)
 2002f58:	2e 00 00 00 	CLR        R5
 2002f5c:	78 83 ee 40 	BRA        @0x02001da0    // 2001da0 <_vfprintf_r+0x1f8>
 2002f60:	0c 87 40 24 	LW         36(SP),R1
 2002f64:	23 40 40 04 	MOV        $4+R1,R4
 2002f68:	dc 88 8e 00 	LW         (R1),R11      | CLR        R1
 2002f6c:	0d c7 40 61 	SB         R1,$97(SP)
 2002f70:	5c 00 00 00 	CMP        $0,R11
 2002f74:	78 88 05 20 	BZ         @0x02003498    // 2003498 <_vfprintf_r+0x18f0>
 2002f78:	3c 03 ff ff 	CMP        $-1,R7
 2002f7c:	78 88 07 b0 	BZ         @0x02003730    // 2003730 <_vfprintf_r+0x1b88>
 2002f80:	a5 10 9f b8 	SW         R4,$16(SP)    | MOV        R7,R3
 2002f84:	96 00 8f d8 	CLR        R2            | MOV        R11,R1
 2002f88:	87 fa fc f8 	JSR        0x02007044     // 2007044 <memchr>
 2002f8c:	02 00 70 44 
 2002f90:	8b 00 a4 10 	CMP        $0,R1         | LW         16(SP),R4
 2002f94:	78 88 0b a4 	BZ         @0x02003b3c    // 2003b3c <_vfprintf_r+0x1f94>
 2002f98:	88 d8 8d 1c 	SUB        R11,R1        | SW         R1,$28(SP)
 2002f9c:	2d 87 40 61 	LB         97(SP),R5
 2002fa0:	96 00 93 88 	CLR        R2            | CMP        R1,R2
 2002fa4:	13 50 40 00 	MOV.LT     R1,R2
 2002fa8:	95 10 a5 24 	SW         R2,$16(SP)    | SW         R4,$36(SP)
 2002fac:	c5 14 be 00 	SW         R8,$20(SP)    | CLR        R7
 2002fb0:	bd 34 ab 00 	SW         R7,$52(SP)    | CMP        $0,R5
 2002fb4:	78 ab ee 58 	BNZ        @0x02001e10    // 2001e10 <_vfprintf_r+0x268>
 2002fb8:	78 83 ee 5c 	BRA        @0x02001e18    // 2001e18 <_vfprintf_r+0x270>
 2002fbc:	14 00 00 00 	CMP        $0,R2
 2002fc0:	1d ef 40 61 	SB.NZ      R3,$97(SP)
 2002fc4:	94 24 8c 90 	LW         36(SP),R2     | LW         (R2),R1
 2002fc8:	92 04 95 24 	ADD        $4,R2         | SW         R2,$36(SP)
 2002fcc:	97 c0 91 10 	MOV        R8,R2         | AND        $16,R2
 2002fd0:	78 88 01 3c 	BZ         @0x02003110    // 2003110 <_vfprintf_r+0x1568>
 2002fd4:	14 87 40 18 	LW         24(SP),R2
 2002fd8:	14 c4 40 04 	SW         R2,$4(R1)
 2002fdc:	11 c0 00 1f 	ASR        $31,R2
 2002fe0:	14 c4 40 00 	SW         R2,(R1)
 2002fe4:	1d 87 00 00 	LB         (R12),R3
 2002fe8:	9b 25 8e 00 	CMP        $37,R3        | CLR        R1
 2002fec:	08 e8 00 01 	OR.NZ      $1,R1
 2002ff0:	9b 00 96 00 	CMP        $0,R3         | CLR        R2
 2002ff4:	10 e8 00 01 	OR.NZ      $1,R2
 2002ff8:	89 90 af e0 	AND        R2,R1         | MOV        R12,R5
 2002ffc:	0c 00 00 00 	CMP        $0,R1
 2003000:	78 ab ec b0 	BNZ        @0x02001cb4    // 2001cb4 <_vfprintf_r+0x10c>
 2003004:	78 83 ed 08 	BRA        @0x02001d10    // 2001d10 <_vfprintf_r+0x168>
 2003008:	1b 43 40 7c 	MOV        $124+SP,R3
 200300c:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2003010:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003014:	02 00 90 e4 
 2003018:	0c 00 00 00 	CMP        $0,R1
 200301c:	78 ab f2 a0 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003020:	44 87 40 84 	LW         132(SP),R8
 2003024:	34 87 40 80 	LW         128(SP),R6
 2003028:	3b 43 40 b0 	MOV        $176+SP,R7
 200302c:	78 83 fa 04 	BRA        @0x02002a34    // 2002a34 <_vfprintf_r+0xe8c>
 2003030:	1b 43 40 7c 	MOV        $124+SP,R3
 2003034:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2003038:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 200303c:	02 00 90 e4 
 2003040:	0c 00 00 00 	CMP        $0,R1
 2003044:	78 ab f2 78 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003048:	44 87 40 84 	LW         132(SP),R8
 200304c:	34 87 40 80 	LW         128(SP),R6
 2003050:	3b 43 40 b0 	MOV        $176+SP,R7
 2003054:	04 87 40 4c 	LW         76(SP),R0
 2003058:	04 c5 c0 00 	SW         R0,(R7)
 200305c:	04 87 40 44 	LW         68(SP),R0
 2003060:	04 c5 c0 04 	SW         R0,$4(R7)
 2003064:	40 84 00 00 	ADD        R0,R8
 2003068:	44 c7 40 84 	SW         R8,$132(SP)
 200306c:	30 80 00 01 	ADD        $1,R6
 2003070:	34 c7 40 80 	SW         R6,$128(SP)
 2003074:	ba 08 b3 08 	ADD        $8,R7         | CMP        $8,R6
 2003078:	78 93 f9 b8 	BLT        @0x02002a34    // 2002a34 <_vfprintf_r+0xe8c>
 200307c:	78 83 ff 88 	BRA        @0x02003008    // 2003008 <_vfprintf_r+0x1460>
 2003080:	8c 14 89 01 	LW         20(SP),R1     | AND        $1,R1
 2003084:	78 8b ee 74 	BZ         @0x02001efc    // 2001efc <_vfprintf_r+0x354>
 2003088:	0c 87 40 4c 	LW         76(SP),R1
 200308c:	0c c6 80 00 	SW         R1,(R10)
 2003090:	0c 87 40 44 	LW         68(SP),R1
 2003094:	0c c6 80 04 	SW         R1,$4(R10)
 2003098:	28 84 40 00 	ADD        R1,R5
 200309c:	2c c7 40 84 	SW         R5,$132(SP)
 20030a0:	0c 87 40 80 	LW         128(SP),R1
 20030a4:	08 80 00 01 	ADD        $1,R1
 20030a8:	0c c7 40 80 	SW         R1,$128(SP)
 20030ac:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 20030b0:	78 93 f5 84 	BLT        @0x02002638    // 2002638 <_vfprintf_r+0xa90>
 20030b4:	78 80 03 b0 	BRA        @0x02003468    // 2003468 <_vfprintf_r+0x18c0>
 20030b8:	94 a0 95 2c 	LW         (R4),R2       | SW         R2,$44(SP)
 20030bc:	8d 28 9d 24 	SW         R1,$40(SP)    | SW         R3,$36(SP)
 20030c0:	96 00 8e 00 	CLR        R2            | CLR        R1
 20030c4:	0d c7 40 61 	SB         R1,$97(SP)
 20030c8:	2e 00 00 00 	CLR        R5
 20030cc:	78 83 ec d0 	BRA        @0x02001da0    // 2001da0 <_vfprintf_r+0x1f8>
 20030d0:	94 a0 95 2c 	LW         (R4),R2       | SW         R2,$44(SP)
 20030d4:	8d 28 9d 24 	SW         R1,$40(SP)    | SW         R3,$36(SP)
 20030d8:	96 01 8e 00 	LDI        $1,R2         | CLR        R1
 20030dc:	0d c7 40 61 	SB         R1,$97(SP)
 20030e0:	2e 00 00 00 	CLR        R5
 20030e4:	78 83 ec b8 	BRA        @0x02001da0    // 2001da0 <_vfprintf_r+0x1f8>
 20030e8:	8f 9e 96 30 	MOV        $-2+R3,R1     | LDI        $48,R2
 20030ec:	15 c6 ff ff 	SB         R2,$-1(R11)
 20030f0:	13 43 40 b0 	MOV        $176+SP,R2
 20030f4:	90 88 95 1c 	SUB        R1,R2         | SW         R2,$28(SP)
 20030f8:	c5 14 df 88 	SW         R8,$20(SP)    | MOV        R1,R11
 20030fc:	8f 90 8b b8 	MOV        R2,R1         | CMP        R7,R1
 2003100:	0b 51 c0 00 	MOV.LT     R7,R1
 2003104:	8d 10 8e 00 	SW         R1,$16(SP)    | CLR        R1
 2003108:	0c c7 40 34 	SW         R1,$52(SP)
 200310c:	78 83 ec f8 	BRA        @0x02001e08    // 2001e08 <_vfprintf_r+0x260>
 2003110:	13 42 00 00 	MOV        R8,R2
 2003114:	10 40 00 40 	AND        $64,R2
 2003118:	14 87 40 18 	LW         24(SP),R2
 200311c:	15 6c 40 00 	SH.NZ      R2,(R1)
 2003120:	14 cc 40 00 	SW.Z       R2,(R1)
 2003124:	1d 87 00 00 	LB         (R12),R3
 2003128:	9b 25 8e 00 	CMP        $37,R3        | CLR        R1
 200312c:	08 e8 00 01 	OR.NZ      $1,R1
 2003130:	9b 00 96 00 	CMP        $0,R3         | CLR        R2
 2003134:	10 e8 00 01 	OR.NZ      $1,R2
 2003138:	89 90 af e0 	AND        R2,R1         | MOV        R12,R5
 200313c:	0c 00 00 00 	CMP        $0,R1
 2003140:	78 ab eb 70 	BNZ        @0x02001cb4    // 2001cb4 <_vfprintf_r+0x10c>
 2003144:	78 83 eb c8 	BRA        @0x02001d10    // 2001d10 <_vfprintf_r+0x168>
 2003148:	8c 98 8d 2c 	LW         (R3),R1       | SW         R1,$44(SP)
 200314c:	1b 40 40 00 	MOV        R1,R3
 2003150:	19 c0 00 1f 	ASR        $31,R3
 2003154:	1c c7 40 28 	SW         R3,$40(SP)
 2003158:	0c c7 40 58 	SW         R1,$88(SP)
 200315c:	1c c7 40 54 	SW         R3,$84(SP)
 2003160:	14 c7 40 24 	SW         R2,$36(SP)
 2003164:	78 83 f0 98 	BRA        @0x02002200    // 2002200 <_vfprintf_r+0x658>
 2003168:	8c a8 8d 2c 	LW         (R5),R1       | SW         R1,$44(SP)
 200316c:	9d 28 a5 24 	SW         R3,$40(SP)    | SW         R4,$36(SP)
 2003170:	78 83 ef 84 	BRA        @0x020020f8    // 20020f8 <_vfprintf_r+0x550>
 2003174:	0c 87 40 40 	LW         64(SP),R1
 2003178:	9f 88 94 3c 	MOV        R1,R3         | LW         60(SP),R2
 200317c:	23 40 80 00 	MOV        R2,R4
 2003180:	87 fa fc f8 	JSR        0x0200e36c     // 200e36c <__unorddf2>
 2003184:	02 00 e3 6c 
 2003188:	0c 00 00 00 	CMP        $0,R1
 200318c:	78 a8 0a 90 	BNZ        @0x02003c20    // 2003c20 <_vfprintf_r+0x2078>
 2003190:	87 b0 81 5f 	MOV        R6,R0         | AND        $-33,R0
 2003194:	85 10 bb 7f 	SW         R0,$16(SP)    | CMP        $-1,R7
 2003198:	78 88 05 c8 	BZ         @0x02003764    // 2003764 <_vfprintf_r+0x1bbc>
 200319c:	bb 00 97 88 	CMP        $0,R7         | MOV        R1,R2
 20031a0:	10 c8 00 01 	OR.Z       $1,R2
 20031a4:	04 00 00 47 	CMP        $71,R0
 20031a8:	08 c8 00 01 	OR.Z       $1,R1
 20031ac:	91 88 8f 90 	AND        R1,R2         | MOV        R2,R1
 20031b0:	08 40 00 ff 	AND        $255,R1
 20031b4:	78 88 05 b0 	BZ         @0x02003768    // 2003768 <_vfprintf_r+0x1bc0>
 20031b8:	03 42 00 00 	MOV        R8,R0
 20031bc:	00 c0 01 00 	OR         $256,R0
 20031c0:	04 c7 40 14 	SW         R0,$20(SP)
 20031c4:	04 87 40 40 	LW         64(SP),R0
 20031c8:	04 00 00 00 	CMP        $0,R0
 20031cc:	78 90 06 94 	BLT        @0x02003864    // 2003864 <_vfprintf_r+0x1cbc>
 20031d0:	3b 40 00 00 	MOV        R0,R7
 20031d4:	0b 43 40 74 	MOV        $116+SP,R1
 20031d8:	0c c7 40 08 	SW         R1,$8(SP)
 20031dc:	0b 43 40 68 	MOV        $104+SP,R1
 20031e0:	0c c7 40 04 	SW         R1,$4(SP)
 20031e4:	0b 43 40 64 	MOV        $100+SP,R1
 20031e8:	8d 00 ae 01 	SW         R1,(SP)       | LDI        $1,R5
 20031ec:	a6 02 97 80 	LDI        $2,R4         | MOV        R0,R2
 20031f0:	9c 3c 8c 20 	LW         60(SP),R3     | LW         32(SP),R1
 20031f4:	87 fa fc f8 	JSR        0x02004478     // 2004478 <_dtoa_r>
 20031f8:	02 00 44 78 
 20031fc:	df 88 bd 1c 	MOV        R1,R11        | SW         R7,$28(SP)
 2003200:	bf a8 8e 00 	MOV        R5,R7         | CLR        R1
 2003204:	0c c7 40 24 	SW         R1,$36(SP)
 2003208:	8f b8 97 c0 	MOV        R7,R1         | MOV        R8,R2
 200320c:	10 40 00 01 	AND        $1,R2
 2003210:	78 a8 05 e0 	BNZ        @0x020037f4    // 20037f4 <_vfprintf_r+0x1c4c>
 2003214:	0c 87 40 74 	LW         116(SP),R1
 2003218:	88 d8 8d 38 	SUB        R11,R1        | SW         R1,$56(SP)
 200321c:	0c 87 40 64 	LW         100(SP),R1
 2003220:	0c c7 40 34 	SW         R1,$52(SP)
 2003224:	8c 34 bb 88 	LW         52(SP),R1     | CMP        R1,R7
 2003228:	16 00 00 00 	CLR        R2
 200322c:	10 d0 00 01 	OR.LT      $1,R2
 2003230:	8b 7d 8e 00 	CMP        $-3,R1        | CLR        R1
 2003234:	08 d0 00 01 	OR.LT      $1,R1
 2003238:	10 c4 40 00 	OR         R1,R2
 200323c:	78 88 08 d4 	BZ         @0x02003b14    // 2003b14 <_vfprintf_r+0x1f6c>
 2003240:	30 83 ff fe 	ADD        $-2,R6
 2003244:	94 34 8f 97 	LW         52(SP),R2     | MOV        $-1+R2,R1
 2003248:	0c c7 40 64 	SW         R1,$100(SP)
 200324c:	35 c7 40 6d 	SB         R6,$109(SP)
 2003250:	0c 00 00 00 	CMP        $0,R1
 2003254:	78 90 09 bc 	BLT        @0x02003c14    // 2003c14 <_vfprintf_r+0x206c>
 2003258:	16 00 00 2b 	LDI        $43,R2
 200325c:	15 c7 40 6e 	SB         R2,$110(SP)
 2003260:	0c 00 00 0a 	CMP        $10,R1
 2003264:	78 90 09 64 	BLT        @0x02003bcc    // 2003bcc <_vfprintf_r+0x2024>
 2003268:	3b 43 40 7b 	MOV        $123+SP,R7
 200326c:	af b8 bf bf 	MOV        R7,R5         | MOV        $-1+R7,R7
 2003270:	1b 40 40 00 	MOV        R1,R3
 2003274:	1b c0 00 0a 	DIVS       $10,R3
 2003278:	13 40 c0 00 	MOV        R3,R2
 200327c:	11 80 00 02 	LSL        $2,R2
 2003280:	92 98 92 90 	ADD        R3,R2         | ADD        R2,R2
 2003284:	a7 88 a0 90 	MOV        R1,R4         | SUB        R2,R4
 2003288:	13 41 00 30 	MOV        $48+R4,R2
 200328c:	15 c5 7f ff 	SB         R2,$-1(R5)
 2003290:	97 88 8f 98 	MOV        R1,R2         | MOV        R3,R1
 2003294:	14 00 00 64 	CMP        $100,R2
 2003298:	78 b3 ff d0 	BGE        @0x0200326c    // 200326c <_vfprintf_r+0x16c4>
 200329c:	97 ae 8a 30 	MOV        $-2+R5,R2     | ADD        $48,R1
 20032a0:	0d c5 ff ff 	SB         R1,$-1(R7)
 20032a4:	14 07 40 7b 	CMP        $123+SP,R2
 20032a8:	78 b8 09 fc 	BNC        @0x02003ca8    // 2003ca8 <_vfprintf_r+0x2100>
 20032ac:	0b 43 40 6f 	MOV        $111+SP,R1
 20032b0:	92 01 8a 01 	ADD        $1,R2         | ADD        $1,R1
 20032b4:	1d 84 bf ff 	LB         -1(R2),R3
 20032b8:	1d c4 7f ff 	SB         R3,$-1(R1)
 20032bc:	14 07 40 7b 	CMP        $123+SP,R2
 20032c0:	78 ab ff ec 	BNZ        @0x020032b0    // 20032b0 <_vfprintf_r+0x1708>
 20032c4:	13 43 40 7d 	MOV        $125+SP,R2
 20032c8:	10 05 40 00 	SUB        R5,R2
 20032cc:	0b 43 40 6f 	MOV        $111+SP,R1
 20032d0:	08 84 80 00 	ADD        R2,R1
 20032d4:	13 43 40 6d 	MOV        $109+SP,R2
 20032d8:	08 04 80 00 	SUB        R2,R1
 20032dc:	0c c7 40 50 	SW         R1,$80(SP)
 20032e0:	9f 88 94 38 	MOV        R1,R3         | LW         56(SP),R2
 20032e4:	8f 90 8a 98 	MOV        R2,R1         | ADD        R3,R1
 20032e8:	8d 1c 93 02 	SW         R1,$28(SP)    | CMP        $2,R2
 20032ec:	78 90 07 54 	BLT        @0x02003a44    // 2003a44 <_vfprintf_r+0x1e9c>
 20032f0:	0c 87 40 1c 	LW         28(SP),R1
 20032f4:	14 87 40 44 	LW         68(SP),R2
 20032f8:	8a 90 8d 1c 	ADD        R2,R1         | SW         R1,$28(SP)
 20032fc:	96 00 93 88 	CLR        R2            | CMP        R1,R2
 2003300:	13 50 40 00 	MOV.LT     R1,R2
 2003304:	95 10 8e 00 	SW         R2,$16(SP)    | CLR        R1
 2003308:	0c c7 40 34 	SW         R1,$52(SP)
 200330c:	8c 24 8b 00 	LW         36(SP),R1     | CMP        $0,R1
 2003310:	78 88 07 ec 	BZ         @0x02003b00    // 2003b00 <_vfprintf_r+0x1f58>
 2003314:	0e 00 00 2d 	LDI        $45,R1
 2003318:	0d c7 40 61 	SB         R1,$97(SP)
 200331c:	8c 30 8d 24 	LW         48(SP),R1     | SW         R1,$36(SP)
 2003320:	be 00 8c 10 	CLR        R7            | LW         16(SP),R1
 2003324:	8a 01 8d 10 	ADD        $1,R1         | SW         R1,$16(SP)
 2003328:	78 83 ea ec 	BRA        @0x02001e18    // 2001e18 <_vfprintf_r+0x270>
 200332c:	1b 43 40 7c 	MOV        $124+SP,R3
 2003330:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2003334:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003338:	02 00 90 e4 
 200333c:	0c 00 00 00 	CMP        $0,R1
 2003340:	78 ab ef 7c 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003344:	2c 87 40 84 	LW         132(SP),R5
 2003348:	53 43 40 b0 	MOV        $176+SP,R10
 200334c:	0c 87 40 64 	LW         100(SP),R1
 2003350:	94 38 8b 90 	LW         56(SP),R2     | CMP        R2,R1
 2003354:	78 93 f2 b4 	BLT        @0x0200260c    // 200260c <_vfprintf_r+0xa64>
 2003358:	78 83 fd 24 	BRA        @0x02003080    // 2003080 <_vfprintf_r+0x14d8>
 200335c:	33 41 9f ff 	MOV        $-1+R6,R6
 2003360:	31 03 ff ff 	XOR        $-1,R6
 2003364:	b5 0c 8d 24 	SW         R6,$12(SP)    | SW         R1,$36(SP)
 2003368:	40 c0 00 04 	OR         $4,R8
 200336c:	78 83 ec f8 	BRA        @0x02002068    // 2002068 <_vfprintf_r+0x4c0>
 2003370:	1b 43 40 7c 	MOV        $124+SP,R3
 2003374:	97 c8 8f d0 	MOV        R9,R2         | MOV        R10,R1
 2003378:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 200337c:	02 00 90 e4 
 2003380:	0c 00 00 00 	CMP        $0,R1
 2003384:	78 ab ef 38 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003388:	44 87 40 84 	LW         132(SP),R8
 200338c:	34 87 40 80 	LW         128(SP),R6
 2003390:	3b 43 40 b0 	MOV        $176+SP,R7
 2003394:	aa 70 ab 11 	ADD        $-16,R5       | CMP        $17,R5
 2003398:	78 b3 f9 74 	BGE        @0x02002d10    // 2002d10 <_vfprintf_r+0x1168>
 200339c:	78 83 f9 a0 	BRA        @0x02002d40    // 2002d40 <_vfprintf_r+0x1198>
 20033a0:	0c 87 40 4c 	LW         76(SP),R1
 20033a4:	0c c6 80 00 	SW         R1,(R10)
 20033a8:	0c 87 40 44 	LW         68(SP),R1
 20033ac:	0c c6 80 04 	SW         R1,$4(R10)
 20033b0:	28 84 40 00 	ADD        R1,R5
 20033b4:	2c c7 40 84 	SW         R5,$132(SP)
 20033b8:	0c 87 40 80 	LW         128(SP),R1
 20033bc:	08 80 00 01 	ADD        $1,R1
 20033c0:	0c c7 40 80 	SW         R1,$128(SP)
 20033c4:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 20033c8:	78 b0 04 d4 	BGE        @0x020038a0    // 20038a0 <_vfprintf_r+0x1cf8>
 20033cc:	8c 38 bf 88 	LW         56(SP),R1     | MOV        R1,R7
 20033d0:	9c 34 b8 98 	LW         52(SP),R3     | SUB        R3,R7
 20033d4:	88 90 b7 88 	SUB        R2,R1         | MOV        R1,R6
 20033d8:	3c 04 40 00 	CMP        R1,R7
 20033dc:	3b 70 40 00 	MOV.GE     R1,R7
 20033e0:	3c 00 00 01 	CMP        $1,R7
 20033e4:	78 93 f8 7c 	BLT        @0x02002c64    // 2002c64 <_vfprintf_r+0x10bc>
 20033e8:	da 98 dd d0 	ADD        R3,R11        | SW         R11,(R10)
 20033ec:	3c c6 80 04 	SW         R7,$4(R10)
 20033f0:	28 85 c0 00 	ADD        R7,R5
 20033f4:	2c c7 40 84 	SW         R5,$132(SP)
 20033f8:	0c 87 40 80 	LW         128(SP),R1
 20033fc:	08 80 00 01 	ADD        $1,R1
 2003400:	0c c7 40 80 	SW         R1,$128(SP)
 2003404:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2003408:	78 93 f8 58 	BLT        @0x02002c64    // 2002c64 <_vfprintf_r+0x10bc>
 200340c:	1b 43 40 7c 	MOV        $124+SP,R3
 2003410:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2003414:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003418:	02 00 90 e4 
 200341c:	0c 00 00 00 	CMP        $0,R1
 2003420:	78 ab ee 9c 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003424:	0c 87 40 64 	LW         100(SP),R1
 2003428:	b4 38 b0 88 	LW         56(SP),R6     | SUB        R1,R6
 200342c:	2c 87 40 84 	LW         132(SP),R5
 2003430:	53 43 40 b0 	MOV        $176+SP,R10
 2003434:	78 83 f8 2c 	BRA        @0x02002c64    // 2002c64 <_vfprintf_r+0x10bc>
 2003438:	1b 43 40 7c 	MOV        $124+SP,R3
 200343c:	97 c8 8f b8 	MOV        R9,R2         | MOV        R7,R1
 2003440:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003444:	02 00 90 e4 
 2003448:	0c 00 00 00 	CMP        $0,R1
 200344c:	78 ab ee 70 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003450:	2c 87 40 84 	LW         132(SP),R5
 2003454:	0c 87 40 80 	LW         128(SP),R1
 2003458:	53 43 40 b0 	MOV        $176+SP,R10
 200345c:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 2003460:	78 b3 f1 f0 	BGE        @0x02002654    // 2002654 <_vfprintf_r+0xaac>
 2003464:	78 83 f2 1c 	BRA        @0x02002684    // 2002684 <_vfprintf_r+0xadc>
 2003468:	1b 43 40 7c 	MOV        $124+SP,R3
 200346c:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2003470:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003474:	02 00 90 e4 
 2003478:	0c 00 00 00 	CMP        $0,R1
 200347c:	78 ab ee 40 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003480:	2c 87 40 84 	LW         132(SP),R5
 2003484:	53 43 40 b0 	MOV        $176+SP,R10
 2003488:	b4 38 b2 7f 	LW         56(SP),R6     | ADD        $-1,R6
 200348c:	34 00 00 01 	CMP        $1,R6
 2003490:	78 93 ea 68 	BLT        @0x02001efc    // 2001efc <_vfprintf_r+0x354>
 2003494:	78 83 f1 ac 	BRA        @0x02002644    // 2002644 <_vfprintf_r+0xa9c>
 2003498:	8e 06 8b b8 	LDI        $6,R1         | CMP        R7,R1
 200349c:	3b 58 40 00 	MOV.C      R1,R7
 20034a0:	bd 1c bd 10 	SW         R7,$28(SP)    | SW         R7,$16(SP)
 20034a4:	24 c7 40 24 	SW         R4,$36(SP)
 20034a8:	5a 03 00 40 	LDI        0x0200efc5,R11 // 200efc5 <__call_exitprocs+0x265>
 20034ac:	5a 40 ef c5 
 20034b0:	c5 14 be 00 	SW         R8,$20(SP)    | CLR        R7
 20034b4:	3c c7 40 34 	SW         R7,$52(SP)
 20034b8:	78 83 e9 5c 	BRA        @0x02001e18    // 2001e18 <_vfprintf_r+0x270>
 20034bc:	1b 43 40 7c 	MOV        $124+SP,R3
 20034c0:	97 c8 8f b8 	MOV        R9,R2         | MOV        R7,R1
 20034c4:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20034c8:	02 00 90 e4 
 20034cc:	0c 00 00 00 	CMP        $0,R1
 20034d0:	78 ab ed ec 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 20034d4:	2c 87 40 84 	LW         132(SP),R5
 20034d8:	0c 87 40 80 	LW         128(SP),R1
 20034dc:	53 43 40 b0 	MOV        $176+SP,R10
 20034e0:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 20034e4:	78 b3 f7 cc 	BGE        @0x02002cb4    // 2002cb4 <_vfprintf_r+0x110c>
 20034e8:	78 83 f1 98 	BRA        @0x02002684    // 2002684 <_vfprintf_r+0xadc>
 20034ec:	0c 87 40 80 	LW         128(SP),R1
 20034f0:	34 00 00 11 	CMP        $17,R6
 20034f4:	78 90 00 34 	BLT        @0x0200352c    // 200352c <_vfprintf_r+0x1984>
 20034f8:	3c 87 40 20 	LW         32(SP),R7
 20034fc:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 2003500:	12 40 ef ce 
 2003504:	95 d0 96 10 	SW         R2,(R10)      | LDI        $16,R2
 2003508:	14 c6 80 04 	SW         R2,$4(R10)
 200350c:	28 84 80 00 	ADD        R2,R5
 2003510:	2c c7 40 84 	SW         R5,$132(SP)
 2003514:	08 80 00 01 	ADD        $1,R1
 2003518:	0c c7 40 80 	SW         R1,$128(SP)
 200351c:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2003520:	78 b0 00 60 	BGE        @0x02003584    // 2003584 <_vfprintf_r+0x19dc>
 2003524:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 2003528:	78 b3 ff d0 	BGE        @0x020034fc    // 20034fc <_vfprintf_r+0x1954>
 200352c:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 2003530:	12 40 ef ce 
 2003534:	14 c6 80 00 	SW         R2,(R10)
 2003538:	34 c6 80 04 	SW         R6,$4(R10)
 200353c:	28 85 80 00 	ADD        R6,R5
 2003540:	2c c7 40 84 	SW         R5,$132(SP)
 2003544:	08 80 00 01 	ADD        $1,R1
 2003548:	0c c7 40 80 	SW         R1,$128(SP)
 200354c:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2003550:	78 93 f6 e8 	BLT        @0x02002c3c    // 2002c3c <_vfprintf_r+0x1094>
 2003554:	1b 43 40 7c 	MOV        $124+SP,R3
 2003558:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 200355c:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003560:	02 00 90 e4 
 2003564:	0c 00 00 00 	CMP        $0,R1
 2003568:	78 ab ed 54 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 200356c:	2c 87 40 84 	LW         132(SP),R5
 2003570:	53 43 40 b0 	MOV        $176+SP,R10
 2003574:	14 87 40 64 	LW         100(SP),R2
 2003578:	8c 38 93 88 	LW         56(SP),R1     | CMP        R1,R2
 200357c:	78 93 fe 20 	BLT        @0x020033a0    // 20033a0 <_vfprintf_r+0x17f8>
 2003580:	78 83 f6 c4 	BRA        @0x02002c48    // 2002c48 <_vfprintf_r+0x10a0>
 2003584:	1b 43 40 7c 	MOV        $124+SP,R3
 2003588:	97 c8 8f b8 	MOV        R9,R2         | MOV        R7,R1
 200358c:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003590:	02 00 90 e4 
 2003594:	0c 00 00 00 	CMP        $0,R1
 2003598:	78 ab ed 24 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 200359c:	2c 87 40 84 	LW         132(SP),R5
 20035a0:	0c 87 40 80 	LW         128(SP),R1
 20035a4:	53 43 40 b0 	MOV        $176+SP,R10
 20035a8:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 20035ac:	78 b3 ff 4c 	BGE        @0x020034fc    // 20034fc <_vfprintf_r+0x1954>
 20035b0:	78 83 ff 78 	BRA        @0x0200352c    // 200352c <_vfprintf_r+0x1984>
 20035b4:	0a 03 00 40 	LDI        0x0200efcc,R1  // 200efcc <__call_exitprocs+0x26c>
 20035b8:	0a 40 ef cc 
 20035bc:	8d d0 8e 01 	SW         R1,(R10)      | LDI        $1,R1
 20035c0:	0c c6 80 04 	SW         R1,$4(R10)
 20035c4:	28 84 40 00 	ADD        R1,R5
 20035c8:	2c c7 40 84 	SW         R5,$132(SP)
 20035cc:	0c 87 40 80 	LW         128(SP),R1
 20035d0:	08 80 00 01 	ADD        $1,R1
 20035d4:	0c c7 40 80 	SW         R1,$128(SP)
 20035d8:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 20035dc:	78 b0 00 64 	BGE        @0x02003644    // 2003644 <_vfprintf_r+0x1a9c>
 20035e0:	0c 87 40 38 	LW         56(SP),R1
 20035e4:	08 c4 c0 00 	OR         R3,R1
 20035e8:	78 88 03 14 	BZ         @0x02003900    // 2003900 <_vfprintf_r+0x1d58>
 20035ec:	0c 87 40 4c 	LW         76(SP),R1
 20035f0:	0c c6 80 00 	SW         R1,(R10)
 20035f4:	0c 87 40 44 	LW         68(SP),R1
 20035f8:	0c c6 80 04 	SW         R1,$4(R10)
 20035fc:	97 88 92 a8 	MOV        R1,R2         | ADD        R5,R2
 2003600:	14 c7 40 84 	SW         R2,$132(SP)
 2003604:	0c 87 40 80 	LW         128(SP),R1
 2003608:	08 80 00 01 	ADD        $1,R1
 200360c:	0c c7 40 80 	SW         R1,$128(SP)
 2003610:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 2003614:	78 b0 03 1c 	BGE        @0x02003934    // 2003934 <_vfprintf_r+0x1d8c>
 2003618:	1c 00 00 00 	CMP        $0,R3
 200361c:	78 90 03 44 	BLT        @0x02003964    // 2003964 <_vfprintf_r+0x1dbc>
 2003620:	dd d0 9c 38 	SW         R11,(R10)     | LW         56(SP),R3
 2003624:	1c c6 80 04 	SW         R3,$4(R10)
 2003628:	af 98 aa 90 	MOV        R3,R5         | ADD        R2,R5
 200362c:	2c c7 40 84 	SW         R5,$132(SP)
 2003630:	08 80 00 01 	ADD        $1,R1
 2003634:	0c c7 40 80 	SW         R1,$128(SP)
 2003638:	0c 00 00 08 	CMP        $8,R1
 200363c:	78 93 e8 b8 	BLT        @0x02001ef8    // 2001ef8 <_vfprintf_r+0x350>
 2003640:	78 83 f0 68 	BRA        @0x020026ac    // 20026ac <_vfprintf_r+0xb04>
 2003644:	1b 43 40 7c 	MOV        $124+SP,R3
 2003648:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 200364c:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003650:	02 00 90 e4 
 2003654:	0c 00 00 00 	CMP        $0,R1
 2003658:	78 ab ec 64 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 200365c:	1c 87 40 64 	LW         100(SP),R3
 2003660:	2c 87 40 84 	LW         132(SP),R5
 2003664:	53 43 40 b0 	MOV        $176+SP,R10
 2003668:	78 83 ff 74 	BRA        @0x020035e0    // 20035e0 <_vfprintf_r+0x1a38>
 200366c:	5b 43 40 b0 	MOV        $176+SP,R11
 2003670:	b5 10 c5 14 	SW         R6,$16(SP)    | SW         R8,$20(SP)
 2003674:	bd 1c b4 28 	SW         R7,$28(SP)    | LW         40(SP),R6
 2003678:	bc 2c d5 30 	LW         44(SP),R7     | SW         R10,$48(SP)
 200367c:	53 42 40 00 	MOV        R9,R10
 2003680:	da 7f 9e 00 	ADD        $-1,R11       | CLR        R3
 2003684:	a6 0a 8f b0 	LDI        $10,R4        | MOV        R6,R1
 2003688:	13 41 c0 00 	MOV        R7,R2
 200368c:	87 fa fc f8 	JSR        0x0200ca30     // 200ca30 <__umoddi3>
 2003690:	02 00 ca 30 
 2003694:	10 80 00 30 	ADD        $48,R2
 2003698:	15 c6 c0 00 	SB         R2,(R11)
 200369c:	c7 b0 cf b8 	MOV        R6,R8         | MOV        R7,R9
 20036a0:	9e 00 a6 0a 	CLR        R3            | LDI        $10,R4
 20036a4:	8f b0 97 b8 	MOV        R6,R1         | MOV        R7,R2
 20036a8:	87 fa fc f8 	JSR        0x0200c4f4     // 200c4f4 <__udivdi3>
 20036ac:	02 00 c4 f4 
 20036b0:	b7 88 bf 90 	MOV        R1,R6         | MOV        R2,R7
 20036b4:	44 00 00 00 	CMP        $0,R8
 20036b8:	78 ab ff c4 	BNZ        @0x02003680    // 2003680 <_vfprintf_r+0x1ad8>
 20036bc:	4c 00 00 0a 	CMP        $10,R9
 20036c0:	78 bb ff bc 	BNC        @0x02003680    // 2003680 <_vfprintf_r+0x1ad8>
 20036c4:	b5 28 bd 2c 	SW         R6,$40(SP)    | SW         R7,$44(SP)
 20036c8:	b4 10 bc 1c 	LW         16(SP),R6     | LW         28(SP),R7
 20036cc:	cf d0 d4 30 	MOV        R10,R9        | LW         48(SP),R10
 20036d0:	0b 43 40 b0 	MOV        $176+SP,R1
 20036d4:	88 d8 8d 1c 	SUB        R11,R1        | SW         R1,$28(SP)
 20036d8:	78 83 f2 ec 	BRA        @0x020029c8    // 20029c8 <_vfprintf_r+0xe20>
 20036dc:	4b 41 c0 00 	MOV        R7,R9
 20036e0:	0d 06 40 0c 	LH         12(R9),R1
 20036e4:	08 40 00 40 	AND        $64,R1
 20036e8:	78 8b eb e0 	BZ         @0x020022cc    // 20022cc <_vfprintf_r+0x724>
 20036ec:	78 80 03 20 	BRA        @0x02003a10    // 2003a10 <_vfprintf_r+0x1e68>
 20036f0:	14 00 00 00 	CMP        $0,R2
 20036f4:	78 88 00 04 	BZ         @0x020036fc    // 20036fc <_vfprintf_r+0x1b54>
 20036f8:	1d c7 40 61 	SB         R3,$97(SP)
 20036fc:	34 00 00 00 	CMP        $0,R6
 2003700:	78 ab e8 b8 	BNZ        @0x02001fbc    // 2001fbc <_vfprintf_r+0x414>
 2003704:	0c 87 40 84 	LW         132(SP),R1
 2003708:	0c 00 00 00 	CMP        $0,R1
 200370c:	78 8b eb b0 	BZ         @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003710:	1b 43 40 7c 	MOV        $124+SP,R3
 2003714:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2003718:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 200371c:	02 00 90 e4 
 2003720:	0d 06 40 0c 	LH         12(R9),R1
 2003724:	08 40 00 40 	AND        $64,R1
 2003728:	78 8b eb a0 	BZ         @0x020022cc    // 20022cc <_vfprintf_r+0x724>
 200372c:	78 80 02 e0 	BRA        @0x02003a10    // 2003a10 <_vfprintf_r+0x1e68>
 2003730:	a5 14 8f d8 	SW         R4,$20(SP)    | MOV        R11,R1
 2003734:	87 fa fc f8 	JSR        0x0200900c     // 200900c <strlen>
 2003738:	02 00 90 0c 
 200373c:	0c c7 40 1c 	SW         R1,$28(SP)
 2003740:	2d 87 40 61 	LB         97(SP),R5
 2003744:	96 00 8b 90 	CLR        R2            | CMP        R2,R1
 2003748:	0b 50 80 00 	MOV.LT     R2,R1
 200374c:	8d 10 a4 14 	SW         R1,$16(SP)    | LW         20(SP),R4
 2003750:	a5 24 c5 14 	SW         R4,$36(SP)    | SW         R8,$20(SP)
 2003754:	be 00 95 34 	CLR        R7            | SW         R2,$52(SP)
 2003758:	2c 00 00 00 	CMP        $0,R5
 200375c:	78 ab e6 b0 	BNZ        @0x02001e10    // 2001e10 <_vfprintf_r+0x268>
 2003760:	78 83 e6 b4 	BRA        @0x02001e18    // 2001e18 <_vfprintf_r+0x270>
 2003764:	3e 00 00 06 	LDI        $6,R7
 2003768:	03 42 00 00 	MOV        R8,R0
 200376c:	00 c0 01 00 	OR         $256,R0
 2003770:	04 c7 40 14 	SW         R0,$20(SP)
 2003774:	04 87 40 40 	LW         64(SP),R0
 2003778:	04 00 00 00 	CMP        $0,R0
 200377c:	78 90 00 e8 	BLT        @0x02003868    // 2003868 <_vfprintf_r+0x1cc0>
 2003780:	85 1c 86 00 	SW         R0,$28(SP)    | CLR        R0
 2003784:	04 c7 40 24 	SW         R0,$36(SP)
 2003788:	04 87 40 10 	LW         16(SP),R0
 200378c:	04 00 00 46 	CMP        $70,R0
 2003790:	78 a8 03 c4 	BNZ        @0x02003b58    // 2003b58 <_vfprintf_r+0x1fb0>
 2003794:	0b 43 40 74 	MOV        $116+SP,R1
 2003798:	0c c7 40 08 	SW         R1,$8(SP)
 200379c:	0b 43 40 68 	MOV        $104+SP,R1
 20037a0:	0c c7 40 04 	SW         R1,$4(SP)
 20037a4:	0b 43 40 64 	MOV        $100+SP,R1
 20037a8:	8d 00 af b8 	SW         R1,(SP)       | MOV        R7,R5
 20037ac:	a6 03 94 1c 	LDI        $3,R4         | LW         28(SP),R2
 20037b0:	9c 3c 8c 20 	LW         60(SP),R3     | LW         32(SP),R1
 20037b4:	87 fa fc f8 	JSR        0x02004478     // 2004478 <_dtoa_r>
 20037b8:	02 00 44 78 
 20037bc:	5b 40 40 00 	MOV        R1,R11
 20037c0:	0d 84 40 00 	LB         (R1),R1
 20037c4:	8b 30 ae 00 	CMP        $48,R1        | CLR        R5
 20037c8:	28 c8 00 01 	OR.Z       $1,R5
 20037cc:	9e 00 a6 00 	CLR        R3            | CLR        R4
 20037d0:	8c 1c 94 3c 	LW         28(SP),R1     | LW         60(SP),R2
 20037d4:	87 fa fc f8 	JSR        0x0200e1fc     // 200e1fc <__nedf2>
 20037d8:	02 00 e1 fc 
 20037dc:	8b 00 8e 00 	CMP        $0,R1         | CLR        R1
 20037e0:	08 e8 00 01 	OR.NZ      $1,R1
 20037e4:	08 45 40 00 	AND        R5,R1
 20037e8:	0c 87 40 64 	LW         100(SP),R1
 20037ec:	78 a8 02 70 	BNZ        @0x02003a60    // 2003a60 <_vfprintf_r+0x1eb8>
 20037f0:	08 85 c0 00 	ADD        R7,R1
 20037f4:	af d8 aa 88 	MOV        R11,R5        | ADD        R1,R5
 20037f8:	9e 00 a6 00 	CLR        R3            | CLR        R4
 20037fc:	8c 1c 94 3c 	LW         28(SP),R1     | LW         60(SP),R2
 2003800:	87 fa fc f8 	JSR        0x0200e1a0     // 200e1a0 <__eqdf2>
 2003804:	02 00 e1 a0 
 2003808:	0c 00 00 00 	CMP        $0,R1
 200380c:	78 a8 02 a8 	BNZ        @0x02003ab8    // 2003ab8 <_vfprintf_r+0x1f10>
 2003810:	0b 41 40 00 	MOV        R5,R1
 2003814:	88 d8 8d 38 	SUB        R11,R1        | SW         R1,$56(SP)
 2003818:	0c 87 40 64 	LW         100(SP),R1
 200381c:	8d 34 8c 10 	SW         R1,$52(SP)    | LW         16(SP),R1
 2003820:	0c 00 00 47 	CMP        $71,R1
 2003824:	78 8b f9 fc 	BZ         @0x02003224    // 2003224 <_vfprintf_r+0x167c>
 2003828:	34 00 00 66 	CMP        $102,R6
 200382c:	78 ab fa 14 	BNZ        @0x02003244    // 2003244 <_vfprintf_r+0x169c>
 2003830:	8f c0 89 01 	MOV        R8,R1         | AND        $1,R1
 2003834:	08 c5 c0 00 	OR         R7,R1
 2003838:	94 34 93 01 	LW         52(SP),R2     | CMP        $1,R2
 200383c:	78 90 02 64 	BLT        @0x02003aa4    // 2003aa4 <_vfprintf_r+0x1efc>
 2003840:	8b 00 8f 90 	CMP        $0,R1         | MOV        R2,R1
 2003844:	78 88 02 68 	BZ         @0x02003ab0    // 2003ab0 <_vfprintf_r+0x1f08>
 2003848:	14 87 40 44 	LW         68(SP),R2
 200384c:	8a 90 8a b8 	ADD        R2,R1         | ADD        R7,R1
 2003850:	8d 1c 96 00 	SW         R1,$28(SP)    | CLR        R2
 2003854:	14 04 40 00 	CMP        R1,R2
 2003858:	13 50 40 00 	MOV.LT     R1,R2
 200385c:	14 c7 40 10 	SW         R2,$16(SP)
 2003860:	78 83 fa a8 	BRA        @0x0200330c    // 200330c <_vfprintf_r+0x1764>
 2003864:	3e 00 00 01 	LDI        $1,R7
 2003868:	0a 00 00 01 	BREV       $1,R1
 200386c:	01 04 40 00 	XOR        R1,R0
 2003870:	85 1c 86 2d 	SW         R0,$28(SP)    | LDI        $45,R0
 2003874:	04 c7 40 24 	SW         R0,$36(SP)
 2003878:	78 83 ff 0c 	BRA        @0x02003788    // 2003788 <_vfprintf_r+0x1be0>
 200387c:	0e 00 00 2d 	LDI        $45,R1
 2003880:	0d c7 40 61 	SB         R1,$97(SP)
 2003884:	2e 00 00 2d 	LDI        $45,R5
 2003888:	34 00 00 48 	CMP        $72,R6
 200388c:	5a 33 00 40 	LDI.GE     0x0200ef97,R11 // 200ef97 <__call_exitprocs+0x237>
 2003890:	5a 70 ef 97 
 2003894:	5a 13 00 40 	LDI.LT     0x0200ef93,R11 // 200ef93 <__call_exitprocs+0x233>
 2003898:	5a 50 ef 93 
 200389c:	78 83 ea f0 	BRA        @0x02002390    // 2002390 <_vfprintf_r+0x7e8>
 20038a0:	1b 43 40 7c 	MOV        $124+SP,R3
 20038a4:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 20038a8:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20038ac:	02 00 90 e4 
 20038b0:	0c 00 00 00 	CMP        $0,R1
 20038b4:	78 ab ea 08 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 20038b8:	14 87 40 64 	LW         100(SP),R2
 20038bc:	2c 87 40 84 	LW         132(SP),R5
 20038c0:	53 43 40 b0 	MOV        $176+SP,R10
 20038c4:	78 83 fb 04 	BRA        @0x020033cc    // 20033cc <_vfprintf_r+0x1824>
 20038c8:	1b 43 40 7c 	MOV        $124+SP,R3
 20038cc:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 20038d0:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20038d4:	02 00 90 e4 
 20038d8:	0c 00 00 00 	CMP        $0,R1
 20038dc:	78 ab e9 e0 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 20038e0:	2c 87 40 84 	LW         132(SP),R5
 20038e4:	53 43 40 b0 	MOV        $176+SP,R10
 20038e8:	8e 00 8b b0 	CLR        R1            | CMP        R6,R1
 20038ec:	0b 51 80 00 	MOV.LT     R6,R1
 20038f0:	b4 34 b0 88 	LW         52(SP),R6     | SUB        R1,R6
 20038f4:	34 00 00 01 	CMP        $1,R6
 20038f8:	78 93 f3 40 	BLT        @0x02002c3c    // 2002c3c <_vfprintf_r+0x1094>
 20038fc:	78 83 fb ec 	BRA        @0x020034ec    // 20034ec <_vfprintf_r+0x1944>
 2003900:	8c 14 89 01 	LW         20(SP),R1     | AND        $1,R1
 2003904:	78 8b e5 f4 	BZ         @0x02001efc    // 2001efc <_vfprintf_r+0x354>
 2003908:	0c 87 40 4c 	LW         76(SP),R1
 200390c:	0c c6 80 00 	SW         R1,(R10)
 2003910:	0c 87 40 44 	LW         68(SP),R1
 2003914:	0c c6 80 04 	SW         R1,$4(R10)
 2003918:	8a a8 97 88 	ADD        R5,R1         | MOV        R1,R2
 200391c:	0c c7 40 84 	SW         R1,$132(SP)
 2003920:	0c 87 40 80 	LW         128(SP),R1
 2003924:	08 80 00 01 	ADD        $1,R1
 2003928:	0c c7 40 80 	SW         R1,$128(SP)
 200392c:	0c 00 00 08 	CMP        $8,R1
 2003930:	78 90 00 a0 	BLT        @0x020039d4    // 20039d4 <_vfprintf_r+0x1e2c>
 2003934:	1b 43 40 7c 	MOV        $124+SP,R3
 2003938:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 200393c:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003940:	02 00 90 e4 
 2003944:	0c 00 00 00 	CMP        $0,R1
 2003948:	78 ab e9 74 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 200394c:	1c 87 40 64 	LW         100(SP),R3
 2003950:	14 87 40 84 	LW         132(SP),R2
 2003954:	0c 87 40 80 	LW         128(SP),R1
 2003958:	53 43 40 b0 	MOV        $176+SP,R10
 200395c:	1c 00 00 00 	CMP        $0,R3
 2003960:	78 b3 fc bc 	BGE        @0x02003620    // 2003620 <_vfprintf_r+0x1a78>
 2003964:	2b 40 df ff 	MOV        $-1+R3,R5
 2003968:	29 03 ff ff 	XOR        $-1,R5
 200396c:	1c 03 ff f0 	CMP        $-16,R3
 2003970:	78 b0 00 38 	BGE        @0x020039ac    // 20039ac <_vfprintf_r+0x1e04>
 2003974:	9f 90 b4 20 	MOV        R2,R3         | LW         32(SP),R6
 2003978:	12 03 00 40 	LDI        0x0200efce,R2  // 200efce <zeroes.0>
 200397c:	12 40 ef ce 
 2003980:	95 d0 96 10 	SW         R2,(R10)      | LDI        $16,R2
 2003984:	14 c6 80 04 	SW         R2,$4(R10)
 2003988:	18 84 80 00 	ADD        R2,R3
 200398c:	1c c7 40 84 	SW         R3,$132(SP)
 2003990:	08 80 00 01 	ADD        $1,R1
 2003994:	0c c7 40 80 	SW         R1,$128(SP)
 2003998:	d2 08 8b 08 	ADD        $8,R10        | CMP        $8,R1
 200399c:	78 b0 00 48 	BGE        @0x020039e8    // 20039e8 <_vfprintf_r+0x1e40>
 20039a0:	aa 70 ab 11 	ADD        $-16,R5       | CMP        $17,R5
 20039a4:	78 b3 ff d0 	BGE        @0x02003978    // 2003978 <_vfprintf_r+0x1dd0>
 20039a8:	13 40 c0 00 	MOV        R3,R2
 20039ac:	1a 03 00 40 	LDI        0x0200efce,R3  // 200efce <zeroes.0>
 20039b0:	1a 40 ef ce 
 20039b4:	1c c6 80 00 	SW         R3,(R10)
 20039b8:	2c c6 80 04 	SW         R5,$4(R10)
 20039bc:	10 85 40 00 	ADD        R5,R2
 20039c0:	14 c7 40 84 	SW         R2,$132(SP)
 20039c4:	08 80 00 01 	ADD        $1,R1
 20039c8:	0c c7 40 80 	SW         R1,$128(SP)
 20039cc:	0c 00 00 08 	CMP        $8,R1
 20039d0:	78 b0 00 9c 	BGE        @0x02003a70    // 2003a70 <_vfprintf_r+0x1ec8>
 20039d4:	d2 08 dd d0 	ADD        $8,R10        | SW         R11,(R10)
 20039d8:	1c 87 40 38 	LW         56(SP),R3
 20039dc:	1c c6 80 04 	SW         R3,$4(R10)
 20039e0:	af 98 aa 90 	MOV        R3,R5         | ADD        R2,R5
 20039e4:	78 83 fc 44 	BRA        @0x0200362c    // 200362c <_vfprintf_r+0x1a84>
 20039e8:	1b 43 40 7c 	MOV        $124+SP,R3
 20039ec:	97 c8 8f b0 	MOV        R9,R2         | MOV        R6,R1
 20039f0:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 20039f4:	02 00 90 e4 
 20039f8:	0c 00 00 00 	CMP        $0,R1
 20039fc:	78 ab e8 c0 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003a00:	1c 87 40 84 	LW         132(SP),R3
 2003a04:	0c 87 40 80 	LW         128(SP),R1
 2003a08:	53 43 40 b0 	MOV        $176+SP,R10
 2003a0c:	78 83 ff 90 	BRA        @0x020039a0    // 20039a0 <_vfprintf_r+0x1df8>
 2003a10:	8e ff 8d 18 	LDI        $-1,R1        | SW         R1,$24(SP)
 2003a14:	0c 87 40 18 	LW         24(SP),R1
 2003a18:	04 87 40 f0 	LW         240(SP),R0
 2003a1c:	2c 87 40 f4 	LW         244(SP),R5
 2003a20:	34 87 40 f8 	LW         248(SP),R6
 2003a24:	3c 87 40 fc 	LW         252(SP),R7
 2003a28:	44 87 41 00 	LW         256(SP),R8
 2003a2c:	4c 87 41 04 	LW         260(SP),R9
 2003a30:	54 87 41 08 	LW         264(SP),R10
 2003a34:	5c 87 41 0c 	LW         268(SP),R11
 2003a38:	64 87 41 10 	LW         272(SP),R12
 2003a3c:	68 80 01 14 	ADD        $276,SP
 2003a40:	7b 40 00 00 	RTN
 2003a44:	97 c0 91 01 	MOV        R8,R2         | AND        $1,R2
 2003a48:	95 34 93 00 	SW         R2,$52(SP)    | CMP        $0,R2
 2003a4c:	78 ab f8 a0 	BNZ        @0x020032f0    // 20032f0 <_vfprintf_r+0x1748>
 2003a50:	0c 04 80 00 	CMP        R2,R1
 2003a54:	0b 50 80 00 	MOV.LT     R2,R1
 2003a58:	0c c7 40 10 	SW         R1,$16(SP)
 2003a5c:	78 83 f8 ac 	BRA        @0x0200330c    // 200330c <_vfprintf_r+0x1764>
 2003a60:	8e 01 88 b8 	LDI        $1,R1         | SUB        R7,R1
 2003a64:	0c c7 40 64 	SW         R1,$100(SP)
 2003a68:	08 85 c0 00 	ADD        R7,R1
 2003a6c:	78 83 fd 84 	BRA        @0x020037f4    // 20037f4 <_vfprintf_r+0x1c4c>
 2003a70:	1b 43 40 7c 	MOV        $124+SP,R3
 2003a74:	97 c8 8c 20 	MOV        R9,R2         | LW         32(SP),R1
 2003a78:	87 fa fc f8 	JSR        0x020090e4     // 20090e4 <__sprint_r>
 2003a7c:	02 00 90 e4 
 2003a80:	0c 00 00 00 	CMP        $0,R1
 2003a84:	78 ab e8 38 	BNZ        @0x020022c0    // 20022c0 <_vfprintf_r+0x718>
 2003a88:	14 87 40 84 	LW         132(SP),R2
 2003a8c:	0c 87 40 80 	LW         128(SP),R1
 2003a90:	53 43 40 b0 	MOV        $176+SP,R10
 2003a94:	dd d0 9c 38 	SW         R11,(R10)     | LW         56(SP),R3
 2003a98:	1c c6 80 04 	SW         R3,$4(R10)
 2003a9c:	af 98 aa 90 	MOV        R3,R5         | ADD        R2,R5
 2003aa0:	78 83 fb 88 	BRA        @0x0200362c    // 200362c <_vfprintf_r+0x1a84>
 2003aa4:	0c 00 00 00 	CMP        $0,R1
 2003aa8:	78 a8 01 c4 	BNZ        @0x02003c70    // 2003c70 <_vfprintf_r+0x20c8>
 2003aac:	0e 00 00 01 	LDI        $1,R1
 2003ab0:	8d 10 8d 1c 	SW         R1,$16(SP)    | SW         R1,$28(SP)
 2003ab4:	78 83 f8 54 	BRA        @0x0200330c    // 200330c <_vfprintf_r+0x1764>
 2003ab8:	0c 87 40 74 	LW         116(SP),R1
 2003abc:	0c 05 40 00 	CMP        R5,R1
 2003ac0:	78 bb fd 50 	BNC        @0x02003814    // 2003814 <_vfprintf_r+0x1c6c>
 2003ac4:	13 40 40 01 	MOV        $1+R1,R2
 2003ac8:	14 c7 40 74 	SW         R2,$116(SP)
 2003acc:	16 00 00 30 	LDI        $48,R2
 2003ad0:	15 c4 40 00 	SB         R2,(R1)
 2003ad4:	0c 87 40 74 	LW         116(SP),R1
 2003ad8:	0c 05 40 00 	CMP        R5,R1
 2003adc:	78 bb fd 34 	BNC        @0x02003814    // 2003814 <_vfprintf_r+0x1c6c>
 2003ae0:	13 40 40 01 	MOV        $1+R1,R2
 2003ae4:	14 c7 40 74 	SW         R2,$116(SP)
 2003ae8:	16 00 00 30 	LDI        $48,R2
 2003aec:	15 c4 40 00 	SB         R2,(R1)
 2003af0:	0c 87 40 74 	LW         116(SP),R1
 2003af4:	0c 05 40 00 	CMP        R5,R1
 2003af8:	78 9b ff c8 	BC         @0x02003ac4    // 2003ac4 <_vfprintf_r+0x1f1c>
 2003afc:	78 83 fd 14 	BRA        @0x02003814    // 2003814 <_vfprintf_r+0x1c6c>
 2003b00:	2d 87 40 61 	LB         97(SP),R5
 2003b04:	8c 30 8d 24 	LW         48(SP),R1     | SW         R1,$36(SP)
 2003b08:	be 00 ab 00 	CLR        R7            | CMP        $0,R5
 2003b0c:	78 ab e3 00 	BNZ        @0x02001e10    // 2001e10 <_vfprintf_r+0x268>
 2003b10:	78 83 e3 04 	BRA        @0x02001e18    // 2001e18 <_vfprintf_r+0x270>
 2003b14:	9c 34 8c 38 	LW         52(SP),R3     | LW         56(SP),R1
 2003b18:	1c 04 40 00 	CMP        R1,R3
 2003b1c:	78 90 00 78 	BLT        @0x02003b98    // 2003b98 <_vfprintf_r+0x1ff0>
 2003b20:	8f c0 89 01 	MOV        R8,R1         | AND        $1,R1
 2003b24:	78 a8 00 d0 	BNZ        @0x02003bf8    // 2003bf8 <_vfprintf_r+0x2050>
 2003b28:	0c 04 c0 00 	CMP        R3,R1
 2003b2c:	0b 50 c0 00 	MOV.LT     R3,R1
 2003b30:	8d 10 9d 1c 	SW         R1,$16(SP)    | SW         R3,$28(SP)
 2003b34:	36 00 00 67 	LDI        $103,R6
 2003b38:	78 83 f7 d0 	BRA        @0x0200330c    // 200330c <_vfprintf_r+0x1764>
 2003b3c:	2d 87 40 61 	LB         97(SP),R5
 2003b40:	bd 10 a5 24 	SW         R7,$16(SP)    | SW         R4,$36(SP)
 2003b44:	bd 1c c5 14 	SW         R7,$28(SP)    | SW         R8,$20(SP)
 2003b48:	be 00 bd 34 	CLR        R7            | SW         R7,$52(SP)
 2003b4c:	2c 00 00 00 	CMP        $0,R5
 2003b50:	78 ab e2 bc 	BNZ        @0x02001e10    // 2001e10 <_vfprintf_r+0x268>
 2003b54:	78 83 e2 c0 	BRA        @0x02001e18    // 2001e18 <_vfprintf_r+0x270>
 2003b58:	04 00 00 45 	CMP        $69,R0
 2003b5c:	78 a8 01 64 	BNZ        @0x02003cc4    // 2003cc4 <_vfprintf_r+0x211c>
 2003b60:	af b9 ad 34 	MOV        $1+R7,R5      | SW         R5,$52(SP)
 2003b64:	0b 43 40 74 	MOV        $116+SP,R1
 2003b68:	0c c7 40 08 	SW         R1,$8(SP)
 2003b6c:	0b 43 40 68 	MOV        $104+SP,R1
 2003b70:	0c c7 40 04 	SW         R1,$4(SP)
 2003b74:	0b 43 40 64 	MOV        $100+SP,R1
 2003b78:	8d 00 a6 02 	SW         R1,(SP)       | LDI        $2,R4
 2003b7c:	94 1c 9c 3c 	LW         28(SP),R2     | LW         60(SP),R3
 2003b80:	0c 87 40 20 	LW         32(SP),R1
 2003b84:	87 fa fc f8 	JSR        0x02004478     // 2004478 <_dtoa_r>
 2003b88:	02 00 44 78 
 2003b8c:	df 88 af d8 	MOV        R1,R11        | MOV        R11,R5
 2003b90:	84 34 aa 80 	LW         52(SP),R0     | ADD        R0,R5
 2003b94:	78 83 fc 60 	BRA        @0x020037f8    // 20037f8 <_vfprintf_r+0x1c50>
 2003b98:	1c 87 40 44 	LW         68(SP),R3
 2003b9c:	8a 98 8d 1c 	ADD        R3,R1         | SW         R1,$28(SP)
 2003ba0:	9c 34 9b 01 	LW         52(SP),R3     | CMP        $1,R3
 2003ba4:	78 90 00 10 	BLT        @0x02003bb8    // 2003bb8 <_vfprintf_r+0x2010>
 2003ba8:	14 04 40 00 	CMP        R1,R2
 2003bac:	13 50 40 00 	MOV.LT     R1,R2
 2003bb0:	95 10 b6 67 	SW         R2,$16(SP)    | LDI        $103,R6
 2003bb4:	78 83 f7 54 	BRA        @0x0200330c    // 200330c <_vfprintf_r+0x1764>
 2003bb8:	88 98 8f 89 	SUB        R3,R1         | MOV        $1+R1,R1
 2003bbc:	8d 1c 93 88 	SW         R1,$28(SP)    | CMP        R1,R2
 2003bc0:	13 50 40 00 	MOV.LT     R1,R2
 2003bc4:	95 10 b6 67 	SW         R2,$16(SP)    | LDI        $103,R6
 2003bc8:	78 83 f7 40 	BRA        @0x0200330c    // 200330c <_vfprintf_r+0x1764>
 2003bcc:	16 00 00 30 	LDI        $48,R2
 2003bd0:	15 c7 40 6f 	SB         R2,$111(SP)
 2003bd4:	08 80 00 30 	ADD        $48,R1
 2003bd8:	0d c7 40 70 	SB         R1,$112(SP)
 2003bdc:	0e 00 00 04 	LDI        $4,R1
 2003be0:	0c c7 40 50 	SW         R1,$80(SP)
 2003be4:	9e 04 94 38 	LDI        $4,R3         | LW         56(SP),R2
 2003be8:	8f 90 8a 98 	MOV        R2,R1         | ADD        R3,R1
 2003bec:	8d 1c 93 02 	SW         R1,$28(SP)    | CMP        $2,R2
 2003bf0:	78 b3 f6 fc 	BGE        @0x020032f0    // 20032f0 <_vfprintf_r+0x1748>
 2003bf4:	78 83 fe 4c 	BRA        @0x02003a44    // 2003a44 <_vfprintf_r+0x1e9c>
 2003bf8:	0b 40 c0 00 	MOV        R3,R1
 2003bfc:	1c 87 40 44 	LW         68(SP),R3
 2003c00:	8a 98 8d 1c 	ADD        R3,R1         | SW         R1,$28(SP)
 2003c04:	14 04 40 00 	CMP        R1,R2
 2003c08:	13 50 40 00 	MOV.LT     R1,R2
 2003c0c:	95 10 b6 67 	SW         R2,$16(SP)    | LDI        $103,R6
 2003c10:	78 83 f6 f8 	BRA        @0x0200330c    // 200330c <_vfprintf_r+0x1764>
 2003c14:	8e 01 88 90 	LDI        $1,R1         | SUB        R2,R1
 2003c18:	16 00 00 2d 	LDI        $45,R2
 2003c1c:	78 83 f6 3c 	BRA        @0x0200325c    // 200325c <_vfprintf_r+0x16b4>
 2003c20:	12 00 00 01 	BREV       $1,R2
 2003c24:	0c 87 40 40 	LW         64(SP),R1
 2003c28:	08 44 80 00 	AND        R2,R1
 2003c2c:	2d 8f 40 61 	LB.Z       97(SP),R5
 2003c30:	0a 28 00 00 	LDI.NZ     0x0000002d,R1  // 2d <_rom+0x2d>
 2003c34:	0a 68 00 2d 
 2003c38:	0d ef 40 61 	SB.NZ      R1,$97(SP)
 2003c3c:	2a 28 00 00 	LDI.NZ     0x0000002d,R5  // 2d <_rom+0x2d>
 2003c40:	2a 68 00 2d 
 2003c44:	34 00 00 48 	CMP        $72,R6
 2003c48:	5a 33 00 40 	LDI.GE     0x0200ef9f,R11 // 200ef9f <__call_exitprocs+0x23f>
 2003c4c:	5a 70 ef 9f 
 2003c50:	5a 13 00 40 	LDI.LT     0x0200ef9b,R11 // 200ef9b <__call_exitprocs+0x23b>
 2003c54:	5a 50 ef 9b 
 2003c58:	40 43 ff 7f 	AND        $-129,R8
 2003c5c:	c5 14 8c 30 	SW         R8,$20(SP)    | LW         48(SP),R1
 2003c60:	8d 24 8e 03 	SW         R1,$36(SP)    | LDI        $3,R1
 2003c64:	8d 10 8d 1c 	SW         R1,$16(SP)    | SW         R1,$28(SP)
 2003c68:	be 00 bd 34 	CLR        R7            | SW         R7,$52(SP)
 2003c6c:	78 83 e7 34 	BRA        @0x020023a4    // 20023a4 <_vfprintf_r+0x7fc>
 2003c70:	0c 87 40 44 	LW         68(SP),R1
 2003c74:	8a 01 8a b8 	ADD        $1,R1         | ADD        R7,R1
 2003c78:	8d 1c 96 00 	SW         R1,$28(SP)    | CLR        R2
 2003c7c:	14 04 40 00 	CMP        R1,R2
 2003c80:	13 50 40 00 	MOV.LT     R1,R2
 2003c84:	14 c7 40 10 	SW         R2,$16(SP)
 2003c88:	78 83 f6 80 	BRA        @0x0200330c    // 200330c <_vfprintf_r+0x1764>
 2003c8c:	e7 b8 8c 24 	MOV        R7,R12        | LW         36(SP),R1
 2003c90:	bc 88 b6 ff 	LW         (R1),R7       | LDI        $-1,R6
 2003c94:	3c 05 80 00 	CMP        R6,R7
 2003c98:	3b 51 80 00 	MOV.LT     R6,R7
 2003c9c:	0b 40 40 04 	MOV        $4+R1,R1
 2003ca0:	8d 24 8f e0 	SW         R1,$36(SP)    | MOV        R12,R1
 2003ca4:	78 83 e3 c4 	BRA        @0x0200206c    // 200206c <_vfprintf_r+0x4c4>
 2003ca8:	0e 00 00 02 	LDI        $2,R1
 2003cac:	0c c7 40 50 	SW         R1,$80(SP)
 2003cb0:	9e 02 94 38 	LDI        $2,R3         | LW         56(SP),R2
 2003cb4:	8f 90 8a 98 	MOV        R2,R1         | ADD        R3,R1
 2003cb8:	8d 1c 93 02 	SW         R1,$28(SP)    | CMP        $2,R2
 2003cbc:	78 b3 f6 30 	BGE        @0x020032f0    // 20032f0 <_vfprintf_r+0x1748>
 2003cc0:	78 83 fd 80 	BRA        @0x02003a44    // 2003a44 <_vfprintf_r+0x1e9c>
 2003cc4:	0b 43 40 74 	MOV        $116+SP,R1
 2003cc8:	0c c7 40 08 	SW         R1,$8(SP)
 2003ccc:	0b 43 40 68 	MOV        $104+SP,R1
 2003cd0:	0c c7 40 04 	SW         R1,$4(SP)
 2003cd4:	0b 43 40 64 	MOV        $100+SP,R1
 2003cd8:	8d 00 af b8 	SW         R1,(SP)       | MOV        R7,R5
 2003cdc:	a6 02 94 1c 	LDI        $2,R4         | LW         28(SP),R2
 2003ce0:	9c 3c 8c 20 	LW         60(SP),R3     | LW         32(SP),R1
 2003ce4:	87 fa fc f8 	JSR        0x02004478     // 2004478 <_dtoa_r>
 2003ce8:	02 00 44 78 
 2003cec:	df 88 8c 10 	MOV        R1,R11        | LW         16(SP),R1
 2003cf0:	0c 00 00 47 	CMP        $71,R1
 2003cf4:	78 8b f5 10 	BZ         @0x02003208    // 2003208 <_vfprintf_r+0x1660>
 2003cf8:	bd 34 af d8 	SW         R7,$52(SP)    | MOV        R11,R5
 2003cfc:	84 34 aa 80 	LW         52(SP),R0     | ADD        R0,R5
 2003d00:	78 83 fa f4 	BRA        @0x020037f8    // 20037f8 <_vfprintf_r+0x1c50>

02003d04 <vfprintf>:
 2003d04:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2003d08:	a7 98 9f 90 	MOV        R3,R4         | MOV        R2,R3
 2003d0c:	13 40 40 00 	MOV        R1,R2
 2003d10:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 2003d14:	0a 40 f8 40 
 2003d18:	8c 88 84 00 	LW         (R1),R1       | LW         (SP),R0
 2003d1c:	68 80 00 04 	ADD        $4,SP
 2003d20:	78 83 de 84 	BRA        @0x02001ba8    // 2001ba8 <_vfprintf_r>

02003d24 <__sbprintf>:
 2003d24:	68 00 04 7c 	SUB        $1148,SP
 2003d28:	04 c7 44 6c 	SW         R0,$1132(SP)
 2003d2c:	2c c7 44 70 	SW         R5,$1136(SP)
 2003d30:	34 c7 44 74 	SW         R6,$1140(SP)
 2003d34:	3c c7 44 78 	SW         R7,$1144(SP)
 2003d38:	bf 88 af 90 	MOV        R1,R7         | MOV        R2,R5
 2003d3c:	05 04 80 0c 	LH         12(R2),R0
 2003d40:	00 40 ff fd 	AND        $65533,R0
 2003d44:	05 47 40 0c 	SH         R0,$12(SP)
 2003d48:	04 84 80 68 	LW         104(R2),R0
 2003d4c:	04 c7 40 68 	SW         R0,$104(SP)
 2003d50:	05 04 80 0e 	LH         14(R2),R0
 2003d54:	05 47 40 0e 	SH         R0,$14(SP)
 2003d58:	04 84 80 1c 	LW         28(R2),R0
 2003d5c:	04 c7 40 1c 	SW         R0,$28(SP)
 2003d60:	04 84 80 24 	LW         36(R2),R0
 2003d64:	04 c7 40 24 	SW         R0,$36(SP)
 2003d68:	03 43 40 6c 	MOV        $108+SP,R0
 2003d6c:	85 00 85 10 	SW         R0,(SP)       | SW         R0,$16(SP)
 2003d70:	06 00 04 00 	LDI        $1024,R0
 2003d74:	85 08 85 14 	SW         R0,$8(SP)     | SW         R0,$20(SP)
 2003d78:	86 00 85 18 	CLR        R0            | SW         R0,$24(SP)
 2003d7c:	13 43 40 00 	MOV        SP,R2
 2003d80:	87 fa fc f8 	JSR        0x02001ba8     // 2001ba8 <_vfprintf_r>
 2003d84:	02 00 1b a8 
 2003d88:	b7 88 8b 00 	MOV        R1,R6         | CMP        $0,R1
 2003d8c:	78 b0 00 34 	BGE        @0x02003dc4    // 2003dc4 <__sbprintf+0xa0>
 2003d90:	0d 07 40 0c 	LH         12(SP),R1
 2003d94:	08 40 00 40 	AND        $64,R1
 2003d98:	78 88 00 0c 	BZ         @0x02003da8    // 2003da8 <__sbprintf+0x84>
 2003d9c:	0d 05 40 0c 	LH         12(R5),R1
 2003da0:	08 c0 00 40 	OR         $64,R1
 2003da4:	0d 45 40 0c 	SH         R1,$12(R5)
 2003da8:	0b 41 80 00 	MOV        R6,R1
 2003dac:	04 87 44 6c 	LW         1132(SP),R0
 2003db0:	2c 87 44 70 	LW         1136(SP),R5
 2003db4:	34 87 44 74 	LW         1140(SP),R6
 2003db8:	3c 87 44 78 	LW         1144(SP),R7
 2003dbc:	68 80 04 7c 	ADD        $1148,SP
 2003dc0:	7b 40 00 00 	RTN
 2003dc4:	97 e8 8f b8 	MOV        SP,R2         | MOV        R7,R1
 2003dc8:	87 fa fc f8 	JSR        0x02005f18     // 2005f18 <_fflush_r>
 2003dcc:	02 00 5f 18 
 2003dd0:	0c 00 00 00 	CMP        $0,R1
 2003dd4:	32 2b ff ff 	BREV.NZ    $-1,R6
 2003dd8:	78 83 ff b4 	BRA        @0x02003d90    // 2003d90 <__sbprintf+0x6c>

02003ddc <__swbuf_r>:
 2003ddc:	e8 14 85 00 	SUB        $20,SP        | SW         R0,(SP)
 2003de0:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2003de4:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2003de8:	bf 88 b7 90 	MOV        R1,R7         | MOV        R2,R6
 2003dec:	af 98 8b 00 	MOV        R3,R5         | CMP        $0,R1
 2003df0:	78 88 00 0c 	BZ         @0x02003e00    // 2003e00 <__swbuf_r+0x24>
 2003df4:	14 84 40 38 	LW         56(R1),R2
 2003df8:	14 00 00 00 	CMP        $0,R2
 2003dfc:	78 88 01 5c 	BZ         @0x02003f5c    // 2003f5c <__swbuf_r+0x180>
 2003e00:	0c 85 40 18 	LW         24(R5),R1
 2003e04:	0c c5 40 08 	SW         R1,$8(R5)
 2003e08:	1d 05 40 0c 	LH         12(R5),R3
 2003e0c:	0b 40 c0 00 	MOV        R3,R1
 2003e10:	08 40 ff ff 	AND        $65535,R1
 2003e14:	97 98 91 08 	MOV        R3,R2         | AND        $8,R2
 2003e18:	78 88 00 7c 	BZ         @0x02003e98    // 2003e98 <__swbuf_r+0xbc>
 2003e1c:	24 85 40 10 	LW         16(R5),R4
 2003e20:	24 00 00 00 	CMP        $0,R4
 2003e24:	78 88 00 70 	BZ         @0x02003e98    // 2003e98 <__swbuf_r+0xbc>
 2003e28:	43 41 80 00 	MOV        R6,R8
 2003e2c:	40 40 00 ff 	AND        $255,R8
 2003e30:	30 40 00 ff 	AND        $255,R6
 2003e34:	08 40 20 00 	AND        $8192,R1
 2003e38:	78 88 00 94 	BZ         @0x02003ed0    // 2003ed0 <__swbuf_r+0xf4>
 2003e3c:	94 a8 8f 90 	LW         (R5),R2       | MOV        R2,R1
 2003e40:	08 05 00 00 	SUB        R4,R1
 2003e44:	1c 85 40 14 	LW         20(R5),R3
 2003e48:	0c 04 c0 00 	CMP        R3,R1
 2003e4c:	78 b0 00 ac 	BGE        @0x02003efc    // 2003efc <__swbuf_r+0x120>
 2003e50:	08 80 00 01 	ADD        $1,R1
 2003e54:	1c 85 40 08 	LW         8(R5),R3
 2003e58:	18 83 ff ff 	ADD        $-1,R3
 2003e5c:	1c c5 40 08 	SW         R3,$8(R5)
 2003e60:	9f 91 9d a8 	MOV        $1+R2,R3      | SW         R3,(R5)
 2003e64:	45 c4 80 00 	SB         R8,(R2)
 2003e68:	14 85 40 14 	LW         20(R5),R2
 2003e6c:	14 04 40 00 	CMP        R1,R2
 2003e70:	78 88 00 c0 	BZ         @0x02003f34    // 2003f34 <__swbuf_r+0x158>
 2003e74:	b3 0a 96 00 	CMP        $10,R6        | CLR        R2
 2003e78:	10 c8 00 01 	OR.Z       $1,R2
 2003e7c:	0d 05 40 0c 	LH         12(R5),R1
 2003e80:	10 44 40 00 	AND        R1,R2
 2003e84:	78 a8 00 ac 	BNZ        @0x02003f34    // 2003f34 <__swbuf_r+0x158>
 2003e88:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 2003e8c:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2003e90:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2003e94:	ea 14 ff 80 	ADD        $20,SP        | RTN
 2003e98:	97 a8 8f b8 	MOV        R5,R2         | MOV        R7,R1
 2003e9c:	87 fa fc f8 	JSR        0x02004100     // 2004100 <__swsetup_r>
 2003ea0:	02 00 41 00 
 2003ea4:	0c 00 00 00 	CMP        $0,R1
 2003ea8:	78 a8 00 9c 	BNZ        @0x02003f48    // 2003f48 <__swbuf_r+0x16c>
 2003eac:	1d 05 40 0c 	LH         12(R5),R3
 2003eb0:	0b 40 c0 00 	MOV        R3,R1
 2003eb4:	08 40 ff ff 	AND        $65535,R1
 2003eb8:	24 85 40 10 	LW         16(R5),R4
 2003ebc:	43 41 80 00 	MOV        R6,R8
 2003ec0:	40 40 00 ff 	AND        $255,R8
 2003ec4:	30 40 00 ff 	AND        $255,R6
 2003ec8:	08 40 20 00 	AND        $8192,R1
 2003ecc:	78 ab ff 6c 	BNZ        @0x02003e3c    // 2003e3c <__swbuf_r+0x60>
 2003ed0:	18 c0 20 00 	OR         $8192,R3
 2003ed4:	1d 45 40 0c 	SH         R3,$12(R5)
 2003ed8:	7f 40 00 00 	LOCK
 2003edc:	0c 85 40 68 	LW         104(R5),R1
 2003ee0:	08 43 df ff 	AND        $-8193,R1
 2003ee4:	0c c5 40 68 	SW         R1,$104(R5)
 2003ee8:	94 a8 8f 90 	LW         (R5),R2       | MOV        R2,R1
 2003eec:	08 05 00 00 	SUB        R4,R1
 2003ef0:	1c 85 40 14 	LW         20(R5),R3
 2003ef4:	0c 04 c0 00 	CMP        R3,R1
 2003ef8:	78 93 ff 54 	BLT        @0x02003e50    // 2003e50 <__swbuf_r+0x74>
 2003efc:	97 a8 8f b8 	MOV        R5,R2         | MOV        R7,R1
 2003f00:	87 fa fc f8 	JSR        0x02005f18     // 2005f18 <_fflush_r>
 2003f04:	02 00 5f 18 
 2003f08:	0c 00 00 00 	CMP        $0,R1
 2003f0c:	78 a8 00 38 	BNZ        @0x02003f48    // 2003f48 <__swbuf_r+0x16c>
 2003f10:	94 a8 8e 01 	LW         (R5),R2       | LDI        $1,R1
 2003f14:	1c 85 40 08 	LW         8(R5),R3
 2003f18:	18 83 ff ff 	ADD        $-1,R3
 2003f1c:	1c c5 40 08 	SW         R3,$8(R5)
 2003f20:	9f 91 9d a8 	MOV        $1+R2,R3      | SW         R3,(R5)
 2003f24:	45 c4 80 00 	SB         R8,(R2)
 2003f28:	14 85 40 14 	LW         20(R5),R2
 2003f2c:	14 04 40 00 	CMP        R1,R2
 2003f30:	78 ab ff 40 	BNZ        @0x02003e74    // 2003e74 <__swbuf_r+0x98>
 2003f34:	97 a8 8f b8 	MOV        R5,R2         | MOV        R7,R1
 2003f38:	87 fa fc f8 	JSR        0x02005f18     // 2005f18 <_fflush_r>
 2003f3c:	02 00 5f 18 
 2003f40:	0c 00 00 00 	CMP        $0,R1
 2003f44:	78 8b ff 40 	BZ         @0x02003e88    // 2003e88 <__swbuf_r+0xac>
 2003f48:	b6 ff 8e ff 	LDI        $-1,R6        | LDI        $-1,R1
 2003f4c:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2003f50:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2003f54:	c4 10 ea 14 	LW         16(SP),R8     | ADD        $20,SP
 2003f58:	7b 40 00 00 	RTN
 2003f5c:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2003f60:	02 00 63 48 
 2003f64:	78 83 fe 98 	BRA        @0x02003e00    // 2003e00 <__swbuf_r+0x24>

02003f68 <__swbuf>:
 2003f68:	e8 14 85 00 	SUB        $20,SP        | SW         R0,(SP)
 2003f6c:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2003f70:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2003f74:	b7 88 af 90 	MOV        R1,R6         | MOV        R2,R5
 2003f78:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 2003f7c:	0a 40 f8 40 
 2003f80:	bc 88 bb 00 	LW         (R1),R7       | CMP        $0,R7
 2003f84:	78 88 00 0c 	BZ         @0x02003f94    // 2003f94 <__swbuf+0x2c>
 2003f88:	0c 85 c0 38 	LW         56(R7),R1
 2003f8c:	0c 00 00 00 	CMP        $0,R1
 2003f90:	78 88 01 5c 	BZ         @0x020040f0    // 20040f0 <__swbuf+0x188>
 2003f94:	0c 85 40 18 	LW         24(R5),R1
 2003f98:	0c c5 40 08 	SW         R1,$8(R5)
 2003f9c:	15 05 40 0c 	LH         12(R5),R2
 2003fa0:	0b 40 80 00 	MOV        R2,R1
 2003fa4:	08 40 ff ff 	AND        $65535,R1
 2003fa8:	9f 90 99 08 	MOV        R2,R3         | AND        $8,R3
 2003fac:	78 88 00 7c 	BZ         @0x0200402c    // 200402c <__swbuf+0xc4>
 2003fb0:	1c 85 40 10 	LW         16(R5),R3
 2003fb4:	1c 00 00 00 	CMP        $0,R3
 2003fb8:	78 88 00 70 	BZ         @0x0200402c    // 200402c <__swbuf+0xc4>
 2003fbc:	43 41 80 00 	MOV        R6,R8
 2003fc0:	40 40 00 ff 	AND        $255,R8
 2003fc4:	30 40 00 ff 	AND        $255,R6
 2003fc8:	08 40 20 00 	AND        $8192,R1
 2003fcc:	78 88 00 94 	BZ         @0x02004064    // 2004064 <__swbuf+0xfc>
 2003fd0:	94 a8 8f 90 	LW         (R5),R2       | MOV        R2,R1
 2003fd4:	08 04 c0 00 	SUB        R3,R1
 2003fd8:	1c 85 40 14 	LW         20(R5),R3
 2003fdc:	0c 04 c0 00 	CMP        R3,R1
 2003fe0:	78 b0 00 ac 	BGE        @0x02004090    // 2004090 <__swbuf+0x128>
 2003fe4:	08 80 00 01 	ADD        $1,R1
 2003fe8:	1c 85 40 08 	LW         8(R5),R3
 2003fec:	18 83 ff ff 	ADD        $-1,R3
 2003ff0:	1c c5 40 08 	SW         R3,$8(R5)
 2003ff4:	9f 91 9d a8 	MOV        $1+R2,R3      | SW         R3,(R5)
 2003ff8:	45 c4 80 00 	SB         R8,(R2)
 2003ffc:	14 85 40 14 	LW         20(R5),R2
 2004000:	14 04 40 00 	CMP        R1,R2
 2004004:	78 88 00 c0 	BZ         @0x020040c8    // 20040c8 <__swbuf+0x160>
 2004008:	b3 0a 8e 00 	CMP        $10,R6        | CLR        R1
 200400c:	08 c8 00 01 	OR.Z       $1,R1
 2004010:	15 05 40 0c 	LH         12(R5),R2
 2004014:	08 44 80 00 	AND        R2,R1
 2004018:	78 a8 00 ac 	BNZ        @0x020040c8    // 20040c8 <__swbuf+0x160>
 200401c:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 2004020:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2004024:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2004028:	ea 14 ff 80 	ADD        $20,SP        | RTN
 200402c:	97 a8 8f b8 	MOV        R5,R2         | MOV        R7,R1
 2004030:	87 fa fc f8 	JSR        0x02004100     // 2004100 <__swsetup_r>
 2004034:	02 00 41 00 
 2004038:	0c 00 00 00 	CMP        $0,R1
 200403c:	78 a8 00 9c 	BNZ        @0x020040dc    // 20040dc <__swbuf+0x174>
 2004040:	15 05 40 0c 	LH         12(R5),R2
 2004044:	0b 40 80 00 	MOV        R2,R1
 2004048:	08 40 ff ff 	AND        $65535,R1
 200404c:	1c 85 40 10 	LW         16(R5),R3
 2004050:	43 41 80 00 	MOV        R6,R8
 2004054:	40 40 00 ff 	AND        $255,R8
 2004058:	30 40 00 ff 	AND        $255,R6
 200405c:	08 40 20 00 	AND        $8192,R1
 2004060:	78 ab ff 6c 	BNZ        @0x02003fd0    // 2003fd0 <__swbuf+0x68>
 2004064:	10 c0 20 00 	OR         $8192,R2
 2004068:	15 45 40 0c 	SH         R2,$12(R5)
 200406c:	7f 40 00 00 	LOCK
 2004070:	0c 85 40 68 	LW         104(R5),R1
 2004074:	08 43 df ff 	AND        $-8193,R1
 2004078:	0c c5 40 68 	SW         R1,$104(R5)
 200407c:	94 a8 8f 90 	LW         (R5),R2       | MOV        R2,R1
 2004080:	08 04 c0 00 	SUB        R3,R1
 2004084:	1c 85 40 14 	LW         20(R5),R3
 2004088:	0c 04 c0 00 	CMP        R3,R1
 200408c:	78 93 ff 54 	BLT        @0x02003fe4    // 2003fe4 <__swbuf+0x7c>
 2004090:	97 a8 8f b8 	MOV        R5,R2         | MOV        R7,R1
 2004094:	87 fa fc f8 	JSR        0x02005f18     // 2005f18 <_fflush_r>
 2004098:	02 00 5f 18 
 200409c:	0c 00 00 00 	CMP        $0,R1
 20040a0:	78 a8 00 38 	BNZ        @0x020040dc    // 20040dc <__swbuf+0x174>
 20040a4:	94 a8 8e 01 	LW         (R5),R2       | LDI        $1,R1
 20040a8:	1c 85 40 08 	LW         8(R5),R3
 20040ac:	18 83 ff ff 	ADD        $-1,R3
 20040b0:	1c c5 40 08 	SW         R3,$8(R5)
 20040b4:	9f 91 9d a8 	MOV        $1+R2,R3      | SW         R3,(R5)
 20040b8:	45 c4 80 00 	SB         R8,(R2)
 20040bc:	14 85 40 14 	LW         20(R5),R2
 20040c0:	14 04 40 00 	CMP        R1,R2
 20040c4:	78 ab ff 40 	BNZ        @0x02004008    // 2004008 <__swbuf+0xa0>
 20040c8:	97 a8 8f b8 	MOV        R5,R2         | MOV        R7,R1
 20040cc:	87 fa fc f8 	JSR        0x02005f18     // 2005f18 <_fflush_r>
 20040d0:	02 00 5f 18 
 20040d4:	0c 00 00 00 	CMP        $0,R1
 20040d8:	78 8b ff 40 	BZ         @0x0200401c    // 200401c <__swbuf+0xb4>
 20040dc:	b6 ff 8e ff 	LDI        $-1,R6        | LDI        $-1,R1
 20040e0:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 20040e4:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 20040e8:	c4 10 ea 14 	LW         16(SP),R8     | ADD        $20,SP
 20040ec:	7b 40 00 00 	RTN
 20040f0:	0b 41 c0 00 	MOV        R7,R1
 20040f4:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 20040f8:	02 00 63 48 
 20040fc:	78 83 fe 94 	BRA        @0x02003f94    // 2003f94 <__swbuf+0x2c>

02004100 <__swsetup_r>:
 2004100:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 2004104:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2004108:	b7 88 af 90 	MOV        R1,R6         | MOV        R2,R5
 200410c:	12 03 00 40 	LDI        0x0200f840,R2  // 200f840 <_impure_ptr>
 2004110:	12 40 f8 40 
 2004114:	8c 90 8b 00 	LW         (R2),R1       | CMP        $0,R1
 2004118:	78 88 00 0c 	BZ         @0x02004128    // 2004128 <__swsetup_r+0x28>
 200411c:	14 84 40 38 	LW         56(R1),R2
 2004120:	14 00 00 00 	CMP        $0,R2
 2004124:	78 88 00 c4 	BZ         @0x020041ec    // 20041ec <__swsetup_r+0xec>
 2004128:	25 05 40 0c 	LH         12(R5),R4
 200412c:	13 41 00 00 	MOV        R4,R2
 2004130:	10 40 ff ff 	AND        $65535,R2
 2004134:	9f a0 99 08 	MOV        R4,R3         | AND        $8,R3
 2004138:	78 88 00 cc 	BZ         @0x02004208    // 2004208 <__swsetup_r+0x108>
 200413c:	1c 85 40 10 	LW         16(R5),R3
 2004140:	1c 00 00 00 	CMP        $0,R3
 2004144:	78 88 00 6c 	BZ         @0x020041b4    // 20041b4 <__swsetup_r+0xb4>
 2004148:	8f 90 89 01 	MOV        R2,R1         | AND        $1,R1
 200414c:	78 88 00 2c 	BZ         @0x0200417c    // 200417c <__swsetup_r+0x7c>
 2004150:	0e 00 00 00 	CLR        R1
 2004154:	0c c5 40 08 	SW         R1,$8(R5)
 2004158:	0c 85 40 14 	LW         20(R5),R1
 200415c:	0b 40 5f ff 	MOV        $-1+R1,R1
 2004160:	09 03 ff ff 	XOR        $-1,R1
 2004164:	0c c5 40 18 	SW         R1,$24(R5)
 2004168:	8e 00 9b 00 	CLR        R1            | CMP        $0,R3
 200416c:	78 88 00 20 	BZ         @0x02004190    // 2004190 <__swsetup_r+0x90>
 2004170:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2004174:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2004178:	7b 40 00 00 	RTN
 200417c:	b7 90 b1 02 	MOV        R2,R6         | AND        $2,R6
 2004180:	0c 8d 40 14 	LW.Z       20(R5),R1
 2004184:	0c c5 40 08 	SW         R1,$8(R5)
 2004188:	8e 00 9b 00 	CLR        R1            | CMP        $0,R3
 200418c:	78 ab ff e0 	BNZ        @0x02004170    // 2004170 <__swsetup_r+0x70>
 2004190:	10 40 00 80 	AND        $128,R2
 2004194:	0b 40 c0 00 	MOV        R3,R1
 2004198:	78 8b ff d4 	BZ         @0x02004170    // 2004170 <__swsetup_r+0x70>
 200419c:	0b 41 00 00 	MOV        R4,R1
 20041a0:	08 c0 00 40 	OR         $64,R1
 20041a4:	0d 45 40 0c 	SH         R1,$12(R5)
 20041a8:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 20041ac:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 20041b0:	ea 0c ff 80 	ADD        $12,SP        | RTN
 20041b4:	0b 40 80 00 	MOV        R2,R1
 20041b8:	08 40 02 80 	AND        $640,R1
 20041bc:	0c 00 02 00 	CMP        $512,R1
 20041c0:	78 8b ff 84 	BZ         @0x02004148    // 2004148 <__swsetup_r+0x48>
 20041c4:	97 a8 8f b0 	MOV        R5,R2         | MOV        R6,R1
 20041c8:	87 fa fc f8 	JSR        0x02006d18     // 2006d18 <__smakebuf_r>
 20041cc:	02 00 6d 18 
 20041d0:	25 05 40 0c 	LH         12(R5),R4
 20041d4:	13 41 00 00 	MOV        R4,R2
 20041d8:	10 40 ff ff 	AND        $65535,R2
 20041dc:	1c 85 40 10 	LW         16(R5),R3
 20041e0:	8f 90 89 01 	MOV        R2,R1         | AND        $1,R1
 20041e4:	78 8b ff 94 	BZ         @0x0200417c    // 200417c <__swsetup_r+0x7c>
 20041e8:	78 83 ff 64 	BRA        @0x02004150    // 2004150 <__swsetup_r+0x50>
 20041ec:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 20041f0:	02 00 63 48 
 20041f4:	25 05 40 0c 	LH         12(R5),R4
 20041f8:	13 41 00 00 	MOV        R4,R2
 20041fc:	10 40 ff ff 	AND        $65535,R2
 2004200:	9f a0 99 08 	MOV        R4,R3         | AND        $8,R3
 2004204:	78 ab ff 34 	BNZ        @0x0200413c    // 200413c <__swsetup_r+0x3c>
 2004208:	8f 90 89 10 	MOV        R2,R1         | AND        $16,R1
 200420c:	78 88 00 7c 	BZ         @0x0200428c    // 200428c <__swsetup_r+0x18c>
 2004210:	10 40 00 04 	AND        $4,R2
 2004214:	78 a8 00 20 	BNZ        @0x02004238    // 2004238 <__swsetup_r+0x138>
 2004218:	1c 85 40 10 	LW         16(R5),R3
 200421c:	20 c0 00 08 	OR         $8,R4
 2004220:	25 45 40 0c 	SH         R4,$12(R5)
 2004224:	13 41 00 00 	MOV        R4,R2
 2004228:	10 40 ff ff 	AND        $65535,R2
 200422c:	1c 00 00 00 	CMP        $0,R3
 2004230:	78 ab ff 14 	BNZ        @0x02004148    // 2004148 <__swsetup_r+0x48>
 2004234:	78 83 ff 7c 	BRA        @0x020041b4    // 20041b4 <__swsetup_r+0xb4>
 2004238:	14 85 40 30 	LW         48(R5),R2
 200423c:	14 00 00 00 	CMP        $0,R2
 2004240:	78 88 00 20 	BZ         @0x02004264    // 2004264 <__swsetup_r+0x164>
 2004244:	14 05 40 40 	CMP        $64+R5,R2
 2004248:	78 88 00 10 	BZ         @0x0200425c    // 200425c <__swsetup_r+0x15c>
 200424c:	0b 41 80 00 	MOV        R6,R1
 2004250:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 2004254:	02 00 66 a8 
 2004258:	25 05 40 0c 	LH         12(R5),R4
 200425c:	0e 00 00 00 	CLR        R1
 2004260:	0c c5 40 30 	SW         R1,$48(R5)
 2004264:	20 40 ff db 	AND        $65499,R4
 2004268:	0e 00 00 00 	CLR        R1
 200426c:	0c c5 40 04 	SW         R1,$4(R5)
 2004270:	1c 85 40 10 	LW         16(R5),R3
 2004274:	1c c5 40 00 	SW         R3,(R5)
 2004278:	20 c0 00 08 	OR         $8,R4
 200427c:	25 45 40 0c 	SH         R4,$12(R5)
 2004280:	13 41 00 00 	MOV        R4,R2
 2004284:	10 40 ff ff 	AND        $65535,R2
 2004288:	78 83 ff a0 	BRA        @0x0200422c    // 200422c <__swsetup_r+0x12c>
 200428c:	8e 09 8d b0 	LDI        $9,R1         | SW         R1,(R6)
 2004290:	0b 41 00 00 	MOV        R4,R1
 2004294:	08 c0 00 40 	OR         $64,R1
 2004298:	0d 45 40 0c 	SH         R1,$12(R5)
 200429c:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 20042a0:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 20042a4:	ea 0c ff 80 	ADD        $12,SP        | RTN

020042a8 <quorem>:
 20042a8:	e8 30 85 0c 	SUB        $48,SP        | SW         R0,$12(SP)
 20042ac:	ad 10 b5 14 	SW         R5,$16(SP)    | SW         R6,$20(SP)
 20042b0:	bd 18 c5 1c 	SW         R7,$24(SP)    | SW         R8,$28(SP)
 20042b4:	cd 20 d5 24 	SW         R9,$32(SP)    | SW         R10,$36(SP)
 20042b8:	dd 28 e5 2c 	SW         R11,$40(SP)   | SW         R12,$44(SP)
 20042bc:	9f 88 8d 00 	MOV        R1,R3         | SW         R1,(SP)
 20042c0:	14 c7 40 04 	SW         R2,$4(SP)
 20042c4:	34 84 80 10 	LW         16(R2),R6
 20042c8:	0c 84 40 10 	LW         16(R1),R1
 20042cc:	0c 05 80 00 	CMP        R6,R1
 20042d0:	78 90 01 8c 	BLT        @0x02004460    // 2004460 <quorem+0x1b8>
 20042d4:	2b 40 80 14 	MOV        $20+R2,R5
 20042d8:	b2 7f 87 b0 	ADD        $-1,R6        | MOV        R6,R0
 20042dc:	01 80 00 02 	LSL        $2,R0
 20042e0:	c7 a8 c2 80 	MOV        R5,R8         | ADD        R0,R8
 20042e4:	4b 40 c0 14 	MOV        $20+R3,R9
 20042e8:	8f c8 8a 80 	MOV        R9,R1         | ADD        R0,R1
 20042ec:	8d 08 8c 88 	SW         R1,$8(SP)     | LW         (R1),R1
 20042f0:	84 c0 82 01 	LW         (R8),R0       | ADD        $1,R0
 20042f4:	3b 40 40 00 	MOV        R1,R7
 20042f8:	3b 84 00 00 	DIVU       R0,R7
 20042fc:	0c 04 00 00 	CMP        R0,R1
 2004300:	78 98 00 a8 	BC         @0x020043ac    // 20043ac <quorem+0x104>
 2004304:	d7 a8 8f c8 	MOV        R5,R10        | MOV        R9,R1
 2004308:	de 00 86 00 	CLR        R11           | CLR        R0
 200430c:	a4 d0 d2 04 	LW         (R10),R4      | ADD        $4,R10
 2004310:	1b 41 00 00 	MOV        R4,R3
 2004314:	18 40 ff ff 	AND        $65535,R3
 2004318:	1b 05 c0 00 	MPY        R7,R3
 200431c:	18 86 c0 00 	ADD        R11,R3
 2004320:	21 40 00 10 	LSR        $16,R4
 2004324:	23 05 c0 00 	MPY        R7,R4
 2004328:	13 40 c0 00 	MOV        R3,R2
 200432c:	11 40 00 10 	LSR        $16,R2
 2004330:	a2 90 df a0 	ADD        R2,R4         | MOV        R4,R11
 2004334:	59 40 00 10 	LSR        $16,R11
 2004338:	14 84 40 00 	LW         (R1),R2
 200433c:	18 40 ff ff 	AND        $65535,R3
 2004340:	80 98 e7 90 	SUB        R3,R0         | MOV        R2,R12
 2004344:	60 40 ff ff 	AND        $65535,R12
 2004348:	82 e0 9f 80 	ADD        R12,R0        | MOV        R0,R3
 200434c:	11 40 00 10 	LSR        $16,R2
 2004350:	20 40 ff ff 	AND        $65535,R4
 2004354:	10 05 00 00 	SUB        R4,R2
 2004358:	01 c0 00 10 	ASR        $16,R0
 200435c:	92 80 87 90 	ADD        R0,R2         | MOV        R2,R0
 2004360:	01 c0 00 10 	ASR        $16,R0
 2004364:	08 80 00 04 	ADD        $4,R1
 2004368:	11 80 00 10 	LSL        $16,R2
 200436c:	18 40 ff ff 	AND        $65535,R3
 2004370:	10 c4 c0 00 	OR         R3,R2
 2004374:	95 8c c3 d0 	SW         R2,$-4(R1)    | CMP        R10,R8
 2004378:	78 bb ff 90 	BNC        @0x0200430c    // 200430c <quorem+0x64>
 200437c:	8c 08 84 88 	LW         8(SP),R1      | LW         (R1),R0
 2004380:	04 00 00 00 	CMP        $0,R0
 2004384:	78 a8 00 24 	BNZ        @0x020043ac    // 20043ac <quorem+0x104>
 2004388:	87 8c cb 80 	MOV        $-4+R1,R0     | CMP        R0,R9
 200438c:	78 b8 00 14 	BNC        @0x020043a4    // 20043a4 <quorem+0xfc>
 2004390:	8c 80 8b 00 	LW         (R0),R1       | CMP        $0,R1
 2004394:	78 a8 00 0c 	BNZ        @0x020043a4    // 20043a4 <quorem+0xfc>
 2004398:	b2 7f 82 7c 	ADD        $-1,R6        | ADD        $-4,R0
 200439c:	4c 04 00 00 	CMP        R0,R9
 20043a0:	78 9b ff ec 	BC         @0x02004390    // 2004390 <quorem+0xe8>
 20043a4:	04 87 40 00 	LW         (SP),R0
 20043a8:	34 c4 00 10 	SW         R6,$16(R0)
 20043ac:	94 04 8c 00 	LW         4(SP),R2      | LW         (SP),R1
 20043b0:	87 fa fc f8 	JSR        0x02007ff4     // 2007ff4 <__mcmp>
 20043b4:	02 00 7f f4 
 20043b8:	0c 00 00 00 	CMP        $0,R1
 20043bc:	78 90 00 88 	BLT        @0x02004448    // 2004448 <quorem+0x1a0>
 20043c0:	ba 01 9f c8 	ADD        $1,R7         | MOV        R9,R3
 20043c4:	16 00 00 00 	CLR        R2
 20043c8:	d4 a8 aa 04 	LW         (R5),R10      | ADD        $4,R5
 20043cc:	8c 98 a7 d0 	LW         (R3),R1       | MOV        R10,R4
 20043d0:	20 40 ff ff 	AND        $65535,R4
 20043d4:	90 a0 df 88 	SUB        R4,R2         | MOV        R1,R11
 20043d8:	58 40 ff ff 	AND        $65535,R11
 20043dc:	92 d8 a7 90 	ADD        R11,R2        | MOV        R2,R4
 20043e0:	09 40 00 10 	LSR        $16,R1
 20043e4:	51 40 00 10 	LSR        $16,R10
 20043e8:	08 06 80 00 	SUB        R10,R1
 20043ec:	11 c0 00 10 	ASR        $16,R2
 20043f0:	8a 90 97 88 	ADD        R2,R1         | MOV        R1,R2
 20043f4:	11 c0 00 10 	ASR        $16,R2
 20043f8:	18 80 00 04 	ADD        $4,R3
 20043fc:	09 80 00 10 	LSL        $16,R1
 2004400:	20 40 ff ff 	AND        $65535,R4
 2004404:	08 c5 00 00 	OR         R4,R1
 2004408:	8d 9c c3 a8 	SW         R1,$-4(R3)    | CMP        R5,R8
 200440c:	78 bb ff b8 	BNC        @0x020043c8    // 20043c8 <quorem+0x120>
 2004410:	13 41 80 00 	MOV        R6,R2
 2004414:	11 80 00 02 	LSL        $2,R2
 2004418:	8f c8 8a 90 	MOV        R9,R1         | ADD        R2,R1
 200441c:	94 88 93 00 	LW         (R1),R2       | CMP        $0,R2
 2004420:	78 a8 00 24 	BNZ        @0x02004448    // 2004448 <quorem+0x1a0>
 2004424:	8a 7c cb 88 	ADD        $-4,R1        | CMP        R1,R9
 2004428:	78 b8 00 14 	BNC        @0x02004440    // 2004440 <quorem+0x198>
 200442c:	94 88 93 00 	LW         (R1),R2       | CMP        $0,R2
 2004430:	78 a8 00 0c 	BNZ        @0x02004440    // 2004440 <quorem+0x198>
 2004434:	b2 7f 8a 7c 	ADD        $-1,R6        | ADD        $-4,R1
 2004438:	4c 04 40 00 	CMP        R1,R9
 200443c:	78 9b ff ec 	BC         @0x0200442c    // 200442c <quorem+0x184>
 2004440:	0c 87 40 00 	LW         (SP),R1
 2004444:	34 c4 40 10 	SW         R6,$16(R1)
 2004448:	8f b8 84 0c 	MOV        R7,R1         | LW         12(SP),R0
 200444c:	ac 10 b4 14 	LW         16(SP),R5     | LW         20(SP),R6
 2004450:	bc 18 c4 1c 	LW         24(SP),R7     | LW         28(SP),R8
 2004454:	cc 20 d4 24 	LW         32(SP),R9     | LW         36(SP),R10
 2004458:	dc 28 e4 2c 	LW         40(SP),R11    | LW         44(SP),R12
 200445c:	ea 30 ff 80 	ADD        $48,SP        | RTN
 2004460:	8e 00 84 0c 	CLR        R1            | LW         12(SP),R0
 2004464:	ac 10 b4 14 	LW         16(SP),R5     | LW         20(SP),R6
 2004468:	bc 18 c4 1c 	LW         24(SP),R7     | LW         28(SP),R8
 200446c:	cc 20 d4 24 	LW         32(SP),R9     | LW         36(SP),R10
 2004470:	dc 28 e4 2c 	LW         40(SP),R11    | LW         44(SP),R12
 2004474:	ea 30 ff 80 	ADD        $48,SP        | RTN

02004478 <_dtoa_r>:
 2004478:	68 00 00 78 	SUB        $120,SP
 200447c:	04 c7 40 54 	SW         R0,$84(SP)
 2004480:	2c c7 40 58 	SW         R5,$88(SP)
 2004484:	34 c7 40 5c 	SW         R6,$92(SP)
 2004488:	3c c7 40 60 	SW         R7,$96(SP)
 200448c:	44 c7 40 64 	SW         R8,$100(SP)
 2004490:	4c c7 40 68 	SW         R9,$104(SP)
 2004494:	54 c7 40 6c 	SW         R10,$108(SP)
 2004498:	5c c7 40 70 	SW         R11,$112(SP)
 200449c:	64 c7 40 74 	SW         R12,$116(SP)
 20044a0:	df 88 bf 90 	MOV        R1,R11        | MOV        R2,R7
 20044a4:	9d 04 a5 00 	SW         R3,$4(SP)     | SW         R4,(SP)
 20044a8:	ad 1c 95 08 	SW         R5,$28(SP)    | SW         R2,$8(SP)
 20044ac:	14 84 40 40 	LW         64(R1),R2
 20044b0:	14 00 00 00 	CMP        $0,R2
 20044b4:	78 88 00 24 	BZ         @0x020044dc    // 20044dc <_dtoa_r+0x64>
 20044b8:	24 84 40 44 	LW         68(R1),R4
 20044bc:	24 c4 80 04 	SW         R4,$4(R2)
 20044c0:	1e 00 00 01 	LDI        $1,R3
 20044c4:	19 85 00 00 	LSL        R4,R3
 20044c8:	1c c4 80 08 	SW         R3,$8(R2)
 20044cc:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 20044d0:	02 00 74 10 
 20044d4:	0e 00 00 00 	CLR        R1
 20044d8:	0c c6 c0 40 	SW         R1,$64(R11)
 20044dc:	96 00 bb 00 	CLR        R2            | CMP        $0,R7
 20044e0:	78 90 00 90 	BLT        @0x02004574    // 2004574 <_dtoa_r+0xfc>
 20044e4:	0c 87 40 7c 	LW         124(SP),R1
 20044e8:	14 c4 40 00 	SW         R2,(R1)
 20044ec:	0a 00 0f fe 	BREV       $4094,R1
 20044f0:	97 b8 91 88 	MOV        R7,R2         | AND        R1,R2
 20044f4:	14 04 40 00 	CMP        R1,R2
 20044f8:	78 88 00 9c 	BZ         @0x02004598    // 2004598 <_dtoa_r+0x120>
 20044fc:	9e 00 a6 00 	CLR        R3            | CLR        R4
 2004500:	8c 08 94 04 	LW         8(SP),R1      | LW         4(SP),R2
 2004504:	87 fa fc f8 	JSR        0x0200e1a0     // 200e1a0 <__eqdf2>
 2004508:	02 00 e1 a0 
 200450c:	0c 00 00 00 	CMP        $0,R1
 2004510:	78 a8 00 f0 	BNZ        @0x02004604    // 2004604 <_dtoa_r+0x18c>
 2004514:	0c 87 40 78 	LW         120(SP),R1
 2004518:	96 01 95 88 	LDI        $1,R2         | SW         R2,(R1)
 200451c:	0c 87 40 80 	LW         128(SP),R1
 2004520:	3a 03 00 40 	LDI        0x0200efcc,R7  // 200efcc <__call_exitprocs+0x26c>
 2004524:	3a 40 ef cc 
 2004528:	0c 00 00 00 	CMP        $0,R1
 200452c:	78 88 00 14 	BZ         @0x02004544    // 2004544 <_dtoa_r+0xcc>
 2004530:	12 03 00 40 	LDI        0x0200efcd,R2  // 200efcd <__call_exitprocs+0x26d>
 2004534:	12 40 ef cd 
 2004538:	14 c4 40 00 	SW         R2,(R1)
 200453c:	3a 03 00 40 	LDI        0x0200efcc,R7  // 200efcc <__call_exitprocs+0x26c>
 2004540:	3a 40 ef cc 
 2004544:	0b 41 c0 00 	MOV        R7,R1
 2004548:	04 87 40 54 	LW         84(SP),R0
 200454c:	2c 87 40 58 	LW         88(SP),R5
 2004550:	34 87 40 5c 	LW         92(SP),R6
 2004554:	3c 87 40 60 	LW         96(SP),R7
 2004558:	44 87 40 64 	LW         100(SP),R8
 200455c:	4c 87 40 68 	LW         104(SP),R9
 2004560:	54 87 40 6c 	LW         108(SP),R10
 2004564:	5c 87 40 70 	LW         112(SP),R11
 2004568:	64 87 40 74 	LW         116(SP),R12
 200456c:	68 80 00 78 	ADD        $120,SP
 2004570:	7b 40 00 00 	RTN
 2004574:	0a 03 ff fe 	BREV       $-2,R1
 2004578:	b9 88 bd 08 	AND        R1,R7         | SW         R7,$8(SP)
 200457c:	16 00 00 01 	LDI        $1,R2
 2004580:	0c 87 40 7c 	LW         124(SP),R1
 2004584:	14 c4 40 00 	SW         R2,(R1)
 2004588:	0a 00 0f fe 	BREV       $4094,R1
 200458c:	97 b8 91 88 	MOV        R7,R2         | AND        R1,R2
 2004590:	14 04 40 00 	CMP        R1,R2
 2004594:	78 ab ff 64 	BNZ        @0x020044fc    // 20044fc <_dtoa_r+0x84>
 2004598:	0c 87 40 78 	LW         120(SP),R1
 200459c:	16 00 27 0f 	LDI        $9999,R2
 20045a0:	14 c4 40 00 	SW         R2,(R1)
 20045a4:	0e 0f ff ff 	LDI        $1048575,R1
 20045a8:	b9 88 8c 04 	AND        R1,R7         | LW         4(SP),R1
 20045ac:	38 c4 40 00 	OR         R1,R7
 20045b0:	78 a8 06 88 	BNZ        @0x02004c3c    // 2004c3c <_dtoa_r+0x7c4>
 20045b4:	0c 87 40 80 	LW         128(SP),R1
 20045b8:	3a 03 00 40 	LDI        0x0200eff2,R7  // 200eff2 <blanks.1+0x14>
 20045bc:	3a 40 ef f2 
 20045c0:	0c 00 00 00 	CMP        $0,R1
 20045c4:	78 8b ff 7c 	BZ         @0x02004544    // 2004544 <_dtoa_r+0xcc>
 20045c8:	0b 41 c0 08 	MOV        $8+R7,R1
 20045cc:	14 87 40 80 	LW         128(SP),R2
 20045d0:	0c c4 80 00 	SW         R1,(R2)
 20045d4:	0b 41 c0 00 	MOV        R7,R1
 20045d8:	04 87 40 54 	LW         84(SP),R0
 20045dc:	2c 87 40 58 	LW         88(SP),R5
 20045e0:	34 87 40 5c 	LW         92(SP),R6
 20045e4:	3c 87 40 60 	LW         96(SP),R7
 20045e8:	44 87 40 64 	LW         100(SP),R8
 20045ec:	4c 87 40 68 	LW         104(SP),R9
 20045f0:	54 87 40 6c 	LW         108(SP),R10
 20045f4:	5c 87 40 70 	LW         112(SP),R11
 20045f8:	64 87 40 74 	LW         116(SP),R12
 20045fc:	68 80 00 78 	ADD        $120,SP
 2004600:	7b 40 00 00 	RTN
 2004604:	2b 43 40 4c 	MOV        $76+SP,R5
 2004608:	23 43 40 50 	MOV        $80+SP,R4
 200460c:	b4 08 97 b0 	LW         8(SP),R6      | MOV        R6,R2
 2004610:	c4 04 9f c0 	LW         4(SP),R8      | MOV        R8,R3
 2004614:	0b 42 c0 00 	MOV        R11,R1
 2004618:	87 fa fc f8 	JSR        0x020085c0     // 20085c0 <__d2b>
 200461c:	02 00 85 c0 
 2004620:	e7 88 af b8 	MOV        R1,R12        | MOV        R7,R5
 2004624:	29 40 00 14 	LSR        $20,R5
 2004628:	78 a8 04 c4 	BNZ        @0x02004af0    // 2004af0 <_dtoa_r+0x678>
 200462c:	34 87 40 4c 	LW         76(SP),R6
 2004630:	0c 87 40 50 	LW         80(SP),R1
 2004634:	af b0 aa 88 	MOV        R6,R5         | ADD        R1,R5
 2004638:	0b 41 44 32 	MOV        $1074+R5,R1
 200463c:	0c 00 00 21 	CMP        $33,R1
 2004640:	78 90 0a e0 	BLT        @0x02005124    // 2005124 <_dtoa_r+0xcac>
 2004644:	96 40 90 88 	LDI        $64,R2        | SUB        R1,R2
 2004648:	0b 41 c0 00 	MOV        R7,R1
 200464c:	09 84 80 00 	LSL        R2,R1
 2004650:	14 87 40 04 	LW         4(SP),R2
 2004654:	11 45 44 12 	LSR        $1042+R5,R2
 2004658:	08 c4 80 00 	OR         R2,R1
 200465c:	87 fa fc f8 	JSR        0x0200e548     // 200e548 <__floatunsidf>
 2004660:	02 00 e5 48 
 2004664:	1a 00 08 7f 	BREV       $2175,R3
 2004668:	8a 98 aa 7f 	ADD        R3,R1         | ADD        $-1,R5
 200466c:	86 01 85 34 	LDI        $1,R0         | SW         R0,$52(SP)
 2004670:	1a 00 1f fc 	BREV       $8188,R3
 2004674:	26 00 00 00 	CLR        R4
 2004678:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 200467c:	02 00 d4 8c 
 2004680:	1a 01 4b fc 	LDI        0x3fd287a7,R3  // 3fd287a7 <_top_of_stack+0x3cd287a7>
 2004684:	1a 40 87 a7 
 2004688:	22 00 f6 c6 	LDI        0x636f4361,R4  // 636f4361 <_top_of_stack+0x606f4361>
 200468c:	22 40 43 61 
 2004690:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2004694:	02 00 da 64 
 2004698:	1a 01 63 fc 	LDI        0x3fc68a28,R3  // 3fc68a28 <_top_of_stack+0x3cc68a28>
 200469c:	1a 40 8a 28 
 20046a0:	22 01 06 d1 	LDI        0x8b60c8b3,R4  // 8b60c8b3 <_top_of_stack+0x8860c8b3>
 20046a4:	22 40 c8 b3 
 20046a8:	87 fa fc f8 	JSR        0x0200cee4     // 200cee4 <__adddf3>
 20046ac:	02 00 ce e4 
 20046b0:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 20046b4:	0b 41 40 00 	MOV        R5,R1
 20046b8:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 20046bc:	02 00 e3 bc 
 20046c0:	1a 00 cb fc 	LDI        0x3fd34413,R3  // 3fd34413 <_top_of_stack+0x3cd34413>
 20046c4:	1a 40 44 13 
 20046c8:	22 00 f9 0a 	LDI        0x509f79fb,R4  // 509f79fb <_top_of_stack+0x4d9f79fb>
 20046cc:	22 40 79 fb 
 20046d0:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 20046d4:	02 00 da 64 
 20046d8:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 20046dc:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 20046e0:	87 fa fc f8 	JSR        0x0200cee4     // 200cee4 <__adddf3>
 20046e4:	02 00 ce e4 
 20046e8:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 20046ec:	87 fa fc f8 	JSR        0x0200e48c     // 200e48c <__fixdfsi>
 20046f0:	02 00 e4 8c 
 20046f4:	cf 88 8d 14 	MOV        R1,R9         | SW         R1,$20(SP)
 20046f8:	9e 00 a6 00 	CLR        R3            | CLR        R4
 20046fc:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 2004700:	87 fa fc f8 	JSR        0x0200e2b4     // 200e2b4 <__ltdf2>
 2004704:	02 00 e2 b4 
 2004708:	0c 00 00 00 	CMP        $0,R1
 200470c:	78 90 04 a0 	BLT        @0x02004bb0    // 2004bb0 <_dtoa_r+0x738>
 2004710:	b0 a8 87 b7 	SUB        R5,R6         | MOV        $-1+R6,R0
 2004714:	85 0c ac 14 	SW         R0,$12(SP)    | LW         20(SP),R5
 2004718:	2c 00 00 17 	CMP        $23,R5
 200471c:	78 b8 04 c4 	BNC        @0x02004be4    // 2004be4 <_dtoa_r+0x76c>
 2004720:	13 41 40 00 	MOV        R5,R2
 2004724:	11 80 00 03 	LSL        $3,R2
 2004728:	0a 03 00 40 	LDI        0x0200f0f0,R1  // 200f0f0 <__mprec_tens>
 200472c:	0a 40 f0 f0 
 2004730:	8a 90 9c 88 	ADD        R2,R1         | LW         (R1),R3
 2004734:	24 84 40 04 	LW         4(R1),R4
 2004738:	8c 08 94 04 	LW         8(SP),R1      | LW         4(SP),R2
 200473c:	87 fa fc f8 	JSR        0x0200e2b4     // 200e2b4 <__ltdf2>
 2004740:	02 00 e2 b4 
 2004744:	0c 00 00 00 	CMP        $0,R1
 2004748:	78 b0 09 b8 	BGE        @0x02005104    // 2005104 <_dtoa_r+0xc8c>
 200474c:	aa 7f ad 14 	ADD        $-1,R5        | SW         R5,$20(SP)
 2004750:	86 00 85 30 	CLR        R0            | SW         R0,$48(SP)
 2004754:	84 0c 83 00 	LW         12(SP),R0     | CMP        $0,R0
 2004758:	78 90 04 94 	BLT        @0x02004bf0    // 2004bf0 <_dtoa_r+0x778>
 200475c:	86 00 85 20 	CLR        R0            | SW         R0,$32(SP)
 2004760:	84 14 83 00 	LW         20(SP),R0     | CMP        $0,R0
 2004764:	78 b0 04 9c 	BGE        @0x02004c04    // 2004c04 <_dtoa_r+0x78c>
 2004768:	8c 20 88 80 	LW         32(SP),R1     | SUB        R0,R1
 200476c:	0c c7 40 20 	SW         R1,$32(SP)
 2004770:	0b 40 1f ff 	MOV        $-1+R0,R1
 2004774:	09 03 ff ff 	XOR        $-1,R1
 2004778:	8d 2c 85 24 	SW         R1,$44(SP)    | SW         R0,$36(SP)
 200477c:	86 00 85 14 	CLR        R0            | SW         R0,$20(SP)
 2004780:	84 00 83 0a 	LW         (SP),R0       | CMP        $10,R0
 2004784:	78 b8 04 94 	BNC        @0x02004c1c    // 2004c1c <_dtoa_r+0x7a4>
 2004788:	b6 01 83 06 	LDI        $1,R6         | CMP        $6,R0
 200478c:	78 90 00 08 	BLT        @0x02004798    // 2004798 <_dtoa_r+0x320>
 2004790:	82 7c 85 00 	ADD        $-4,R0        | SW         R0,(SP)
 2004794:	36 00 00 00 	CLR        R6
 2004798:	04 00 00 04 	CMP        $4,R0
 200479c:	78 88 0f 88 	BZ         @0x02005728    // 2005728 <_dtoa_r+0x12b0>
 20047a0:	04 00 00 05 	CMP        $5,R0
 20047a4:	78 88 0b 34 	BZ         @0x020052dc    // 20052dc <_dtoa_r+0xe64>
 20047a8:	04 00 00 02 	CMP        $2,R0
 20047ac:	78 a8 09 30 	BNZ        @0x020050e0    // 20050e0 <_dtoa_r+0xc68>
 20047b0:	86 00 85 28 	CLR        R0            | SW         R0,$40(SP)
 20047b4:	ac 1c ab 01 	LW         28(SP),R5     | CMP        $1,R5
 20047b8:	78 90 0b 48 	BLT        @0x02005304    // 2005304 <_dtoa_r+0xe8c>
 20047bc:	ad 3c ad 18 	SW         R5,$60(SP)    | SW         R5,$24(SP)
 20047c0:	06 00 00 00 	CLR        R0
 20047c4:	04 c6 c0 44 	SW         R0,$68(R11)
 20047c8:	2c 00 00 18 	CMP        $24,R5
 20047cc:	78 90 14 38 	BLT        @0x02005c08    // 2005c08 <_dtoa_r+0x1790>
 20047d0:	9e 01 8e 04 	LDI        $1,R3         | LDI        $4,R1
 20047d4:	97 98 8a 88 	MOV        R3,R2         | ADD        R1,R1
 20047d8:	1b 40 c0 01 	MOV        $1+R3,R3
 20047dc:	2c 04 40 14 	CMP        $20+R1,R5
 20047e0:	78 bb ff f0 	BNC        @0x020047d4    // 20047d4 <_dtoa_r+0x35c>
 20047e4:	14 c6 c0 44 	SW         R2,$68(R11)
 20047e8:	0b 42 c0 00 	MOV        R11,R1
 20047ec:	87 fa fc f8 	JSR        0x0200735c     // 200735c <_Balloc>
 20047f0:	02 00 73 5c 
 20047f4:	8d 10 8b 00 	SW         R1,$16(SP)    | CMP        $0,R1
 20047f8:	78 88 13 ec 	BZ         @0x02005be8    // 2005be8 <_dtoa_r+0x1770>
 20047fc:	0c c6 c0 40 	SW         R1,$64(R11)
 2004800:	84 18 83 0f 	LW         24(SP),R0     | CMP        $15,R0
 2004804:	2e 00 00 00 	CLR        R5
 2004808:	28 d8 00 01 	OR.C       $1,R5
 200480c:	28 45 80 00 	AND        R6,R5
 2004810:	78 88 04 d0 	BZ         @0x02004ce4    // 2004ce4 <_dtoa_r+0x86c>
 2004814:	84 24 83 01 	LW         36(SP),R0     | CMP        $1,R0
 2004818:	78 90 09 48 	BLT        @0x02005164    // 2005164 <_dtoa_r+0xcec>
 200481c:	97 80 91 0f 	MOV        R0,R2         | AND        $15,R2
 2004820:	11 80 00 03 	LSL        $3,R2
 2004824:	0a 03 00 40 	LDI        0x0200f0f0,R1  // 200f0f0 <__mprec_tens>
 2004828:	0a 40 f0 f0 
 200482c:	8a 90 c4 88 	ADD        R2,R1         | LW         (R1),R8
 2004830:	3c 84 40 04 	LW         4(R1),R7
 2004834:	01 c0 00 04 	ASR        $4,R0
 2004838:	af 80 8f 80 	MOV        R0,R5         | MOV        R0,R1
 200483c:	08 40 00 10 	AND        $16,R1
 2004840:	78 88 0a b4 	BZ         @0x020052f8    // 20052f8 <_dtoa_r+0xe80>
 2004844:	28 40 00 0f 	AND        $15,R5
 2004848:	0a 03 00 40 	LDI        0x0200f0c8,R1  // 200f0c8 <__mprec_bigtens>
 200484c:	0a 40 f0 c8 
 2004850:	1c 84 40 20 	LW         32(R1),R3
 2004854:	24 84 40 24 	LW         36(R1),R4
 2004858:	8c 08 94 04 	LW         8(SP),R1      | LW         4(SP),R2
 200485c:	87 fa fc f8 	JSR        0x0200df10     // 200df10 <__divdf3>
 2004860:	02 00 df 10 
 2004864:	8d 38 d7 90 	SW         R1,$56(SP)    | MOV        R2,R10
 2004868:	4e 00 00 03 	LDI        $3,R9
 200486c:	2c 00 00 00 	CMP        $0,R5
 2004870:	78 88 00 34 	BZ         @0x020048a8    // 20048a8 <_dtoa_r+0x430>
 2004874:	32 03 00 40 	LDI        0x0200f0c8,R6  // 200f0c8 <__mprec_bigtens>
 2004878:	32 40 f0 c8 
 200487c:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 2004880:	9f a8 99 01 	MOV        R5,R3         | AND        $1,R3
 2004884:	78 88 00 10 	BZ         @0x02004898    // 2004898 <_dtoa_r+0x420>
 2004888:	ca 01 9c b0 	ADD        $1,R9         | LW         (R6),R3
 200488c:	24 85 80 04 	LW         4(R6),R4
 2004890:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2004894:	02 00 da 64 
 2004898:	29 c0 00 01 	ASR        $1,R5
 200489c:	b2 08 ab 00 	ADD        $8,R6         | CMP        $0,R5
 20048a0:	78 ab ff dc 	BNZ        @0x02004880    // 2004880 <_dtoa_r+0x408>
 20048a4:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 20048a8:	9f c0 a7 b8 	MOV        R8,R3         | MOV        R7,R4
 20048ac:	8c 38 97 d0 	LW         56(SP),R1     | MOV        R10,R2
 20048b0:	87 fa fc f8 	JSR        0x0200df10     // 200df10 <__divdf3>
 20048b4:	02 00 df 10 
 20048b8:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 20048bc:	84 30 83 00 	LW         48(SP),R0     | CMP        $0,R0
 20048c0:	78 88 00 1c 	BZ         @0x020048e0    // 20048e0 <_dtoa_r+0x468>
 20048c4:	1a 00 0f fc 	BREV       $4092,R3
 20048c8:	a6 00 8f c0 	CLR        R4            | MOV        R8,R1
 20048cc:	13 41 c0 00 	MOV        R7,R2
 20048d0:	87 fa fc f8 	JSR        0x0200e2b4     // 200e2b4 <__ltdf2>
 20048d4:	02 00 e2 b4 
 20048d8:	0c 00 00 00 	CMP        $0,R1
 20048dc:	78 90 0b d8 	BLT        @0x020054b8    // 20054b8 <_dtoa_r+0x1040>
 20048e0:	0b 42 40 00 	MOV        R9,R1
 20048e4:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 20048e8:	02 00 e3 bc 
 20048ec:	9f c0 a7 b8 	MOV        R8,R3         | MOV        R7,R4
 20048f0:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 20048f4:	02 00 da 64 
 20048f8:	1a 00 38 02 	BREV       $14338,R3
 20048fc:	26 00 00 00 	CLR        R4
 2004900:	87 fa fc f8 	JSR        0x0200cee4     // 200cee4 <__adddf3>
 2004904:	02 00 ce e4 
 2004908:	4b 40 80 00 	MOV        R2,R9
 200490c:	12 00 03 3f 	BREV       $831,R2
 2004910:	8a 90 d7 88 	ADD        R2,R1         | MOV        R1,R10
 2004914:	84 18 83 00 	LW         24(SP),R0     | CMP        $0,R0
 2004918:	78 88 03 78 	BZ         @0x02004c94    // 2004c94 <_dtoa_r+0x81c>
 200491c:	04 87 40 24 	LW         36(SP),R0
 2004920:	04 c7 40 40 	SW         R0,$64(SP)
 2004924:	84 18 85 38 	LW         24(SP),R0     | SW         R0,$56(SP)
 2004928:	b4 10 b2 01 	LW         16(SP),R6     | ADD        $1,R6
 200492c:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 2004930:	87 fa fc f8 	JSR        0x0200e48c     // 200e48c <__fixdfsi>
 2004934:	02 00 e4 8c 
 2004938:	2b 40 40 30 	MOV        $48+R1,R5
 200493c:	28 40 00 ff 	AND        $255,R5
 2004940:	9c 38 9a 7f 	LW         56(SP),R3     | ADD        $-1,R3
 2004944:	19 80 00 03 	LSL        $3,R3
 2004948:	12 03 00 40 	LDI        0x0200f0f0,R2  // 200f0f0 <__mprec_tens>
 200494c:	12 40 f0 f0 
 2004950:	92 98 9c 90 	ADD        R3,R2         | LW         (R2),R3
 2004954:	1c c7 40 44 	SW         R3,$68(SP)
 2004958:	14 84 80 04 	LW         4(R2),R2
 200495c:	14 c7 40 48 	SW         R2,$72(SP)
 2004960:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 2004964:	02 00 e3 bc 
 2004968:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 200496c:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 2004970:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 2004974:	02 00 d4 8c 
 2004978:	bf 88 c7 90 	MOV        R1,R7         | MOV        R2,R8
 200497c:	0c 87 40 28 	LW         40(SP),R1
 2004980:	1c 87 40 44 	LW         68(SP),R3
 2004984:	24 87 40 48 	LW         72(SP),R4
 2004988:	0c 00 00 00 	CMP        $0,R1
 200498c:	78 88 09 8c 	BZ         @0x0200531c    // 200531c <_dtoa_r+0xea4>
 2004990:	0a 00 07 fc 	BREV       $2044,R1
 2004994:	16 00 00 00 	CLR        R2
 2004998:	87 fa fc f8 	JSR        0x0200df10     // 200df10 <__divdf3>
 200499c:	02 00 df 10 
 20049a0:	9f d0 a7 c8 	MOV        R10,R3        | MOV        R9,R4
 20049a4:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 20049a8:	02 00 d4 8c 
 20049ac:	cf 88 d7 90 	MOV        R1,R9         | MOV        R2,R10
 20049b0:	04 87 40 10 	LW         16(SP),R0
 20049b4:	2d c4 00 00 	SB         R5,(R0)
 20049b8:	9f b8 a7 c0 	MOV        R7,R3         | MOV        R8,R4
 20049bc:	87 fa fc f8 	JSR        0x0200e258     // 200e258 <__gtdf2>
 20049c0:	02 00 e2 58 
 20049c4:	0c 00 00 01 	CMP        $1,R1
 20049c8:	78 b0 00 c0 	BGE        @0x02004a8c    // 2004a8c <_dtoa_r+0x614>
 20049cc:	06 00 00 00 	CLR        R0
 20049d0:	64 c7 40 44 	SW         R12,$68(SP)
 20049d4:	e4 38 dd 38 	LW         56(SP),R12    | SW         R11,$56(SP)
 20049d8:	5e 00 00 00 	CLR        R11
 20049dc:	9f b8 a7 c0 	MOV        R7,R3         | MOV        R8,R4
 20049e0:	0a 00 0f fc 	BREV       $4092,R1
 20049e4:	16 00 00 00 	CLR        R2
 20049e8:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 20049ec:	02 00 d4 8c 
 20049f0:	9f c8 a7 d0 	MOV        R9,R3         | MOV        R10,R4
 20049f4:	87 fa fc f8 	JSR        0x0200e2b4     // 200e2b4 <__ltdf2>
 20049f8:	02 00 e2 b4 
 20049fc:	0c 00 00 00 	CMP        $0,R1
 2004a00:	78 90 10 b4 	BLT        @0x02005ab8    // 2005ab8 <_dtoa_r+0x1640>
 2004a04:	da 01 db e0 	ADD        $1,R11        | CMP        R12,R11
 2004a08:	78 b0 10 b8 	BGE        @0x02005ac4    // 2005ac4 <_dtoa_r+0x164c>
 2004a0c:	1a 00 24 02 	BREV       $9218,R3
 2004a10:	a6 00 8f c8 	CLR        R4            | MOV        R9,R1
 2004a14:	13 42 80 00 	MOV        R10,R2
 2004a18:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2004a1c:	02 00 da 64 
 2004a20:	cf 88 d7 90 	MOV        R1,R9         | MOV        R2,R10
 2004a24:	1a 00 24 02 	BREV       $9218,R3
 2004a28:	a6 00 8f b8 	CLR        R4            | MOV        R7,R1
 2004a2c:	13 42 00 00 	MOV        R8,R2
 2004a30:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2004a34:	02 00 da 64 
 2004a38:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 2004a3c:	87 fa fc f8 	JSR        0x0200e48c     // 200e48c <__fixdfsi>
 2004a40:	02 00 e4 8c 
 2004a44:	2b 40 40 00 	MOV        R1,R5
 2004a48:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 2004a4c:	02 00 e3 bc 
 2004a50:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 2004a54:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 2004a58:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 2004a5c:	02 00 d4 8c 
 2004a60:	bf 88 c7 90 	MOV        R1,R7         | MOV        R2,R8
 2004a64:	b2 01 aa 30 	ADD        $1,R6         | ADD        $48,R5
 2004a68:	28 40 00 ff 	AND        $255,R5
 2004a6c:	2d c5 bf ff 	SB         R5,$-1(R6)
 2004a70:	9f c8 a7 d0 	MOV        R9,R3         | MOV        R10,R4
 2004a74:	87 fa fc f8 	JSR        0x0200e2b4     // 200e2b4 <__ltdf2>
 2004a78:	02 00 e2 b4 
 2004a7c:	0c 00 00 00 	CMP        $0,R1
 2004a80:	78 b3 ff 58 	BGE        @0x020049dc    // 20049dc <_dtoa_r+0x564>
 2004a84:	64 87 40 44 	LW         68(SP),R12
 2004a88:	5c 87 40 38 	LW         56(SP),R11
 2004a8c:	04 87 40 40 	LW         64(SP),R0
 2004a90:	82 01 85 00 	ADD        $1,R0         | SW         R0,(SP)
 2004a94:	bc 10 b5 10 	LW         16(SP),R7     | SW         R6,$16(SP)
 2004a98:	97 e0 8f d8 	MOV        R12,R2        | MOV        R11,R1
 2004a9c:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 2004aa0:	02 00 74 10 
 2004aa4:	8c 10 96 00 	LW         16(SP),R1     | CLR        R2
 2004aa8:	15 c4 40 00 	SB         R2,(R1)
 2004aac:	14 87 40 78 	LW         120(SP),R2
 2004ab0:	9c 00 9d 90 	LW         (SP),R3       | SW         R3,(R2)
 2004ab4:	14 87 40 80 	LW         128(SP),R2
 2004ab8:	14 00 00 00 	CMP        $0,R2
 2004abc:	78 8b fa 84 	BZ         @0x02004544    // 2004544 <_dtoa_r+0xcc>
 2004ac0:	8d 90 8f b8 	SW         R1,(R2)       | MOV        R7,R1
 2004ac4:	04 87 40 54 	LW         84(SP),R0
 2004ac8:	2c 87 40 58 	LW         88(SP),R5
 2004acc:	34 87 40 5c 	LW         92(SP),R6
 2004ad0:	3c 87 40 60 	LW         96(SP),R7
 2004ad4:	44 87 40 64 	LW         100(SP),R8
 2004ad8:	4c 87 40 68 	LW         104(SP),R9
 2004adc:	54 87 40 6c 	LW         108(SP),R10
 2004ae0:	5c 87 40 70 	LW         112(SP),R11
 2004ae4:	64 87 40 74 	LW         116(SP),R12
 2004ae8:	68 80 00 78 	ADD        $120,SP
 2004aec:	7b 40 00 00 	RTN
 2004af0:	13 42 00 00 	MOV        R8,R2
 2004af4:	1e 0f ff ff 	LDI        $1048575,R3
 2004af8:	8f b0 89 98 	MOV        R6,R1         | AND        R3,R1
 2004afc:	1a 00 0f fc 	BREV       $4092,R3
 2004b00:	08 c4 c0 00 	OR         R3,R1
 2004b04:	28 83 fc 01 	ADD        $-1023,R5
 2004b08:	34 87 40 4c 	LW         76(SP),R6
 2004b0c:	86 00 85 34 	CLR        R0            | SW         R0,$52(SP)
 2004b10:	1a 00 1f fc 	BREV       $8188,R3
 2004b14:	26 00 00 00 	CLR        R4
 2004b18:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 2004b1c:	02 00 d4 8c 
 2004b20:	1a 01 4b fc 	LDI        0x3fd287a7,R3  // 3fd287a7 <_top_of_stack+0x3cd287a7>
 2004b24:	1a 40 87 a7 
 2004b28:	22 00 f6 c6 	LDI        0x636f4361,R4  // 636f4361 <_top_of_stack+0x606f4361>
 2004b2c:	22 40 43 61 
 2004b30:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2004b34:	02 00 da 64 
 2004b38:	1a 01 63 fc 	LDI        0x3fc68a28,R3  // 3fc68a28 <_top_of_stack+0x3cc68a28>
 2004b3c:	1a 40 8a 28 
 2004b40:	22 01 06 d1 	LDI        0x8b60c8b3,R4  // 8b60c8b3 <_top_of_stack+0x8860c8b3>
 2004b44:	22 40 c8 b3 
 2004b48:	87 fa fc f8 	JSR        0x0200cee4     // 200cee4 <__adddf3>
 2004b4c:	02 00 ce e4 
 2004b50:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 2004b54:	0b 41 40 00 	MOV        R5,R1
 2004b58:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 2004b5c:	02 00 e3 bc 
 2004b60:	1a 00 cb fc 	LDI        0x3fd34413,R3  // 3fd34413 <_top_of_stack+0x3cd34413>
 2004b64:	1a 40 44 13 
 2004b68:	22 00 f9 0a 	LDI        0x509f79fb,R4  // 509f79fb <_top_of_stack+0x4d9f79fb>
 2004b6c:	22 40 79 fb 
 2004b70:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2004b74:	02 00 da 64 
 2004b78:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 2004b7c:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 2004b80:	87 fa fc f8 	JSR        0x0200cee4     // 200cee4 <__adddf3>
 2004b84:	02 00 ce e4 
 2004b88:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 2004b8c:	87 fa fc f8 	JSR        0x0200e48c     // 200e48c <__fixdfsi>
 2004b90:	02 00 e4 8c 
 2004b94:	cf 88 8d 14 	MOV        R1,R9         | SW         R1,$20(SP)
 2004b98:	9e 00 a6 00 	CLR        R3            | CLR        R4
 2004b9c:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 2004ba0:	87 fa fc f8 	JSR        0x0200e2b4     // 200e2b4 <__ltdf2>
 2004ba4:	02 00 e2 b4 
 2004ba8:	0c 00 00 00 	CMP        $0,R1
 2004bac:	78 b3 fb 60 	BGE        @0x02004710    // 2004710 <_dtoa_r+0x298>
 2004bb0:	0b 42 40 00 	MOV        R9,R1
 2004bb4:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 2004bb8:	02 00 e3 bc 
 2004bbc:	9f c0 a7 b8 	MOV        R8,R3         | MOV        R7,R4
 2004bc0:	87 fa fc f8 	JSR        0x0200e1fc     // 200e1fc <__nedf2>
 2004bc4:	02 00 e1 fc 
 2004bc8:	0c 00 00 00 	CMP        $0,R1
 2004bcc:	78 8b fb 40 	BZ         @0x02004710    // 2004710 <_dtoa_r+0x298>
 2004bd0:	ca 7f cd 14 	ADD        $-1,R9        | SW         R9,$20(SP)
 2004bd4:	b0 a8 87 b7 	SUB        R5,R6         | MOV        $-1+R6,R0
 2004bd8:	85 0c ac 14 	SW         R0,$12(SP)    | LW         20(SP),R5
 2004bdc:	2c 00 00 17 	CMP        $23,R5
 2004be0:	78 9b fb 3c 	BC         @0x02004720    // 2004720 <_dtoa_r+0x2a8>
 2004be4:	86 01 85 30 	LDI        $1,R0         | SW         R0,$48(SP)
 2004be8:	84 0c 83 00 	LW         12(SP),R0     | CMP        $0,R0
 2004bec:	78 b3 fb 6c 	BGE        @0x0200475c    // 200475c <_dtoa_r+0x2e4>
 2004bf0:	8e 01 88 b0 	LDI        $1,R1         | SUB        R6,R1
 2004bf4:	8d 20 86 00 	SW         R1,$32(SP)    | CLR        R0
 2004bf8:	85 0c 84 14 	SW         R0,$12(SP)    | LW         20(SP),R0
 2004bfc:	04 00 00 00 	CMP        $0,R0
 2004c00:	78 93 fb 64 	BLT        @0x02004768    // 2004768 <_dtoa_r+0x2f0>
 2004c04:	84 0c 8c 14 	LW         12(SP),R0     | LW         20(SP),R1
 2004c08:	82 88 85 0c 	ADD        R1,R0         | SW         R0,$12(SP)
 2004c0c:	8d 24 86 00 	SW         R1,$36(SP)    | CLR        R0
 2004c10:	04 c7 40 2c 	SW         R0,$44(SP)
 2004c14:	84 00 83 0a 	LW         (SP),R0       | CMP        $10,R0
 2004c18:	78 9b fb 6c 	BC         @0x02004788    // 2004788 <_dtoa_r+0x310>
 2004c1c:	b6 01 86 00 	LDI        $1,R6         | CLR        R0
 2004c20:	85 00 b5 28 	SW         R0,(SP)       | SW         R6,$40(SP)
 2004c24:	8e ff 8d 18 	LDI        $-1,R1        | SW         R1,$24(SP)
 2004c28:	85 1c 86 00 	SW         R0,$28(SP)    | CLR        R0
 2004c2c:	04 c6 c0 44 	SW         R0,$68(R11)
 2004c30:	84 18 85 3c 	LW         24(SP),R0     | SW         R0,$60(SP)
 2004c34:	16 00 00 00 	CLR        R2
 2004c38:	78 83 fb ac 	BRA        @0x020047e8    // 20047e8 <_dtoa_r+0x370>
 2004c3c:	0c 87 40 80 	LW         128(SP),R1
 2004c40:	3a 03 00 40 	LDI        0x0200efee,R7  // 200efee <blanks.1+0x10>
 2004c44:	3a 40 ef ee 
 2004c48:	0c 00 00 00 	CMP        $0,R1
 2004c4c:	78 8b f8 f4 	BZ         @0x02004544    // 2004544 <_dtoa_r+0xcc>
 2004c50:	0b 41 c0 03 	MOV        $3+R7,R1
 2004c54:	14 87 40 80 	LW         128(SP),R2
 2004c58:	0c c4 80 00 	SW         R1,(R2)
 2004c5c:	78 83 f9 74 	BRA        @0x020045d4    // 20045d4 <_dtoa_r+0x15c>
 2004c60:	0b 42 40 00 	MOV        R9,R1
 2004c64:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 2004c68:	02 00 e3 bc 
 2004c6c:	9f c0 a7 b8 	MOV        R8,R3         | MOV        R7,R4
 2004c70:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2004c74:	02 00 da 64 
 2004c78:	1a 00 38 02 	BREV       $14338,R3
 2004c7c:	26 00 00 00 	CLR        R4
 2004c80:	87 fa fc f8 	JSR        0x0200cee4     // 200cee4 <__adddf3>
 2004c84:	02 00 ce e4 
 2004c88:	4b 40 80 00 	MOV        R2,R9
 2004c8c:	12 00 03 3f 	BREV       $831,R2
 2004c90:	8a 90 d7 88 	ADD        R2,R1         | MOV        R1,R10
 2004c94:	1a 00 28 02 	BREV       $10242,R3
 2004c98:	a6 00 8f c0 	CLR        R4            | MOV        R8,R1
 2004c9c:	13 41 c0 00 	MOV        R7,R2
 2004ca0:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 2004ca4:	02 00 d4 8c 
 2004ca8:	b7 88 af 90 	MOV        R1,R6         | MOV        R2,R5
 2004cac:	9f d0 a7 c8 	MOV        R10,R3        | MOV        R9,R4
 2004cb0:	87 fa fc f8 	JSR        0x0200e258     // 200e258 <__gtdf2>
 2004cb4:	02 00 e2 58 
 2004cb8:	0c 00 00 01 	CMP        $1,R1
 2004cbc:	78 b0 0b 3c 	BGE        @0x020057fc    // 20057fc <_dtoa_r+0x1384>
 2004cc0:	0a 00 00 01 	BREV       $1,R1
 2004cc4:	1b 42 80 00 	MOV        R10,R3
 2004cc8:	19 04 40 00 	XOR        R1,R3
 2004ccc:	a7 c8 8f b0 	MOV        R9,R4         | MOV        R6,R1
 2004cd0:	13 41 40 00 	MOV        R5,R2
 2004cd4:	87 fa fc f8 	JSR        0x0200e2b4     // 200e2b4 <__ltdf2>
 2004cd8:	02 00 e2 b4 
 2004cdc:	0c 00 00 00 	CMP        $0,R1
 2004ce0:	78 90 08 c4 	BLT        @0x020055a8    // 20055a8 <_dtoa_r+0x1130>
 2004ce4:	1c 87 40 50 	LW         80(SP),R3
 2004ce8:	13 40 c0 00 	MOV        R3,R2
 2004cec:	11 03 ff ff 	XOR        $-1,R2
 2004cf0:	11 40 00 1f 	LSR        $31,R2
 2004cf4:	84 24 83 0f 	LW         36(SP),R0     | CMP        $15,R0
 2004cf8:	0e 00 00 00 	CLR        R1
 2004cfc:	08 d0 00 01 	OR.LT      $1,R1
 2004d00:	08 44 80 00 	AND        R2,R1
 2004d04:	78 a8 04 f8 	BNZ        @0x02005200    // 2005200 <_dtoa_r+0xd88>
 2004d08:	84 28 83 00 	LW         40(SP),R0     | CMP        $0,R0
 2004d0c:	78 88 02 8c 	BZ         @0x02004f9c    // 2004f9c <_dtoa_r+0xb24>
 2004d10:	84 00 83 02 	LW         (SP),R0       | CMP        $2,R0
 2004d14:	78 90 0a b4 	BLT        @0x020057cc    // 20057cc <_dtoa_r+0x1354>
 2004d18:	8c 18 8a 7f 	LW         24(SP),R1     | ADD        $-1,R1
 2004d1c:	84 2c 83 88 	LW         44(SP),R0     | CMP        R1,R0
 2004d20:	78 90 08 d8 	BLT        @0x020055fc    // 20055fc <_dtoa_r+0x1184>
 2004d24:	80 88 af 80 	SUB        R1,R0         | MOV        R0,R5
 2004d28:	84 18 83 00 	LW         24(SP),R0     | CMP        $0,R0
 2004d2c:	78 90 0c 7c 	BLT        @0x020059ac    // 20059ac <_dtoa_r+0x1534>
 2004d30:	8c 0c 8a 80 	LW         12(SP),R1     | ADD        R0,R1
 2004d34:	8d 0c 8c 20 	SW         R1,$12(SP)    | LW         32(SP),R1
 2004d38:	bf 88 8a 80 	MOV        R1,R7         | ADD        R0,R1
 2004d3c:	8d 20 96 01 	SW         R1,$32(SP)    | LDI        $1,R2
 2004d40:	0b 42 c0 00 	MOV        R11,R1
 2004d44:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <__i2b>
 2004d48:	02 00 78 b8 
 2004d4c:	43 40 40 00 	MOV        R1,R8
 2004d50:	bb 01 8e 00 	CMP        $1,R7         | CLR        R1
 2004d54:	08 f0 00 01 	OR.GE      $1,R1
 2004d58:	84 0c 83 01 	LW         12(SP),R0     | CMP        $1,R0
 2004d5c:	16 00 00 00 	CLR        R2
 2004d60:	10 f0 00 01 	OR.GE      $1,R2
 2004d64:	08 44 80 00 	AND        R2,R1
 2004d68:	78 88 00 14 	BZ         @0x02004d80    // 2004d80 <_dtoa_r+0x908>
 2004d6c:	8f 80 8b b8 	MOV        R0,R1         | CMP        R7,R1
 2004d70:	0b 71 c0 00 	MOV.GE     R7,R1
 2004d74:	94 20 90 88 	LW         32(SP),R2     | SUB        R1,R2
 2004d78:	95 20 b8 88 	SW         R2,$32(SP)    | SUB        R1,R7
 2004d7c:	80 88 85 0c 	SUB        R1,R0         | SW         R0,$12(SP)
 2004d80:	84 2c 83 00 	LW         44(SP),R0     | CMP        $0,R0
 2004d84:	78 88 00 18 	BZ         @0x02004da0    // 2004da0 <_dtoa_r+0x928>
 2004d88:	84 28 83 00 	LW         40(SP),R0     | CMP        $0,R0
 2004d8c:	78 88 03 38 	BZ         @0x020050c8    // 20050c8 <_dtoa_r+0xc50>
 2004d90:	2c 00 00 01 	CMP        $1,R5
 2004d94:	78 b0 08 24 	BGE        @0x020055bc    // 20055bc <_dtoa_r+0x1144>
 2004d98:	9c 2c 98 a8 	LW         44(SP),R3     | SUB        R5,R3
 2004d9c:	78 a8 03 2c 	BNZ        @0x020050cc    // 20050cc <_dtoa_r+0xc54>
 2004da0:	96 01 8f d8 	LDI        $1,R2         | MOV        R11,R1
 2004da4:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <__i2b>
 2004da8:	02 00 78 b8 
 2004dac:	af 88 9c 14 	MOV        R1,R5         | LW         20(SP),R3
 2004db0:	1c 00 00 01 	CMP        $1,R3
 2004db4:	78 b0 04 e0 	BGE        @0x02005298    // 2005298 <_dtoa_r+0xe20>
 2004db8:	84 00 83 02 	LW         (SP),R0       | CMP        $2,R0
 2004dbc:	78 90 06 94 	BLT        @0x02005454    // 2005454 <_dtoa_r+0xfdc>
 2004dc0:	d6 00 87 98 	CLR        R10           | MOV        R3,R0
 2004dc4:	8e 01 83 00 	LDI        $1,R1         | CMP        $0,R0
 2004dc8:	78 a8 04 e8 	BNZ        @0x020052b4    // 20052b4 <_dtoa_r+0xe3c>
 2004dcc:	84 0c 8a 80 	LW         12(SP),R0     | ADD        R0,R1
 2004dd0:	08 40 00 1f 	AND        $31,R1
 2004dd4:	78 88 03 70 	BZ         @0x02005148    // 2005148 <_dtoa_r+0xcd0>
 2004dd8:	96 20 90 88 	LDI        $32,R2        | SUB        R1,R2
 2004ddc:	14 00 00 05 	CMP        $5,R2
 2004de0:	78 90 0d c4 	BLT        @0x02005ba8    // 2005ba8 <_dtoa_r+0x1730>
 2004de4:	96 1c 90 88 	LDI        $28,R2        | SUB        R1,R2
 2004de8:	8c 20 8a 90 	LW         32(SP),R1     | ADD        R2,R1
 2004dec:	8d 20 ba 90 	SW         R1,$32(SP)    | ADD        R2,R7
 2004df0:	82 90 85 0c 	ADD        R2,R0         | SW         R0,$12(SP)
 2004df4:	84 20 83 01 	LW         32(SP),R0     | CMP        $1,R0
 2004df8:	78 b0 02 18 	BGE        @0x02005014    // 2005014 <_dtoa_r+0xb9c>
 2004dfc:	84 0c 83 01 	LW         12(SP),R0     | CMP        $1,R0
 2004e00:	78 b0 01 e8 	BGE        @0x02004fec    // 2004fec <_dtoa_r+0xb74>
 2004e04:	84 00 83 03 	LW         (SP),R0       | CMP        $3,R0
 2004e08:	36 00 00 00 	CLR        R6
 2004e0c:	32 70 00 01 	LDILO.GE   $1,R6
 2004e10:	84 30 83 00 	LW         48(SP),R0     | CMP        $0,R0
 2004e14:	78 a8 02 1c 	BNZ        @0x02005034    // 2005034 <_dtoa_r+0xbbc>
 2004e18:	84 18 83 01 	LW         24(SP),R0     | CMP        $1,R0
 2004e1c:	0e 00 00 00 	CLR        R1
 2004e20:	08 d0 00 01 	OR.LT      $1,R1
 2004e24:	30 44 40 00 	AND        R1,R6
 2004e28:	78 a8 01 84 	BNZ        @0x02004fb0    // 2004fb0 <_dtoa_r+0xb38>
 2004e2c:	84 28 83 00 	LW         40(SP),R0     | CMP        $0,R0
 2004e30:	78 88 06 60 	BZ         @0x02005494    // 2005494 <_dtoa_r+0x101c>
 2004e34:	3c 00 00 01 	CMP        $1,R7
 2004e38:	78 b0 07 d4 	BGE        @0x02005610    // 2005610 <_dtoa_r+0x1198>
 2004e3c:	cf c0 d3 00 	MOV        R8,R9         | CMP        $0,R10
 2004e40:	78 a8 07 e8 	BNZ        @0x0200562c    // 200562c <_dtoa_r+0x11b4>
 2004e44:	84 10 b7 80 	LW         16(SP),R0     | MOV        R0,R6
 2004e48:	8f 87 84 18 	MOV        $-1+R0,R1     | LW         24(SP),R0
 2004e4c:	8a 80 8d 1c 	ADD        R0,R1         | SW         R1,$28(SP)
 2004e50:	84 04 81 01 	LW         4(SP),R0      | AND        $1,R0
 2004e54:	85 14 d6 00 	SW         R0,$20(SP)    | CLR        R10
 2004e58:	3e 00 00 0a 	LDI        $10,R7
 2004e5c:	97 a8 8f e0 	MOV        R5,R2         | MOV        R12,R1
 2004e60:	87 fa fc f8 	JSR        0x020042a8     // 20042a8 <quorem>
 2004e64:	02 00 42 a8 
 2004e68:	87 88 8d 20 	MOV        R1,R0         | SW         R1,$32(SP)
 2004e6c:	82 30 85 04 	ADD        $48,R0        | SW         R0,$4(SP)
 2004e70:	97 c0 8f e0 	MOV        R8,R2         | MOV        R12,R1
 2004e74:	87 fa fc f8 	JSR        0x02007ff4     // 2007ff4 <__mcmp>
 2004e78:	02 00 7f f4 
 2004e7c:	8d 08 9f c8 	SW         R1,$8(SP)     | MOV        R9,R3
 2004e80:	97 a8 8f d8 	MOV        R5,R2         | MOV        R11,R1
 2004e84:	87 fa fc f8 	JSR        0x02008054     // 2008054 <__mdiff>
 2004e88:	02 00 80 54 
 2004e8c:	13 40 40 00 	MOV        R1,R2
 2004e90:	0c 84 40 0c 	LW         12(R1),R1
 2004e94:	0c 00 00 00 	CMP        $0,R1
 2004e98:	78 a8 00 ec 	BNZ        @0x02004f88    // 2004f88 <_dtoa_r+0xb10>
 2004e9c:	95 18 8f e0 	SW         R2,$24(SP)    | MOV        R12,R1
 2004ea0:	87 fa fc f8 	JSR        0x02007ff4     // 2007ff4 <__mcmp>
 2004ea4:	02 00 7f f4 
 2004ea8:	8d 0c 94 18 	SW         R1,$12(SP)    | LW         24(SP),R2
 2004eac:	0b 42 c0 00 	MOV        R11,R1
 2004eb0:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 2004eb4:	02 00 74 10 
 2004eb8:	94 00 9c 0c 	LW         (SP),R2       | LW         12(SP),R3
 2004ebc:	10 c4 c0 00 	OR         R3,R2
 2004ec0:	0c 87 40 14 	LW         20(SP),R1
 2004ec4:	08 c4 80 00 	OR         R2,R1
 2004ec8:	78 88 07 c0 	BZ         @0x0200568c    // 200568c <_dtoa_r+0x1214>
 2004ecc:	87 b1 85 0c 	MOV        $1+R6,R0      | SW         R0,$12(SP)
 2004ed0:	a7 80 84 08 	MOV        R0,R4         | LW         8(SP),R0
 2004ed4:	04 00 00 00 	CMP        $0,R0
 2004ed8:	78 90 0b 60 	BLT        @0x02005a3c    // 2005a3c <_dtoa_r+0x15c4>
 2004edc:	14 87 40 00 	LW         (SP),R2
 2004ee0:	10 c4 00 00 	OR         R0,R2
 2004ee4:	0c 87 40 14 	LW         20(SP),R1
 2004ee8:	08 c4 80 00 	OR         R2,R1
 2004eec:	78 88 0b 4c 	BZ         @0x02005a3c    // 2005a3c <_dtoa_r+0x15c4>
 2004ef0:	1c 00 00 01 	CMP        $1,R3
 2004ef4:	78 b0 0b ec 	BGE        @0x02005ae4    // 2005ae4 <_dtoa_r+0x166c>
 2004ef8:	04 87 40 04 	LW         4(SP),R0
 2004efc:	05 c5 80 00 	SB         R0,(R6)
 2004f00:	84 1c 83 b0 	LW         28(SP),R0     | CMP        R6,R0
 2004f04:	78 88 0c 00 	BZ         @0x02005b08    // 2005b08 <_dtoa_r+0x1690>
 2004f08:	a7 d0 9f b8 	MOV        R10,R4        | MOV        R7,R3
 2004f0c:	97 e0 8f d8 	MOV        R12,R2        | MOV        R11,R1
 2004f10:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 2004f14:	02 00 74 30 
 2004f18:	e7 88 a7 d0 	MOV        R1,R12        | MOV        R10,R4
 2004f1c:	9f b8 97 c0 	MOV        R7,R3         | MOV        R8,R2
 2004f20:	8f d8 c3 c8 	MOV        R11,R1        | CMP        R9,R8
 2004f24:	78 88 07 ec 	BZ         @0x02005714    // 2005714 <_dtoa_r+0x129c>
 2004f28:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 2004f2c:	02 00 74 30 
 2004f30:	c7 88 a7 d0 	MOV        R1,R8         | MOV        R10,R4
 2004f34:	9f b8 97 c8 	MOV        R7,R3         | MOV        R9,R2
 2004f38:	0b 42 c0 00 	MOV        R11,R1
 2004f3c:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 2004f40:	02 00 74 30 
 2004f44:	cf 88 b4 0c 	MOV        R1,R9         | LW         12(SP),R6
 2004f48:	97 a8 8f e0 	MOV        R5,R2         | MOV        R12,R1
 2004f4c:	87 fa fc f8 	JSR        0x020042a8     // 20042a8 <quorem>
 2004f50:	02 00 42 a8 
 2004f54:	87 88 8d 20 	MOV        R1,R0         | SW         R1,$32(SP)
 2004f58:	82 30 85 04 	ADD        $48,R0        | SW         R0,$4(SP)
 2004f5c:	97 c0 8f e0 	MOV        R8,R2         | MOV        R12,R1
 2004f60:	87 fa fc f8 	JSR        0x02007ff4     // 2007ff4 <__mcmp>
 2004f64:	02 00 7f f4 
 2004f68:	8d 08 9f c8 	SW         R1,$8(SP)     | MOV        R9,R3
 2004f6c:	97 a8 8f d8 	MOV        R5,R2         | MOV        R11,R1
 2004f70:	87 fa fc f8 	JSR        0x02008054     // 2008054 <__mdiff>
 2004f74:	02 00 80 54 
 2004f78:	13 40 40 00 	MOV        R1,R2
 2004f7c:	0c 84 40 0c 	LW         12(R1),R1
 2004f80:	0c 00 00 00 	CMP        $0,R1
 2004f84:	78 8b ff 14 	BZ         @0x02004e9c    // 2004e9c <_dtoa_r+0xa24>
 2004f88:	0b 42 c0 00 	MOV        R11,R1
 2004f8c:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 2004f90:	02 00 74 10 
 2004f94:	1e 00 00 01 	LDI        $1,R3
 2004f98:	78 83 ff 30 	BRA        @0x02004ecc    // 2004ecc <_dtoa_r+0xa54>
 2004f9c:	c7 80 ac 2c 	MOV        R0,R8         | LW         44(SP),R5
 2004fa0:	3c 87 40 20 	LW         32(SP),R7
 2004fa4:	78 83 fd a8 	BRA        @0x02004d50    // 2004d50 <_dtoa_r+0x8d8>
 2004fa8:	cd 24 84 3c 	SW         R9,$36(SP)    | LW         60(SP),R0
 2004fac:	04 c7 40 18 	SW         R0,$24(SP)
 2004fb0:	04 00 00 00 	CMP        $0,R0
 2004fb4:	78 88 04 5c 	BZ         @0x02005414    // 2005414 <_dtoa_r+0xf9c>
 2004fb8:	34 87 40 1c 	LW         28(SP),R6
 2004fbc:	31 03 ff ff 	XOR        $-1,R6
 2004fc0:	3c 87 40 10 	LW         16(SP),R7
 2004fc4:	97 a8 8f d8 	MOV        R5,R2         | MOV        R11,R1
 2004fc8:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 2004fcc:	02 00 74 10 
 2004fd0:	b2 01 b5 00 	ADD        $1,R6         | SW         R6,(SP)
 2004fd4:	44 00 00 00 	CMP        $0,R8
 2004fd8:	78 8b fa bc 	BZ         @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 2004fdc:	97 c0 8f d8 	MOV        R8,R2         | MOV        R11,R1
 2004fe0:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 2004fe4:	02 00 74 10 
 2004fe8:	78 83 fa ac 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 2004fec:	9f 80 97 a8 	MOV        R0,R3         | MOV        R5,R2
 2004ff0:	0b 42 c0 00 	MOV        R11,R1
 2004ff4:	87 fa fc f8 	JSR        0x02007e1c     // 2007e1c <__lshift>
 2004ff8:	02 00 7e 1c 
 2004ffc:	af 88 84 00 	MOV        R1,R5         | LW         (SP),R0
 2005000:	83 03 b6 00 	CMP        $3,R0         | CLR        R6
 2005004:	32 70 00 01 	LDILO.GE   $1,R6
 2005008:	84 30 83 00 	LW         48(SP),R0     | CMP        $0,R0
 200500c:	78 8b fe 08 	BZ         @0x02004e18    // 2004e18 <_dtoa_r+0x9a0>
 2005010:	78 80 00 20 	BRA        @0x02005034    // 2005034 <_dtoa_r+0xbbc>
 2005014:	9f 80 97 e0 	MOV        R0,R3         | MOV        R12,R2
 2005018:	0b 42 c0 00 	MOV        R11,R1
 200501c:	87 fa fc f8 	JSR        0x02007e1c     // 2007e1c <__lshift>
 2005020:	02 00 7e 1c 
 2005024:	e7 88 84 0c 	MOV        R1,R12        | LW         12(SP),R0
 2005028:	04 00 00 01 	CMP        $1,R0
 200502c:	78 93 fd d4 	BLT        @0x02004e04    // 2004e04 <_dtoa_r+0x98c>
 2005030:	78 83 ff b8 	BRA        @0x02004fec    // 2004fec <_dtoa_r+0xb74>
 2005034:	97 a8 8f e0 	MOV        R5,R2         | MOV        R12,R1
 2005038:	87 fa fc f8 	JSR        0x02007ff4     // 2007ff4 <__mcmp>
 200503c:	02 00 7f f4 
 2005040:	0c 00 00 00 	CMP        $0,R1
 2005044:	78 b3 fd d0 	BGE        @0x02004e18    // 2004e18 <_dtoa_r+0x9a0>
 2005048:	cc 24 ca 7f 	LW         36(SP),R9     | ADD        $-1,R9
 200504c:	a6 00 9e 0a 	CLR        R4            | LDI        $10,R3
 2005050:	97 e0 8f d8 	MOV        R12,R2        | MOV        R11,R1
 2005054:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 2005058:	02 00 74 30 
 200505c:	e7 88 84 3c 	MOV        R1,R12        | LW         60(SP),R0
 2005060:	83 01 8e 00 	CMP        $1,R0         | CLR        R1
 2005064:	08 d0 00 01 	OR.LT      $1,R1
 2005068:	b1 88 84 28 	AND        R1,R6         | LW         40(SP),R0
 200506c:	04 00 00 00 	CMP        $0,R0
 2005070:	78 a8 0a fc 	BNZ        @0x02005b70    // 2005b70 <_dtoa_r+0x16f8>
 2005074:	34 00 00 00 	CMP        $0,R6
 2005078:	78 ab ff 2c 	BNZ        @0x02004fa8    // 2004fa8 <_dtoa_r+0xb30>
 200507c:	84 24 85 00 	LW         36(SP),R0     | SW         R0,(SP)
 2005080:	84 3c 85 18 	LW         60(SP),R0     | SW         R0,$24(SP)
 2005084:	b6 01 d6 00 	LDI        $1,R6         | CLR        R10
 2005088:	ce 0a c5 08 	LDI        $10,R9        | SW         R8,$8(SP)
 200508c:	bc 18 c4 10 	LW         24(SP),R7     | LW         16(SP),R8
 2005090:	97 a8 8f e0 	MOV        R5,R2         | MOV        R12,R1
 2005094:	87 fa fc f8 	JSR        0x020042a8     // 20042a8 <quorem>
 2005098:	02 00 42 a8 
 200509c:	8a 30 97 c0 	ADD        $48,R1        | MOV        R8,R2
 20050a0:	10 85 80 00 	ADD        R6,R2
 20050a4:	0d c4 bf ff 	SB         R1,$-1(R2)
 20050a8:	34 05 c0 00 	CMP        R7,R6
 20050ac:	78 b0 06 80 	BGE        @0x02005730    // 2005730 <_dtoa_r+0x12b8>
 20050b0:	a7 d0 9f c8 	MOV        R10,R4        | MOV        R9,R3
 20050b4:	97 e0 8f d8 	MOV        R12,R2        | MOV        R11,R1
 20050b8:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 20050bc:	02 00 74 30 
 20050c0:	e7 88 b2 01 	MOV        R1,R12        | ADD        $1,R6
 20050c4:	78 83 ff c8 	BRA        @0x02005090    // 2005090 <_dtoa_r+0xc18>
 20050c8:	1c 87 40 2c 	LW         44(SP),R3
 20050cc:	97 e0 8f d8 	MOV        R12,R2        | MOV        R11,R1
 20050d0:	87 fa fc f8 	JSR        0x02007c64     // 2007c64 <__pow5mult>
 20050d4:	02 00 7c 64 
 20050d8:	63 40 40 00 	MOV        R1,R12
 20050dc:	78 83 fc c0 	BRA        @0x02004da0    // 2004da0 <_dtoa_r+0x928>
 20050e0:	04 00 00 03 	CMP        $3,R0
 20050e4:	78 a8 0b 3c 	BNZ        @0x02005c24    // 2005c24 <_dtoa_r+0x17ac>
 20050e8:	86 00 85 28 	CLR        R0            | SW         R0,$40(SP)
 20050ec:	84 1c 8c 24 	LW         28(SP),R0     | LW         36(SP),R1
 20050f0:	82 88 85 3c 	ADD        R1,R0         | SW         R0,$60(SP)
 20050f4:	82 01 85 18 	ADD        $1,R0         | SW         R0,$24(SP)
 20050f8:	ae 01 ab 80 	LDI        $1,R5         | CMP        R0,R5
 20050fc:	2b 50 00 00 	MOV.LT     R0,R5
 2005100:	78 83 f6 bc 	BRA        @0x020047c0    // 20047c0 <_dtoa_r+0x348>
 2005104:	84 0c 83 00 	LW         12(SP),R0     | CMP        $0,R0
 2005108:	86 00 85 30 	CLR        R0            | SW         R0,$48(SP)
 200510c:	78 93 fa e0 	BLT        @0x02004bf0    // 2004bf0 <_dtoa_r+0x778>
 2005110:	85 20 84 0c 	SW         R0,$32(SP)    | LW         12(SP),R0
 2005114:	8c 14 82 88 	LW         20(SP),R1     | ADD        R1,R0
 2005118:	85 0c 8d 24 	SW         R0,$12(SP)    | SW         R1,$36(SP)
 200511c:	86 00 85 2c 	CLR        R0            | SW         R0,$44(SP)
 2005120:	78 83 fa f0 	BRA        @0x02004c14    // 2004c14 <_dtoa_r+0x79c>
 2005124:	96 20 90 88 	LDI        $32,R2        | SUB        R1,R2
 2005128:	0c 87 40 04 	LW         4(SP),R1
 200512c:	09 84 80 00 	LSL        R2,R1
 2005130:	87 fa fc f8 	JSR        0x0200e548     // 200e548 <__floatunsidf>
 2005134:	02 00 e5 48 
 2005138:	1a 00 08 7f 	BREV       $2175,R3
 200513c:	8a 98 aa 7f 	ADD        R3,R1         | ADD        $-1,R5
 2005140:	86 01 85 34 	LDI        $1,R0         | SW         R0,$52(SP)
 2005144:	78 83 f5 28 	BRA        @0x02004670    // 2004670 <_dtoa_r+0x1f8>
 2005148:	96 1c 84 20 	LDI        $28,R2        | LW         32(SP),R0
 200514c:	82 90 85 20 	ADD        R2,R0         | SW         R0,$32(SP)
 2005150:	ba 90 84 0c 	ADD        R2,R7         | LW         12(SP),R0
 2005154:	82 90 85 0c 	ADD        R2,R0         | SW         R0,$12(SP)
 2005158:	84 20 83 01 	LW         32(SP),R0     | CMP        $1,R0
 200515c:	78 93 fc 9c 	BLT        @0x02004dfc    // 2004dfc <_dtoa_r+0x984>
 2005160:	78 83 fe b0 	BRA        @0x02005014    // 2005014 <_dtoa_r+0xb9c>
 2005164:	04 00 00 00 	CMP        $0,R0
 2005168:	78 88 03 40 	BZ         @0x020054ac    // 20054ac <_dtoa_r+0x1034>
 200516c:	33 40 1f ff 	MOV        $-1+R0,R6
 2005170:	31 03 ff ff 	XOR        $-1,R6
 2005174:	97 b0 91 0f 	MOV        R6,R2         | AND        $15,R2
 2005178:	11 80 00 03 	LSL        $3,R2
 200517c:	0a 03 00 40 	LDI        0x0200f0f0,R1  // 200f0f0 <__mprec_tens>
 2005180:	0a 40 f0 f0 
 2005184:	8a 90 9c 88 	ADD        R2,R1         | LW         (R1),R3
 2005188:	24 84 40 04 	LW         4(R1),R4
 200518c:	8c 08 94 04 	LW         8(SP),R1      | LW         4(SP),R2
 2005190:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2005194:	02 00 da 64 
 2005198:	0c c7 40 38 	SW         R1,$56(SP)
 200519c:	14 c7 40 40 	SW         R2,$64(SP)
 20051a0:	31 c0 00 04 	ASR        $4,R6
 20051a4:	78 88 09 f4 	BZ         @0x02005b9c    // 2005b9c <_dtoa_r+0x1724>
 20051a8:	52 03 00 40 	LDI        0x0200f0c8,R10 // 200f0c8 <__mprec_bigtens>
 20051ac:	52 40 f0 c8 
 20051b0:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 20051b4:	96 00 ce 02 	CLR        R2            | LDI        $2,R9
 20051b8:	a6 00 8f c0 	CLR        R4            | MOV        R8,R1
 20051bc:	13 41 c0 00 	MOV        R7,R2
 20051c0:	9f b0 99 01 	MOV        R6,R3         | AND        $1,R3
 20051c4:	78 88 00 14 	BZ         @0x020051dc    // 20051dc <_dtoa_r+0xd64>
 20051c8:	ca 01 9c d0 	ADD        $1,R9         | LW         (R10),R3
 20051cc:	24 86 80 04 	LW         4(R10),R4
 20051d0:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 20051d4:	02 00 da 64 
 20051d8:	23 41 40 00 	MOV        R5,R4
 20051dc:	31 c0 00 01 	ASR        $1,R6
 20051e0:	d2 08 b3 00 	ADD        $8,R10        | CMP        $0,R6
 20051e4:	78 ab ff d8 	BNZ        @0x020051c0    // 20051c0 <_dtoa_r+0xd48>
 20051e8:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 20051ec:	24 00 00 00 	CMP        $0,R4
 20051f0:	78 ab f6 c8 	BNZ        @0x020048bc    // 20048bc <_dtoa_r+0x444>
 20051f4:	44 87 40 38 	LW         56(SP),R8
 20051f8:	3c 87 40 40 	LW         64(SP),R7
 20051fc:	78 83 f6 bc 	BRA        @0x020048bc    // 20048bc <_dtoa_r+0x444>
 2005200:	13 40 00 00 	MOV        R0,R2
 2005204:	11 80 00 03 	LSL        $3,R2
 2005208:	0a 03 00 40 	LDI        0x0200f0f0,R1  // 200f0f0 <__mprec_tens>
 200520c:	0a 40 f0 f0 
 2005210:	8a 90 d4 88 	ADD        R2,R1         | LW         (R1),R10
 2005214:	4c 84 40 04 	LW         4(R1),R9
 2005218:	14 87 40 1c 	LW         28(SP),R2
 200521c:	11 40 00 1f 	LSR        $31,R2
 2005220:	ac 18 ab 01 	LW         24(SP),R5     | CMP        $1,R5
 2005224:	0e 00 00 00 	CLR        R1
 2005228:	08 d0 00 01 	OR.LT      $1,R1
 200522c:	08 44 80 00 	AND        R2,R1
 2005230:	78 88 06 00 	BZ         @0x02005834    // 2005834 <_dtoa_r+0x13bc>
 2005234:	2c 00 00 00 	CMP        $0,R5
 2005238:	78 a8 03 6c 	BNZ        @0x020055a8    // 20055a8 <_dtoa_r+0x1130>
 200523c:	1a 00 28 02 	BREV       $10242,R3
 2005240:	a6 00 8f d0 	CLR        R4            | MOV        R10,R1
 2005244:	13 42 40 00 	MOV        R9,R2
 2005248:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 200524c:	02 00 da 64 
 2005250:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 2005254:	8c 08 94 04 	LW         8(SP),R1      | LW         4(SP),R2
 2005258:	87 fa fc f8 	JSR        0x0200e310     // 200e310 <__ledf2>
 200525c:	02 00 e3 10 
 2005260:	c7 a8 8b 01 	MOV        R5,R8         | CMP        $1,R1
 2005264:	78 93 fd 50 	BLT        @0x02004fb8    // 2004fb8 <_dtoa_r+0xb40>
 2005268:	84 10 8e 31 	LW         16(SP),R0     | LDI        $49,R1
 200526c:	0d c4 00 00 	SB         R1,(R0)
 2005270:	b4 24 b2 01 	LW         36(SP),R6     | ADD        $1,R6
 2005274:	bf 80 87 81 	MOV        R0,R7         | MOV        $1+R0,R0
 2005278:	04 c7 40 10 	SW         R0,$16(SP)
 200527c:	97 a8 8f d8 	MOV        R5,R2         | MOV        R11,R1
 2005280:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 2005284:	02 00 74 10 
 2005288:	b2 01 b5 00 	ADD        $1,R6         | SW         R6,(SP)
 200528c:	44 00 00 00 	CMP        $0,R8
 2005290:	78 ab fd 48 	BNZ        @0x02004fdc    // 2004fdc <_dtoa_r+0xb64>
 2005294:	78 83 f8 00 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 2005298:	97 88 8f d8 	MOV        R1,R2         | MOV        R11,R1
 200529c:	87 fa fc f8 	JSR        0x02007c64     // 2007c64 <__pow5mult>
 20052a0:	02 00 7c 64 
 20052a4:	af 88 84 00 	MOV        R1,R5         | LW         (SP),R0
 20052a8:	04 00 00 02 	CMP        $2,R0
 20052ac:	78 90 02 dc 	BLT        @0x0200558c    // 200558c <_dtoa_r+0x1114>
 20052b0:	56 00 00 00 	CLR        R10
 20052b4:	0c 85 40 10 	LW         16(R5),R1
 20052b8:	08 80 00 04 	ADD        $4,R1
 20052bc:	09 80 00 02 	LSL        $2,R1
 20052c0:	97 a8 92 88 	MOV        R5,R2         | ADD        R1,R2
 20052c4:	0c 84 80 00 	LW         (R2),R1
 20052c8:	87 fa fc f8 	JSR        0x02007790     // 2007790 <__hi0bits>
 20052cc:	02 00 77 90 
 20052d0:	97 88 8e 20 	MOV        R1,R2         | LDI        $32,R1
 20052d4:	08 04 80 00 	SUB        R2,R1
 20052d8:	78 83 fa f0 	BRA        @0x02004dcc    // 2004dcc <_dtoa_r+0x954>
 20052dc:	86 01 85 28 	LDI        $1,R0         | SW         R0,$40(SP)
 20052e0:	84 1c 8c 24 	LW         28(SP),R0     | LW         36(SP),R1
 20052e4:	82 88 85 3c 	ADD        R1,R0         | SW         R0,$60(SP)
 20052e8:	82 01 85 18 	ADD        $1,R0         | SW         R0,$24(SP)
 20052ec:	ae 01 ab 80 	LDI        $1,R5         | CMP        R0,R5
 20052f0:	2b 50 00 00 	MOV.LT     R0,R5
 20052f4:	78 83 f4 c8 	BRA        @0x020047c0    // 20047c0 <_dtoa_r+0x348>
 20052f8:	84 08 85 38 	LW         8(SP),R0      | SW         R0,$56(SP)
 20052fc:	d4 04 ce 02 	LW         4(SP),R10     | LDI        $2,R9
 2005300:	78 83 f5 68 	BRA        @0x0200486c    // 200486c <_dtoa_r+0x3f4>
 2005304:	86 01 85 1c 	LDI        $1,R0         | SW         R0,$28(SP)
 2005308:	85 18 86 00 	SW         R0,$24(SP)    | CLR        R0
 200530c:	04 c6 c0 44 	SW         R0,$68(R11)
 2005310:	84 18 85 3c 	LW         24(SP),R0     | SW         R0,$60(SP)
 2005314:	16 00 00 00 	CLR        R2
 2005318:	78 83 f4 cc 	BRA        @0x020047e8    // 20047e8 <_dtoa_r+0x370>
 200531c:	8f d0 97 c8 	MOV        R10,R1        | MOV        R9,R2
 2005320:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2005324:	02 00 da 64 
 2005328:	53 40 40 00 	MOV        R1,R10
 200532c:	14 c7 40 44 	SW         R2,$68(SP)
 2005330:	04 87 40 10 	LW         16(SP),R0
 2005334:	2d c4 00 00 	SB         R5,(R0)
 2005338:	84 38 83 01 	LW         56(SP),R0     | CMP        $1,R0
 200533c:	78 88 08 28 	BZ         @0x02005b68    // 2005b68 <_dtoa_r+0x16f0>
 2005340:	cc 10 ca 80 	LW         16(SP),R9     | ADD        R0,R9
 2005344:	8f b8 97 c0 	MOV        R7,R1         | MOV        R8,R2
 2005348:	1a 00 24 02 	BREV       $9218,R3
 200534c:	26 00 00 00 	CLR        R4
 2005350:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2005354:	02 00 da 64 
 2005358:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 200535c:	87 fa fc f8 	JSR        0x0200e48c     // 200e48c <__fixdfsi>
 2005360:	02 00 e4 8c 
 2005364:	2b 40 40 00 	MOV        R1,R5
 2005368:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 200536c:	02 00 e3 bc 
 2005370:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 2005374:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 2005378:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 200537c:	02 00 d4 8c 
 2005380:	b2 01 aa 30 	ADD        $1,R6         | ADD        $48,R5
 2005384:	28 40 00 ff 	AND        $255,R5
 2005388:	2d c5 bf ff 	SB         R5,$-1(R6)
 200538c:	34 06 40 00 	CMP        R9,R6
 2005390:	78 ab ff b4 	BNZ        @0x02005348    // 2005348 <_dtoa_r+0xed0>
 2005394:	bf 88 c7 90 	MOV        R1,R7         | MOV        R2,R8
 2005398:	1a 00 07 fc 	BREV       $2044,R3
 200539c:	a6 00 8f d0 	CLR        R4            | MOV        R10,R1
 20053a0:	34 87 40 44 	LW         68(SP),R6
 20053a4:	13 41 80 00 	MOV        R6,R2
 20053a8:	87 fa fc f8 	JSR        0x0200cee4     // 200cee4 <__adddf3>
 20053ac:	02 00 ce e4 
 20053b0:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 20053b4:	8f b8 97 c0 	MOV        R7,R1         | MOV        R8,R2
 20053b8:	87 fa fc f8 	JSR        0x0200e258     // 200e258 <__gtdf2>
 20053bc:	02 00 e2 58 
 20053c0:	0c 00 00 01 	CMP        $1,R1
 20053c4:	78 b0 06 e8 	BGE        @0x02005ab0    // 2005ab0 <_dtoa_r+0x1638>
 20053c8:	9f d0 a7 b0 	MOV        R10,R3        | MOV        R6,R4
 20053cc:	0a 00 07 fc 	BREV       $2044,R1
 20053d0:	16 00 00 00 	CLR        R2
 20053d4:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 20053d8:	02 00 d4 8c 
 20053dc:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 20053e0:	8f b8 97 c0 	MOV        R7,R1         | MOV        R8,R2
 20053e4:	87 fa fc f8 	JSR        0x0200e2b4     // 200e2b4 <__ltdf2>
 20053e8:	02 00 e2 b4 
 20053ec:	0c 00 00 00 	CMP        $0,R1
 20053f0:	78 b3 f8 f0 	BGE        @0x02004ce4    // 2004ce4 <_dtoa_r+0x86c>
 20053f4:	97 c8 ca 7f 	MOV        R9,R2         | ADD        $-1,R9
 20053f8:	0d 86 40 00 	LB         (R9),R1
 20053fc:	0c 00 00 30 	CMP        $48,R1
 2005400:	78 8b ff f0 	BZ         @0x020053f4    // 20053f4 <_dtoa_r+0xf7c>
 2005404:	04 87 40 40 	LW         64(SP),R0
 2005408:	82 01 85 00 	ADD        $1,R0         | SW         R0,(SP)
 200540c:	bc 10 95 10 	LW         16(SP),R7     | SW         R2,$16(SP)
 2005410:	78 83 f6 84 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 2005414:	a7 80 9e 05 	MOV        R0,R4         | LDI        $5,R3
 2005418:	97 a8 8f d8 	MOV        R5,R2         | MOV        R11,R1
 200541c:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 2005420:	02 00 74 30 
 2005424:	af 88 97 88 	MOV        R1,R5         | MOV        R1,R2
 2005428:	0b 43 00 00 	MOV        R12,R1
 200542c:	87 fa fc f8 	JSR        0x02007ff4     // 2007ff4 <__mcmp>
 2005430:	02 00 7f f4 
 2005434:	0c 00 00 01 	CMP        $1,R1
 2005438:	78 93 fb 7c 	BLT        @0x02004fb8    // 2004fb8 <_dtoa_r+0xb40>
 200543c:	84 10 8e 31 	LW         16(SP),R0     | LDI        $49,R1
 2005440:	0d c4 00 00 	SB         R1,(R0)
 2005444:	b4 24 b2 01 	LW         36(SP),R6     | ADD        $1,R6
 2005448:	bf 80 87 81 	MOV        R0,R7         | MOV        $1+R0,R0
 200544c:	04 c7 40 10 	SW         R0,$16(SP)
 2005450:	78 83 fe 28 	BRA        @0x0200527c    // 200527c <_dtoa_r+0xe04>
 2005454:	84 04 83 00 	LW         4(SP),R0      | CMP        $0,R0
 2005458:	78 ab f9 64 	BNZ        @0x02004dc0    // 2004dc0 <_dtoa_r+0x948>
 200545c:	16 0f ff ff 	LDI        $1048575,R2
 2005460:	8c 08 89 90 	LW         8(SP),R1      | AND        R2,R1
 2005464:	d7 80 87 98 	MOV        R0,R10        | MOV        R3,R0
 2005468:	78 ab f9 58 	BNZ        @0x02004dc4    // 2004dc4 <_dtoa_r+0x94c>
 200546c:	0a 00 0f fe 	BREV       $4094,R1
 2005470:	94 08 91 88 	LW         8(SP),R2      | AND        R1,R2
 2005474:	78 88 06 c4 	BZ         @0x02005b3c    // 2005b3c <_dtoa_r+0x16c4>
 2005478:	84 20 82 01 	LW         32(SP),R0     | ADD        $1,R0
 200547c:	85 20 84 0c 	SW         R0,$32(SP)    | LW         12(SP),R0
 2005480:	82 01 85 0c 	ADD        $1,R0         | SW         R0,$12(SP)
 2005484:	d6 01 84 14 	LDI        $1,R10        | LW         20(SP),R0
 2005488:	8e 01 83 00 	LDI        $1,R1         | CMP        $0,R0
 200548c:	78 8b f9 3c 	BZ         @0x02004dcc    // 2004dcc <_dtoa_r+0x954>
 2005490:	78 83 fe 20 	BRA        @0x020052b4    // 20052b4 <_dtoa_r+0xe3c>
 2005494:	84 24 82 01 	LW         36(SP),R0     | ADD        $1,R0
 2005498:	85 00 b6 01 	SW         R0,(SP)       | LDI        $1,R6
 200549c:	d6 00 ce 0a 	CLR        R10           | LDI        $10,R9
 20054a0:	c5 08 bc 18 	SW         R8,$8(SP)     | LW         24(SP),R7
 20054a4:	44 87 40 10 	LW         16(SP),R8
 20054a8:	78 83 fb e4 	BRA        @0x02005090    // 2005090 <_dtoa_r+0xc18>
 20054ac:	c4 08 bc 04 	LW         8(SP),R8      | LW         4(SP),R7
 20054b0:	4e 00 00 02 	LDI        $2,R9
 20054b4:	78 83 f4 04 	BRA        @0x020048bc    // 20048bc <_dtoa_r+0x444>
 20054b8:	84 18 83 00 	LW         24(SP),R0     | CMP        $0,R0
 20054bc:	78 8b f7 a0 	BZ         @0x02004c60    // 2004c60 <_dtoa_r+0x7e8>
 20054c0:	ac 3c ab 01 	LW         60(SP),R5     | CMP        $1,R5
 20054c4:	78 93 f8 1c 	BLT        @0x02004ce4    // 2004ce4 <_dtoa_r+0x86c>
 20054c8:	84 24 82 7f 	LW         36(SP),R0     | ADD        $-1,R0
 20054cc:	04 c7 40 40 	SW         R0,$64(SP)
 20054d0:	1a 00 24 02 	BREV       $9218,R3
 20054d4:	a6 00 8f c0 	CLR        R4            | MOV        R8,R1
 20054d8:	13 41 c0 00 	MOV        R7,R2
 20054dc:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 20054e0:	02 00 da 64 
 20054e4:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 20054e8:	0b 42 40 01 	MOV        $1+R9,R1
 20054ec:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 20054f0:	02 00 e3 bc 
 20054f4:	9f c0 a7 b8 	MOV        R8,R3         | MOV        R7,R4
 20054f8:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 20054fc:	02 00 da 64 
 2005500:	1a 00 38 02 	BREV       $14338,R3
 2005504:	26 00 00 00 	CLR        R4
 2005508:	87 fa fc f8 	JSR        0x0200cee4     // 200cee4 <__adddf3>
 200550c:	02 00 ce e4 
 2005510:	4b 40 80 00 	MOV        R2,R9
 2005514:	12 00 03 3f 	BREV       $831,R2
 2005518:	8a 90 d7 88 	ADD        R2,R1         | MOV        R1,R10
 200551c:	ad 38 b4 10 	SW         R5,$56(SP)    | LW         16(SP),R6
 2005520:	b2 01 8f c0 	ADD        $1,R6         | MOV        R8,R1
 2005524:	13 41 c0 00 	MOV        R7,R2
 2005528:	87 fa fc f8 	JSR        0x0200e48c     // 200e48c <__fixdfsi>
 200552c:	02 00 e4 8c 
 2005530:	2b 40 40 30 	MOV        $48+R1,R5
 2005534:	28 40 00 ff 	AND        $255,R5
 2005538:	9c 38 9a 7f 	LW         56(SP),R3     | ADD        $-1,R3
 200553c:	19 80 00 03 	LSL        $3,R3
 2005540:	12 03 00 40 	LDI        0x0200f0f0,R2  // 200f0f0 <__mprec_tens>
 2005544:	12 40 f0 f0 
 2005548:	92 98 9c 90 	ADD        R3,R2         | LW         (R2),R3
 200554c:	1c c7 40 44 	SW         R3,$68(SP)
 2005550:	14 84 80 04 	LW         4(R2),R2
 2005554:	14 c7 40 48 	SW         R2,$72(SP)
 2005558:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 200555c:	02 00 e3 bc 
 2005560:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 2005564:	8f c0 97 b8 	MOV        R8,R1         | MOV        R7,R2
 2005568:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 200556c:	02 00 d4 8c 
 2005570:	bf 88 c7 90 	MOV        R1,R7         | MOV        R2,R8
 2005574:	0c 87 40 28 	LW         40(SP),R1
 2005578:	1c 87 40 44 	LW         68(SP),R3
 200557c:	24 87 40 48 	LW         72(SP),R4
 2005580:	0c 00 00 00 	CMP        $0,R1
 2005584:	78 8b fd 94 	BZ         @0x0200531c    // 200531c <_dtoa_r+0xea4>
 2005588:	78 83 f4 04 	BRA        @0x02004990    // 2004990 <_dtoa_r+0x518>
 200558c:	84 04 83 00 	LW         4(SP),R0      | CMP        $0,R0
 2005590:	78 ab fd 1c 	BNZ        @0x020052b0    // 20052b0 <_dtoa_r+0xe38>
 2005594:	16 0f ff ff 	LDI        $1048575,R2
 2005598:	8c 08 89 90 	LW         8(SP),R1      | AND        R2,R1
 200559c:	78 8b fe cc 	BZ         @0x0200546c    // 200546c <_dtoa_r+0xff4>
 20055a0:	56 00 00 00 	CLR        R10
 20055a4:	78 83 fd 0c 	BRA        @0x020052b4    // 20052b4 <_dtoa_r+0xe3c>
 20055a8:	ae 00 c6 00 	CLR        R5            | CLR        R8
 20055ac:	34 87 40 1c 	LW         28(SP),R6
 20055b0:	31 03 ff ff 	XOR        $-1,R6
 20055b4:	3c 87 40 10 	LW         16(SP),R7
 20055b8:	78 83 fa 08 	BRA        @0x02004fc4    // 2004fc4 <_dtoa_r+0xb4c>
 20055bc:	9f a8 97 c0 	MOV        R5,R3         | MOV        R8,R2
 20055c0:	0b 42 c0 00 	MOV        R11,R1
 20055c4:	87 fa fc f8 	JSR        0x02007c64     // 2007c64 <__pow5mult>
 20055c8:	02 00 7c 64 
 20055cc:	c7 88 9f e0 	MOV        R1,R8         | MOV        R12,R3
 20055d0:	97 88 8f d8 	MOV        R1,R2         | MOV        R11,R1
 20055d4:	87 fa fc f8 	JSR        0x02007988     // 2007988 <__multiply>
 20055d8:	02 00 79 88 
 20055dc:	b7 88 97 e0 	MOV        R1,R6         | MOV        R12,R2
 20055e0:	0b 42 c0 00 	MOV        R11,R1
 20055e4:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 20055e8:	02 00 74 10 
 20055ec:	e7 b0 9c 2c 	MOV        R6,R12        | LW         44(SP),R3
 20055f0:	18 05 40 00 	SUB        R5,R3
 20055f4:	78 8b f7 a8 	BZ         @0x02004da0    // 2004da0 <_dtoa_r+0x928>
 20055f8:	78 83 fa d0 	BRA        @0x020050cc    // 20050cc <_dtoa_r+0xc54>
 20055fc:	97 88 90 80 	MOV        R1,R2         | SUB        R0,R2
 2005600:	84 14 82 90 	LW         20(SP),R0     | ADD        R2,R0
 2005604:	85 14 8d 2c 	SW         R0,$20(SP)    | SW         R1,$44(SP)
 2005608:	2e 00 00 00 	CLR        R5
 200560c:	78 83 f7 18 	BRA        @0x02004d28    // 2004d28 <_dtoa_r+0x8b0>
 2005610:	9f b8 97 c0 	MOV        R7,R3         | MOV        R8,R2
 2005614:	0b 42 c0 00 	MOV        R11,R1
 2005618:	87 fa fc f8 	JSR        0x02007e1c     // 2007e1c <__lshift>
 200561c:	02 00 7e 1c 
 2005620:	c7 88 cf c0 	MOV        R1,R8         | MOV        R8,R9
 2005624:	54 00 00 00 	CMP        $0,R10
 2005628:	78 8b f8 18 	BZ         @0x02004e44    // 2004e44 <_dtoa_r+0x9cc>
 200562c:	14 86 00 04 	LW         4(R8),R2
 2005630:	0b 42 c0 00 	MOV        R11,R1
 2005634:	87 fa fc f8 	JSR        0x0200735c     // 200735c <_Balloc>
 2005638:	02 00 73 5c 
 200563c:	b7 88 8b 00 	MOV        R1,R6         | CMP        $0,R1
 2005640:	78 88 05 84 	BZ         @0x02005bc8    // 2005bc8 <_dtoa_r+0x1750>
 2005644:	1c 86 00 10 	LW         16(R8),R3
 2005648:	18 80 00 02 	ADD        $2,R3
 200564c:	19 80 00 02 	LSL        $2,R3
 2005650:	13 42 00 0c 	MOV        $12+R8,R2
 2005654:	0b 40 40 0c 	MOV        $12+R1,R1
 2005658:	87 fa fc f8 	JSR        0x02007174     // 2007174 <memcpy>
 200565c:	02 00 71 74 
 2005660:	9e 01 97 b0 	LDI        $1,R3         | MOV        R6,R2
 2005664:	0b 42 c0 00 	MOV        R11,R1
 2005668:	87 fa fc f8 	JSR        0x02007e1c     // 2007e1c <__lshift>
 200566c:	02 00 7e 1c 
 2005670:	cf 88 84 10 	MOV        R1,R9         | LW         16(SP),R0
 2005674:	b7 80 8f 87 	MOV        R0,R6         | MOV        $-1+R0,R1
 2005678:	84 18 8a 80 	LW         24(SP),R0     | ADD        R0,R1
 200567c:	8d 1c 84 04 	SW         R1,$28(SP)    | LW         4(SP),R0
 2005680:	81 01 85 14 	AND        $1,R0         | SW         R0,$20(SP)
 2005684:	d6 00 be 0a 	CLR        R10           | LDI        $10,R7
 2005688:	78 83 f7 d0 	BRA        @0x02004e5c    // 2004e5c <_dtoa_r+0x9e4>
 200568c:	d7 b0 84 04 	MOV        R6,R10        | LW         4(SP),R0
 2005690:	04 00 00 39 	CMP        $57,R0
 2005694:	78 88 04 b4 	BZ         @0x02005b4c    // 2005b4c <_dtoa_r+0x16d4>
 2005698:	84 08 83 01 	LW         8(SP),R0      | CMP        $1,R0
 200569c:	78 90 00 08 	BLT        @0x020056a8    // 20056a8 <_dtoa_r+0x1230>
 20056a0:	84 20 82 31 	LW         32(SP),R0     | ADD        $49,R0
 20056a4:	04 c7 40 04 	SW         R0,$4(SP)
 20056a8:	87 d0 a7 d1 	MOV        R10,R0        | MOV        $1+R10,R4
 20056ac:	0c 87 40 04 	LW         4(SP),R1
 20056b0:	0d c4 00 00 	SB         R1,(R0)
 20056b4:	84 24 82 01 	LW         36(SP),R0     | ADD        $1,R0
 20056b8:	85 00 d7 c0 	SW         R0,(SP)       | MOV        R8,R10
 20056bc:	43 42 40 00 	MOV        R9,R8
 20056c0:	a5 04 97 a8 	SW         R4,$4(SP)     | MOV        R5,R2
 20056c4:	0b 42 c0 00 	MOV        R11,R1
 20056c8:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 20056cc:	02 00 74 10 
 20056d0:	c3 00 a4 04 	CMP        $0,R8         | LW         4(SP),R4
 20056d4:	78 88 02 cc 	BZ         @0x020059a4    // 20059a4 <_dtoa_r+0x152c>
 20056d8:	d3 00 8e 00 	CMP        $0,R10        | CLR        R1
 20056dc:	08 e8 00 01 	OR.NZ      $1,R1
 20056e0:	d3 c0 96 00 	CMP        R8,R10        | CLR        R2
 20056e4:	10 e8 00 01 	OR.NZ      $1,R2
 20056e8:	08 44 80 00 	AND        R2,R1
 20056ec:	78 88 05 20 	BZ         @0x02005c10    // 2005c10 <_dtoa_r+0x1798>
 20056f0:	97 d0 8f d8 	MOV        R10,R2        | MOV        R11,R1
 20056f4:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 20056f8:	02 00 74 10 
 20056fc:	bc 10 a4 04 	LW         16(SP),R7     | LW         4(SP),R4
 2005700:	a5 10 97 c0 	SW         R4,$16(SP)    | MOV        R8,R2
 2005704:	0b 42 c0 00 	MOV        R11,R1
 2005708:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 200570c:	02 00 74 10 
 2005710:	78 83 f3 84 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 2005714:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 2005718:	02 00 74 30 
 200571c:	c7 88 cf 88 	MOV        R1,R8         | MOV        R1,R9
 2005720:	34 87 40 0c 	LW         12(SP),R6
 2005724:	78 83 f8 20 	BRA        @0x02004f48    // 2004f48 <_dtoa_r+0xad0>
 2005728:	86 01 85 28 	LDI        $1,R0         | SW         R0,$40(SP)
 200572c:	78 83 f0 84 	BRA        @0x020047b4    // 20047b4 <_dtoa_r+0x33c>
 2005730:	8d 04 c4 08 	SW         R1,$4(SP)     | LW         8(SP),R8
 2005734:	8e 01 84 18 	LDI        $1,R1         | LW         24(SP),R0
 2005738:	04 04 40 00 	CMP        R1,R0
 200573c:	03 50 40 00 	MOV.LT     R1,R0
 2005740:	b4 10 b2 80 	LW         16(SP),R6     | ADD        R0,R6
 2005744:	d6 00 9e 01 	CLR        R10           | LDI        $1,R3
 2005748:	97 e0 8f d8 	MOV        R12,R2        | MOV        R11,R1
 200574c:	87 fa fc f8 	JSR        0x02007e1c     // 2007e1c <__lshift>
 2005750:	02 00 7e 1c 
 2005754:	e7 88 97 a8 	MOV        R1,R12        | MOV        R5,R2
 2005758:	87 fa fc f8 	JSR        0x02007ff4     // 2007ff4 <__mcmp>
 200575c:	02 00 7f f4 
 2005760:	0c 00 00 01 	CMP        $1,R1
 2005764:	78 90 00 30 	BLT        @0x02005798    // 2005798 <_dtoa_r+0x1320>
 2005768:	14 87 40 10 	LW         16(SP),R2
 200576c:	a7 b0 b7 b7 	MOV        R6,R4         | MOV        $-1+R6,R6
 2005770:	0d 85 3f ff 	LB         -1(R4),R1
 2005774:	0c 00 00 39 	CMP        $57,R1
 2005778:	78 a8 02 1c 	BNZ        @0x02005998    // 2005998 <_dtoa_r+0x1520>
 200577c:	34 04 80 00 	CMP        R2,R6
 2005780:	78 ab ff e8 	BNZ        @0x0200576c    // 200576c <_dtoa_r+0x12f4>
 2005784:	84 10 8e 31 	LW         16(SP),R0     | LDI        $49,R1
 2005788:	0d c4 00 00 	SB         R1,(R0)
 200578c:	84 00 82 01 	LW         (SP),R0       | ADD        $1,R0
 2005790:	04 c7 40 00 	SW         R0,(SP)
 2005794:	78 83 ff 28 	BRA        @0x020056c0    // 20056c0 <_dtoa_r+0x1248>
 2005798:	0c 00 00 00 	CMP        $0,R1
 200579c:	78 a8 00 08 	BNZ        @0x020057a8    // 20057a8 <_dtoa_r+0x1330>
 20057a0:	bc 04 b9 01 	LW         4(SP),R7      | AND        $1,R7
 20057a4:	78 ab ff c0 	BNZ        @0x02005768    // 2005768 <_dtoa_r+0x12f0>
 20057a8:	a7 b0 b2 7f 	MOV        R6,R4         | ADD        $-1,R6
 20057ac:	0d 85 80 00 	LB         (R6),R1
 20057b0:	0c 00 00 30 	CMP        $48,R1
 20057b4:	78 ab ff 08 	BNZ        @0x020056c0    // 20056c0 <_dtoa_r+0x1248>
 20057b8:	a7 b0 b2 7f 	MOV        R6,R4         | ADD        $-1,R6
 20057bc:	0d 85 80 00 	LB         (R6),R1
 20057c0:	0c 00 00 30 	CMP        $48,R1
 20057c4:	78 8b ff e0 	BZ         @0x020057a8    // 20057a8 <_dtoa_r+0x1330>
 20057c8:	78 83 fe f4 	BRA        @0x020056c0    // 20056c0 <_dtoa_r+0x1248>
 20057cc:	84 34 83 00 	LW         52(SP),R0     | CMP        $0,R0
 20057d0:	78 88 02 38 	BZ         @0x02005a0c    // 2005a0c <_dtoa_r+0x1594>
 20057d4:	18 80 04 33 	ADD        $1075,R3
 20057d8:	84 0c 82 98 	LW         12(SP),R0     | ADD        R3,R0
 20057dc:	85 0c ac 2c 	SW         R0,$12(SP)    | LW         44(SP),R5
 20057e0:	84 20 bf 80 	LW         32(SP),R0     | MOV        R0,R7
 20057e4:	82 98 85 20 	ADD        R3,R0         | SW         R0,$32(SP)
 20057e8:	96 01 8f d8 	LDI        $1,R2         | MOV        R11,R1
 20057ec:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <__i2b>
 20057f0:	02 00 78 b8 
 20057f4:	43 40 40 00 	MOV        R1,R8
 20057f8:	78 83 f5 54 	BRA        @0x02004d50    // 2004d50 <_dtoa_r+0x8d8>
 20057fc:	ae 00 c6 00 	CLR        R5            | CLR        R8
 2005800:	84 10 8e 31 	LW         16(SP),R0     | LDI        $49,R1
 2005804:	0d c4 00 00 	SB         R1,(R0)
 2005808:	b4 24 b2 01 	LW         36(SP),R6     | ADD        $1,R6
 200580c:	bf 80 87 81 	MOV        R0,R7         | MOV        $1+R0,R0
 2005810:	04 c7 40 10 	SW         R0,$16(SP)
 2005814:	78 83 fa 64 	BRA        @0x0200527c    // 200527c <_dtoa_r+0xe04>
 2005818:	14 87 40 24 	LW         36(SP),R2
 200581c:	11 80 00 03 	LSL        $3,R2
 2005820:	0a 03 00 40 	LDI        0x0200f0f0,R1  // 200f0f0 <__mprec_tens>
 2005824:	0a 40 f0 f0 
 2005828:	8a 90 d4 88 	ADD        R2,R1         | LW         (R1),R10
 200582c:	4c 84 40 04 	LW         4(R1),R9
 2005830:	86 ff 85 18 	LDI        $-1,R0        | SW         R0,$24(SP)
 2005834:	9f d0 a7 c8 	MOV        R10,R3        | MOV        R9,R4
 2005838:	bc 08 8f b8 	LW         8(SP),R7      | MOV        R7,R1
 200583c:	b4 04 97 b0 	LW         4(SP),R6      | MOV        R6,R2
 2005840:	87 fa fc f8 	JSR        0x0200df10     // 200df10 <__divdf3>
 2005844:	02 00 df 10 
 2005848:	87 fa fc f8 	JSR        0x0200e48c     // 200e48c <__fixdfsi>
 200584c:	02 00 e4 8c 
 2005850:	af 88 8d 08 	MOV        R1,R5         | SW         R1,$8(SP)
 2005854:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 2005858:	02 00 e3 bc 
 200585c:	9f d0 a7 c8 	MOV        R10,R3        | MOV        R9,R4
 2005860:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2005864:	02 00 da 64 
 2005868:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 200586c:	8f b8 97 b0 	MOV        R7,R1         | MOV        R6,R2
 2005870:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 2005874:	02 00 d4 8c 
 2005878:	84 10 b7 81 	LW         16(SP),R0     | MOV        $1+R0,R6
 200587c:	28 80 00 30 	ADD        $48,R5
 2005880:	28 40 00 ff 	AND        $255,R5
 2005884:	2d c4 00 00 	SB         R5,(R0)
 2005888:	84 18 83 01 	LW         24(SP),R0     | CMP        $1,R0
 200588c:	78 88 00 94 	BZ         @0x02005924    // 2005924 <_dtoa_r+0x14ac>
 2005890:	be 01 e5 00 	LDI        $1,R7         | SW         R12,(SP)
 2005894:	e4 18 dd 04 	LW         24(SP),R12    | SW         R11,$4(SP)
 2005898:	1a 00 24 02 	BREV       $9218,R3
 200589c:	26 00 00 00 	CLR        R4
 20058a0:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 20058a4:	02 00 da 64 
 20058a8:	c7 88 af 90 	MOV        R1,R8         | MOV        R2,R5
 20058ac:	9e 00 a6 00 	CLR        R3            | CLR        R4
 20058b0:	87 fa fc f8 	JSR        0x0200e1a0     // 200e1a0 <__eqdf2>
 20058b4:	02 00 e1 a0 
 20058b8:	0c 00 00 00 	CMP        $0,R1
 20058bc:	78 88 02 10 	BZ         @0x02005ad0    // 2005ad0 <_dtoa_r+0x1658>
 20058c0:	ba 01 9f d0 	ADD        $1,R7         | MOV        R10,R3
 20058c4:	a7 c8 8f c0 	MOV        R9,R4         | MOV        R8,R1
 20058c8:	13 41 40 00 	MOV        R5,R2
 20058cc:	87 fa fc f8 	JSR        0x0200df10     // 200df10 <__divdf3>
 20058d0:	02 00 df 10 
 20058d4:	87 fa fc f8 	JSR        0x0200e48c     // 200e48c <__fixdfsi>
 20058d8:	02 00 e4 8c 
 20058dc:	5b 40 40 00 	MOV        R1,R11
 20058e0:	87 fa fc f8 	JSR        0x0200e3bc     // 200e3bc <__floatsidf>
 20058e4:	02 00 e3 bc 
 20058e8:	9f d0 a7 c8 	MOV        R10,R3        | MOV        R9,R4
 20058ec:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 20058f0:	02 00 da 64 
 20058f4:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 20058f8:	8f c0 97 a8 	MOV        R8,R1         | MOV        R5,R2
 20058fc:	87 fa fc f8 	JSR        0x0200d48c     // 200d48c <__subdf3>
 2005900:	02 00 d4 8c 
 2005904:	30 80 00 01 	ADD        $1,R6
 2005908:	2b 42 c0 30 	MOV        $48+R11,R5
 200590c:	28 40 00 ff 	AND        $255,R5
 2005910:	2d c5 bf ff 	SB         R5,$-1(R6)
 2005914:	64 05 c0 00 	CMP        R7,R12
 2005918:	78 ab ff 7c 	BNZ        @0x02005898    // 2005898 <_dtoa_r+0x1420>
 200591c:	e4 00 dd 08 	LW         (SP),R12      | SW         R11,$8(SP)
 2005920:	5c 87 40 04 	LW         4(SP),R11
 2005924:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 2005928:	87 fa fc f8 	JSR        0x0200cee4     // 200cee4 <__adddf3>
 200592c:	02 00 ce e4 
 2005930:	bf 88 c7 90 	MOV        R1,R7         | MOV        R2,R8
 2005934:	84 24 82 01 	LW         36(SP),R0     | ADD        $1,R0
 2005938:	85 00 9f d0 	SW         R0,(SP)       | MOV        R10,R3
 200593c:	23 42 40 00 	MOV        R9,R4
 2005940:	87 fa fc f8 	JSR        0x0200e258     // 200e258 <__gtdf2>
 2005944:	02 00 e2 58 
 2005948:	0c 00 00 01 	CMP        $1,R1
 200594c:	78 b0 00 20 	BGE        @0x02005970    // 2005970 <_dtoa_r+0x14f8>
 2005950:	9f d0 a7 c8 	MOV        R10,R3        | MOV        R9,R4
 2005954:	8f b8 97 c0 	MOV        R7,R1         | MOV        R8,R2
 2005958:	87 fa fc f8 	JSR        0x0200e1a0     // 200e1a0 <__eqdf2>
 200595c:	02 00 e1 a0 
 2005960:	0c 00 00 00 	CMP        $0,R1
 2005964:	78 ab f1 2c 	BNZ        @0x02004a94    // 2004a94 <_dtoa_r+0x61c>
 2005968:	8c 08 89 01 	LW         8(SP),R1      | AND        $1,R1
 200596c:	78 8b f1 24 	BZ         @0x02004a94    // 2004a94 <_dtoa_r+0x61c>
 2005970:	04 87 40 24 	LW         36(SP),R0
 2005974:	04 c7 40 40 	SW         R0,$64(SP)
 2005978:	14 87 40 10 	LW         16(SP),R2
 200597c:	8f b7 ab 39 	MOV        $-1+R6,R1     | CMP        $57,R5
 2005980:	78 a8 00 40 	BNZ        @0x020059c4    // 20059c4 <_dtoa_r+0x154c>
 2005984:	0c 04 80 00 	CMP        R2,R1
 2005988:	78 88 00 58 	BZ         @0x020059e4    // 20059e4 <_dtoa_r+0x156c>
 200598c:	2d 84 7f ff 	LB         -1(R1),R5
 2005990:	33 40 40 00 	MOV        R1,R6
 2005994:	78 83 ff e4 	BRA        @0x0200597c    // 200597c <_dtoa_r+0x1504>
 2005998:	08 80 00 01 	ADD        $1,R1
 200599c:	0d c5 80 00 	SB         R1,(R6)
 20059a0:	78 83 fd 1c 	BRA        @0x020056c0    // 20056c0 <_dtoa_r+0x1248>
 20059a4:	bc 10 a5 10 	LW         16(SP),R7     | SW         R4,$16(SP)
 20059a8:	78 83 f0 ec 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 20059ac:	bc 20 b8 80 	LW         32(SP),R7     | SUB        R0,R7
 20059b0:	96 01 8f d8 	LDI        $1,R2         | MOV        R11,R1
 20059b4:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <__i2b>
 20059b8:	02 00 78 b8 
 20059bc:	43 40 40 00 	MOV        R1,R8
 20059c0:	78 83 f3 8c 	BRA        @0x02004d50    // 2004d50 <_dtoa_r+0x8d8>
 20059c4:	95 10 aa 01 	SW         R2,$16(SP)    | ADD        $1,R5
 20059c8:	28 40 00 ff 	AND        $255,R5
 20059cc:	3b 40 80 00 	MOV        R2,R7
 20059d0:	2d c4 40 00 	SB         R5,(R1)
 20059d4:	04 87 40 40 	LW         64(SP),R0
 20059d8:	82 01 85 00 	ADD        $1,R0         | SW         R0,(SP)
 20059dc:	34 c7 40 10 	SW         R6,$16(SP)
 20059e0:	78 83 f0 b4 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 20059e4:	14 c7 40 10 	SW         R2,$16(SP)
 20059e8:	04 87 40 40 	LW         64(SP),R0
 20059ec:	00 80 00 01 	ADD        $1,R0
 20059f0:	04 c7 40 40 	SW         R0,$64(SP)
 20059f4:	ae 31 bf 90 	LDI        $49,R5        | MOV        R2,R7
 20059f8:	2d c4 40 00 	SB         R5,(R1)
 20059fc:	04 87 40 40 	LW         64(SP),R0
 2005a00:	82 01 85 00 	ADD        $1,R0         | SW         R0,(SP)
 2005a04:	34 c7 40 10 	SW         R6,$16(SP)
 2005a08:	78 83 f0 8c 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 2005a0c:	0e 00 00 36 	LDI        $54,R1
 2005a10:	14 87 40 4c 	LW         76(SP),R2
 2005a14:	88 90 84 0c 	SUB        R2,R1         | LW         12(SP),R0
 2005a18:	82 88 85 0c 	ADD        R1,R0         | SW         R0,$12(SP)
 2005a1c:	ac 2c 84 20 	LW         44(SP),R5     | LW         32(SP),R0
 2005a20:	bf 80 82 88 	MOV        R0,R7         | ADD        R1,R0
 2005a24:	85 20 96 01 	SW         R0,$32(SP)    | LDI        $1,R2
 2005a28:	0b 42 c0 00 	MOV        R11,R1
 2005a2c:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <__i2b>
 2005a30:	02 00 78 b8 
 2005a34:	43 40 40 00 	MOV        R1,R8
 2005a38:	78 83 f3 14 	BRA        @0x02004d50    // 2004d50 <_dtoa_r+0x8d8>
 2005a3c:	d7 b0 b4 0c 	MOV        R6,R10        | LW         12(SP),R6
 2005a40:	1c 00 00 01 	CMP        $1,R3
 2005a44:	78 90 00 34 	BLT        @0x02005a7c    // 2005a7c <_dtoa_r+0x1604>
 2005a48:	a5 00 9e 01 	SW         R4,(SP)       | LDI        $1,R3
 2005a4c:	97 e0 8f d8 	MOV        R12,R2        | MOV        R11,R1
 2005a50:	87 fa fc f8 	JSR        0x02007e1c     // 2007e1c <__lshift>
 2005a54:	02 00 7e 1c 
 2005a58:	e7 88 97 a8 	MOV        R1,R12        | MOV        R5,R2
 2005a5c:	87 fa fc f8 	JSR        0x02007ff4     // 2007ff4 <__mcmp>
 2005a60:	02 00 7f f4 
 2005a64:	8b 01 a4 00 	CMP        $1,R1         | LW         (SP),R4
 2005a68:	78 90 00 2c 	BLT        @0x02005a98    // 2005a98 <_dtoa_r+0x1620>
 2005a6c:	84 04 83 39 	LW         4(SP),R0      | CMP        $57,R0
 2005a70:	78 88 00 dc 	BZ         @0x02005b50    // 2005b50 <_dtoa_r+0x16d8>
 2005a74:	84 20 82 31 	LW         32(SP),R0     | ADD        $49,R0
 2005a78:	04 c7 40 04 	SW         R0,$4(SP)
 2005a7c:	03 42 80 00 	MOV        R10,R0
 2005a80:	0c 87 40 04 	LW         4(SP),R1
 2005a84:	0d c4 00 00 	SB         R1,(R0)
 2005a88:	84 24 82 01 	LW         36(SP),R0     | ADD        $1,R0
 2005a8c:	85 00 d7 c0 	SW         R0,(SP)       | MOV        R8,R10
 2005a90:	43 42 40 00 	MOV        R9,R8
 2005a94:	78 83 fc 28 	BRA        @0x020056c0    // 20056c0 <_dtoa_r+0x1248>
 2005a98:	0c 00 00 00 	CMP        $0,R1
 2005a9c:	78 ab ff dc 	BNZ        @0x02005a7c    // 2005a7c <_dtoa_r+0x1604>
 2005aa0:	8c 04 89 01 	LW         4(SP),R1      | AND        $1,R1
 2005aa4:	78 ab ff c4 	BNZ        @0x02005a6c    // 2005a6c <_dtoa_r+0x15f4>
 2005aa8:	03 42 80 00 	MOV        R10,R0
 2005aac:	78 83 ff d0 	BRA        @0x02005a80    // 2005a80 <_dtoa_r+0x1608>
 2005ab0:	b7 c8 94 10 	MOV        R9,R6         | LW         16(SP),R2
 2005ab4:	78 83 fe c4 	BRA        @0x0200597c    // 200597c <_dtoa_r+0x1504>
 2005ab8:	64 87 40 44 	LW         68(SP),R12
 2005abc:	94 10 dc 38 	LW         16(SP),R2     | LW         56(SP),R11
 2005ac0:	78 83 fe b8 	BRA        @0x0200597c    // 200597c <_dtoa_r+0x1504>
 2005ac4:	64 87 40 44 	LW         68(SP),R12
 2005ac8:	5c 87 40 38 	LW         56(SP),R11
 2005acc:	78 83 f2 14 	BRA        @0x02004ce4    // 2004ce4 <_dtoa_r+0x86c>
 2005ad0:	e4 00 dc 04 	LW         (SP),R12      | LW         4(SP),R11
 2005ad4:	84 24 82 01 	LW         36(SP),R0     | ADD        $1,R0
 2005ad8:	85 00 bc 10 	SW         R0,(SP)       | LW         16(SP),R7
 2005adc:	34 c7 40 10 	SW         R6,$16(SP)
 2005ae0:	78 83 ef b4 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 2005ae4:	d7 b0 b4 0c 	MOV        R6,R10        | LW         12(SP),R6
 2005ae8:	84 04 83 39 	LW         4(SP),R0      | CMP        $57,R0
 2005aec:	78 88 00 60 	BZ         @0x02005b50    // 2005b50 <_dtoa_r+0x16d8>
 2005af0:	bf 80 84 24 	MOV        R0,R7         | LW         36(SP),R0
 2005af4:	82 01 85 00 	ADD        $1,R0         | SW         R0,(SP)
 2005af8:	38 80 00 01 	ADD        $1,R7
 2005afc:	3d c6 80 00 	SB         R7,(R10)
 2005b00:	d7 c0 c7 c8 	MOV        R8,R10        | MOV        R9,R8
 2005b04:	78 83 fb b8 	BRA        @0x020056c0    // 20056c0 <_dtoa_r+0x1248>
 2005b08:	b4 0c 84 24 	LW         12(SP),R6     | LW         36(SP),R0
 2005b0c:	82 01 85 00 	ADD        $1,R0         | SW         R0,(SP)
 2005b10:	d7 c0 c7 c8 	MOV        R8,R10        | MOV        R9,R8
 2005b14:	9e 01 97 e0 	LDI        $1,R3         | MOV        R12,R2
 2005b18:	0b 42 c0 00 	MOV        R11,R1
 2005b1c:	87 fa fc f8 	JSR        0x02007e1c     // 2007e1c <__lshift>
 2005b20:	02 00 7e 1c 
 2005b24:	e7 88 97 a8 	MOV        R1,R12        | MOV        R5,R2
 2005b28:	87 fa fc f8 	JSR        0x02007ff4     // 2007ff4 <__mcmp>
 2005b2c:	02 00 7f f4 
 2005b30:	0c 00 00 01 	CMP        $1,R1
 2005b34:	78 b3 fc 30 	BGE        @0x02005768    // 2005768 <_dtoa_r+0x12f0>
 2005b38:	78 83 fc 5c 	BRA        @0x02005798    // 2005798 <_dtoa_r+0x1320>
 2005b3c:	d7 90 84 14 	MOV        R2,R10        | LW         20(SP),R0
 2005b40:	8e 01 83 00 	LDI        $1,R1         | CMP        $0,R0
 2005b44:	78 8b f2 84 	BZ         @0x02004dcc    // 2004dcc <_dtoa_r+0x954>
 2005b48:	78 83 f7 68 	BRA        @0x020052b4    // 20052b4 <_dtoa_r+0xe3c>
 2005b4c:	33 41 80 01 	MOV        $1+R6,R6
 2005b50:	0e 00 00 39 	LDI        $57,R1
 2005b54:	0d c6 80 00 	SB         R1,(R10)
 2005b58:	84 24 82 01 	LW         36(SP),R0     | ADD        $1,R0
 2005b5c:	85 00 d7 c0 	SW         R0,(SP)       | MOV        R8,R10
 2005b60:	c7 c8 94 10 	MOV        R9,R8         | LW         16(SP),R2
 2005b64:	78 83 fc 04 	BRA        @0x0200576c    // 200576c <_dtoa_r+0x12f4>
 2005b68:	4b 41 80 00 	MOV        R6,R9
 2005b6c:	78 83 f8 28 	BRA        @0x02005398    // 2005398 <_dtoa_r+0xf20>
 2005b70:	a6 00 9e 0a 	CLR        R4            | LDI        $10,R3
 2005b74:	97 c0 8f d8 	MOV        R8,R2         | MOV        R11,R1
 2005b78:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 2005b7c:	02 00 74 30 
 2005b80:	c7 88 cd 24 	MOV        R1,R8         | SW         R9,$36(SP)
 2005b84:	84 3c 85 18 	LW         60(SP),R0     | SW         R0,$24(SP)
 2005b88:	34 00 00 00 	CMP        $0,R6
 2005b8c:	78 8b f2 a4 	BZ         @0x02004e34    // 2004e34 <_dtoa_r+0x9bc>
 2005b90:	04 00 00 00 	CMP        $0,R0
 2005b94:	78 ab f4 20 	BNZ        @0x02004fb8    // 2004fb8 <_dtoa_r+0xb40>
 2005b98:	78 83 f8 78 	BRA        @0x02005414    // 2005414 <_dtoa_r+0xf9c>
 2005b9c:	c7 88 bf 90 	MOV        R1,R8         | MOV        R2,R7
 2005ba0:	4e 00 00 02 	LDI        $2,R9
 2005ba4:	78 83 ed 14 	BRA        @0x020048bc    // 20048bc <_dtoa_r+0x444>
 2005ba8:	14 00 00 04 	CMP        $4,R2
 2005bac:	78 8b f2 44 	BZ         @0x02004df4    // 2004df4 <_dtoa_r+0x97c>
 2005bb0:	96 3c 90 88 	LDI        $60,R2        | SUB        R1,R2
 2005bb4:	84 20 82 90 	LW         32(SP),R0     | ADD        R2,R0
 2005bb8:	85 20 ba 90 	SW         R0,$32(SP)    | ADD        R2,R7
 2005bbc:	84 0c 82 90 	LW         12(SP),R0     | ADD        R2,R0
 2005bc0:	04 c7 40 0c 	SW         R0,$12(SP)
 2005bc4:	78 83 f5 90 	BRA        @0x02005158    // 2005158 <_dtoa_r+0xce0>
 2005bc8:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2005bcc:	22 40 ef fb 
 2005bd0:	1b 40 40 00 	MOV        R1,R3
 2005bd4:	16 00 02 ea 	LDI        $746,R2
 2005bd8:	0a 03 00 40 	LDI        0x0200f00c,R1  // 200f00c <blanks.1+0x2e>
 2005bdc:	0a 40 f0 0c 
 2005be0:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 2005be4:	02 00 ab e0 
 2005be8:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2005bec:	22 40 ef fb 
 2005bf0:	1e 00 00 00 	CLR        R3
 2005bf4:	16 00 01 aa 	LDI        $426,R2
 2005bf8:	0a 03 00 40 	LDI        0x0200f00c,R1  // 200f00c <blanks.1+0x2e>
 2005bfc:	0a 40 f0 0c 
 2005c00:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 2005c04:	02 00 ab e0 
 2005c08:	16 00 00 00 	CLR        R2
 2005c0c:	78 83 eb d8 	BRA        @0x020047e8    // 20047e8 <_dtoa_r+0x370>
 2005c10:	bc 10 a5 10 	LW         16(SP),R7     | SW         R4,$16(SP)
 2005c14:	97 c0 8f d8 	MOV        R8,R2         | MOV        R11,R1
 2005c18:	87 fa fc f8 	JSR        0x02007410     // 2007410 <_Bfree>
 2005c1c:	02 00 74 10 
 2005c20:	78 83 ee 74 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x620>
 2005c24:	06 00 00 00 	CLR        R0
 2005c28:	04 c6 c0 44 	SW         R0,$68(R11)
 2005c2c:	96 00 8f d8 	CLR        R2            | MOV        R11,R1
 2005c30:	87 fa fc f8 	JSR        0x0200735c     // 200735c <_Balloc>
 2005c34:	02 00 73 5c 
 2005c38:	8d 10 8b 00 	SW         R1,$16(SP)    | CMP        $0,R1
 2005c3c:	78 8b ff a8 	BZ         @0x02005be8    // 2005be8 <_dtoa_r+0x1770>
 2005c40:	04 87 40 10 	LW         16(SP),R0
 2005c44:	04 c6 c0 40 	SW         R0,$64(R11)
 2005c48:	1c 87 40 50 	LW         80(SP),R3
 2005c4c:	13 40 c0 00 	MOV        R3,R2
 2005c50:	11 03 ff ff 	XOR        $-1,R2
 2005c54:	11 40 00 1f 	LSR        $31,R2
 2005c58:	84 24 83 0f 	LW         36(SP),R0     | CMP        $15,R0
 2005c5c:	0e 00 00 00 	CLR        R1
 2005c60:	08 d0 00 01 	OR.LT      $1,R1
 2005c64:	08 44 80 00 	AND        R2,R1
 2005c68:	78 ab fb ac 	BNZ        @0x02005818    // 2005818 <_dtoa_r+0x13a0>
 2005c6c:	86 01 85 28 	LDI        $1,R0         | SW         R0,$40(SP)
 2005c70:	86 ff 85 3c 	LDI        $-1,R0        | SW         R0,$60(SP)
 2005c74:	8d 1c 85 18 	SW         R1,$28(SP)    | SW         R0,$24(SP)
 2005c78:	78 83 f0 94 	BRA        @0x02004d10    // 2004d10 <_dtoa_r+0x898>

02005c7c <__sflush_r>:
 2005c7c:	e8 1c 85 00 	SUB        $28,SP        | SW         R0,(SP)
 2005c80:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2005c84:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2005c88:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 2005c8c:	c7 88 b7 90 	MOV        R1,R8         | MOV        R2,R6
 2005c90:	0d 04 80 0c 	LH         12(R2),R1
 2005c94:	13 40 40 00 	MOV        R1,R2
 2005c98:	10 40 ff ff 	AND        $65535,R2
 2005c9c:	9f 88 99 08 	MOV        R1,R3         | AND        $8,R3
 2005ca0:	78 a8 01 28 	BNZ        @0x02005dcc    // 2005dcc <__sflush_r+0x150>
 2005ca4:	08 c0 08 00 	OR         $2048,R1
 2005ca8:	0d 45 80 0c 	SH         R1,$12(R6)
 2005cac:	14 85 80 04 	LW         4(R6),R2
 2005cb0:	14 00 00 01 	CMP        $1,R2
 2005cb4:	78 90 01 7c 	BLT        @0x02005e34    // 2005e34 <__sflush_r+0x1b8>
 2005cb8:	4c 85 80 28 	LW         40(R6),R9
 2005cbc:	4c 00 00 00 	CMP        $0,R9
 2005cc0:	78 88 01 58 	BZ         @0x02005e1c    // 2005e1c <__sflush_r+0x1a0>
 2005cc4:	d4 c0 86 00 	LW         (R8),R10      | CLR        R0
 2005cc8:	85 c0 97 88 	SW         R0,(R8)       | MOV        R1,R2
 2005ccc:	10 40 ff ff 	AND        $65535,R2
 2005cd0:	08 40 10 00 	AND        $4096,R1
 2005cd4:	bf 88 8b 80 	MOV        R1,R7         | CMP        R0,R1
 2005cd8:	78 88 01 8c 	BZ         @0x02005e68    // 2005e68 <__sflush_r+0x1ec>
 2005cdc:	1c 85 80 50 	LW         80(R6),R3
 2005ce0:	24 85 80 54 	LW         84(R6),R4
 2005ce4:	10 40 00 04 	AND        $4,R2
 2005ce8:	78 88 00 3c 	BZ         @0x02005d28    // 2005d28 <__sflush_r+0xac>
 2005cec:	14 85 80 04 	LW         4(R6),R2
 2005cf0:	0b 40 80 00 	MOV        R2,R1
 2005cf4:	11 c0 00 1f 	ASR        $31,R2
 2005cf8:	87 90 a0 88 	MOV        R2,R0         | SUB        R1,R4
 2005cfc:	18 18 00 01 	SUB.C      $1,R3
 2005d00:	18 04 00 00 	SUB        R0,R3
 2005d04:	04 85 80 30 	LW         48(R6),R0
 2005d08:	04 00 00 00 	CMP        $0,R0
 2005d0c:	78 88 00 18 	BZ         @0x02005d28    // 2005d28 <__sflush_r+0xac>
 2005d10:	14 85 80 3c 	LW         60(R6),R2
 2005d14:	0b 40 80 00 	MOV        R2,R1
 2005d18:	11 c0 00 1f 	ASR        $31,R2
 2005d1c:	87 90 a0 88 	MOV        R2,R0         | SUB        R1,R4
 2005d20:	18 18 00 01 	SUB.C      $1,R3
 2005d24:	18 04 00 00 	SUB        R0,R3
 2005d28:	2e 00 00 00 	CLR        R5
 2005d2c:	14 85 80 1c 	LW         28(R6),R2
 2005d30:	0b 42 00 00 	MOV        R8,R1
 2005d34:	87 f9 ff c8 	JSR        R9
 2005d38:	a7 90 97 88 	MOV        R2,R4         | MOV        R1,R2
 2005d3c:	9f a0 93 7f 	MOV        R4,R3         | CMP        $-1,R2
 2005d40:	1c 0b ff ff 	CMP.Z      $-1,R3
 2005d44:	78 a8 01 a4 	BNZ        @0x02005eec    // 2005eec <__sflush_r+0x270>
 2005d48:	2c 86 00 00 	LW         (R8),R5
 2005d4c:	0d 05 80 0c 	LH         12(R6),R1
 2005d50:	2c 00 00 1e 	CMP        $30,R5
 2005d54:	78 b8 00 f4 	BNC        @0x02005e4c    // 2005e4c <__sflush_r+0x1d0>
 2005d58:	22 00 02 04 	LDI        0x20400001,R4  // 20400001 <_top_of_stack+0x1d400001>
 2005d5c:	22 40 00 01 
 2005d60:	21 45 40 00 	LSR        R5,R4
 2005d64:	21 03 ff ff 	XOR        $-1,R4
 2005d68:	20 40 00 01 	AND        $1,R4
 2005d6c:	78 a8 00 dc 	BNZ        @0x02005e4c    // 2005e4c <__sflush_r+0x1d0>
 2005d70:	08 40 f7 ff 	AND        $63487,R1
 2005d74:	0d 45 80 0c 	SH         R1,$12(R6)
 2005d78:	24 c5 80 04 	SW         R4,$4(R6)
 2005d7c:	24 85 80 10 	LW         16(R6),R4
 2005d80:	24 c5 80 00 	SW         R4,(R6)
 2005d84:	08 40 10 00 	AND        $4096,R1
 2005d88:	78 a8 01 4c 	BNZ        @0x02005ed8    // 2005ed8 <__sflush_r+0x25c>
 2005d8c:	54 c6 00 00 	SW         R10,(R8)
 2005d90:	14 85 80 30 	LW         48(R6),R2
 2005d94:	14 00 00 00 	CMP        $0,R2
 2005d98:	78 88 00 80 	BZ         @0x02005e1c    // 2005e1c <__sflush_r+0x1a0>
 2005d9c:	14 05 80 40 	CMP        $64+R6,R2
 2005da0:	78 88 00 0c 	BZ         @0x02005db0    // 2005db0 <__sflush_r+0x134>
 2005da4:	0b 42 00 00 	MOV        R8,R1
 2005da8:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 2005dac:	02 00 66 a8 
 2005db0:	0e 00 00 00 	CLR        R1
 2005db4:	0c c5 80 30 	SW         R1,$48(R6)
 2005db8:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2005dbc:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2005dc0:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 2005dc4:	d4 18 ea 1c 	LW         24(SP),R10    | ADD        $28,SP
 2005dc8:	7b 40 00 00 	RTN
 2005dcc:	3c 85 80 10 	LW         16(R6),R7
 2005dd0:	3c 00 00 00 	CMP        $0,R7
 2005dd4:	78 88 00 44 	BZ         @0x02005e1c    // 2005e1c <__sflush_r+0x1a0>
 2005dd8:	ac b0 a8 b8 	LW         (R6),R5       | SUB        R7,R5
 2005ddc:	bd b0 91 03 	SW         R7,(R6)       | AND        $3,R2
 2005de0:	0c 8d 80 14 	LW.Z       20(R6),R1
 2005de4:	0a 28 00 00 	CLR.NZ     $0,R1
 2005de8:	0c c5 80 08 	SW         R1,$8(R6)
 2005dec:	2c 00 00 01 	CMP        $1,R5
 2005df0:	78 90 00 28 	BLT        @0x02005e1c    // 2005e1c <__sflush_r+0x1a0>
 2005df4:	a7 a8 9f b8 	MOV        R5,R4         | MOV        R7,R3
 2005df8:	14 85 80 1c 	LW         28(R6),R2
 2005dfc:	0b 42 00 00 	MOV        R8,R1
 2005e00:	03 43 c0 01 	IJSR       #36(R6)
 2005e04:	7c 85 80 24 
 2005e08:	0c 00 00 01 	CMP        $1,R1
 2005e0c:	78 90 00 38 	BLT        @0x02005e48    // 2005e48 <__sflush_r+0x1cc>
 2005e10:	ba 88 a8 88 	ADD        R1,R7         | SUB        R1,R5
 2005e14:	2c 00 00 01 	CMP        $1,R5
 2005e18:	78 b3 ff d8 	BGE        @0x02005df4    // 2005df4 <__sflush_r+0x178>
 2005e1c:	0e 00 00 00 	CLR        R1
 2005e20:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2005e24:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2005e28:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 2005e2c:	d4 18 ea 1c 	LW         24(SP),R10    | ADD        $28,SP
 2005e30:	7b 40 00 00 	RTN
 2005e34:	14 85 80 3c 	LW         60(R6),R2
 2005e38:	14 00 00 01 	CMP        $1,R2
 2005e3c:	78 b3 fe 78 	BGE        @0x02005cb8    // 2005cb8 <__sflush_r+0x3c>
 2005e40:	0e 00 00 00 	CLR        R1
 2005e44:	78 83 ff d8 	BRA        @0x02005e20    // 2005e20 <__sflush_r+0x1a4>
 2005e48:	0d 05 80 0c 	LH         12(R6),R1
 2005e4c:	08 c0 00 40 	OR         $64,R1
 2005e50:	0d 45 80 0c 	SH         R1,$12(R6)
 2005e54:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 2005e58:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2005e5c:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2005e60:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 2005e64:	ea 1c ff 80 	ADD        $28,SP        | RTN
 2005e68:	ae 01 9e 00 	LDI        $1,R5         | CLR        R3
 2005e6c:	26 00 00 00 	CLR        R4
 2005e70:	14 85 80 1c 	LW         28(R6),R2
 2005e74:	0b 42 00 00 	MOV        R8,R1
 2005e78:	87 f9 ff c8 	JSR        R9
 2005e7c:	9f 88 a7 90 	MOV        R1,R3         | MOV        R2,R4
 2005e80:	1c 03 ff ff 	CMP        $-1,R3
 2005e84:	24 0b ff ff 	CMP.Z      $-1,R4
 2005e88:	78 88 00 0c 	BZ         @0x02005e98    // 2005e98 <__sflush_r+0x21c>
 2005e8c:	15 05 80 0c 	LH         12(R6),R2
 2005e90:	4c 85 80 28 	LW         40(R6),R9
 2005e94:	78 83 fe 4c 	BRA        @0x02005ce4    // 2005ce4 <__sflush_r+0x68>
 2005e98:	8c c0 8b 00 	LW         (R8),R1       | CMP        $0,R1
 2005e9c:	78 8b ff ec 	BZ         @0x02005e8c    // 2005e8c <__sflush_r+0x210>
 2005ea0:	8b 1d 97 b8 	CMP        $29,R1        | MOV        R7,R2
 2005ea4:	10 c8 00 01 	OR.Z       $1,R2
 2005ea8:	8b 16 9f b8 	CMP        $22,R1        | MOV        R7,R3
 2005eac:	18 c8 00 01 	OR.Z       $1,R3
 2005eb0:	0b 40 80 00 	MOV        R2,R1
 2005eb4:	08 c4 c0 00 	OR         R3,R1
 2005eb8:	08 40 00 ff 	AND        $255,R1
 2005ebc:	78 8b ff 88 	BZ         @0x02005e48    // 2005e48 <__sflush_r+0x1cc>
 2005ec0:	d5 c0 8f b8 	SW         R10,(R8)      | MOV        R7,R1
 2005ec4:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2005ec8:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2005ecc:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 2005ed0:	d4 18 ea 1c 	LW         24(SP),R10    | ADD        $28,SP
 2005ed4:	7b 40 00 00 	RTN
 2005ed8:	2c 00 00 00 	CMP        $0,R5
 2005edc:	78 ab fe ac 	BNZ        @0x02005d8c    // 2005d8c <__sflush_r+0x110>
 2005ee0:	14 c5 80 50 	SW         R2,$80(R6)
 2005ee4:	1c c5 80 54 	SW         R3,$84(R6)
 2005ee8:	78 83 fe a0 	BRA        @0x02005d8c    // 2005d8c <__sflush_r+0x110>
 2005eec:	0d 05 80 0c 	LH         12(R6),R1
 2005ef0:	08 40 f7 ff 	AND        $63487,R1
 2005ef4:	0d 45 80 0c 	SH         R1,$12(R6)
 2005ef8:	2c c5 80 04 	SW         R5,$4(R6)
 2005efc:	24 85 80 10 	LW         16(R6),R4
 2005f00:	24 c5 80 00 	SW         R4,(R6)
 2005f04:	08 40 10 00 	AND        $4096,R1
 2005f08:	78 8b fe 80 	BZ         @0x02005d8c    // 2005d8c <__sflush_r+0x110>
 2005f0c:	14 c5 80 50 	SW         R2,$80(R6)
 2005f10:	1c c5 80 54 	SW         R3,$84(R6)
 2005f14:	78 83 fe 74 	BRA        @0x02005d8c    // 2005d8c <__sflush_r+0x110>

02005f18 <_fflush_r>:
 2005f18:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 2005f1c:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2005f20:	af 88 b7 90 	MOV        R1,R5         | MOV        R2,R6
 2005f24:	0c 00 00 00 	CMP        $0,R1
 2005f28:	78 88 00 0c 	BZ         @0x02005f38    // 2005f38 <_fflush_r+0x20>
 2005f2c:	14 84 40 38 	LW         56(R1),R2
 2005f30:	14 00 00 00 	CMP        $0,R2
 2005f34:	78 88 00 20 	BZ         @0x02005f58    // 2005f58 <_fflush_r+0x40>
 2005f38:	0d 05 80 0c 	LH         12(R6),R1
 2005f3c:	09 80 00 10 	LSL        $16,R1
 2005f40:	09 c0 00 10 	ASR        $16,R1
 2005f44:	0c 00 00 00 	CMP        $0,R1
 2005f48:	78 a8 00 28 	BNZ        @0x02005f74    // 2005f74 <_fflush_r+0x5c>
 2005f4c:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2005f50:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2005f54:	7b 40 00 00 	RTN
 2005f58:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2005f5c:	02 00 63 48 
 2005f60:	0d 05 80 0c 	LH         12(R6),R1
 2005f64:	09 80 00 10 	LSL        $16,R1
 2005f68:	09 c0 00 10 	ASR        $16,R1
 2005f6c:	0c 00 00 00 	CMP        $0,R1
 2005f70:	78 8b ff d8 	BZ         @0x02005f4c    // 2005f4c <_fflush_r+0x34>
 2005f74:	97 b0 8f a8 	MOV        R6,R2         | MOV        R5,R1
 2005f78:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2005f7c:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2005f80:	78 83 fc f8 	BRA        @0x02005c7c    // 2005c7c <__sflush_r>

02005f84 <fflush>:
 2005f84:	0c 00 00 00 	CMP        $0,R1
 2005f88:	78 88 00 84 	BZ         @0x02006010    // 2006010 <fflush+0x8c>
 2005f8c:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 2005f90:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2005f94:	2b 40 40 00 	MOV        R1,R5
 2005f98:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 2005f9c:	0a 40 f8 40 
 2005fa0:	b4 88 b3 00 	LW         (R1),R6       | CMP        $0,R6
 2005fa4:	78 88 00 0c 	BZ         @0x02005fb4    // 2005fb4 <fflush+0x30>
 2005fa8:	0c 85 80 38 	LW         56(R6),R1
 2005fac:	0c 00 00 00 	CMP        $0,R1
 2005fb0:	78 88 00 34 	BZ         @0x02005fe8    // 2005fe8 <fflush+0x64>
 2005fb4:	15 05 40 0c 	LH         12(R5),R2
 2005fb8:	0b 40 80 00 	MOV        R2,R1
 2005fbc:	09 80 00 10 	LSL        $16,R1
 2005fc0:	09 c0 00 10 	ASR        $16,R1
 2005fc4:	0c 00 00 00 	CMP        $0,R1
 2005fc8:	78 a8 00 0c 	BNZ        @0x02005fd8    // 2005fd8 <fflush+0x54>
 2005fcc:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2005fd0:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2005fd4:	7b 40 00 00 	RTN
 2005fd8:	97 a8 8f b0 	MOV        R5,R2         | MOV        R6,R1
 2005fdc:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2005fe0:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2005fe4:	78 83 fc 94 	BRA        @0x02005c7c    // 2005c7c <__sflush_r>
 2005fe8:	0b 41 80 00 	MOV        R6,R1
 2005fec:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2005ff0:	02 00 63 48 
 2005ff4:	15 05 40 0c 	LH         12(R5),R2
 2005ff8:	0b 40 80 00 	MOV        R2,R1
 2005ffc:	09 80 00 10 	LSL        $16,R1
 2006000:	09 c0 00 10 	ASR        $16,R1
 2006004:	0c 00 00 00 	CMP        $0,R1
 2006008:	78 8b ff c0 	BZ         @0x02005fcc    // 2005fcc <fflush+0x48>
 200600c:	78 83 ff c8 	BRA        @0x02005fd8    // 2005fd8 <fflush+0x54>
 2006010:	13 43 df c1 	MOV        0x02005f18,R2  // 2005f18 <_fflush_r>
 2006014:	0a 03 00 40 	LDI        0x0200f048,R1  // 200f048 <_global_impure_ptr>
 2006018:	0a 40 f0 48 
 200601c:	0c 84 40 00 	LW         (R1),R1
 2006020:	7c 87 c0 00 	LJMP       @0x02006b50    // 2006b50 <_fwalk_reent>
 2006024:	02 00 6b 50 

02006028 <__fp_lock>:
 2006028:	8e 00 ff 80 	CLR        R1            | RTN

0200602c <_cleanup_r>:
 200602c:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2006030:	12 01 00 40 	LDI        0x0200ad58,R2  // 200ad58 <_fclose_r>
 2006034:	12 40 ad 58 
 2006038:	84 00 ea 04 	LW         (SP),R0       | ADD        $4,SP
 200603c:	7c 87 c0 00 	LJMP       @0x02006b50    // 2006b50 <_fwalk_reent>
 2006040:	02 00 6b 50 

02006044 <__fp_unlock>:
 2006044:	8e 00 ff 80 	CLR        R1            | RTN

02006048 <__sfmoreglue>:
 2006048:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 200604c:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2006050:	bd 0c bf 90 	SW         R7,$12(SP)    | MOV        R2,R7
 2006054:	33 40 9f ff 	MOV        $-1+R2,R6
 2006058:	33 00 00 6c 	MPY        $108,R6
 200605c:	13 41 80 78 	MOV        $120+R6,R2
 2006060:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 2006064:	02 00 0c e0 
 2006068:	af 88 8b 00 	MOV        R1,R5         | CMP        $0,R1
 200606c:	78 88 00 20 	BZ         @0x02006090    // 2006090 <__sfmoreglue+0x48>
 2006070:	86 00 85 88 	CLR        R0            | SW         R0,(R1)
 2006074:	3c c4 40 04 	SW         R7,$4(R1)
 2006078:	0b 40 40 0c 	MOV        $12+R1,R1
 200607c:	0c c5 40 08 	SW         R1,$8(R5)
 2006080:	1b 41 80 6c 	MOV        $108+R6,R3
 2006084:	16 00 00 00 	CLR        R2
 2006088:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 200608c:	02 00 17 bc 
 2006090:	8f a8 84 00 	MOV        R5,R1         | LW         (SP),R0
 2006094:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2006098:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 200609c:	7b 40 00 00 	RTN

020060a0 <__sfp>:
 20060a0:	e8 24 85 00 	SUB        $36,SP        | SW         R0,(SP)
 20060a4:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 20060a8:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 20060ac:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 20060b0:	dd 1c e5 20 	SW         R11,$28(SP)   | SW         R12,$32(SP)
 20060b4:	43 40 40 00 	MOV        R1,R8
 20060b8:	0a 03 00 40 	LDI        0x0200f048,R1  // 200f048 <_global_impure_ptr>
 20060bc:	0a 40 f0 48 
 20060c0:	3c 84 40 00 	LW         (R1),R7
 20060c4:	2c 85 c0 38 	LW         56(R7),R5
 20060c8:	2c 00 00 00 	CMP        $0,R5
 20060cc:	78 88 00 bc 	BZ         @0x0200618c    // 200618c <__sfp+0xec>
 20060d0:	38 80 02 e0 	ADD        $736,R7
 20060d4:	4e 00 01 bc 	LDI        $444,R9
 20060d8:	5e 00 01 b0 	LDI        $432,R11
 20060dc:	56 00 00 00 	CLR        R10
 20060e0:	34 85 c0 08 	LW         8(R7),R6
 20060e4:	14 85 c0 04 	LW         4(R7),R2
 20060e8:	10 83 ff ff 	ADD        $-1,R2
 20060ec:	78 90 00 20 	BLT        @0x02006110    // 2006110 <__sfp+0x70>
 20060f0:	2d 05 80 0c 	LH         12(R6),R5
 20060f4:	29 80 00 10 	LSL        $16,R5
 20060f8:	29 c0 00 10 	ASR        $16,R5
 20060fc:	2c 00 00 00 	CMP        $0,R5
 2006100:	78 88 00 2c 	BZ         @0x02006130    // 2006130 <__sfp+0x90>
 2006104:	30 80 00 6c 	ADD        $108,R6
 2006108:	92 7f 93 7f 	ADD        $-1,R2        | CMP        $-1,R2
 200610c:	78 ab ff e0 	BNZ        @0x020060f0    // 20060f0 <__sfp+0x50>
 2006110:	ac b8 ab 00 	LW         (R7),R5       | CMP        $0,R5
 2006114:	78 88 01 b0 	BZ         @0x020062c8    // 20062c8 <__sfp+0x228>
 2006118:	3b 41 40 00 	MOV        R5,R7
 200611c:	34 85 c0 08 	LW         8(R7),R6
 2006120:	14 85 c0 04 	LW         4(R7),R2
 2006124:	10 83 ff ff 	ADD        $-1,R2
 2006128:	78 b3 ff c4 	BGE        @0x020060f0    // 20060f0 <__sfp+0x50>
 200612c:	78 83 ff e0 	BRA        @0x02006110    // 2006110 <__sfp+0x70>
 2006130:	2c c5 80 68 	SW         R5,$104(R6)
 2006134:	2c c5 80 00 	SW         R5,(R6)
 2006138:	2c c5 80 04 	SW         R5,$4(R6)
 200613c:	2c c5 80 08 	SW         R5,$8(R6)
 2006140:	06 01 ff ff 	LDI        $131071,R0
 2006144:	04 c5 80 0c 	SW         R0,$12(R6)
 2006148:	2c c5 80 10 	SW         R5,$16(R6)
 200614c:	2c c5 80 14 	SW         R5,$20(R6)
 2006150:	2c c5 80 18 	SW         R5,$24(R6)
 2006154:	9e 08 97 a8 	LDI        $8,R3         | MOV        R5,R2
 2006158:	0b 41 80 60 	MOV        $96+R6,R1
 200615c:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 2006160:	02 00 17 bc 
 2006164:	2c c5 80 30 	SW         R5,$48(R6)
 2006168:	2c c5 80 34 	SW         R5,$52(R6)
 200616c:	2c c5 80 44 	SW         R5,$68(R6)
 2006170:	2c c5 80 48 	SW         R5,$72(R6)
 2006174:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 2006178:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200617c:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2006180:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 2006184:	dc 1c e4 20 	LW         28(SP),R11    | LW         32(SP),R12
 2006188:	ea 24 ff 80 	ADD        $36,SP        | RTN
 200618c:	03 43 df a7 	MOV        0x0200602c,R0  // 200602c <_cleanup_r>
 2006190:	04 c5 c0 3c 	SW         R0,$60(R7)
 2006194:	2c c5 c2 e0 	SW         R5,$736(R7)
 2006198:	06 00 00 03 	LDI        $3,R0
 200619c:	04 c5 c2 e4 	SW         R0,$740(R7)
 20061a0:	0b 41 c2 ec 	MOV        $748+R7,R1
 20061a4:	0c c5 c2 e8 	SW         R1,$744(R7)
 20061a8:	34 85 c0 04 	LW         4(R7),R6
 20061ac:	2c c5 80 68 	SW         R5,$104(R6)
 20061b0:	2c c5 80 00 	SW         R5,(R6)
 20061b4:	2c c5 80 04 	SW         R5,$4(R6)
 20061b8:	2c c5 80 08 	SW         R5,$8(R6)
 20061bc:	06 04 00 00 	LDI        $262144,R0
 20061c0:	04 c5 80 0c 	SW         R0,$12(R6)
 20061c4:	2c c5 80 10 	SW         R5,$16(R6)
 20061c8:	2c c5 80 14 	SW         R5,$20(R6)
 20061cc:	2c c5 80 18 	SW         R5,$24(R6)
 20061d0:	9e 08 97 a8 	LDI        $8,R3         | MOV        R5,R2
 20061d4:	0b 41 80 60 	MOV        $96+R6,R1
 20061d8:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 20061dc:	02 00 17 bc 
 20061e0:	34 c5 80 1c 	SW         R6,$28(R6)
 20061e4:	4a 01 00 40 	LDI        0x02008d14,R9  // 2008d14 <__sread>
 20061e8:	4a 40 8d 14 
 20061ec:	4c c5 80 20 	SW         R9,$32(R6)
 20061f0:	52 01 00 40 	LDI        0x02008d8c,R10 // 2008d8c <__swrite>
 20061f4:	52 40 8d 8c 
 20061f8:	54 c5 80 24 	SW         R10,$36(R6)
 20061fc:	5a 01 00 40 	LDI        0x02008e34,R11 // 2008e34 <__sseek>
 2006200:	5a 40 8e 34 
 2006204:	5c c5 80 28 	SW         R11,$40(R6)
 2006208:	62 01 00 40 	LDI        0x02008ea0,R12 // 2008ea0 <__sclose>
 200620c:	62 40 8e a0 
 2006210:	64 c5 80 2c 	SW         R12,$44(R6)
 2006214:	34 85 c0 08 	LW         8(R7),R6
 2006218:	2c c5 80 68 	SW         R5,$104(R6)
 200621c:	2c c5 80 00 	SW         R5,(R6)
 2006220:	2c c5 80 04 	SW         R5,$4(R6)
 2006224:	2c c5 80 08 	SW         R5,$8(R6)
 2006228:	06 09 00 01 	LDI        $589825,R0
 200622c:	04 c5 80 0c 	SW         R0,$12(R6)
 2006230:	2c c5 80 10 	SW         R5,$16(R6)
 2006234:	2c c5 80 14 	SW         R5,$20(R6)
 2006238:	2c c5 80 18 	SW         R5,$24(R6)
 200623c:	9e 08 97 a8 	LDI        $8,R3         | MOV        R5,R2
 2006240:	0b 41 80 60 	MOV        $96+R6,R1
 2006244:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 2006248:	02 00 17 bc 
 200624c:	34 c5 80 1c 	SW         R6,$28(R6)
 2006250:	4c c5 80 20 	SW         R9,$32(R6)
 2006254:	54 c5 80 24 	SW         R10,$36(R6)
 2006258:	5c c5 80 28 	SW         R11,$40(R6)
 200625c:	64 c5 80 2c 	SW         R12,$44(R6)
 2006260:	34 85 c0 0c 	LW         12(R7),R6
 2006264:	2c c5 80 68 	SW         R5,$104(R6)
 2006268:	2c c5 80 00 	SW         R5,(R6)
 200626c:	2c c5 80 04 	SW         R5,$4(R6)
 2006270:	2c c5 80 08 	SW         R5,$8(R6)
 2006274:	06 12 00 02 	LDI        $1179650,R0
 2006278:	04 c5 80 0c 	SW         R0,$12(R6)
 200627c:	2c c5 80 10 	SW         R5,$16(R6)
 2006280:	2c c5 80 14 	SW         R5,$20(R6)
 2006284:	2c c5 80 18 	SW         R5,$24(R6)
 2006288:	9e 08 97 a8 	LDI        $8,R3         | MOV        R5,R2
 200628c:	0b 41 80 60 	MOV        $96+R6,R1
 2006290:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 2006294:	02 00 17 bc 
 2006298:	34 c5 80 1c 	SW         R6,$28(R6)
 200629c:	4c c5 80 20 	SW         R9,$32(R6)
 20062a0:	54 c5 80 24 	SW         R10,$36(R6)
 20062a4:	5c c5 80 28 	SW         R11,$40(R6)
 20062a8:	64 c5 80 2c 	SW         R12,$44(R6)
 20062ac:	06 00 00 01 	LDI        $1,R0
 20062b0:	04 c5 c0 38 	SW         R0,$56(R7)
 20062b4:	38 80 02 e0 	ADD        $736,R7
 20062b8:	4e 00 01 bc 	LDI        $444,R9
 20062bc:	5e 00 01 b0 	LDI        $432,R11
 20062c0:	56 00 00 00 	CLR        R10
 20062c4:	78 83 fe 18 	BRA        @0x020060e0    // 20060e0 <__sfp+0x40>
 20062c8:	97 c8 8f c0 	MOV        R9,R2         | MOV        R8,R1
 20062cc:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 20062d0:	02 00 0c e0 
 20062d4:	b7 88 8b 00 	MOV        R1,R6         | CMP        $0,R1
 20062d8:	78 88 00 28 	BZ         @0x02006304    // 2006304 <__sfp+0x264>
 20062dc:	ad 88 86 04 	SW         R5,(R1)       | LDI        $4,R0
 20062e0:	04 c4 40 04 	SW         R0,$4(R1)
 20062e4:	0b 40 40 0c 	MOV        $12+R1,R1
 20062e8:	0c c5 80 08 	SW         R1,$8(R6)
 20062ec:	9f d8 97 d0 	MOV        R11,R3        | MOV        R10,R2
 20062f0:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 20062f4:	02 00 17 bc 
 20062f8:	af b0 b5 b8 	MOV        R6,R5         | SW         R6,(R7)
 20062fc:	3b 41 40 00 	MOV        R5,R7
 2006300:	78 83 fe 18 	BRA        @0x0200611c    // 200611c <__sfp+0x7c>
 2006304:	8d b8 8e 0c 	SW         R1,(R7)       | LDI        $12,R1
 2006308:	8d c0 8f b0 	SW         R1,(R8)       | MOV        R6,R1
 200630c:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2006310:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2006314:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 2006318:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 200631c:	e4 20 ea 24 	LW         32(SP),R12    | ADD        $36,SP
 2006320:	7b 40 00 00 	RTN

02006324 <_cleanup>:
 2006324:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2006328:	12 01 00 40 	LDI        0x0200ad58,R2  // 200ad58 <_fclose_r>
 200632c:	12 40 ad 58 
 2006330:	0a 03 00 40 	LDI        0x0200f048,R1  // 200f048 <_global_impure_ptr>
 2006334:	0a 40 f0 48 
 2006338:	8c 88 84 00 	LW         (R1),R1       | LW         (SP),R0
 200633c:	68 80 00 04 	ADD        $4,SP
 2006340:	7c 87 c0 00 	LJMP       @0x02006b50    // 2006b50 <_fwalk_reent>
 2006344:	02 00 6b 50 

02006348 <__sinit>:
 2006348:	e8 20 85 00 	SUB        $32,SP        | SW         R0,(SP)
 200634c:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2006350:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2006354:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 2006358:	5c c7 40 1c 	SW         R11,$28(SP)
 200635c:	2c 84 40 38 	LW         56(R1),R5
 2006360:	2c 00 00 00 	CMP        $0,R5
 2006364:	78 88 00 14 	BZ         @0x0200637c    // 200637c <__sinit+0x34>
 2006368:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200636c:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2006370:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 2006374:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 2006378:	ea 20 ff 80 	ADD        $32,SP        | RTN
 200637c:	33 40 40 00 	MOV        R1,R6
 2006380:	03 43 df 2a 	MOV        0x0200602c,R0  // 200602c <_cleanup_r>
 2006384:	04 c4 40 3c 	SW         R0,$60(R1)
 2006388:	2c c4 42 e0 	SW         R5,$736(R1)
 200638c:	06 00 00 03 	LDI        $3,R0
 2006390:	04 c4 42 e4 	SW         R0,$740(R1)
 2006394:	0b 40 42 ec 	MOV        $748+R1,R1
 2006398:	0c c5 82 e8 	SW         R1,$744(R6)
 200639c:	3c 85 80 04 	LW         4(R6),R7
 20063a0:	2c c5 c0 68 	SW         R5,$104(R7)
 20063a4:	2c c5 c0 00 	SW         R5,(R7)
 20063a8:	2c c5 c0 04 	SW         R5,$4(R7)
 20063ac:	2c c5 c0 08 	SW         R5,$8(R7)
 20063b0:	06 04 00 00 	LDI        $262144,R0
 20063b4:	04 c5 c0 0c 	SW         R0,$12(R7)
 20063b8:	2c c5 c0 10 	SW         R5,$16(R7)
 20063bc:	2c c5 c0 14 	SW         R5,$20(R7)
 20063c0:	2c c5 c0 18 	SW         R5,$24(R7)
 20063c4:	9e 08 97 a8 	LDI        $8,R3         | MOV        R5,R2
 20063c8:	0b 41 c0 60 	MOV        $96+R7,R1
 20063cc:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 20063d0:	02 00 17 bc 
 20063d4:	3c c5 c0 1c 	SW         R7,$28(R7)
 20063d8:	42 01 00 40 	LDI        0x02008d14,R8  // 2008d14 <__sread>
 20063dc:	42 40 8d 14 
 20063e0:	44 c5 c0 20 	SW         R8,$32(R7)
 20063e4:	4a 01 00 40 	LDI        0x02008d8c,R9  // 2008d8c <__swrite>
 20063e8:	4a 40 8d 8c 
 20063ec:	4c c5 c0 24 	SW         R9,$36(R7)
 20063f0:	52 01 00 40 	LDI        0x02008e34,R10 // 2008e34 <__sseek>
 20063f4:	52 40 8e 34 
 20063f8:	54 c5 c0 28 	SW         R10,$40(R7)
 20063fc:	5a 01 00 40 	LDI        0x02008ea0,R11 // 2008ea0 <__sclose>
 2006400:	5a 40 8e a0 
 2006404:	5c c5 c0 2c 	SW         R11,$44(R7)
 2006408:	3c 85 80 08 	LW         8(R6),R7
 200640c:	2c c5 c0 68 	SW         R5,$104(R7)
 2006410:	2c c5 c0 00 	SW         R5,(R7)
 2006414:	2c c5 c0 04 	SW         R5,$4(R7)
 2006418:	2c c5 c0 08 	SW         R5,$8(R7)
 200641c:	06 09 00 01 	LDI        $589825,R0
 2006420:	04 c5 c0 0c 	SW         R0,$12(R7)
 2006424:	2c c5 c0 10 	SW         R5,$16(R7)
 2006428:	2c c5 c0 14 	SW         R5,$20(R7)
 200642c:	2c c5 c0 18 	SW         R5,$24(R7)
 2006430:	9e 08 97 a8 	LDI        $8,R3         | MOV        R5,R2
 2006434:	0b 41 c0 60 	MOV        $96+R7,R1
 2006438:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 200643c:	02 00 17 bc 
 2006440:	3c c5 c0 1c 	SW         R7,$28(R7)
 2006444:	44 c5 c0 20 	SW         R8,$32(R7)
 2006448:	4c c5 c0 24 	SW         R9,$36(R7)
 200644c:	54 c5 c0 28 	SW         R10,$40(R7)
 2006450:	5c c5 c0 2c 	SW         R11,$44(R7)
 2006454:	3c 85 80 0c 	LW         12(R6),R7
 2006458:	2c c5 c0 68 	SW         R5,$104(R7)
 200645c:	2c c5 c0 00 	SW         R5,(R7)
 2006460:	2c c5 c0 04 	SW         R5,$4(R7)
 2006464:	2c c5 c0 08 	SW         R5,$8(R7)
 2006468:	06 12 00 02 	LDI        $1179650,R0
 200646c:	04 c5 c0 0c 	SW         R0,$12(R7)
 2006470:	2c c5 c0 10 	SW         R5,$16(R7)
 2006474:	2c c5 c0 14 	SW         R5,$20(R7)
 2006478:	2c c5 c0 18 	SW         R5,$24(R7)
 200647c:	9e 08 97 a8 	LDI        $8,R3         | MOV        R5,R2
 2006480:	0b 41 c0 60 	MOV        $96+R7,R1
 2006484:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 2006488:	02 00 17 bc 
 200648c:	3c c5 c0 1c 	SW         R7,$28(R7)
 2006490:	44 c5 c0 20 	SW         R8,$32(R7)
 2006494:	4c c5 c0 24 	SW         R9,$36(R7)
 2006498:	54 c5 c0 28 	SW         R10,$40(R7)
 200649c:	5c c5 c0 2c 	SW         R11,$44(R7)
 20064a0:	0e 00 00 01 	LDI        $1,R1
 20064a4:	0c c5 80 38 	SW         R1,$56(R6)
 20064a8:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 20064ac:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 20064b0:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 20064b4:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 20064b8:	ea 20 ff 80 	ADD        $32,SP        | RTN

020064bc <__sfp_lock_acquire>:
 20064bc:	7b 40 00 00 	RTN

020064c0 <__sfp_lock_release>:
 20064c0:	7b 40 00 00 	RTN

020064c4 <__sinit_lock_acquire>:
 20064c4:	7b 40 00 00 	RTN

020064c8 <__sinit_lock_release>:
 20064c8:	7b 40 00 00 	RTN

020064cc <__fp_lock_all>:
 20064cc:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 20064d0:	13 43 de d5 	MOV        0x02006028,R2  // 2006028 <__fp_lock>
 20064d4:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 20064d8:	0a 40 f8 40 
 20064dc:	8c 88 84 00 	LW         (R1),R1       | LW         (SP),R0
 20064e0:	68 80 00 04 	ADD        $4,SP
 20064e4:	7c 87 c0 00 	LJMP       @0x02006ad4    // 2006ad4 <_fwalk>
 20064e8:	02 00 6a d4 

020064ec <__fp_unlock_all>:
 20064ec:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 20064f0:	13 43 de d4 	MOV        0x02006044,R2  // 2006044 <__fp_unlock>
 20064f4:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 20064f8:	0a 40 f8 40 
 20064fc:	8c 88 84 00 	LW         (R1),R1       | LW         (SP),R0
 2006500:	68 80 00 04 	ADD        $4,SP
 2006504:	7c 87 c0 00 	LJMP       @0x02006ad4    // 2006ad4 <_fwalk>
 2006508:	02 00 6a d4 

0200650c <_malloc_trim_r>:
 200650c:	e8 24 85 00 	SUB        $36,SP        | SW         R0,(SP)
 2006510:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2006514:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2006518:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 200651c:	dd 1c e5 20 	SW         R11,$28(SP)   | SW         R12,$32(SP)
 2006520:	af 88 e7 90 	MOV        R1,R5         | MOV        R2,R12
 2006524:	87 fa fc f8 	JSR        0x020019e0     // 20019e0 <__malloc_lock>
 2006528:	02 00 19 e0 
 200652c:	52 03 00 40 	LDI        0x0200f438,R10 // 200f438 <__malloc_av_>
 2006530:	52 40 f4 38 
 2006534:	04 86 80 08 	LW         8(R10),R0
 2006538:	5c 84 00 04 	LW         4(R0),R11
 200653c:	d9 7c cf d8 	AND        $-4,R11       | MOV        R11,R9
 2006540:	c6 00 bf e0 	CLR        R8            | MOV        R12,R7
 2006544:	b6 00 86 00 	CLR        R6            | CLR        R0
 2006548:	8f c8 88 b8 	MOV        R9,R1         | SUB        R7,R1
 200654c:	00 18 00 01 	SUB.C      $1,R0
 2006550:	80 b0 96 00 	SUB        R6,R0         | CLR        R2
 2006554:	1e 00 0f ef 	LDI        $4079,R3
 2006558:	08 84 c0 00 	ADD        R3,R1
 200655c:	00 98 00 01 	ADD.C      $1,R0
 2006560:	82 90 b7 80 	ADD        R2,R0         | MOV        R0,R6
 2006564:	3b 40 40 00 	MOV        R1,R7
 2006568:	01 80 00 14 	LSL        $20,R0
 200656c:	0b 41 c0 00 	MOV        R7,R1
 2006570:	09 40 00 0c 	LSR        $12,R1
 2006574:	00 c4 40 00 	OR         R1,R0
 2006578:	9f 80 87 b0 	MOV        R0,R3         | MOV        R6,R0
 200657c:	01 40 00 0c 	LSR        $12,R0
 2006580:	97 80 b6 ff 	MOV        R0,R2         | LDI        $-1,R6
 2006584:	be ff 9a b8 	LDI        $-1,R7        | ADD        R7,R3
 2006588:	10 98 00 01 	ADD.C      $1,R2
 200658c:	92 b0 87 98 	ADD        R6,R2         | MOV        R3,R0
 2006590:	01 40 00 14 	LSR        $20,R0
 2006594:	0b 40 80 00 	MOV        R2,R1
 2006598:	09 80 00 0c 	LSL        $12,R1
 200659c:	00 c4 40 00 	OR         R1,R0
 20065a0:	b7 80 87 98 	MOV        R0,R6         | MOV        R3,R0
 20065a4:	01 80 00 0c 	LSL        $12,R0
 20065a8:	bf 80 b3 00 	MOV        R0,R7         | CMP        $0,R6
 20065ac:	78 90 00 24 	BLT        @0x020065d4    // 20065d4 <_malloc_trim_r+0xc8>
 20065b0:	78 a8 00 08 	BNZ        @0x020065bc    // 20065bc <_malloc_trim_r+0xb0>
 20065b4:	3c 00 0f fe 	CMP        $4094,R7
 20065b8:	78 98 00 18 	BC         @0x020065d4    // 20065d4 <_malloc_trim_r+0xc8>
 20065bc:	97 c0 8f a8 	MOV        R8,R2         | MOV        R5,R1
 20065c0:	87 fa fc f8 	JSR        0x0200ceb0     // 200ceb0 <_sbrk_r>
 20065c4:	02 00 ce b0 
 20065c8:	04 86 80 08 	LW         8(R10),R0
 20065cc:	82 d8 8b 80 	ADD        R11,R0        | CMP        R0,R1
 20065d0:	78 88 00 28 	BZ         @0x020065fc    // 20065fc <_malloc_trim_r+0xf0>
 20065d4:	0b 41 40 00 	MOV        R5,R1
 20065d8:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 20065dc:	02 00 19 e4 
 20065e0:	0e 00 00 00 	CLR        R1
 20065e4:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 20065e8:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 20065ec:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 20065f0:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 20065f4:	e4 20 ea 24 	LW         32(SP),R12    | ADD        $36,SP
 20065f8:	7b 40 00 00 	RTN
 20065fc:	13 41 df ff 	MOV        $-1+R7,R2
 2006600:	11 03 ff ff 	XOR        $-1,R2
 2006604:	0b 41 40 00 	MOV        R5,R1
 2006608:	87 fa fc f8 	JSR        0x0200ceb0     // 200ceb0 <_sbrk_r>
 200660c:	02 00 ce b0 
 2006610:	0c 03 ff ff 	CMP        $-1,R1
 2006614:	78 88 00 40 	BZ         @0x02006658    // 2006658 <_malloc_trim_r+0x14c>
 2006618:	04 86 80 08 	LW         8(R10),R0
 200661c:	58 05 c0 00 	SUB        R7,R11
 2006620:	58 c0 00 01 	OR         $1,R11
 2006624:	5c c4 00 04 	SW         R11,$4(R0)
 2006628:	0a 03 20 40 	LDI        0x0204fe20,R1  // 204fe20 <__malloc_current_mallinfo>
 200662c:	0a 40 fe 20 
 2006630:	84 88 80 b8 	LW         (R1),R0       | SUB        R7,R0
 2006634:	85 88 8f a8 	SW         R0,(R1)       | MOV        R5,R1
 2006638:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 200663c:	02 00 19 e4 
 2006640:	8e 01 84 00 	LDI        $1,R1         | LW         (SP),R0
 2006644:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2006648:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 200664c:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 2006650:	dc 1c e4 20 	LW         28(SP),R11    | LW         32(SP),R12
 2006654:	ea 24 ff 80 	ADD        $36,SP        | RTN
 2006658:	97 c0 8f a8 	MOV        R8,R2         | MOV        R5,R1
 200665c:	87 fa fc f8 	JSR        0x0200ceb0     // 200ceb0 <_sbrk_r>
 2006660:	02 00 ce b0 
 2006664:	14 86 80 08 	LW         8(R10),R2
 2006668:	87 88 80 90 	MOV        R1,R0         | SUB        R2,R0
 200666c:	04 00 00 10 	CMP        $16,R0
 2006670:	78 93 ff 60 	BLT        @0x020065d4    // 20065d4 <_malloc_trim_r+0xc8>
 2006674:	1a 03 00 40 	LDI        0x0200f42c,R3  // 200f42c <__malloc_sbrk_base>
 2006678:	1a 40 f4 2c 
 200667c:	9c 98 88 98 	LW         (R3),R3       | SUB        R3,R1
 2006680:	1a 03 20 40 	LDI        0x0204fe20,R3  // 204fe20 <__malloc_current_mallinfo>
 2006684:	1a 40 fe 20 
 2006688:	0c c4 c0 00 	SW         R1,(R3)
 200668c:	00 c0 00 01 	OR         $1,R0
 2006690:	04 c4 80 04 	SW         R0,$4(R2)
 2006694:	0b 41 40 00 	MOV        R5,R1
 2006698:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 200669c:	02 00 19 e4 
 20066a0:	0e 00 00 00 	CLR        R1
 20066a4:	78 83 ff 3c 	BRA        @0x020065e4    // 20065e4 <_malloc_trim_r+0xd8>

020066a8 <_free_r>:
 20066a8:	14 00 00 00 	CMP        $0,R2
 20066ac:	78 88 01 d0 	BZ         @0x02006880    // 2006880 <_free_r+0x1d8>
 20066b0:	e8 1c 85 00 	SUB        $28,SP        | SW         R0,(SP)
 20066b4:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 20066b8:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 20066bc:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 20066c0:	b7 88 af 90 	MOV        R1,R6         | MOV        R2,R5
 20066c4:	87 fa fc f8 	JSR        0x020019e0     // 20019e0 <__malloc_lock>
 20066c8:	02 00 19 e0 
 20066cc:	23 41 5f f8 	MOV        $-8+R5,R4
 20066d0:	8c ac 9f 88 	LW         -4(R5),R1     | MOV        R1,R3
 20066d4:	99 7e c7 a0 	AND        $-2,R3        | MOV        R4,R8
 20066d8:	40 84 c0 00 	ADD        R3,R8
 20066dc:	14 86 00 04 	LW         4(R8),R2
 20066e0:	10 43 ff fc 	AND        $-4,R2
 20066e4:	3a 03 00 40 	LDI        0x0200f438,R7  // 200f438 <__malloc_av_>
 20066e8:	3a 40 f4 38 
 20066ec:	4c 85 c0 08 	LW         8(R7),R9
 20066f0:	4c 06 00 00 	CMP        R8,R9
 20066f4:	78 88 01 e4 	BZ         @0x020068dc    // 20068dc <_free_r+0x234>
 20066f8:	14 c6 00 04 	SW         R2,$4(R8)
 20066fc:	cf c0 ca 90 	MOV        R8,R9         | ADD        R2,R9
 2006700:	08 40 00 01 	AND        $1,R1
 2006704:	78 a8 00 b8 	BNZ        @0x020067c0    // 20067c0 <_free_r+0x118>
 2006708:	0c 85 7f f8 	LW         -8(R5),R1
 200670c:	a0 88 9a 88 	SUB        R1,R4         | ADD        R1,R3
 2006710:	2c 85 00 08 	LW         8(R4),R5
 2006714:	0c 86 40 04 	LW         4(R9),R1
 2006718:	08 40 00 01 	AND        $1,R1
 200671c:	4b 41 c0 08 	MOV        $8+R7,R9
 2006720:	2c 06 40 00 	CMP        R9,R5
 2006724:	78 88 01 6c 	BZ         @0x02006894    // 2006894 <_free_r+0x1ec>
 2006728:	54 85 00 0c 	LW         12(R4),R10
 200672c:	54 c5 40 0c 	SW         R10,$12(R5)
 2006730:	2c c6 80 08 	SW         R5,$8(R10)
 2006734:	0c 00 00 00 	CMP        $0,R1
 2006738:	78 88 02 60 	BZ         @0x0200699c    // 200699c <_free_r+0x2f4>
 200673c:	0b 40 c0 00 	MOV        R3,R1
 2006740:	08 c0 00 01 	OR         $1,R1
 2006744:	0c c5 00 04 	SW         R1,$4(R4)
 2006748:	1c c6 00 00 	SW         R3,(R8)
 200674c:	0b 40 c0 00 	MOV        R3,R1
 2006750:	1c 00 02 00 	CMP        $512,R3
 2006754:	78 b8 00 b0 	BNC        @0x02006808    // 2006808 <_free_r+0x160>
 2006758:	09 40 00 03 	LSR        $3,R1
 200675c:	19 40 00 05 	LSR        $5,R3
 2006760:	13 40 df e0 	MOV        $-32+R3,R2
 2006764:	14 00 00 00 	CMP        $0,R2
 2006768:	2a 30 00 00 	CLR.GE     $0,R5
 200676c:	2a 10 00 00 	LDI.LT     0x00000001,R5  // 1 <_rom+0x1>
 2006770:	2a 50 00 01 
 2006774:	29 94 c0 00 	LSL.LT     R3,R5
 2006778:	14 85 c0 04 	LW         4(R7),R2
 200677c:	10 c5 40 00 	OR         R5,R2
 2006780:	14 c5 c0 04 	SW         R2,$4(R7)
 2006784:	08 80 00 01 	ADD        $1,R1
 2006788:	09 80 00 03 	LSL        $3,R1
 200678c:	ba 88 8c b8 	ADD        R1,R7         | LW         (R7),R1
 2006790:	13 41 df f8 	MOV        $-8+R7,R2
 2006794:	14 c5 00 0c 	SW         R2,$12(R4)
 2006798:	0c c5 00 08 	SW         R1,$8(R4)
 200679c:	24 c5 c0 00 	SW         R4,(R7)
 20067a0:	24 c4 40 0c 	SW         R4,$12(R1)
 20067a4:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 20067a8:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 20067ac:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 20067b0:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 20067b4:	68 80 00 1c 	ADD        $28,SP
 20067b8:	7c 87 c0 00 	LJMP       @0x020019e4    // 20019e4 <__malloc_unlock>
 20067bc:	02 00 19 e4 
 20067c0:	0c 86 40 04 	LW         4(R9),R1
 20067c4:	08 40 00 01 	AND        $1,R1
 20067c8:	78 a8 00 b8 	BNZ        @0x02006884    // 2006884 <_free_r+0x1dc>
 20067cc:	18 84 80 00 	ADD        R2,R3
 20067d0:	4b 41 c0 08 	MOV        $8+R7,R9
 20067d4:	0c 86 00 08 	LW         8(R8),R1
 20067d8:	2b 40 c0 00 	MOV        R3,R5
 20067dc:	28 c0 00 01 	OR         $1,R5
 20067e0:	97 a0 92 98 	MOV        R4,R2         | ADD        R3,R2
 20067e4:	0c 06 40 00 	CMP        R9,R1
 20067e8:	78 88 02 14 	BZ         @0x02006a00    // 2006a00 <_free_r+0x358>
 20067ec:	44 86 00 0c 	LW         12(R8),R8
 20067f0:	44 c4 40 0c 	SW         R8,$12(R1)
 20067f4:	0c c6 00 08 	SW         R1,$8(R8)
 20067f8:	2c c5 00 04 	SW         R5,$4(R4)
 20067fc:	9d 90 8f 98 	SW         R3,(R2)       | MOV        R3,R1
 2006800:	1c 00 02 00 	CMP        $512,R3
 2006804:	78 9b ff 50 	BC         @0x02006758    // 2006758 <_free_r+0xb0>
 2006808:	09 40 00 09 	LSR        $9,R1
 200680c:	0c 00 00 05 	CMP        $5,R1
 2006810:	78 b8 01 50 	BNC        @0x02006964    // 2006964 <_free_r+0x2bc>
 2006814:	0b 40 c0 00 	MOV        R3,R1
 2006818:	09 40 00 06 	LSR        $6,R1
 200681c:	43 40 40 38 	MOV        $56+R1,R8
 2006820:	08 80 00 39 	ADD        $57,R1
 2006824:	09 80 00 03 	LSL        $3,R1
 2006828:	97 b8 92 88 	MOV        R7,R2         | ADD        R1,R2
 200682c:	2b 40 9f f8 	MOV        $-8+R2,R5
 2006830:	94 90 ab 90 	LW         (R2),R2       | CMP        R2,R5
 2006834:	78 88 01 6c 	BZ         @0x020069a4    // 20069a4 <_free_r+0x2fc>
 2006838:	0c 84 80 04 	LW         4(R2),R1
 200683c:	89 7c 9b 88 	AND        $-4,R1        | CMP        R1,R3
 2006840:	78 b8 00 0c 	BNC        @0x02006850    // 2006850 <_free_r+0x1a8>
 2006844:	14 84 80 08 	LW         8(R2),R2
 2006848:	2c 04 80 00 	CMP        R2,R5
 200684c:	78 ab ff e8 	BNZ        @0x02006838    // 2006838 <_free_r+0x190>
 2006850:	2c 84 80 0c 	LW         12(R2),R5
 2006854:	2c c5 00 0c 	SW         R5,$12(R4)
 2006858:	14 c5 00 08 	SW         R2,$8(R4)
 200685c:	24 c5 40 08 	SW         R4,$8(R5)
 2006860:	24 c4 80 0c 	SW         R4,$12(R2)
 2006864:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 2006868:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200686c:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2006870:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 2006874:	68 80 00 1c 	ADD        $28,SP
 2006878:	7c 87 c0 00 	LJMP       @0x020019e4    // 20019e4 <__malloc_unlock>
 200687c:	02 00 19 e4 
 2006880:	7b 40 00 00 	RTN
 2006884:	0b 40 c0 00 	MOV        R3,R1
 2006888:	08 c0 00 01 	OR         $1,R1
 200688c:	8d ac 9d c0 	SW         R1,$-4(R5)    | SW         R3,(R8)
 2006890:	78 83 fe b8 	BRA        @0x0200674c    // 200674c <_free_r+0xa4>
 2006894:	0c 00 00 00 	CMP        $0,R1
 2006898:	78 a8 02 10 	BNZ        @0x02006aac    // 2006aac <_free_r+0x404>
 200689c:	10 84 c0 00 	ADD        R3,R2
 20068a0:	0c 86 00 0c 	LW         12(R8),R1
 20068a4:	1c 86 00 08 	LW         8(R8),R3
 20068a8:	0c c4 c0 0c 	SW         R1,$12(R3)
 20068ac:	1c c4 40 08 	SW         R3,$8(R1)
 20068b0:	0b 40 80 00 	MOV        R2,R1
 20068b4:	08 c0 00 01 	OR         $1,R1
 20068b8:	0c c5 00 04 	SW         R1,$4(R4)
 20068bc:	a2 90 95 a0 	ADD        R2,R4         | SW         R2,(R4)
 20068c0:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 20068c4:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 20068c8:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 20068cc:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 20068d0:	68 80 00 1c 	ADD        $28,SP
 20068d4:	7c 87 c0 00 	LJMP       @0x020019e4    // 20019e4 <__malloc_unlock>
 20068d8:	02 00 19 e4 
 20068dc:	9a 90 c7 98 	ADD        R2,R3         | MOV        R3,R8
 20068e0:	08 40 00 01 	AND        $1,R1
 20068e4:	78 a8 00 18 	BNZ        @0x02006900    // 2006900 <_free_r+0x258>
 20068e8:	0c 85 7f f8 	LW         -8(R5),R1
 20068ec:	a0 88 c2 88 	SUB        R1,R4         | ADD        R1,R8
 20068f0:	0c 85 00 0c 	LW         12(R4),R1
 20068f4:	14 85 00 08 	LW         8(R4),R2
 20068f8:	0c c4 80 0c 	SW         R1,$12(R2)
 20068fc:	14 c4 40 08 	SW         R2,$8(R1)
 2006900:	0b 42 00 00 	MOV        R8,R1
 2006904:	08 c0 00 01 	OR         $1,R1
 2006908:	0c c5 00 04 	SW         R1,$4(R4)
 200690c:	24 c5 c0 08 	SW         R4,$8(R7)
 2006910:	9f c0 96 00 	MOV        R8,R3         | CLR        R2
 2006914:	0a 03 00 40 	LDI        0x0200f430,R1  // 200f430 <__malloc_trim_threshold>
 2006918:	0a 40 f4 30 
 200691c:	24 84 40 00 	LW         (R1),R4
 2006920:	2c 84 40 04 	LW         4(R1),R5
 2006924:	14 05 00 00 	CMP        R4,R2
 2006928:	1c 0d 40 00 	CMP.Z      R5,R3
 200692c:	78 9b fe 74 	BC         @0x020067a4    // 20067a4 <_free_r+0xfc>
 2006930:	0a 03 20 40 	LDI        0x0204fe58,R1  // 204fe58 <__malloc_top_pad>
 2006934:	0a 40 fe 58 
 2006938:	14 84 40 04 	LW         4(R1),R2
 200693c:	0b 41 80 00 	MOV        R6,R1
 2006940:	87 fa fc f8 	JSR        0x0200650c     // 200650c <_malloc_trim_r>
 2006944:	02 00 65 0c 
 2006948:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 200694c:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2006950:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2006954:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 2006958:	68 80 00 1c 	ADD        $28,SP
 200695c:	7c 87 c0 00 	LJMP       @0x020019e4    // 20019e4 <__malloc_unlock>
 2006960:	02 00 19 e4 
 2006964:	0c 00 00 15 	CMP        $21,R1
 2006968:	78 98 00 74 	BC         @0x020069e0    // 20069e0 <_free_r+0x338>
 200696c:	0c 00 00 55 	CMP        $85,R1
 2006970:	78 b8 00 bc 	BNC        @0x02006a30    // 2006a30 <_free_r+0x388>
 2006974:	0b 40 c0 00 	MOV        R3,R1
 2006978:	09 40 00 0c 	LSR        $12,R1
 200697c:	43 40 40 6e 	MOV        $110+R1,R8
 2006980:	08 80 00 6f 	ADD        $111,R1
 2006984:	09 80 00 03 	LSL        $3,R1
 2006988:	97 b8 92 88 	MOV        R7,R2         | ADD        R1,R2
 200698c:	2b 40 9f f8 	MOV        $-8+R2,R5
 2006990:	94 90 ab 90 	LW         (R2),R2       | CMP        R2,R5
 2006994:	78 ab fe a0 	BNZ        @0x02006838    // 2006838 <_free_r+0x190>
 2006998:	78 80 00 08 	BRA        @0x020069a4    // 20069a4 <_free_r+0x2fc>
 200699c:	18 84 80 00 	ADD        R2,R3
 20069a0:	78 83 fe 30 	BRA        @0x020067d4    // 20067d4 <_free_r+0x12c>
 20069a4:	41 c0 00 02 	ASR        $2,R8
 20069a8:	0b 42 1f e0 	MOV        $-32+R8,R1
 20069ac:	0c 00 00 00 	CMP        $0,R1
 20069b0:	1a 30 00 00 	CLR.GE     $0,R3
 20069b4:	1a 10 00 00 	LDI.LT     0x00000001,R3  // 1 <_rom+0x1>
 20069b8:	1a 50 00 01 
 20069bc:	19 96 00 00 	LSL.LT     R8,R3
 20069c0:	0c 85 c0 04 	LW         4(R7),R1
 20069c4:	08 c4 c0 00 	OR         R3,R1
 20069c8:	0c c5 c0 04 	SW         R1,$4(R7)
 20069cc:	2c c5 00 0c 	SW         R5,$12(R4)
 20069d0:	14 c5 00 08 	SW         R2,$8(R4)
 20069d4:	24 c5 40 08 	SW         R4,$8(R5)
 20069d8:	24 c4 80 0c 	SW         R4,$12(R2)
 20069dc:	78 83 fe 84 	BRA        @0x02006864    // 2006864 <_free_r+0x1bc>
 20069e0:	43 40 40 5b 	MOV        $91+R1,R8
 20069e4:	08 80 00 5c 	ADD        $92,R1
 20069e8:	09 80 00 03 	LSL        $3,R1
 20069ec:	97 b8 92 88 	MOV        R7,R2         | ADD        R1,R2
 20069f0:	2b 40 9f f8 	MOV        $-8+R2,R5
 20069f4:	94 90 ab 90 	LW         (R2),R2       | CMP        R2,R5
 20069f8:	78 ab fe 3c 	BNZ        @0x02006838    // 2006838 <_free_r+0x190>
 20069fc:	78 83 ff a4 	BRA        @0x020069a4    // 20069a4 <_free_r+0x2fc>
 2006a00:	24 c5 c0 14 	SW         R4,$20(R7)
 2006a04:	24 c5 c0 10 	SW         R4,$16(R7)
 2006a08:	4c c5 00 0c 	SW         R9,$12(R4)
 2006a0c:	4c c5 00 08 	SW         R9,$8(R4)
 2006a10:	2c c5 00 04 	SW         R5,$4(R4)
 2006a14:	9d 90 8f b0 	SW         R3,(R2)       | MOV        R6,R1
 2006a18:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2006a1c:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2006a20:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 2006a24:	d4 18 ea 1c 	LW         24(SP),R10    | ADD        $28,SP
 2006a28:	7c 87 c0 00 	LJMP       @0x020019e4    // 20019e4 <__malloc_unlock>
 2006a2c:	02 00 19 e4 
 2006a30:	0c 00 01 55 	CMP        $341,R1
 2006a34:	78 b8 00 28 	BNC        @0x02006a60    // 2006a60 <_free_r+0x3b8>
 2006a38:	0b 40 c0 00 	MOV        R3,R1
 2006a3c:	09 40 00 0f 	LSR        $15,R1
 2006a40:	43 40 40 77 	MOV        $119+R1,R8
 2006a44:	08 80 00 78 	ADD        $120,R1
 2006a48:	09 80 00 03 	LSL        $3,R1
 2006a4c:	97 b8 92 88 	MOV        R7,R2         | ADD        R1,R2
 2006a50:	2b 40 9f f8 	MOV        $-8+R2,R5
 2006a54:	94 90 ab 90 	LW         (R2),R2       | CMP        R2,R5
 2006a58:	78 ab fd dc 	BNZ        @0x02006838    // 2006838 <_free_r+0x190>
 2006a5c:	78 83 ff 44 	BRA        @0x020069a4    // 20069a4 <_free_r+0x2fc>
 2006a60:	0c 00 05 55 	CMP        $1365,R1
 2006a64:	78 b8 00 28 	BNC        @0x02006a90    // 2006a90 <_free_r+0x3e8>
 2006a68:	0b 40 c0 00 	MOV        R3,R1
 2006a6c:	09 40 00 12 	LSR        $18,R1
 2006a70:	43 40 40 7c 	MOV        $124+R1,R8
 2006a74:	08 80 00 7d 	ADD        $125,R1
 2006a78:	09 80 00 03 	LSL        $3,R1
 2006a7c:	97 b8 92 88 	MOV        R7,R2         | ADD        R1,R2
 2006a80:	2b 40 9f f8 	MOV        $-8+R2,R5
 2006a84:	94 90 ab 90 	LW         (R2),R2       | CMP        R2,R5
 2006a88:	78 ab fd ac 	BNZ        @0x02006838    // 2006838 <_free_r+0x190>
 2006a8c:	78 83 ff 14 	BRA        @0x020069a4    // 20069a4 <_free_r+0x2fc>
 2006a90:	0e 00 03 f8 	LDI        $1016,R1
 2006a94:	c6 7e 97 b8 	LDI        $126,R8       | MOV        R7,R2
 2006a98:	10 84 40 00 	ADD        R1,R2
 2006a9c:	2b 40 9f f8 	MOV        $-8+R2,R5
 2006aa0:	94 90 ab 90 	LW         (R2),R2       | CMP        R2,R5
 2006aa4:	78 ab fd 90 	BNZ        @0x02006838    // 2006838 <_free_r+0x190>
 2006aa8:	78 83 fe f8 	BRA        @0x020069a4    // 20069a4 <_free_r+0x2fc>
 2006aac:	0b 40 c0 00 	MOV        R3,R1
 2006ab0:	08 c0 00 01 	OR         $1,R1
 2006ab4:	0c c5 00 04 	SW         R1,$4(R4)
 2006ab8:	9d c0 8f b0 	SW         R3,(R8)       | MOV        R6,R1
 2006abc:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2006ac0:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2006ac4:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 2006ac8:	d4 18 ea 1c 	LW         24(SP),R10    | ADD        $28,SP
 2006acc:	7c 87 c0 00 	LJMP       @0x020019e4    // 20019e4 <__malloc_unlock>
 2006ad0:	02 00 19 e4 

02006ad4 <_fwalk>:
 2006ad4:	e8 18 85 00 	SUB        $24,SP        | SW         R0,(SP)
 2006ad8:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2006adc:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2006ae0:	cd 14 c7 90 	SW         R9,$20(SP)    | MOV        R2,R8
 2006ae4:	3b 40 42 e0 	MOV        $736+R1,R7
 2006ae8:	4e 00 00 00 	CLR        R9
 2006aec:	2c 85 c0 08 	LW         8(R7),R5
 2006af0:	34 85 c0 04 	LW         4(R7),R6
 2006af4:	30 83 ff ff 	ADD        $-1,R6
 2006af8:	78 90 00 38 	BLT        @0x02006b34    // 2006b34 <_fwalk+0x60>
 2006afc:	1d 05 40 0c 	LH         12(R5),R3
 2006b00:	1c 00 00 02 	CMP        $2,R3
 2006b04:	78 98 00 20 	BC         @0x02006b28    // 2006b28 <_fwalk+0x54>
 2006b08:	1d 05 40 0e 	LH         14(R5),R3
 2006b0c:	19 80 00 10 	LSL        $16,R3
 2006b10:	19 c0 00 10 	ASR        $16,R3
 2006b14:	1c 03 ff ff 	CMP        $-1,R3
 2006b18:	78 88 00 0c 	BZ         @0x02006b28    // 2006b28 <_fwalk+0x54>
 2006b1c:	0b 41 40 00 	MOV        R5,R1
 2006b20:	87 f9 ff c0 	JSR        R8
 2006b24:	48 c4 40 00 	OR         R1,R9
 2006b28:	28 80 00 6c 	ADD        $108,R5
 2006b2c:	b2 7f b3 7f 	ADD        $-1,R6        | CMP        $-1,R6
 2006b30:	78 ab ff c8 	BNZ        @0x02006afc    // 2006afc <_fwalk+0x28>
 2006b34:	bc b8 bb 00 	LW         (R7),R7       | CMP        $0,R7
 2006b38:	78 ab ff b0 	BNZ        @0x02006aec    // 2006aec <_fwalk+0x18>
 2006b3c:	8f c8 84 00 	MOV        R9,R1         | LW         (SP),R0
 2006b40:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2006b44:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2006b48:	cc 14 ea 18 	LW         20(SP),R9     | ADD        $24,SP
 2006b4c:	7b 40 00 00 	RTN

02006b50 <_fwalk_reent>:
 2006b50:	e8 1c 85 00 	SUB        $28,SP        | SW         R0,(SP)
 2006b54:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2006b58:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2006b5c:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 2006b60:	c7 88 cf 90 	MOV        R1,R8         | MOV        R2,R9
 2006b64:	3b 40 42 e0 	MOV        $736+R1,R7
 2006b68:	56 00 00 00 	CLR        R10
 2006b6c:	2c 85 c0 08 	LW         8(R7),R5
 2006b70:	34 85 c0 04 	LW         4(R7),R6
 2006b74:	30 83 ff ff 	ADD        $-1,R6
 2006b78:	78 90 00 38 	BLT        @0x02006bb4    // 2006bb4 <_fwalk_reent+0x64>
 2006b7c:	0d 05 40 0c 	LH         12(R5),R1
 2006b80:	0c 00 00 02 	CMP        $2,R1
 2006b84:	78 98 00 20 	BC         @0x02006ba8    // 2006ba8 <_fwalk_reent+0x58>
 2006b88:	1d 05 40 0e 	LH         14(R5),R3
 2006b8c:	19 80 00 10 	LSL        $16,R3
 2006b90:	19 c0 00 10 	ASR        $16,R3
 2006b94:	1c 03 ff ff 	CMP        $-1,R3
 2006b98:	78 88 00 0c 	BZ         @0x02006ba8    // 2006ba8 <_fwalk_reent+0x58>
 2006b9c:	97 a8 8f c0 	MOV        R5,R2         | MOV        R8,R1
 2006ba0:	87 f9 ff c8 	JSR        R9
 2006ba4:	50 c4 40 00 	OR         R1,R10
 2006ba8:	28 80 00 6c 	ADD        $108,R5
 2006bac:	b2 7f b3 7f 	ADD        $-1,R6        | CMP        $-1,R6
 2006bb0:	78 ab ff c8 	BNZ        @0x02006b7c    // 2006b7c <_fwalk_reent+0x2c>
 2006bb4:	bc b8 bb 00 	LW         (R7),R7       | CMP        $0,R7
 2006bb8:	78 ab ff b0 	BNZ        @0x02006b6c    // 2006b6c <_fwalk_reent+0x1c>
 2006bbc:	8f d0 84 00 	MOV        R10,R1        | LW         (SP),R0
 2006bc0:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2006bc4:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2006bc8:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 2006bcc:	ea 1c ff 80 	ADD        $28,SP        | RTN

02006bd0 <__localeconv_l>:
 2006bd0:	08 80 00 f0 	ADD        $240,R1
 2006bd4:	7b 40 00 00 	RTN

02006bd8 <_localeconv_r>:
 2006bd8:	0a 03 00 40 	LDI        0x0200fd64,R1  // 200fd64 <__global_locale+0xf0>
 2006bdc:	0a 40 fd 64 
 2006be0:	7b 40 00 00 	RTN

02006be4 <localeconv>:
 2006be4:	0a 03 00 40 	LDI        0x0200fd64,R1  // 200fd64 <__global_locale+0xf0>
 2006be8:	0a 40 fd 64 
 2006bec:	7b 40 00 00 	RTN

02006bf0 <_setlocale_r>:
 2006bf0:	1c 00 00 00 	CMP        $0,R3
 2006bf4:	78 88 00 34 	BZ         @0x02006c2c    // 2006c2c <_setlocale_r+0x3c>
 2006bf8:	e8 08 85 00 	SUB        $8,SP         | SW         R0,(SP)
 2006bfc:	ad 04 af 98 	SW         R5,$4(SP)     | MOV        R3,R5
 2006c00:	12 03 00 40 	LDI        0x0200f04e,R2  // 200f04e <_global_impure_ptr+0x6>
 2006c04:	12 40 f0 4e 
 2006c08:	0b 40 c0 00 	MOV        R3,R1
 2006c0c:	87 fa fc f8 	JSR        0x02008ebc     // 2008ebc <strcmp>
 2006c10:	02 00 8e bc 
 2006c14:	0c 00 00 00 	CMP        $0,R1
 2006c18:	78 a8 00 1c 	BNZ        @0x02006c38    // 2006c38 <_setlocale_r+0x48>
 2006c1c:	0a 03 00 40 	LDI        0x0200f04c,R1  // 200f04c <_global_impure_ptr+0x4>
 2006c20:	0a 40 f0 4c 
 2006c24:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2006c28:	ea 08 ff 80 	ADD        $8,SP         | RTN
 2006c2c:	0a 03 00 40 	LDI        0x0200f04c,R1  // 200f04c <_global_impure_ptr+0x4>
 2006c30:	0a 40 f0 4c 
 2006c34:	7b 40 00 00 	RTN
 2006c38:	12 03 00 40 	LDI        0x0200f04c,R2  // 200f04c <_global_impure_ptr+0x4>
 2006c3c:	12 40 f0 4c 
 2006c40:	0b 41 40 00 	MOV        R5,R1
 2006c44:	87 fa fc f8 	JSR        0x02008ebc     // 2008ebc <strcmp>
 2006c48:	02 00 8e bc 
 2006c4c:	0c 00 00 00 	CMP        $0,R1
 2006c50:	78 8b ff c8 	BZ         @0x02006c1c    // 2006c1c <_setlocale_r+0x2c>
 2006c54:	12 03 00 40 	LDI        0x0200ef92,R2  // 200ef92 <__call_exitprocs+0x232>
 2006c58:	12 40 ef 92 
 2006c5c:	0b 41 40 00 	MOV        R5,R1
 2006c60:	87 fa fc f8 	JSR        0x02008ebc     // 2008ebc <strcmp>
 2006c64:	02 00 8e bc 
 2006c68:	0c 00 00 00 	CMP        $0,R1
 2006c6c:	78 8b ff ac 	BZ         @0x02006c1c    // 2006c1c <_setlocale_r+0x2c>
 2006c70:	8e 00 84 00 	CLR        R1            | LW         (SP),R0
 2006c74:	ac 04 ea 08 	LW         4(SP),R5      | ADD        $8,SP
 2006c78:	7b 40 00 00 	RTN

02006c7c <__locale_mb_cur_max>:
 2006c7c:	0a 03 00 40 	LDI        0x0200fc74,R1  // 200fc74 <__global_locale>
 2006c80:	0a 40 fc 74 
 2006c84:	0d 84 41 28 	LB         296(R1),R1
 2006c88:	7b 40 00 00 	RTN

02006c8c <setlocale>:
 2006c8c:	14 00 00 00 	CMP        $0,R2
 2006c90:	78 88 00 34 	BZ         @0x02006cc8    // 2006cc8 <setlocale+0x3c>
 2006c94:	e8 08 85 00 	SUB        $8,SP         | SW         R0,(SP)
 2006c98:	ad 04 af 90 	SW         R5,$4(SP)     | MOV        R2,R5
 2006c9c:	12 03 00 40 	LDI        0x0200f04e,R2  // 200f04e <_global_impure_ptr+0x6>
 2006ca0:	12 40 f0 4e 
 2006ca4:	0b 41 40 00 	MOV        R5,R1
 2006ca8:	87 fa fc f8 	JSR        0x02008ebc     // 2008ebc <strcmp>
 2006cac:	02 00 8e bc 
 2006cb0:	0c 00 00 00 	CMP        $0,R1
 2006cb4:	78 a8 00 1c 	BNZ        @0x02006cd4    // 2006cd4 <setlocale+0x48>
 2006cb8:	0a 03 00 40 	LDI        0x0200f04c,R1  // 200f04c <_global_impure_ptr+0x4>
 2006cbc:	0a 40 f0 4c 
 2006cc0:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2006cc4:	ea 08 ff 80 	ADD        $8,SP         | RTN
 2006cc8:	0a 03 00 40 	LDI        0x0200f04c,R1  // 200f04c <_global_impure_ptr+0x4>
 2006ccc:	0a 40 f0 4c 
 2006cd0:	7b 40 00 00 	RTN
 2006cd4:	12 03 00 40 	LDI        0x0200f04c,R2  // 200f04c <_global_impure_ptr+0x4>
 2006cd8:	12 40 f0 4c 
 2006cdc:	0b 41 40 00 	MOV        R5,R1
 2006ce0:	87 fa fc f8 	JSR        0x02008ebc     // 2008ebc <strcmp>
 2006ce4:	02 00 8e bc 
 2006ce8:	0c 00 00 00 	CMP        $0,R1
 2006cec:	78 8b ff c8 	BZ         @0x02006cb8    // 2006cb8 <setlocale+0x2c>
 2006cf0:	12 03 00 40 	LDI        0x0200ef92,R2  // 200ef92 <__call_exitprocs+0x232>
 2006cf4:	12 40 ef 92 
 2006cf8:	0b 41 40 00 	MOV        R5,R1
 2006cfc:	87 fa fc f8 	JSR        0x02008ebc     // 2008ebc <strcmp>
 2006d00:	02 00 8e bc 
 2006d04:	0c 00 00 00 	CMP        $0,R1
 2006d08:	78 8b ff ac 	BZ         @0x02006cb8    // 2006cb8 <setlocale+0x2c>
 2006d0c:	8e 00 84 00 	CLR        R1            | LW         (SP),R0
 2006d10:	ac 04 ea 08 	LW         4(SP),R5      | ADD        $8,SP
 2006d14:	7b 40 00 00 	RTN

02006d18 <__smakebuf_r>:
 2006d18:	68 00 00 80 	SUB        $128,SP
 2006d1c:	04 c7 40 68 	SW         R0,$104(SP)
 2006d20:	2c c7 40 6c 	SW         R5,$108(SP)
 2006d24:	34 c7 40 70 	SW         R6,$112(SP)
 2006d28:	3c c7 40 74 	SW         R7,$116(SP)
 2006d2c:	44 c7 40 78 	SW         R8,$120(SP)
 2006d30:	4c c7 40 7c 	SW         R9,$124(SP)
 2006d34:	2b 40 80 00 	MOV        R2,R5
 2006d38:	1d 04 80 0c 	LH         12(R2),R3
 2006d3c:	c7 98 c1 02 	MOV        R3,R8         | AND        $2,R8
 2006d40:	78 88 00 34 	BZ         @0x02006d78    // 2006d78 <__smakebuf_r+0x60>
 2006d44:	0b 41 40 43 	MOV        $67+R5,R1
 2006d48:	0c c5 40 00 	SW         R1,(R5)
 2006d4c:	0c c5 40 10 	SW         R1,$16(R5)
 2006d50:	0e 00 00 01 	LDI        $1,R1
 2006d54:	0c c5 40 14 	SW         R1,$20(R5)
 2006d58:	04 87 40 68 	LW         104(SP),R0
 2006d5c:	2c 87 40 6c 	LW         108(SP),R5
 2006d60:	34 87 40 70 	LW         112(SP),R6
 2006d64:	3c 87 40 74 	LW         116(SP),R7
 2006d68:	44 87 40 78 	LW         120(SP),R8
 2006d6c:	4c 87 40 7c 	LW         124(SP),R9
 2006d70:	68 80 00 80 	ADD        $128,SP
 2006d74:	7b 40 00 00 	RTN
 2006d78:	3b 40 40 00 	MOV        R1,R7
 2006d7c:	15 04 80 0e 	LH         14(R2),R2
 2006d80:	11 80 00 10 	LSL        $16,R2
 2006d84:	11 c0 00 10 	ASR        $16,R2
 2006d88:	14 00 00 00 	CMP        $0,R2
 2006d8c:	78 90 00 9c 	BLT        @0x02006e2c    // 2006e2c <__smakebuf_r+0x114>
 2006d90:	1b 43 40 00 	MOV        SP,R3
 2006d94:	87 fa fc f8 	JSR        0x0200cb98     // 200cb98 <_fstat_r>
 2006d98:	02 00 cb 98 
 2006d9c:	0c 00 00 00 	CMP        $0,R1
 2006da0:	78 90 00 84 	BLT        @0x02006e28    // 2006e28 <__smakebuf_r+0x110>
 2006da4:	0c 87 40 04 	LW         4(SP),R1
 2006da8:	08 40 f0 00 	AND        $61440,R1
 2006dac:	0c 00 20 00 	CMP        $8192,R1
 2006db0:	40 c8 00 01 	OR.Z       $1,R8
 2006db4:	36 00 08 00 	LDI        $2048,R6
 2006db8:	4e 00 04 00 	LDI        $1024,R9
 2006dbc:	13 42 40 00 	MOV        R9,R2
 2006dc0:	0b 41 c0 00 	MOV        R7,R1
 2006dc4:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 2006dc8:	02 00 0c e0 
 2006dcc:	0c 00 00 00 	CMP        $0,R1
 2006dd0:	78 88 00 7c 	BZ         @0x02006e50    // 2006e50 <__smakebuf_r+0x138>
 2006dd4:	12 02 00 40 	LDI        0x0200602c,R2  // 200602c <_cleanup_r>
 2006dd8:	12 40 60 2c 
 2006ddc:	14 c5 c0 3c 	SW         R2,$60(R7)
 2006de0:	15 05 40 0c 	LH         12(R5),R2
 2006de4:	10 c0 00 80 	OR         $128,R2
 2006de8:	15 45 40 0c 	SH         R2,$12(R5)
 2006dec:	0c c5 40 00 	SW         R1,(R5)
 2006df0:	0c c5 40 10 	SW         R1,$16(R5)
 2006df4:	4c c5 40 14 	SW         R9,$20(R5)
 2006df8:	44 00 00 00 	CMP        $0,R8
 2006dfc:	78 a8 00 94 	BNZ        @0x02006e94    // 2006e94 <__smakebuf_r+0x17c>
 2006e00:	30 c4 80 00 	OR         R2,R6
 2006e04:	35 45 40 0c 	SH         R6,$12(R5)
 2006e08:	04 87 40 68 	LW         104(SP),R0
 2006e0c:	2c 87 40 6c 	LW         108(SP),R5
 2006e10:	34 87 40 70 	LW         112(SP),R6
 2006e14:	3c 87 40 74 	LW         116(SP),R7
 2006e18:	44 87 40 78 	LW         120(SP),R8
 2006e1c:	4c 87 40 7c 	LW         124(SP),R9
 2006e20:	68 80 00 80 	ADD        $128,SP
 2006e24:	7b 40 00 00 	RTN
 2006e28:	1d 05 40 0c 	LH         12(R5),R3
 2006e2c:	18 40 00 80 	AND        $128,R3
 2006e30:	78 88 00 50 	BZ         @0x02006e84    // 2006e84 <__smakebuf_r+0x16c>
 2006e34:	b6 00 ce 40 	CLR        R6            | LDI        $64,R9
 2006e38:	c6 00 97 c8 	CLR        R8            | MOV        R9,R2
 2006e3c:	0b 41 c0 00 	MOV        R7,R1
 2006e40:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 2006e44:	02 00 0c e0 
 2006e48:	0c 00 00 00 	CMP        $0,R1
 2006e4c:	78 ab ff 84 	BNZ        @0x02006dd4    // 2006dd4 <__smakebuf_r+0xbc>
 2006e50:	0d 05 40 0c 	LH         12(R5),R1
 2006e54:	13 40 40 00 	MOV        R1,R2
 2006e58:	10 40 02 00 	AND        $512,R2
 2006e5c:	78 ab fe f8 	BNZ        @0x02006d58    // 2006d58 <__smakebuf_r+0x40>
 2006e60:	08 43 ff fc 	AND        $-4,R1
 2006e64:	08 c0 00 02 	OR         $2,R1
 2006e68:	0d 45 40 0c 	SH         R1,$12(R5)
 2006e6c:	0b 41 40 43 	MOV        $67+R5,R1
 2006e70:	0c c5 40 00 	SW         R1,(R5)
 2006e74:	0c c5 40 10 	SW         R1,$16(R5)
 2006e78:	0e 00 00 01 	LDI        $1,R1
 2006e7c:	0c c5 40 14 	SW         R1,$20(R5)
 2006e80:	78 83 fe d4 	BRA        @0x02006d58    // 2006d58 <__smakebuf_r+0x40>
 2006e84:	33 40 c0 00 	MOV        R3,R6
 2006e88:	4e 00 04 00 	LDI        $1024,R9
 2006e8c:	c7 98 97 c8 	MOV        R3,R8         | MOV        R9,R2
 2006e90:	78 83 ff 2c 	BRA        @0x02006dc0    // 2006dc0 <__smakebuf_r+0xa8>
 2006e94:	15 05 40 0e 	LH         14(R5),R2
 2006e98:	11 80 00 10 	LSL        $16,R2
 2006e9c:	11 c0 00 10 	ASR        $16,R2
 2006ea0:	0b 41 c0 00 	MOV        R7,R1
 2006ea4:	87 fa fc f8 	JSR        0x0200cbcc     // 200cbcc <_isatty_r>
 2006ea8:	02 00 cb cc 
 2006eac:	0c 00 00 00 	CMP        $0,R1
 2006eb0:	78 a8 00 10 	BNZ        @0x02006ec4    // 2006ec4 <__smakebuf_r+0x1ac>
 2006eb4:	15 05 40 0c 	LH         12(R5),R2
 2006eb8:	30 c4 80 00 	OR         R2,R6
 2006ebc:	35 45 40 0c 	SH         R6,$12(R5)
 2006ec0:	78 83 ff 44 	BRA        @0x02006e08    // 2006e08 <__smakebuf_r+0xf0>
 2006ec4:	0d 05 40 0c 	LH         12(R5),R1
 2006ec8:	08 40 ff fc 	AND        $65532,R1
 2006ecc:	13 40 40 00 	MOV        R1,R2
 2006ed0:	10 c0 00 01 	OR         $1,R2
 2006ed4:	30 c4 80 00 	OR         R2,R6
 2006ed8:	35 45 40 0c 	SH         R6,$12(R5)
 2006edc:	78 83 ff 28 	BRA        @0x02006e08    // 2006e08 <__smakebuf_r+0xf0>

02006ee0 <__swhatbuf_r>:
 2006ee0:	68 00 00 78 	SUB        $120,SP
 2006ee4:	04 c7 40 68 	SW         R0,$104(SP)
 2006ee8:	2c c7 40 6c 	SW         R5,$108(SP)
 2006eec:	34 c7 40 70 	SW         R6,$112(SP)
 2006ef0:	3c c7 40 74 	SW         R7,$116(SP)
 2006ef4:	af 90 b7 98 	MOV        R2,R5         | MOV        R3,R6
 2006ef8:	3b 41 00 00 	MOV        R4,R7
 2006efc:	15 04 80 0e 	LH         14(R2),R2
 2006f00:	11 80 00 10 	LSL        $16,R2
 2006f04:	11 c0 00 10 	ASR        $16,R2
 2006f08:	14 00 00 00 	CMP        $0,R2
 2006f0c:	78 90 00 50 	BLT        @0x02006f60    // 2006f60 <__swhatbuf_r+0x80>
 2006f10:	1b 43 40 00 	MOV        SP,R3
 2006f14:	87 fa fc f8 	JSR        0x0200cb98     // 200cb98 <_fstat_r>
 2006f18:	02 00 cb 98 
 2006f1c:	0c 00 00 00 	CMP        $0,R1
 2006f20:	78 90 00 3c 	BLT        @0x02006f60    // 2006f60 <__swhatbuf_r+0x80>
 2006f24:	0c 87 40 04 	LW         4(SP),R1
 2006f28:	08 40 f0 00 	AND        $61440,R1
 2006f2c:	0c 00 20 00 	CMP        $8192,R1
 2006f30:	0e 00 00 00 	CLR        R1
 2006f34:	08 c8 00 01 	OR.Z       $1,R1
 2006f38:	0c c5 c0 00 	SW         R1,(R7)
 2006f3c:	0e 00 04 00 	LDI        $1024,R1
 2006f40:	0c c5 80 00 	SW         R1,(R6)
 2006f44:	0e 00 08 00 	LDI        $2048,R1
 2006f48:	04 87 40 68 	LW         104(SP),R0
 2006f4c:	2c 87 40 6c 	LW         108(SP),R5
 2006f50:	34 87 40 70 	LW         112(SP),R6
 2006f54:	3c 87 40 74 	LW         116(SP),R7
 2006f58:	68 80 00 78 	ADD        $120,SP
 2006f5c:	7b 40 00 00 	RTN
 2006f60:	0d 05 40 0c 	LH         12(R5),R1
 2006f64:	96 00 95 b8 	CLR        R2            | SW         R2,(R7)
 2006f68:	08 40 00 80 	AND        $128,R1
 2006f6c:	0c 04 80 00 	CMP        R2,R1
 2006f70:	78 88 00 20 	BZ         @0x02006f94    // 2006f94 <__swhatbuf_r+0xb4>
 2006f74:	8e 40 8d b0 	LDI        $64,R1        | SW         R1,(R6)
 2006f78:	0e 00 00 00 	CLR        R1
 2006f7c:	04 87 40 68 	LW         104(SP),R0
 2006f80:	2c 87 40 6c 	LW         108(SP),R5
 2006f84:	34 87 40 70 	LW         112(SP),R6
 2006f88:	3c 87 40 74 	LW         116(SP),R7
 2006f8c:	68 80 00 78 	ADD        $120,SP
 2006f90:	7b 40 00 00 	RTN
 2006f94:	16 00 04 00 	LDI        $1024,R2
 2006f98:	14 c5 80 00 	SW         R2,(R6)
 2006f9c:	04 87 40 68 	LW         104(SP),R0
 2006fa0:	2c 87 40 6c 	LW         108(SP),R5
 2006fa4:	34 87 40 70 	LW         112(SP),R6
 2006fa8:	3c 87 40 74 	LW         116(SP),R7
 2006fac:	68 80 00 78 	ADD        $120,SP
 2006fb0:	7b 40 00 00 	RTN

02006fb4 <_mbtowc_r>:
 2006fb4:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 2006fb8:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2006fbc:	32 03 00 40 	LDI        0x0200fc74,R6  // 200fc74 <__global_locale>
 2006fc0:	32 40 fc 74 
 2006fc4:	03 43 c0 01 	IJSR       #228(R6)
 2006fc8:	7c 85 80 e4 
 2006fcc:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2006fd0:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2006fd4:	7b 40 00 00 	RTN

02006fd8 <__ascii_mbtowc>:
 2006fd8:	14 00 00 00 	CMP        $0,R2
 2006fdc:	78 88 00 28 	BZ         @0x02007008    // 2007008 <__ascii_mbtowc+0x30>
 2006fe0:	1c 00 00 00 	CMP        $0,R3
 2006fe4:	78 88 00 4c 	BZ         @0x02007034    // 2007034 <__ascii_mbtowc+0x5c>
 2006fe8:	24 00 00 00 	CMP        $0,R4
 2006fec:	78 88 00 48 	BZ         @0x02007038    // 2007038 <__ascii_mbtowc+0x60>
 2006ff0:	0d 84 c0 00 	LB         (R3),R1
 2006ff4:	0c c4 80 00 	SW         R1,(R2)
 2006ff8:	0d 84 c0 00 	LB         (R3),R1
 2006ffc:	8b 00 8e 00 	CMP        $0,R1         | CLR        R1
 2007000:	08 e8 00 01 	OR.NZ      $1,R1
 2007004:	7b 40 00 00 	RTN
 2007008:	e8 04 97 e8 	SUB        $4,SP         | MOV        SP,R2
 200700c:	8f 98 9b 00 	MOV        R3,R1         | CMP        $0,R3
 2007010:	78 88 00 1c 	BZ         @0x02007030    // 2007030 <__ascii_mbtowc+0x58>
 2007014:	24 00 00 00 	CMP        $0,R4
 2007018:	78 88 00 20 	BZ         @0x0200703c    // 200703c <__ascii_mbtowc+0x64>
 200701c:	0d 84 c0 00 	LB         (R3),R1
 2007020:	0c c4 80 00 	SW         R1,(R2)
 2007024:	0d 84 c0 00 	LB         (R3),R1
 2007028:	8b 00 8e 00 	CMP        $0,R1         | CLR        R1
 200702c:	08 e8 00 01 	OR.NZ      $1,R1
 2007030:	ea 04 ff 80 	ADD        $4,SP         | RTN
 2007034:	8f 98 ff 80 	MOV        R3,R1         | RTN
 2007038:	8e fe ff 80 	LDI        $-2,R1        | RTN
 200703c:	8e fe ea 04 	LDI        $-2,R1        | ADD        $4,SP
 2007040:	7b 40 00 00 	RTN

02007044 <memchr>:
 2007044:	e8 1c ad 00 	SUB        $28,SP        | SW         R5,(SP)
 2007048:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 200704c:	c5 0c cd 10 	SW         R8,$12(SP)    | SW         R9,$16(SP)
 2007050:	d5 14 dd 18 	SW         R10,$20(SP)   | SW         R11,$24(SP)
 2007054:	2b 40 80 00 	MOV        R2,R5
 2007058:	28 40 00 ff 	AND        $255,R5
 200705c:	a7 88 a1 07 	MOV        R1,R4         | AND        $7,R4
 2007060:	23 40 c0 00 	MOV        R3,R4
 2007064:	78 88 00 40 	BZ         @0x020070a8    // 20070a8 <memchr+0x64>
 2007068:	a2 7f 9b 00 	ADD        $-1,R4        | CMP        $0,R3
 200706c:	78 88 00 20 	BZ         @0x02007090    // 2007090 <memchr+0x4c>
 2007070:	1d 84 40 00 	LB         (R1),R3
 2007074:	1c 05 40 00 	CMP        R5,R3
 2007078:	78 88 00 18 	BZ         @0x02007094    // 2007094 <memchr+0x50>
 200707c:	8a 01 9f 88 	ADD        $1,R1         | MOV        R1,R3
 2007080:	18 40 00 07 	AND        $7,R3
 2007084:	78 88 00 20 	BZ         @0x020070a8    // 20070a8 <memchr+0x64>
 2007088:	a2 7f a3 7f 	ADD        $-1,R4        | CMP        $-1,R4
 200708c:	78 ab ff e0 	BNZ        @0x02007070    // 2007070 <memchr+0x2c>
 2007090:	0e 00 00 00 	CLR        R1
 2007094:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 2007098:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 200709c:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 20070a0:	dc 18 ea 1c 	LW         24(SP),R11    | ADD        $28,SP
 20070a4:	7b 40 00 00 	RTN
 20070a8:	24 00 00 08 	CMP        $8,R4
 20070ac:	78 98 00 9c 	BC         @0x0200714c    // 200714c <memchr+0x108>
 20070b0:	10 40 00 ff 	AND        $255,R2
 20070b4:	33 40 80 00 	MOV        R2,R6
 20070b8:	31 80 00 08 	LSL        $8,R6
 20070bc:	30 c4 80 00 	OR         R2,R6
 20070c0:	1b 41 80 00 	MOV        R6,R3
 20070c4:	31 c0 00 1f 	ASR        $31,R6
 20070c8:	97 b0 b7 98 	MOV        R6,R2         | MOV        R3,R6
 20070cc:	31 c0 00 10 	ASR        $16,R6
 20070d0:	c7 b0 b7 98 	MOV        R6,R8         | MOV        R3,R6
 20070d4:	31 80 00 10 	LSL        $16,R6
 20070d8:	4b 41 80 00 	MOV        R6,R9
 20070dc:	48 c4 c0 00 	OR         R3,R9
 20070e0:	40 c4 80 00 	OR         R2,R8
 20070e4:	97 c8 9e 00 	MOV        R9,R2         | CLR        R3
 20070e8:	48 c4 c0 00 	OR         R3,R9
 20070ec:	40 c4 80 00 	OR         R2,R8
 20070f0:	52 01 7f 7f 	LDI        0xfefefefe,R10 // fefefefe <_top_of_stack+0xfbfefefe>
 20070f4:	52 40 fe fe 
 20070f8:	5b 42 80 01 	MOV        $1+R10,R11
 20070fc:	14 84 40 00 	LW         (R1),R2
 2007100:	1c 84 40 04 	LW         4(R1),R3
 2007104:	19 06 40 00 	XOR        R9,R3
 2007108:	11 06 00 00 	XOR        R8,R2
 200710c:	b7 90 bf 98 	MOV        R2,R6         | MOV        R3,R7
 2007110:	38 86 c0 00 	ADD        R11,R7
 2007114:	30 98 00 01 	ADD.C      $1,R6
 2007118:	30 86 80 00 	ADD        R10,R6
 200711c:	19 03 ff ff 	XOR        $-1,R3
 2007120:	11 03 ff ff 	XOR        $-1,R2
 2007124:	99 b8 91 b0 	AND        R7,R3         | AND        R6,R2
 2007128:	32 01 01 01 	LDI        0x80808080,R6  // 80808080 <_top_of_stack+0x7d808080>
 200712c:	32 40 80 80 
 2007130:	bf b0 99 b8 	MOV        R6,R7         | AND        R7,R3
 2007134:	91 b0 93 00 	AND        R6,R2         | CMP        $0,R2
 2007138:	1c 08 00 00 	CMP.Z      $0,R3
 200713c:	78 a8 00 14 	BNZ        @0x02007154    // 2007154 <memchr+0x110>
 2007140:	a2 78 8a 08 	ADD        $-8,R4        | ADD        $8,R1
 2007144:	24 00 00 08 	CMP        $8,R4
 2007148:	78 bb ff b0 	BNC        @0x020070fc    // 20070fc <memchr+0xb8>
 200714c:	24 00 00 00 	CMP        $0,R4
 2007150:	78 8b ff 3c 	BZ         @0x02007090    // 2007090 <memchr+0x4c>
 2007154:	9f 88 9a a0 	MOV        R1,R3         | ADD        R4,R3
 2007158:	15 84 40 00 	LB         (R1),R2
 200715c:	14 05 40 00 	CMP        R5,R2
 2007160:	78 8b ff 30 	BZ         @0x02007094    // 2007094 <memchr+0x50>
 2007164:	8a 01 8b 98 	ADD        $1,R1         | CMP        R3,R1
 2007168:	78 ab ff ec 	BNZ        @0x02007158    // 2007158 <memchr+0x114>
 200716c:	0e 00 00 00 	CLR        R1
 2007170:	78 83 ff 20 	BRA        @0x02007094    // 2007094 <memchr+0x50>

02007174 <memcpy>:
 2007174:	e8 18 ad 00 	SUB        $24,SP        | SW         R5,(SP)
 2007178:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 200717c:	c5 0c cd 10 	SW         R8,$12(SP)    | SW         R9,$16(SP)
 2007180:	d5 14 9b 20 	SW         R10,$20(SP)   | CMP        $32,R3
 2007184:	78 98 01 5c 	BC         @0x020072e4    // 20072e4 <memcpy+0x170>
 2007188:	23 40 80 00 	MOV        R2,R4
 200718c:	20 c4 40 00 	OR         R1,R4
 2007190:	20 40 00 07 	AND        $7,R4
 2007194:	78 a8 01 5c 	BNZ        @0x020072f4    // 20072f4 <memcpy+0x180>
 2007198:	3b 40 df e0 	MOV        $-32+R3,R7
 200719c:	38 43 ff e0 	AND        $-32,R7
 20071a0:	3b 41 c0 20 	MOV        $32+R7,R7
 20071a4:	b7 88 b2 b8 	MOV        R1,R6         | ADD        R7,R6
 20071a8:	af 90 a7 88 	MOV        R2,R5         | MOV        R1,R4
 20071ac:	44 85 40 00 	LW         (R5),R8
 20071b0:	4c 85 40 04 	LW         4(R5),R9
 20071b4:	44 c5 00 00 	SW         R8,(R4)
 20071b8:	4c c5 00 04 	SW         R9,$4(R4)
 20071bc:	44 85 40 08 	LW         8(R5),R8
 20071c0:	4c 85 40 0c 	LW         12(R5),R9
 20071c4:	44 c5 00 08 	SW         R8,$8(R4)
 20071c8:	4c c5 00 0c 	SW         R9,$12(R4)
 20071cc:	44 85 40 10 	LW         16(R5),R8
 20071d0:	4c 85 40 14 	LW         20(R5),R9
 20071d4:	44 c5 00 10 	SW         R8,$16(R4)
 20071d8:	4c c5 00 14 	SW         R9,$20(R4)
 20071dc:	aa 20 a2 20 	ADD        $32,R5        | ADD        $32,R4
 20071e0:	44 85 7f f8 	LW         -8(R5),R8
 20071e4:	4c 85 7f fc 	LW         -4(R5),R9
 20071e8:	44 c5 3f f8 	SW         R8,$-8(R4)
 20071ec:	cd a4 b3 a0 	SW         R9,$-4(R4)    | CMP        R4,R6
 20071f0:	78 ab ff b8 	BNZ        @0x020071ac    // 20071ac <memcpy+0x38>
 20071f4:	92 b8 b7 98 	ADD        R7,R2         | MOV        R3,R6
 20071f8:	b1 1f af 98 	AND        $31,R6        | MOV        R3,R5
 20071fc:	28 40 00 18 	AND        $24,R5
 2007200:	78 88 01 48 	BZ         @0x0200734c    // 200734c <memcpy+0x1d8>
 2007204:	3c 84 80 00 	LW         (R2),R7
 2007208:	44 84 80 04 	LW         4(R2),R8
 200720c:	3c c5 00 00 	SW         R7,(R4)
 2007210:	44 c5 00 04 	SW         R8,$4(R4)
 2007214:	2b 41 9f f8 	MOV        $-8+R6,R5
 2007218:	2c 00 00 08 	CMP        $8,R5
 200721c:	78 98 00 28 	BC         @0x02007248    // 2007248 <memcpy+0xd4>
 2007220:	3c 84 80 08 	LW         8(R2),R7
 2007224:	44 84 80 0c 	LW         12(R2),R8
 2007228:	3c c5 00 08 	SW         R7,$8(R4)
 200722c:	44 c5 00 0c 	SW         R8,$12(R4)
 2007230:	b2 70 b3 08 	ADD        $-16,R6       | CMP        $8,R6
 2007234:	78 98 00 10 	BC         @0x02007248    // 2007248 <memcpy+0xd4>
 2007238:	34 84 80 10 	LW         16(R2),R6
 200723c:	3c 84 80 14 	LW         20(R2),R7
 2007240:	34 c5 00 10 	SW         R6,$16(R4)
 2007244:	3c c5 00 14 	SW         R7,$20(R4)
 2007248:	99 07 a9 78 	AND        $7,R3         | AND        $-8,R5
 200724c:	2b 41 40 08 	MOV        $8+R5,R5
 2007250:	a2 a8 92 a8 	ADD        R5,R4         | ADD        R5,R2
 2007254:	c7 9f 9b 00 	MOV        $-1+R3,R8     | CMP        $0,R3
 2007258:	78 88 00 78 	BZ         @0x020072d4    // 20072d4 <memcpy+0x160>
 200725c:	1b 40 80 00 	MOV        R2,R3
 2007260:	18 c5 00 00 	OR         R4,R3
 2007264:	99 03 9e 00 	AND        $3,R3         | CLR        R3
 2007268:	18 c8 00 01 	OR.Z       $1,R3
 200726c:	c3 08 ae 00 	CMP        $8,R8         | CLR        R5
 2007270:	28 f8 00 01 	OR.NC      $1,R5
 2007274:	18 45 40 00 	AND        R5,R3
 2007278:	78 88 00 9c 	BZ         @0x02007318    // 2007318 <memcpy+0x1a4>
 200727c:	cf c1 bf c5 	MOV        $1+R8,R9      | MOV        $-3+R8,R7
 2007280:	39 40 00 02 	LSR        $2,R7
 2007284:	ba 01 b7 90 	ADD        $1,R7         | MOV        R2,R6
 2007288:	af a0 9e 00 	MOV        R4,R5         | CLR        R3
 200728c:	d4 b0 d5 a8 	LW         (R6),R10      | SW         R10,(R5)
 2007290:	9a 01 b2 04 	ADD        $1,R3         | ADD        $4,R6
 2007294:	aa 04 9b b8 	ADD        $4,R5         | CMP        R7,R3
 2007298:	78 9b ff f0 	BC         @0x0200728c    // 200728c <memcpy+0x118>
 200729c:	39 80 00 02 	LSL        $2,R7
 20072a0:	a2 b8 92 b8 	ADD        R7,R4         | ADD        R7,R2
 20072a4:	c0 b8 cb b8 	SUB        R7,R8         | CMP        R7,R9
 20072a8:	78 88 00 28 	BZ         @0x020072d4    // 20072d4 <memcpy+0x160>
 20072ac:	1d 84 80 00 	LB         (R2),R3
 20072b0:	1d c5 00 00 	SB         R3,(R4)
 20072b4:	44 00 00 00 	CMP        $0,R8
 20072b8:	78 88 00 18 	BZ         @0x020072d4    // 20072d4 <memcpy+0x160>
 20072bc:	1d 84 80 01 	LB         1(R2),R3
 20072c0:	1d c5 00 01 	SB         R3,$1(R4)
 20072c4:	44 00 00 01 	CMP        $1,R8
 20072c8:	78 88 00 08 	BZ         @0x020072d4    // 20072d4 <memcpy+0x160>
 20072cc:	15 84 80 02 	LB         2(R2),R2
 20072d0:	15 c5 00 02 	SB         R2,$2(R4)
 20072d4:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 20072d8:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 20072dc:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 20072e0:	ea 18 ff 80 	ADD        $24,SP        | RTN
 20072e4:	a7 88 c7 9f 	MOV        R1,R4         | MOV        $-1+R3,R8
 20072e8:	1c 00 00 00 	CMP        $0,R3
 20072ec:	78 ab ff 6c 	BNZ        @0x0200725c    // 200725c <memcpy+0xe8>
 20072f0:	78 83 ff e0 	BRA        @0x020072d4    // 20072d4 <memcpy+0x160>
 20072f4:	c7 9f a7 88 	MOV        $-1+R3,R8     | MOV        R1,R4
 20072f8:	1b 40 80 00 	MOV        R2,R3
 20072fc:	18 c5 00 00 	OR         R4,R3
 2007300:	99 03 9e 00 	AND        $3,R3         | CLR        R3
 2007304:	18 c8 00 01 	OR.Z       $1,R3
 2007308:	c3 08 ae 00 	CMP        $8,R8         | CLR        R5
 200730c:	28 f8 00 01 	OR.NC      $1,R5
 2007310:	18 45 40 00 	AND        R5,R3
 2007314:	78 ab ff 64 	BNZ        @0x0200727c    // 200727c <memcpy+0x108>
 2007318:	c2 01 9f a0 	ADD        $1,R8         | MOV        R4,R3
 200731c:	18 86 00 00 	ADD        R8,R3
 2007320:	92 01 a2 01 	ADD        $1,R2         | ADD        $1,R4
 2007324:	2d 84 bf ff 	LB         -1(R2),R5
 2007328:	2d c5 3f ff 	SB         R5,$-1(R4)
 200732c:	24 04 c0 00 	CMP        R3,R4
 2007330:	78 8b ff a0 	BZ         @0x020072d4    // 20072d4 <memcpy+0x160>
 2007334:	92 01 a2 01 	ADD        $1,R2         | ADD        $1,R4
 2007338:	2d 84 bf ff 	LB         -1(R2),R5
 200733c:	2d c5 3f ff 	SB         R5,$-1(R4)
 2007340:	24 04 c0 00 	CMP        R3,R4
 2007344:	78 ab ff d8 	BNZ        @0x02007320    // 2007320 <memcpy+0x1ac>
 2007348:	78 83 ff 88 	BRA        @0x020072d4    // 20072d4 <memcpy+0x160>
 200734c:	9f b0 c7 9f 	MOV        R6,R3         | MOV        $-1+R3,R8
 2007350:	1c 00 00 00 	CMP        $0,R3
 2007354:	78 ab ff 04 	BNZ        @0x0200725c    // 200725c <memcpy+0xe8>
 2007358:	78 83 ff 78 	BRA        @0x020072d4    // 20072d4 <memcpy+0x160>

0200735c <_Balloc>:
 200735c:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 2007360:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2007364:	bd 0c af 88 	SW         R7,$12(SP)    | MOV        R1,R5
 2007368:	33 40 80 00 	MOV        R2,R6
 200736c:	1c 84 40 4c 	LW         76(R1),R3
 2007370:	1c 00 00 00 	CMP        $0,R3
 2007374:	78 88 00 30 	BZ         @0x020073a8    // 20073a8 <_Balloc+0x4c>
 2007378:	0b 41 80 00 	MOV        R6,R1
 200737c:	09 80 00 02 	LSL        $2,R1
 2007380:	9a 88 8c 98 	ADD        R1,R3         | LW         (R3),R1
 2007384:	0c 00 00 00 	CMP        $0,R1
 2007388:	78 88 00 48 	BZ         @0x020073d4    // 20073d4 <_Balloc+0x78>
 200738c:	94 88 95 98 	LW         (R1),R2       | SW         R2,(R3)
 2007390:	16 00 00 00 	CLR        R2
 2007394:	14 c4 40 10 	SW         R2,$16(R1)
 2007398:	14 c4 40 0c 	SW         R2,$12(R1)
 200739c:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 20073a0:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 20073a4:	ea 10 ff 80 	ADD        $16,SP        | RTN
 20073a8:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 20073ac:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 20073b0:	02 00 ac 48 
 20073b4:	1b 40 40 00 	MOV        R1,R3
 20073b8:	0c c5 40 4c 	SW         R1,$76(R5)
 20073bc:	0c 00 00 00 	CMP        $0,R1
 20073c0:	78 ab ff b4 	BNZ        @0x02007378    // 2007378 <_Balloc+0x1c>
 20073c4:	8e 00 84 00 	CLR        R1            | LW         (SP),R0
 20073c8:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 20073cc:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 20073d0:	7b 40 00 00 	RTN
 20073d4:	96 01 be 01 	LDI        $1,R2         | LDI        $1,R7
 20073d8:	39 85 80 00 	LSL        R6,R7
 20073dc:	1b 41 c0 05 	MOV        $5+R7,R3
 20073e0:	19 80 00 02 	LSL        $2,R3
 20073e4:	0b 41 40 00 	MOV        R5,R1
 20073e8:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 20073ec:	02 00 ac 48 
 20073f0:	0c 00 00 00 	CMP        $0,R1
 20073f4:	78 8b ff cc 	BZ         @0x020073c4    // 20073c4 <_Balloc+0x68>
 20073f8:	34 c4 40 04 	SW         R6,$4(R1)
 20073fc:	3c c4 40 08 	SW         R7,$8(R1)
 2007400:	16 00 00 00 	CLR        R2
 2007404:	14 c4 40 10 	SW         R2,$16(R1)
 2007408:	14 c4 40 0c 	SW         R2,$12(R1)
 200740c:	78 83 ff 8c 	BRA        @0x0200739c    // 200739c <_Balloc+0x40>

02007410 <_Bfree>:
 2007410:	14 00 00 00 	CMP        $0,R2
 2007414:	7b 48 00 00 	RTN.Z
 2007418:	1c 84 80 04 	LW         4(R2),R3
 200741c:	19 80 00 02 	LSL        $2,R3
 2007420:	0c 84 40 4c 	LW         76(R1),R1
 2007424:	8a 98 9c 88 	ADD        R3,R1         | LW         (R1),R3
 2007428:	9d 90 95 88 	SW         R3,(R2)       | SW         R2,(R1)
 200742c:	7b 40 00 00 	RTN

02007430 <__multadd>:
 2007430:	e8 20 85 00 	SUB        $32,SP        | SW         R0,(SP)
 2007434:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2007438:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 200743c:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 2007440:	dd 1c cf 88 	SW         R11,$28(SP)   | MOV        R1,R9
 2007444:	43 40 80 00 	MOV        R2,R8
 2007448:	54 84 80 10 	LW         16(R2),R10
 200744c:	33 40 80 14 	MOV        $20+R2,R6
 2007450:	3e 00 00 00 	CLR        R7
 2007454:	ac b0 8f a8 	LW         (R6),R5       | MOV        R5,R1
 2007458:	08 40 ff ff 	AND        $65535,R1
 200745c:	0b 04 c0 00 	MPY        R3,R1
 2007460:	08 85 00 00 	ADD        R4,R1
 2007464:	29 40 00 10 	LSR        $16,R5
 2007468:	2b 04 c0 00 	MPY        R3,R5
 200746c:	13 40 40 00 	MOV        R1,R2
 2007470:	11 40 00 10 	LSR        $16,R2
 2007474:	aa 90 df a8 	ADD        R2,R5         | MOV        R5,R11
 2007478:	59 40 00 10 	LSR        $16,R11
 200747c:	a7 d8 b2 04 	MOV        R11,R4        | ADD        $4,R6
 2007480:	29 80 00 10 	LSL        $16,R5
 2007484:	08 40 ff ff 	AND        $65535,R1
 2007488:	aa 88 ad b4 	ADD        R1,R5         | SW         R5,$-4(R6)
 200748c:	ba 01 bb d0 	ADD        $1,R7         | CMP        R10,R7
 2007490:	78 93 ff c0 	BLT        @0x02007454    // 2007454 <__multadd+0x24>
 2007494:	5c 00 00 00 	CMP        $0,R11
 2007498:	78 88 00 20 	BZ         @0x020074bc    // 20074bc <__multadd+0x8c>
 200749c:	0c 86 00 08 	LW         8(R8),R1
 20074a0:	54 04 40 00 	CMP        R1,R10
 20074a4:	78 b0 00 2c 	BGE        @0x020074d4    // 20074d4 <__multadd+0xa4>
 20074a8:	0b 42 80 05 	MOV        $5+R10,R1
 20074ac:	09 80 00 02 	LSL        $2,R1
 20074b0:	97 c0 92 88 	MOV        R8,R2         | ADD        R1,R2
 20074b4:	dd 90 d2 01 	SW         R11,(R2)      | ADD        $1,R10
 20074b8:	54 c6 00 10 	SW         R10,$16(R8)
 20074bc:	8f c0 84 00 	MOV        R8,R1         | LW         (SP),R0
 20074c0:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 20074c4:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 20074c8:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 20074cc:	dc 1c ea 20 	LW         28(SP),R11    | ADD        $32,SP
 20074d0:	7b 40 00 00 	RTN
 20074d4:	34 86 00 04 	LW         4(R8),R6
 20074d8:	30 80 00 01 	ADD        $1,R6
 20074dc:	0c 86 40 4c 	LW         76(R9),R1
 20074e0:	0c 00 00 00 	CMP        $0,R1
 20074e4:	78 88 00 70 	BZ         @0x02007558    // 2007558 <__multadd+0x128>
 20074e8:	13 41 80 00 	MOV        R6,R2
 20074ec:	11 80 00 02 	LSL        $2,R2
 20074f0:	8a 90 ac 88 	ADD        R2,R1         | LW         (R1),R5
 20074f4:	2c 00 00 00 	CMP        $0,R5
 20074f8:	78 88 00 98 	BZ         @0x02007594    // 2007594 <__multadd+0x164>
 20074fc:	84 a8 85 88 	LW         (R5),R0       | SW         R0,(R1)
 2007500:	06 00 00 00 	CLR        R0
 2007504:	04 c5 40 10 	SW         R0,$16(R5)
 2007508:	04 c5 40 0c 	SW         R0,$12(R5)
 200750c:	1c 86 00 10 	LW         16(R8),R3
 2007510:	18 80 00 02 	ADD        $2,R3
 2007514:	19 80 00 02 	LSL        $2,R3
 2007518:	13 42 00 0c 	MOV        $12+R8,R2
 200751c:	0b 41 40 0c 	MOV        $12+R5,R1
 2007520:	87 fa fc f8 	JSR        0x02007174     // 2007174 <memcpy>
 2007524:	02 00 71 74 
 2007528:	14 86 00 04 	LW         4(R8),R2
 200752c:	11 80 00 02 	LSL        $2,R2
 2007530:	0c 86 40 4c 	LW         76(R9),R1
 2007534:	8a 90 94 88 	ADD        R2,R1         | LW         (R1),R2
 2007538:	95 c0 c5 88 	SW         R2,(R8)       | SW         R8,(R1)
 200753c:	43 41 40 00 	MOV        R5,R8
 2007540:	0b 42 80 05 	MOV        $5+R10,R1
 2007544:	09 80 00 02 	LSL        $2,R1
 2007548:	97 c0 92 88 	MOV        R8,R2         | ADD        R1,R2
 200754c:	dd 90 d2 01 	SW         R11,(R2)      | ADD        $1,R10
 2007550:	54 c6 00 10 	SW         R10,$16(R8)
 2007554:	78 83 ff 64 	BRA        @0x020074bc    // 20074bc <__multadd+0x8c>
 2007558:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 200755c:	0b 42 40 00 	MOV        R9,R1
 2007560:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2007564:	02 00 ac 48 
 2007568:	0c c6 40 4c 	SW         R1,$76(R9)
 200756c:	0c 00 00 00 	CMP        $0,R1
 2007570:	78 ab ff 74 	BNZ        @0x020074e8    // 20074e8 <__multadd+0xb8>
 2007574:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2007578:	22 40 ef fb 
 200757c:	1e 00 00 00 	CLR        R3
 2007580:	16 00 00 b5 	LDI        $181,R2
 2007584:	0a 03 00 40 	LDI        0x0200f056,R1  // 200f056 <_global_impure_ptr+0xe>
 2007588:	0a 40 f0 56 
 200758c:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 2007590:	02 00 ab e0 
 2007594:	96 01 be 01 	LDI        $1,R2         | LDI        $1,R7
 2007598:	39 85 80 00 	LSL        R6,R7
 200759c:	1b 41 c0 05 	MOV        $5+R7,R3
 20075a0:	19 80 00 02 	LSL        $2,R3
 20075a4:	0b 42 40 00 	MOV        R9,R1
 20075a8:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 20075ac:	02 00 ac 48 
 20075b0:	af 88 8b 00 	MOV        R1,R5         | CMP        $0,R1
 20075b4:	78 8b ff bc 	BZ         @0x02007574    // 2007574 <__multadd+0x144>
 20075b8:	34 c4 40 04 	SW         R6,$4(R1)
 20075bc:	3c c4 40 08 	SW         R7,$8(R1)
 20075c0:	06 00 00 00 	CLR        R0
 20075c4:	04 c5 40 10 	SW         R0,$16(R5)
 20075c8:	04 c5 40 0c 	SW         R0,$12(R5)
 20075cc:	1c 86 00 10 	LW         16(R8),R3
 20075d0:	18 80 00 02 	ADD        $2,R3
 20075d4:	19 80 00 02 	LSL        $2,R3
 20075d8:	13 42 00 0c 	MOV        $12+R8,R2
 20075dc:	0b 41 40 0c 	MOV        $12+R5,R1
 20075e0:	87 fa fc f8 	JSR        0x02007174     // 2007174 <memcpy>
 20075e4:	02 00 71 74 
 20075e8:	14 86 00 04 	LW         4(R8),R2
 20075ec:	11 80 00 02 	LSL        $2,R2
 20075f0:	0c 86 40 4c 	LW         76(R9),R1
 20075f4:	8a 90 94 88 	ADD        R2,R1         | LW         (R1),R2
 20075f8:	95 c0 c5 88 	SW         R2,(R8)       | SW         R8,(R1)
 20075fc:	43 41 40 00 	MOV        R5,R8
 2007600:	78 83 ff 3c 	BRA        @0x02007540    // 2007540 <__multadd+0x110>

02007604 <__s2b>:
 2007604:	e8 20 85 00 	SUB        $32,SP        | SW         R0,(SP)
 2007608:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200760c:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2007610:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 2007614:	dd 1c bf 88 	SW         R11,$28(SP)   | MOV        R1,R7
 2007618:	d7 90 cf 98 	MOV        R2,R10        | MOV        R3,R9
 200761c:	43 41 00 00 	MOV        R4,R8
 2007620:	0b 41 00 08 	MOV        $8+R4,R1
 2007624:	0b c0 00 09 	DIVS       $9,R1
 2007628:	de 00 a3 0a 	CLR        R11           | CMP        $10,R4
 200762c:	78 90 00 10 	BLT        @0x02007640    // 2007640 <__s2b+0x3c>
 2007630:	b6 01 de 00 	LDI        $1,R6         | CLR        R11
 2007634:	b2 b0 da 01 	ADD        R6,R6         | ADD        $1,R11
 2007638:	34 04 40 00 	CMP        R1,R6
 200763c:	78 93 ff f4 	BLT        @0x02007634    // 2007634 <__s2b+0x30>
 2007640:	0c 85 c0 4c 	LW         76(R7),R1
 2007644:	0c 00 00 00 	CMP        $0,R1
 2007648:	78 88 00 bc 	BZ         @0x02007708    // 2007708 <__s2b+0x104>
 200764c:	13 42 c0 00 	MOV        R11,R2
 2007650:	11 80 00 02 	LSL        $2,R2
 2007654:	8a 90 94 88 	ADD        R2,R1         | LW         (R1),R2
 2007658:	14 00 00 00 	CMP        $0,R2
 200765c:	78 88 00 e4 	BZ         @0x02007744    // 2007744 <__s2b+0x140>
 2007660:	9c 90 9d 88 	LW         (R2),R3       | SW         R3,(R1)
 2007664:	0e 00 00 00 	CLR        R1
 2007668:	0c c4 80 0c 	SW         R1,$12(R2)
 200766c:	2c c4 80 14 	SW         R5,$20(R2)
 2007670:	0e 00 00 01 	LDI        $1,R1
 2007674:	0c c4 80 10 	SW         R1,$16(R2)
 2007678:	4c 00 00 0a 	CMP        $10,R9
 200767c:	78 90 00 7c 	BLT        @0x020076fc    // 20076fc <__s2b+0xf8>
 2007680:	2b 42 80 09 	MOV        $9+R10,R5
 2007684:	d2 c8 b7 a8 	ADD        R9,R10        | MOV        R5,R6
 2007688:	5e 00 00 0a 	LDI        $10,R11
 200768c:	30 80 00 01 	ADD        $1,R6
 2007690:	05 85 bf ff 	LB         -1(R6),R0
 2007694:	23 40 1f d0 	MOV        $-48+R0,R4
 2007698:	9f d8 8f b8 	MOV        R11,R3        | MOV        R7,R1
 200769c:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 20076a0:	02 00 74 30 
 20076a4:	97 88 b3 d0 	MOV        R1,R2         | CMP        R10,R6
 20076a8:	78 ab ff e0 	BNZ        @0x0200768c    // 200768c <__s2b+0x88>
 20076ac:	0b 42 5f f8 	MOV        $-8+R9,R1
 20076b0:	28 84 40 00 	ADD        R1,R5
 20076b4:	4c 06 00 00 	CMP        R8,R9
 20076b8:	78 b0 00 28 	BGE        @0x020076e4    // 20076e4 <__s2b+0xe0>
 20076bc:	c0 c8 cf a8 	SUB        R9,R8         | MOV        R5,R9
 20076c0:	ca c0 b6 0a 	ADD        R8,R9         | LDI        $10,R6
 20076c4:	28 80 00 01 	ADD        $1,R5
 20076c8:	05 85 7f ff 	LB         -1(R5),R0
 20076cc:	23 40 1f d0 	MOV        $-48+R0,R4
 20076d0:	9f b0 8f b8 	MOV        R6,R3         | MOV        R7,R1
 20076d4:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 20076d8:	02 00 74 30 
 20076dc:	97 88 ab c8 	MOV        R1,R2         | CMP        R9,R5
 20076e0:	78 ab ff e0 	BNZ        @0x020076c4    // 20076c4 <__s2b+0xc0>
 20076e4:	8f 90 84 00 	MOV        R2,R1         | LW         (SP),R0
 20076e8:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 20076ec:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 20076f0:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 20076f4:	dc 1c ea 20 	LW         28(SP),R11    | ADD        $32,SP
 20076f8:	7b 40 00 00 	RTN
 20076fc:	2b 42 80 0a 	MOV        $10+R10,R5
 2007700:	4e 00 00 09 	LDI        $9,R9
 2007704:	78 83 ff ac 	BRA        @0x020076b4    // 20076b4 <__s2b+0xb0>
 2007708:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 200770c:	0b 41 c0 00 	MOV        R7,R1
 2007710:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2007714:	02 00 ac 48 
 2007718:	0c c5 c0 4c 	SW         R1,$76(R7)
 200771c:	0c 00 00 00 	CMP        $0,R1
 2007720:	78 ab ff 28 	BNZ        @0x0200764c    // 200764c <__s2b+0x48>
 2007724:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2007728:	22 40 ef fb 
 200772c:	1e 00 00 00 	CLR        R3
 2007730:	16 00 00 ce 	LDI        $206,R2
 2007734:	0a 03 00 40 	LDI        0x0200f056,R1  // 200f056 <_global_impure_ptr+0xe>
 2007738:	0a 40 f0 56 
 200773c:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 2007740:	02 00 ab e0 
 2007744:	96 01 b6 01 	LDI        $1,R2         | LDI        $1,R6
 2007748:	31 86 c0 00 	LSL        R11,R6
 200774c:	1b 41 80 05 	MOV        $5+R6,R3
 2007750:	19 80 00 02 	LSL        $2,R3
 2007754:	0b 41 c0 00 	MOV        R7,R1
 2007758:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 200775c:	02 00 ac 48 
 2007760:	97 88 8b 00 	MOV        R1,R2         | CMP        $0,R1
 2007764:	78 8b ff bc 	BZ         @0x02007724    // 2007724 <__s2b+0x120>
 2007768:	5c c4 40 04 	SW         R11,$4(R1)
 200776c:	34 c4 40 08 	SW         R6,$8(R1)
 2007770:	0e 00 00 00 	CLR        R1
 2007774:	0c c4 80 0c 	SW         R1,$12(R2)
 2007778:	2c c4 80 14 	SW         R5,$20(R2)
 200777c:	0e 00 00 01 	LDI        $1,R1
 2007780:	0c c4 80 10 	SW         R1,$16(R2)
 2007784:	4c 00 00 0a 	CMP        $10,R9
 2007788:	78 b3 fe f4 	BGE        @0x02007680    // 2007680 <__s2b+0x7c>
 200778c:	78 83 ff 6c 	BRA        @0x020076fc    // 20076fc <__s2b+0xf8>

02007790 <__hi0bits>:
 2007790:	e8 04 ad 00 	SUB        $4,SP         | SW         R5,(SP)
 2007794:	13 40 40 00 	MOV        R1,R2
 2007798:	08 43 00 00 	AND        $-65536,R1
 200779c:	ae 08 8e 00 	LDI        $8,R5         | CLR        R1
 20077a0:	78 a8 00 08 	BNZ        @0x020077ac    // 20077ac <__hi0bits+0x1c>
 20077a4:	11 80 00 10 	LSL        $16,R2
 20077a8:	ae 18 8e 10 	LDI        $24,R5        | LDI        $16,R1
 20077ac:	22 00 00 ff 	BREV       $255,R4
 20077b0:	9f 90 99 a0 	MOV        R2,R3         | AND        R4,R3
 20077b4:	78 a8 00 08 	BNZ        @0x020077c0    // 20077c0 <__hi0bits+0x30>
 20077b8:	11 80 00 08 	LSL        $8,R2
 20077bc:	0b 41 40 00 	MOV        R5,R1
 20077c0:	22 00 00 0f 	BREV       $15,R4
 20077c4:	9f 90 99 a0 	MOV        R2,R3         | AND        R4,R3
 20077c8:	78 a8 00 08 	BNZ        @0x020077d4    // 20077d4 <__hi0bits+0x44>
 20077cc:	08 80 00 04 	ADD        $4,R1
 20077d0:	11 80 00 04 	LSL        $4,R2
 20077d4:	22 00 00 03 	BREV       $3,R4
 20077d8:	9f 90 99 a0 	MOV        R2,R3         | AND        R4,R3
 20077dc:	78 a8 00 08 	BNZ        @0x020077e8    // 20077e8 <__hi0bits+0x58>
 20077e0:	08 80 00 02 	ADD        $2,R1
 20077e4:	11 80 00 02 	LSL        $2,R2
 20077e8:	14 00 00 00 	CMP        $0,R2
 20077ec:	78 90 00 14 	BLT        @0x02007804    // 2007804 <__hi0bits+0x74>
 20077f0:	08 80 00 01 	ADD        $1,R1
 20077f4:	1a 00 00 02 	BREV       $2,R3
 20077f8:	10 44 c0 00 	AND        R3,R2
 20077fc:	0a 08 00 00 	LDI.Z      0x00000020,R1  // 20 <_rom+0x20>
 2007800:	0a 48 00 20 
 2007804:	ac 00 ea 04 	LW         (SP),R5       | ADD        $4,SP
 2007808:	7b 40 00 00 	RTN

0200780c <__lo0bits>:
 200780c:	9f 88 94 88 	MOV        R1,R3         | LW         (R1),R2
 2007810:	8f 90 89 07 	MOV        R2,R1         | AND        $7,R1
 2007814:	78 88 00 1c 	BZ         @0x02007834    // 2007834 <__lo0bits+0x28>
 2007818:	8f 90 89 01 	MOV        R2,R1         | AND        $1,R1
 200781c:	78 a8 00 80 	BNZ        @0x020078a0    // 20078a0 <__lo0bits+0x94>
 2007820:	8f 90 89 02 	MOV        R2,R1         | AND        $2,R1
 2007824:	78 88 00 84 	BZ         @0x020078ac    // 20078ac <__lo0bits+0xa0>
 2007828:	11 40 00 01 	LSR        $1,R2
 200782c:	95 98 8e 01 	SW         R2,(R3)       | LDI        $1,R1
 2007830:	7b 40 00 00 	RTN
 2007834:	e8 04 ad 00 	SUB        $4,SP         | SW         R5,(SP)
 2007838:	23 40 80 00 	MOV        R2,R4
 200783c:	20 40 ff ff 	AND        $65535,R4
 2007840:	2e 00 00 08 	LDI        $8,R5
 2007844:	78 a8 00 08 	BNZ        @0x02007850    // 2007850 <__lo0bits+0x44>
 2007848:	11 40 00 10 	LSR        $16,R2
 200784c:	ae 18 8e 10 	LDI        $24,R5        | LDI        $16,R1
 2007850:	23 40 80 00 	MOV        R2,R4
 2007854:	20 40 00 ff 	AND        $255,R4
 2007858:	78 a8 00 08 	BNZ        @0x02007864    // 2007864 <__lo0bits+0x58>
 200785c:	11 40 00 08 	LSR        $8,R2
 2007860:	0b 41 40 00 	MOV        R5,R1
 2007864:	a7 90 a1 0f 	MOV        R2,R4         | AND        $15,R4
 2007868:	78 a8 00 08 	BNZ        @0x02007874    // 2007874 <__lo0bits+0x68>
 200786c:	08 80 00 04 	ADD        $4,R1
 2007870:	11 40 00 04 	LSR        $4,R2
 2007874:	a7 90 a1 03 	MOV        R2,R4         | AND        $3,R4
 2007878:	78 a8 00 08 	BNZ        @0x02007884    // 2007884 <__lo0bits+0x78>
 200787c:	08 80 00 02 	ADD        $2,R1
 2007880:	11 40 00 02 	LSR        $2,R2
 2007884:	a7 90 a1 01 	MOV        R2,R4         | AND        $1,R4
 2007888:	78 a8 00 0c 	BNZ        @0x02007898    // 2007898 <__lo0bits+0x8c>
 200788c:	08 80 00 01 	ADD        $1,R1
 2007890:	11 40 00 01 	LSR        $1,R2
 2007894:	78 88 00 0c 	BZ         @0x020078a4    // 20078a4 <__lo0bits+0x98>
 2007898:	95 98 ac 00 	SW         R2,(R3)       | LW         (SP),R5
 200789c:	ea 04 ff 80 	ADD        $4,SP         | RTN
 20078a0:	8e 00 ff 80 	CLR        R1            | RTN
 20078a4:	8e 20 ac 00 	LDI        $32,R1        | LW         (SP),R5
 20078a8:	ea 04 ff 80 	ADD        $4,SP         | RTN
 20078ac:	11 40 00 02 	LSR        $2,R2
 20078b0:	95 98 8e 02 	SW         R2,(R3)       | LDI        $2,R1
 20078b4:	7b 40 00 00 	RTN

020078b8 <__i2b>:
 20078b8:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 20078bc:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 20078c0:	af 88 b7 90 	MOV        R1,R5         | MOV        R2,R6
 20078c4:	1c 84 40 4c 	LW         76(R1),R3
 20078c8:	1c 00 00 00 	CMP        $0,R3
 20078cc:	78 88 00 34 	BZ         @0x02007904    // 2007904 <__i2b+0x4c>
 20078d0:	0c 84 c0 04 	LW         4(R3),R1
 20078d4:	0c 00 00 00 	CMP        $0,R1
 20078d8:	78 88 00 64 	BZ         @0x02007940    // 2007940 <__i2b+0x88>
 20078dc:	14 84 40 00 	LW         (R1),R2
 20078e0:	14 c4 c0 04 	SW         R2,$4(R3)
 20078e4:	16 00 00 00 	CLR        R2
 20078e8:	14 c4 40 0c 	SW         R2,$12(R1)
 20078ec:	34 c4 40 14 	SW         R6,$20(R1)
 20078f0:	16 00 00 01 	LDI        $1,R2
 20078f4:	14 c4 40 10 	SW         R2,$16(R1)
 20078f8:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 20078fc:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2007900:	7b 40 00 00 	RTN
 2007904:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 2007908:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 200790c:	02 00 ac 48 
 2007910:	1b 40 40 00 	MOV        R1,R3
 2007914:	0c c5 40 4c 	SW         R1,$76(R5)
 2007918:	0c 00 00 00 	CMP        $0,R1
 200791c:	78 ab ff b0 	BNZ        @0x020078d0    // 20078d0 <__i2b+0x18>
 2007920:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2007924:	22 40 ef fb 
 2007928:	1e 00 00 00 	CLR        R3
 200792c:	16 00 01 40 	LDI        $320,R2
 2007930:	0a 03 00 40 	LDI        0x0200f056,R1  // 200f056 <_global_impure_ptr+0xe>
 2007934:	0a 40 f0 56 
 2007938:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 200793c:	02 00 ab e0 
 2007940:	9e 1c 96 01 	LDI        $28,R3        | LDI        $1,R2
 2007944:	0b 41 40 00 	MOV        R5,R1
 2007948:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 200794c:	02 00 ac 48 
 2007950:	0c 00 00 00 	CMP        $0,R1
 2007954:	78 8b ff c8 	BZ         @0x02007920    // 2007920 <__i2b+0x68>
 2007958:	16 00 00 01 	LDI        $1,R2
 200795c:	14 c4 40 04 	SW         R2,$4(R1)
 2007960:	16 00 00 02 	LDI        $2,R2
 2007964:	14 c4 40 08 	SW         R2,$8(R1)
 2007968:	16 00 00 00 	CLR        R2
 200796c:	14 c4 40 0c 	SW         R2,$12(R1)
 2007970:	34 c4 40 14 	SW         R6,$20(R1)
 2007974:	16 00 00 01 	LDI        $1,R2
 2007978:	14 c4 40 10 	SW         R2,$16(R1)
 200797c:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2007980:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2007984:	7b 40 00 00 	RTN

02007988 <__multiply>:
 2007988:	e8 38 85 14 	SUB        $56,SP        | SW         R0,$20(SP)
 200798c:	ad 18 b5 1c 	SW         R5,$24(SP)    | SW         R6,$28(SP)
 2007990:	bd 20 c5 24 	SW         R7,$32(SP)    | SW         R8,$36(SP)
 2007994:	cd 28 d5 2c 	SW         R9,$40(SP)    | SW         R10,$44(SP)
 2007998:	dd 30 e5 34 	SW         R11,$48(SP)   | SW         R12,$52(SP)
 200799c:	cf 88 c7 90 	MOV        R1,R9         | MOV        R2,R8
 20079a0:	2b 40 c0 00 	MOV        R3,R5
 20079a4:	34 84 80 10 	LW         16(R2),R6
 20079a8:	3c 84 c0 10 	LW         16(R3),R7
 20079ac:	34 05 c0 00 	CMP        R7,R6
 20079b0:	78 90 00 0c 	BLT        @0x020079c0    // 20079c0 <__multiply+0x38>
 20079b4:	8f b8 bf b0 	MOV        R7,R1         | MOV        R6,R7
 20079b8:	b7 88 af 90 	MOV        R1,R6         | MOV        R2,R5
 20079bc:	43 40 c0 00 	MOV        R3,R8
 20079c0:	54 85 40 04 	LW         4(R5),R10
 20079c4:	8f b8 8a b0 	MOV        R7,R1         | ADD        R6,R1
 20079c8:	97 88 8d 00 	MOV        R1,R2         | SW         R1,(SP)
 20079cc:	0c 85 40 08 	LW         8(R5),R1
 20079d0:	0c 04 80 00 	CMP        R2,R1
 20079d4:	50 90 00 01 	ADD.LT     $1,R10
 20079d8:	14 86 40 4c 	LW         76(R9),R2
 20079dc:	14 00 00 00 	CMP        $0,R2
 20079e0:	78 88 01 ec 	BZ         @0x02007bd0    // 2007bd0 <__multiply+0x248>
 20079e4:	0b 42 80 00 	MOV        R10,R1
 20079e8:	09 80 00 02 	LSL        $2,R1
 20079ec:	92 88 8c 90 	ADD        R1,R2         | LW         (R2),R1
 20079f0:	8d 0c 8b 00 	SW         R1,$12(SP)    | CMP        $0,R1
 20079f4:	78 88 02 18 	BZ         @0x02007c10    // 2007c10 <__multiply+0x288>
 20079f8:	8c 88 8d 90 	LW         (R1),R1       | SW         R1,(R2)
 20079fc:	8c 0c 96 00 	LW         12(SP),R1     | CLR        R2
 2007a00:	14 c4 40 10 	SW         R2,$16(R1)
 2007a04:	14 c4 40 0c 	SW         R2,$12(R1)
 2007a08:	63 40 40 14 	MOV        $20+R1,R12
 2007a0c:	0c 87 40 00 	LW         (SP),R1
 2007a10:	09 80 00 02 	LSL        $2,R1
 2007a14:	df e0 da 88 	MOV        R12,R11       | ADD        R1,R11
 2007a18:	8f e0 e3 d8 	MOV        R12,R1        | CMP        R11,R12
 2007a1c:	78 b8 00 0c 	BNC        @0x02007a2c    // 2007a2c <__multiply+0xa4>
 2007a20:	96 00 95 88 	CLR        R2            | SW         R2,(R1)
 2007a24:	8a 04 8b d8 	ADD        $4,R1         | CMP        R11,R1
 2007a28:	78 9b ff f4 	BC         @0x02007a20    // 2007a20 <__multiply+0x98>
 2007a2c:	0b 41 40 14 	MOV        $20+R5,R1
 2007a30:	0c c7 40 04 	SW         R1,$4(SP)
 2007a34:	39 80 00 02 	LSL        $2,R7
 2007a38:	8a b8 cf 88 	ADD        R7,R1         | MOV        R1,R9
 2007a3c:	40 80 00 14 	ADD        $20,R8
 2007a40:	31 80 00 02 	LSL        $2,R6
 2007a44:	8f c0 8a b0 	MOV        R8,R1         | ADD        R6,R1
 2007a48:	97 88 c3 88 	MOV        R1,R2         | CMP        R1,R8
 2007a4c:	78 b8 00 34 	BNC        @0x02007a84    // 2007a84 <__multiply+0xfc>
 2007a50:	4c 05 40 15 	CMP        $21+R5,R9
 2007a54:	78 b8 00 6c 	BNC        @0x02007ac4    // 2007ac4 <__multiply+0x13c>
 2007a58:	8e 04 8d 08 	LDI        $4,R1         | SW         R1,$8(SP)
 2007a5c:	dd 10 df 90 	SW         R11,$16(SP)   | MOV        R2,R11
 2007a60:	ac c0 b7 a8 	LW         (R8),R5       | MOV        R5,R6
 2007a64:	30 40 ff ff 	AND        $65535,R6
 2007a68:	78 a8 00 f0 	BNZ        @0x02007b5c    // 2007b5c <__multiply+0x1d4>
 2007a6c:	29 40 00 10 	LSR        $16,R5
 2007a70:	78 a8 00 6c 	BNZ        @0x02007ae0    // 2007ae0 <__multiply+0x158>
 2007a74:	c2 04 e2 04 	ADD        $4,R8         | ADD        $4,R12
 2007a78:	44 06 c0 00 	CMP        R11,R8
 2007a7c:	78 9b ff e0 	BC         @0x02007a60    // 2007a60 <__multiply+0xd8>
 2007a80:	5c 87 40 10 	LW         16(SP),R11
 2007a84:	8c 00 8b 01 	LW         (SP),R1       | CMP        $1,R1
 2007a88:	78 90 00 18 	BLT        @0x02007aa4    // 2007aa4 <__multiply+0x11c>
 2007a8c:	da 7c 94 d8 	ADD        $-4,R11       | LW         (R11),R2
 2007a90:	14 00 00 00 	CMP        $0,R2
 2007a94:	78 a8 00 08 	BNZ        @0x02007aa0    // 2007aa0 <__multiply+0x118>
 2007a98:	08 83 ff ff 	ADD        $-1,R1
 2007a9c:	78 ab ff ec 	BNZ        @0x02007a8c    // 2007a8c <__multiply+0x104>
 2007aa0:	0c c7 40 00 	SW         R1,(SP)
 2007aa4:	97 88 8c 0c 	MOV        R1,R2         | LW         12(SP),R1
 2007aa8:	14 c4 40 10 	SW         R2,$16(R1)
 2007aac:	84 14 ac 18 	LW         20(SP),R0     | LW         24(SP),R5
 2007ab0:	b4 1c bc 20 	LW         28(SP),R6     | LW         32(SP),R7
 2007ab4:	c4 24 cc 28 	LW         36(SP),R8     | LW         40(SP),R9
 2007ab8:	d4 2c dc 30 	LW         44(SP),R10    | LW         48(SP),R11
 2007abc:	e4 34 ea 38 	LW         52(SP),R12    | ADD        $56,SP
 2007ac0:	7b 40 00 00 	RTN
 2007ac4:	8f c8 88 a8 	MOV        R9,R1         | SUB        R5,R1
 2007ac8:	0b 40 5f eb 	MOV        $-21+R1,R1
 2007acc:	08 43 ff fc 	AND        $-4,R1
 2007ad0:	0b 40 40 04 	MOV        $4+R1,R1
 2007ad4:	8d 08 dd 10 	SW         R1,$8(SP)     | SW         R11,$16(SP)
 2007ad8:	5b 40 80 00 	MOV        R2,R11
 2007adc:	78 83 ff 80 	BRA        @0x02007a60    // 2007a60 <__multiply+0xd8>
 2007ae0:	8c e0 a7 88 	LW         (R12),R1      | MOV        R1,R4
 2007ae4:	b7 e0 9c 04 	MOV        R12,R6        | LW         4(SP),R3
 2007ae8:	3e 00 00 00 	CLR        R7
 2007aec:	15 04 c0 02 	LH         2(R3),R2
 2007af0:	d7 90 97 a8 	MOV        R2,R10        | MOV        R5,R2
 2007af4:	13 06 80 00 	MPY        R10,R2
 2007af8:	21 40 00 10 	LSR        $16,R4
 2007afc:	92 a0 92 b8 	ADD        R4,R2         | ADD        R7,R2
 2007b00:	b2 04 a7 90 	ADD        $4,R6         | MOV        R2,R4
 2007b04:	21 80 00 10 	LSL        $16,R4
 2007b08:	08 40 ff ff 	AND        $65535,R1
 2007b0c:	20 c4 40 00 	OR         R1,R4
 2007b10:	a5 b4 9a 04 	SW         R4,$-4(R6)    | ADD        $4,R3
 2007b14:	24 85 80 00 	LW         (R6),R4
 2007b18:	0d 04 ff fc 	LH         -4(R3),R1
 2007b1c:	bf 88 8f a8 	MOV        R1,R7         | MOV        R5,R1
 2007b20:	0b 05 c0 00 	MPY        R7,R1
 2007b24:	3b 41 00 00 	MOV        R4,R7
 2007b28:	38 40 ff ff 	AND        $65535,R7
 2007b2c:	08 85 c0 00 	ADD        R7,R1
 2007b30:	11 40 00 10 	LSR        $16,R2
 2007b34:	8a 90 bf 88 	ADD        R2,R1         | MOV        R1,R7
 2007b38:	39 40 00 10 	LSR        $16,R7
 2007b3c:	1c 06 40 00 	CMP        R9,R3
 2007b40:	78 9b ff a8 	BC         @0x02007aec    // 2007aec <__multiply+0x164>
 2007b44:	97 e0 9c 08 	MOV        R12,R2        | LW         8(SP),R3
 2007b48:	92 98 8d 90 	ADD        R3,R2         | SW         R1,(R2)
 2007b4c:	c2 04 e2 04 	ADD        $4,R8         | ADD        $4,R12
 2007b50:	44 06 c0 00 	CMP        R11,R8
 2007b54:	78 9b ff 08 	BC         @0x02007a60    // 2007a60 <__multiply+0xd8>
 2007b58:	78 83 ff 24 	BRA        @0x02007a80    // 2007a80 <__multiply+0xf8>
 2007b5c:	af e0 a4 04 	MOV        R12,R5        | LW         4(SP),R4
 2007b60:	3e 00 00 00 	CLR        R7
 2007b64:	8c a0 9c a8 	LW         (R4),R1       | LW         (R5),R3
 2007b68:	13 40 40 00 	MOV        R1,R2
 2007b6c:	10 40 ff ff 	AND        $65535,R2
 2007b70:	13 05 80 00 	MPY        R6,R2
 2007b74:	53 40 c0 00 	MOV        R3,R10
 2007b78:	50 40 ff ff 	AND        $65535,R10
 2007b7c:	92 d0 92 b8 	ADD        R10,R2        | ADD        R7,R2
 2007b80:	20 80 00 04 	ADD        $4,R4
 2007b84:	09 40 00 10 	LSR        $16,R1
 2007b88:	0b 05 80 00 	MPY        R6,R1
 2007b8c:	19 40 00 10 	LSR        $16,R3
 2007b90:	8a 98 9f 90 	ADD        R3,R1         | MOV        R2,R3
 2007b94:	19 40 00 10 	LSR        $16,R3
 2007b98:	8a 98 bf 88 	ADD        R3,R1         | MOV        R1,R7
 2007b9c:	39 40 00 10 	LSR        $16,R7
 2007ba0:	28 80 00 04 	ADD        $4,R5
 2007ba4:	09 80 00 10 	LSL        $16,R1
 2007ba8:	10 40 ff ff 	AND        $65535,R2
 2007bac:	08 c4 80 00 	OR         R2,R1
 2007bb0:	8d ac a3 c8 	SW         R1,$-4(R5)    | CMP        R9,R4
 2007bb4:	78 9b ff ac 	BC         @0x02007b64    // 2007b64 <__multiply+0x1dc>
 2007bb8:	8f e0 94 08 	MOV        R12,R1        | LW         8(SP),R2
 2007bbc:	8a 90 bd 88 	ADD        R2,R1         | SW         R7,(R1)
 2007bc0:	2c 86 00 00 	LW         (R8),R5
 2007bc4:	29 40 00 10 	LSR        $16,R5
 2007bc8:	78 8b fe a8 	BZ         @0x02007a74    // 2007a74 <__multiply+0xec>
 2007bcc:	78 83 ff 10 	BRA        @0x02007ae0    // 2007ae0 <__multiply+0x158>
 2007bd0:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 2007bd4:	0b 42 40 00 	MOV        R9,R1
 2007bd8:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2007bdc:	02 00 ac 48 
 2007be0:	13 40 40 00 	MOV        R1,R2
 2007be4:	0c c6 40 4c 	SW         R1,$76(R9)
 2007be8:	0c 00 00 00 	CMP        $0,R1
 2007bec:	78 ab fd f4 	BNZ        @0x020079e4    // 20079e4 <__multiply+0x5c>
 2007bf0:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2007bf4:	22 40 ef fb 
 2007bf8:	1e 00 00 00 	CLR        R3
 2007bfc:	16 00 01 5d 	LDI        $349,R2
 2007c00:	0a 03 00 40 	LDI        0x0200f056,R1  // 200f056 <_global_impure_ptr+0xe>
 2007c04:	0a 40 f0 56 
 2007c08:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 2007c0c:	02 00 ab e0 
 2007c10:	96 01 de 01 	LDI        $1,R2         | LDI        $1,R11
 2007c14:	59 86 80 00 	LSL        R10,R11
 2007c18:	1b 42 c0 05 	MOV        $5+R11,R3
 2007c1c:	19 80 00 02 	LSL        $2,R3
 2007c20:	0b 42 40 00 	MOV        R9,R1
 2007c24:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2007c28:	02 00 ac 48 
 2007c2c:	8d 0c 8b 00 	SW         R1,$12(SP)    | CMP        $0,R1
 2007c30:	78 8b ff bc 	BZ         @0x02007bf0    // 2007bf0 <__multiply+0x268>
 2007c34:	54 c4 40 04 	SW         R10,$4(R1)
 2007c38:	5c c4 40 08 	SW         R11,$8(R1)
 2007c3c:	8c 0c 96 00 	LW         12(SP),R1     | CLR        R2
 2007c40:	14 c4 40 10 	SW         R2,$16(R1)
 2007c44:	14 c4 40 0c 	SW         R2,$12(R1)
 2007c48:	63 40 40 14 	MOV        $20+R1,R12
 2007c4c:	0c 87 40 00 	LW         (SP),R1
 2007c50:	09 80 00 02 	LSL        $2,R1
 2007c54:	df e0 da 88 	MOV        R12,R11       | ADD        R1,R11
 2007c58:	8f e0 e3 d8 	MOV        R12,R1        | CMP        R11,R12
 2007c5c:	78 9b fd c0 	BC         @0x02007a20    // 2007a20 <__multiply+0x98>
 2007c60:	78 83 fd c8 	BRA        @0x02007a2c    // 2007a2c <__multiply+0xa4>

02007c64 <__pow5mult>:
 2007c64:	e8 14 85 00 	SUB        $20,SP        | SW         R0,(SP)
 2007c68:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2007c6c:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2007c70:	c7 88 af 98 	MOV        R1,R8         | MOV        R3,R5
 2007c74:	99 03 bf 90 	AND        $3,R3         | MOV        R2,R7
 2007c78:	78 a8 00 a4 	BNZ        @0x02007d20    // 2007d20 <__pow5mult+0xbc>
 2007c7c:	29 c0 00 02 	ASR        $2,R5
 2007c80:	78 88 00 68 	BZ         @0x02007cec    // 2007cec <__pow5mult+0x88>
 2007c84:	34 86 00 48 	LW         72(R8),R6
 2007c88:	34 00 00 00 	CMP        $0,R6
 2007c8c:	78 88 00 b8 	BZ         @0x02007d48    // 2007d48 <__pow5mult+0xe4>
 2007c90:	97 a8 91 01 	MOV        R5,R2         | AND        $1,R2
 2007c94:	78 a8 00 1c 	BNZ        @0x02007cb4    // 2007cb4 <__pow5mult+0x50>
 2007c98:	29 c0 00 01 	ASR        $1,R5
 2007c9c:	78 88 00 4c 	BZ         @0x02007cec    // 2007cec <__pow5mult+0x88>
 2007ca0:	8c b0 8b 00 	LW         (R6),R1       | CMP        $0,R1
 2007ca4:	78 88 00 54 	BZ         @0x02007cfc    // 2007cfc <__pow5mult+0x98>
 2007ca8:	33 40 40 00 	MOV        R1,R6
 2007cac:	97 a8 91 01 	MOV        R5,R2         | AND        $1,R2
 2007cb0:	78 8b ff e4 	BZ         @0x02007c98    // 2007c98 <__pow5mult+0x34>
 2007cb4:	9f b0 97 b8 	MOV        R6,R3         | MOV        R7,R2
 2007cb8:	0b 42 00 00 	MOV        R8,R1
 2007cbc:	87 fa fc f8 	JSR        0x02007988     // 2007988 <__multiply>
 2007cc0:	02 00 79 88 
 2007cc4:	3c 00 00 00 	CMP        $0,R7
 2007cc8:	78 88 00 4c 	BZ         @0x02007d18    // 2007d18 <__pow5mult+0xb4>
 2007ccc:	1c 85 c0 04 	LW         4(R7),R3
 2007cd0:	19 80 00 02 	LSL        $2,R3
 2007cd4:	14 86 00 4c 	LW         76(R8),R2
 2007cd8:	92 98 9c 90 	ADD        R3,R2         | LW         (R2),R3
 2007cdc:	9d b8 bd 90 	SW         R3,(R7)       | SW         R7,(R2)
 2007ce0:	3b 40 40 00 	MOV        R1,R7
 2007ce4:	29 c0 00 01 	ASR        $1,R5
 2007ce8:	78 ab ff b4 	BNZ        @0x02007ca0    // 2007ca0 <__pow5mult+0x3c>
 2007cec:	8f b8 84 00 	MOV        R7,R1         | LW         (SP),R0
 2007cf0:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2007cf4:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2007cf8:	ea 14 ff 80 	ADD        $20,SP        | RTN
 2007cfc:	9f b0 97 b0 	MOV        R6,R3         | MOV        R6,R2
 2007d00:	0b 42 00 00 	MOV        R8,R1
 2007d04:	87 fa fc f8 	JSR        0x02007988     // 2007988 <__multiply>
 2007d08:	02 00 79 88 
 2007d0c:	8d b0 96 00 	SW         R1,(R6)       | CLR        R2
 2007d10:	95 88 b7 88 	SW         R2,(R1)       | MOV        R1,R6
 2007d14:	78 83 ff 94 	BRA        @0x02007cac    // 2007cac <__pow5mult+0x48>
 2007d18:	3b 40 40 00 	MOV        R1,R7
 2007d1c:	78 83 ff 78 	BRA        @0x02007c98    // 2007c98 <__pow5mult+0x34>
 2007d20:	18 83 ff ff 	ADD        $-1,R3
 2007d24:	19 80 00 02 	LSL        $2,R3
 2007d28:	32 03 00 40 	LDI        0x0200f094,R6  // 200f094 <p05.0>
 2007d2c:	32 40 f0 94 
 2007d30:	b2 98 a6 00 	ADD        R3,R6         | CLR        R4
 2007d34:	1c 85 80 00 	LW         (R6),R3
 2007d38:	87 fa fc f8 	JSR        0x02007430     // 2007430 <__multadd>
 2007d3c:	02 00 74 30 
 2007d40:	3b 40 40 00 	MOV        R1,R7
 2007d44:	78 83 ff 34 	BRA        @0x02007c7c    // 2007c7c <__pow5mult+0x18>
 2007d48:	0c 86 00 4c 	LW         76(R8),R1
 2007d4c:	0c 00 00 00 	CMP        $0,R1
 2007d50:	78 88 00 40 	BZ         @0x02007d94    // 2007d94 <__pow5mult+0x130>
 2007d54:	34 84 40 04 	LW         4(R1),R6
 2007d58:	34 00 00 00 	CMP        $0,R6
 2007d5c:	78 88 00 70 	BZ         @0x02007dd0    // 2007dd0 <__pow5mult+0x16c>
 2007d60:	14 85 80 00 	LW         (R6),R2
 2007d64:	14 c4 40 04 	SW         R2,$4(R1)
 2007d68:	0e 00 00 00 	CLR        R1
 2007d6c:	0c c5 80 0c 	SW         R1,$12(R6)
 2007d70:	16 00 02 71 	LDI        $625,R2
 2007d74:	14 c5 80 14 	SW         R2,$20(R6)
 2007d78:	16 00 00 01 	LDI        $1,R2
 2007d7c:	14 c5 80 10 	SW         R2,$16(R6)
 2007d80:	34 c6 00 48 	SW         R6,$72(R8)
 2007d84:	0c c5 80 00 	SW         R1,(R6)
 2007d88:	97 a8 91 01 	MOV        R5,R2         | AND        $1,R2
 2007d8c:	78 8b ff 08 	BZ         @0x02007c98    // 2007c98 <__pow5mult+0x34>
 2007d90:	78 83 ff 20 	BRA        @0x02007cb4    // 2007cb4 <__pow5mult+0x50>
 2007d94:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 2007d98:	0b 42 00 00 	MOV        R8,R1
 2007d9c:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2007da0:	02 00 ac 48 
 2007da4:	0c c6 00 4c 	SW         R1,$76(R8)
 2007da8:	0c 00 00 00 	CMP        $0,R1
 2007dac:	78 ab ff a4 	BNZ        @0x02007d54    // 2007d54 <__pow5mult+0xf0>
 2007db0:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2007db4:	22 40 ef fb 
 2007db8:	1e 00 00 00 	CLR        R3
 2007dbc:	16 00 01 40 	LDI        $320,R2
 2007dc0:	0a 03 00 40 	LDI        0x0200f056,R1  // 200f056 <_global_impure_ptr+0xe>
 2007dc4:	0a 40 f0 56 
 2007dc8:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 2007dcc:	02 00 ab e0 
 2007dd0:	9e 1c 96 01 	LDI        $28,R3        | LDI        $1,R2
 2007dd4:	0b 42 00 00 	MOV        R8,R1
 2007dd8:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2007ddc:	02 00 ac 48 
 2007de0:	b7 88 8b 00 	MOV        R1,R6         | CMP        $0,R1
 2007de4:	78 8b ff c8 	BZ         @0x02007db0    // 2007db0 <__pow5mult+0x14c>
 2007de8:	0e 00 00 01 	LDI        $1,R1
 2007dec:	0c c5 80 04 	SW         R1,$4(R6)
 2007df0:	0e 00 00 02 	LDI        $2,R1
 2007df4:	0c c5 80 08 	SW         R1,$8(R6)
 2007df8:	0e 00 00 00 	CLR        R1
 2007dfc:	0c c5 80 0c 	SW         R1,$12(R6)
 2007e00:	16 00 02 71 	LDI        $625,R2
 2007e04:	14 c5 80 14 	SW         R2,$20(R6)
 2007e08:	16 00 00 01 	LDI        $1,R2
 2007e0c:	14 c5 80 10 	SW         R2,$16(R6)
 2007e10:	34 c6 00 48 	SW         R6,$72(R8)
 2007e14:	0c c5 80 00 	SW         R1,(R6)
 2007e18:	78 83 ff 6c 	BRA        @0x02007d88    // 2007d88 <__pow5mult+0x124>

02007e1c <__lshift>:
 2007e1c:	e8 28 85 04 	SUB        $40,SP        | SW         R0,$4(SP)
 2007e20:	ad 08 b5 0c 	SW         R5,$8(SP)     | SW         R6,$12(SP)
 2007e24:	bd 10 c5 14 	SW         R7,$16(SP)    | SW         R8,$20(SP)
 2007e28:	cd 18 d5 1c 	SW         R9,$24(SP)    | SW         R10,$28(SP)
 2007e2c:	dd 20 e5 24 	SW         R11,$32(SP)   | SW         R12,$36(SP)
 2007e30:	b7 88 d7 90 	MOV        R1,R6         | MOV        R2,R10
 2007e34:	cf 98 bf 98 	MOV        R3,R9         | MOV        R3,R7
 2007e38:	39 c0 00 05 	ASR        $5,R7
 2007e3c:	2c 84 80 04 	LW         4(R2),R5
 2007e40:	0c 84 80 10 	LW         16(R2),R1
 2007e44:	97 b8 92 88 	MOV        R7,R2         | ADD        R1,R2
 2007e48:	95 00 df 91 	SW         R2,(SP)       | MOV        $1+R2,R11
 2007e4c:	0c 86 80 08 	LW         8(R10),R1
 2007e50:	0c 06 c0 00 	CMP        R11,R1
 2007e54:	78 b0 00 0c 	BGE        @0x02007e64    // 2007e64 <__lshift+0x48>
 2007e58:	aa 01 8a 88 	ADD        $1,R5         | ADD        R1,R1
 2007e5c:	0c 06 c0 00 	CMP        R11,R1
 2007e60:	78 93 ff f4 	BLT        @0x02007e58    // 2007e58 <__lshift+0x3c>
 2007e64:	14 85 80 4c 	LW         76(R6),R2
 2007e68:	14 00 00 00 	CMP        $0,R2
 2007e6c:	78 88 01 10 	BZ         @0x02007f80    // 2007f80 <__lshift+0x164>
 2007e70:	0b 41 40 00 	MOV        R5,R1
 2007e74:	09 80 00 02 	LSL        $2,R1
 2007e78:	9f 90 9a 88 	MOV        R2,R3         | ADD        R1,R3
 2007e7c:	8c 98 8b 00 	LW         (R3),R1       | CMP        $0,R1
 2007e80:	78 88 01 3c 	BZ         @0x02007fc0    // 2007fc0 <__lshift+0x1a4>
 2007e84:	a4 88 a5 98 	LW         (R1),R4       | SW         R4,(R3)
 2007e88:	1e 00 00 00 	CLR        R3
 2007e8c:	1c c4 40 10 	SW         R3,$16(R1)
 2007e90:	1c c4 40 0c 	SW         R3,$12(R1)
 2007e94:	33 40 40 14 	MOV        $20+R1,R6
 2007e98:	3c 00 00 01 	CMP        $1,R7
 2007e9c:	78 90 00 20 	BLT        @0x02007ec0    // 2007ec0 <__lshift+0xa4>
 2007ea0:	38 80 00 05 	ADD        $5,R7
 2007ea4:	39 80 00 02 	LSL        $2,R7
 2007ea8:	a7 88 a2 b8 	MOV        R1,R4         | ADD        R7,R4
 2007eac:	1b 41 80 00 	MOV        R6,R3
 2007eb0:	9a 04 ae 00 	ADD        $4,R3         | CLR        R5
 2007eb4:	ad 9c 9b a0 	SW         R5,$-4(R3)    | CMP        R4,R3
 2007eb8:	78 ab ff f4 	BNZ        @0x02007eb0    // 2007eb0 <__lshift+0x94>
 2007ebc:	30 85 ff ec 	ADD        $-20+R7,R6
 2007ec0:	23 42 80 14 	MOV        $20+R10,R4
 2007ec4:	1c 86 80 10 	LW         16(R10),R3
 2007ec8:	19 80 00 02 	LSL        $2,R3
 2007ecc:	c7 a0 c2 98 	MOV        R4,R8         | ADD        R3,R8
 2007ed0:	48 40 00 1f 	AND        $31,R9
 2007ed4:	78 88 00 84 	BZ         @0x02007f5c    // 2007f5c <__lshift+0x140>
 2007ed8:	e6 20 e0 c8 	LDI        $32,R12       | SUB        R9,R12
 2007edc:	bf b0 ae 00 	MOV        R6,R7         | CLR        R5
 2007ee0:	ba 04 9c a0 	ADD        $4,R7         | LW         (R4),R3
 2007ee4:	19 86 40 00 	LSL        R9,R3
 2007ee8:	18 c5 40 00 	OR         R5,R3
 2007eec:	9d bc a2 04 	SW         R3,$-4(R7)    | ADD        $4,R4
 2007ef0:	2c 85 3f fc 	LW         -4(R4),R5
 2007ef4:	29 47 00 00 	LSR        R12,R5
 2007ef8:	24 06 00 00 	CMP        R8,R4
 2007efc:	78 9b ff e0 	BC         @0x02007ee0    // 2007ee0 <__lshift+0xc4>
 2007f00:	1e 00 00 04 	LDI        $4,R3
 2007f04:	44 06 80 15 	CMP        $21+R10,R8
 2007f08:	78 98 00 10 	BC         @0x02007f1c    // 2007f1c <__lshift+0x100>
 2007f0c:	40 06 80 00 	SUB        R10,R8
 2007f10:	1b 42 1f eb 	MOV        $-21+R8,R3
 2007f14:	18 43 ff fc 	AND        $-4,R3
 2007f18:	1b 40 c0 04 	MOV        $4+R3,R3
 2007f1c:	b2 98 ad b0 	ADD        R3,R6         | SW         R5,(R6)
 2007f20:	2c 00 00 00 	CMP        $0,R5
 2007f24:	78 88 00 04 	BZ         @0x02007f2c    // 2007f2c <__lshift+0x110>
 2007f28:	5c c7 40 00 	SW         R11,(SP)
 2007f2c:	1c 87 40 00 	LW         (SP),R3
 2007f30:	1c c4 40 10 	SW         R3,$16(R1)
 2007f34:	1c 86 80 04 	LW         4(R10),R3
 2007f38:	19 80 00 02 	LSL        $2,R3
 2007f3c:	92 98 9c 90 	ADD        R3,R2         | LW         (R2),R3
 2007f40:	9d d0 d5 90 	SW         R3,(R10)      | SW         R10,(R2)
 2007f44:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 2007f48:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 2007f4c:	c4 14 cc 18 	LW         20(SP),R8     | LW         24(SP),R9
 2007f50:	d4 1c dc 20 	LW         28(SP),R10    | LW         32(SP),R11
 2007f54:	e4 24 ea 28 	LW         36(SP),R12    | ADD        $40,SP
 2007f58:	7b 40 00 00 	RTN
 2007f5c:	a2 04 b2 04 	ADD        $4,R4         | ADD        $4,R6
 2007f60:	9c a4 9d b4 	LW         -4(R4),R3     | SW         R3,$-4(R6)
 2007f64:	24 06 00 00 	CMP        R8,R4
 2007f68:	78 bb ff c0 	BNC        @0x02007f2c    // 2007f2c <__lshift+0x110>
 2007f6c:	a2 04 b2 04 	ADD        $4,R4         | ADD        $4,R6
 2007f70:	9c a4 9d b4 	LW         -4(R4),R3     | SW         R3,$-4(R6)
 2007f74:	24 06 00 00 	CMP        R8,R4
 2007f78:	78 9b ff e0 	BC         @0x02007f5c    // 2007f5c <__lshift+0x140>
 2007f7c:	78 83 ff ac 	BRA        @0x02007f2c    // 2007f2c <__lshift+0x110>
 2007f80:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 2007f84:	0b 41 80 00 	MOV        R6,R1
 2007f88:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2007f8c:	02 00 ac 48 
 2007f90:	13 40 40 00 	MOV        R1,R2
 2007f94:	0c c5 80 4c 	SW         R1,$76(R6)
 2007f98:	0c 00 00 00 	CMP        $0,R1
 2007f9c:	78 ab fe d0 	BNZ        @0x02007e70    // 2007e70 <__lshift+0x54>
 2007fa0:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2007fa4:	22 40 ef fb 
 2007fa8:	1e 00 00 00 	CLR        R3
 2007fac:	16 00 01 d9 	LDI        $473,R2
 2007fb0:	0a 03 00 40 	LDI        0x0200f056,R1  // 200f056 <_global_impure_ptr+0xe>
 2007fb4:	0a 40 f0 56 
 2007fb8:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 2007fbc:	02 00 ab e0 
 2007fc0:	96 01 c6 01 	LDI        $1,R2         | LDI        $1,R8
 2007fc4:	41 85 40 00 	LSL        R5,R8
 2007fc8:	1b 42 00 05 	MOV        $5+R8,R3
 2007fcc:	19 80 00 02 	LSL        $2,R3
 2007fd0:	0b 41 80 00 	MOV        R6,R1
 2007fd4:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2007fd8:	02 00 ac 48 
 2007fdc:	0c 00 00 00 	CMP        $0,R1
 2007fe0:	78 8b ff bc 	BZ         @0x02007fa0    // 2007fa0 <__lshift+0x184>
 2007fe4:	2c c4 40 04 	SW         R5,$4(R1)
 2007fe8:	44 c4 40 08 	SW         R8,$8(R1)
 2007fec:	14 85 80 4c 	LW         76(R6),R2
 2007ff0:	78 83 fe 94 	BRA        @0x02007e88    // 2007e88 <__lshift+0x6c>

02007ff4 <__mcmp>:
 2007ff4:	e8 08 ad 00 	SUB        $8,SP         | SW         R5,(SP)
 2007ff8:	b5 04 af 88 	SW         R6,$4(SP)     | MOV        R1,R5
 2007ffc:	0c 84 40 10 	LW         16(R1),R1
 2008000:	1c 84 80 10 	LW         16(R2),R3
 2008004:	08 04 c0 00 	SUB        R3,R1
 2008008:	78 a8 00 2c 	BNZ        @0x02008038    // 2008038 <__mcmp+0x44>
 200800c:	28 80 00 14 	ADD        $20,R5
 2008010:	19 80 00 02 	LSL        $2,R3
 2008014:	a7 98 9f a8 	MOV        R3,R4         | MOV        R5,R3
 2008018:	9a a0 92 14 	ADD        R4,R3         | ADD        $20,R2
 200801c:	10 85 00 00 	ADD        R4,R2
 2008020:	9a 7c 92 7c 	ADD        $-4,R3        | ADD        $-4,R2
 2008024:	a4 90 b4 98 	LW         (R2),R4       | LW         (R3),R6
 2008028:	34 05 00 00 	CMP        R4,R6
 200802c:	78 a8 00 10 	BNZ        @0x02008040    // 2008040 <__mcmp+0x4c>
 2008030:	2c 04 c0 00 	CMP        R3,R5
 2008034:	78 9b ff e8 	BC         @0x02008020    // 2008020 <__mcmp+0x2c>
 2008038:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200803c:	ea 08 ff 80 	ADD        $8,SP         | RTN
 2008040:	0e 00 00 01 	LDI        $1,R1
 2008044:	78 bb ff f0 	BNC        @0x02008038    // 2008038 <__mcmp+0x44>
 2008048:	8e ff ac 00 	LDI        $-1,R1        | LW         (SP),R5
 200804c:	b4 04 ea 08 	LW         4(SP),R6      | ADD        $8,SP
 2008050:	7b 40 00 00 	RTN

02008054 <__mdiff>:
 2008054:	e8 2c 85 08 	SUB        $44,SP        | SW         R0,$8(SP)
 2008058:	ad 0c b5 10 	SW         R5,$12(SP)    | SW         R6,$16(SP)
 200805c:	bd 14 c5 18 	SW         R7,$20(SP)    | SW         R8,$24(SP)
 2008060:	cd 1c d5 20 	SW         R9,$28(SP)    | SW         R10,$32(SP)
 2008064:	dd 24 e5 28 	SW         R11,$36(SP)   | SW         R12,$40(SP)
 2008068:	c7 88 b7 90 	MOV        R1,R8         | MOV        R2,R6
 200806c:	63 40 c0 00 	MOV        R3,R12
 2008070:	3c 84 80 10 	LW         16(R2),R7
 2008074:	0c 84 c0 10 	LW         16(R3),R1
 2008078:	38 04 40 00 	SUB        R1,R7
 200807c:	78 a8 00 70 	BNZ        @0x020080f0    // 20080f0 <__mdiff+0x9c>
 2008080:	13 40 80 14 	MOV        $20+R2,R2
 2008084:	09 80 00 02 	LSL        $2,R1
 2008088:	9f 90 9a 88 	MOV        R2,R3         | ADD        R1,R3
 200808c:	23 43 00 14 	MOV        $20+R12,R4
 2008090:	20 84 40 00 	ADD        R1,R4
 2008094:	9a 7c ac 98 	ADD        $-4,R3        | LW         (R3),R5
 2008098:	a2 7c 8c a0 	ADD        $-4,R4        | LW         (R4),R1
 200809c:	2c 04 40 00 	CMP        R1,R5
 20080a0:	78 a8 01 d0 	BNZ        @0x02008274    // 2008274 <__mdiff+0x220>
 20080a4:	14 04 c0 00 	CMP        R3,R2
 20080a8:	78 9b ff e8 	BC         @0x02008094    // 2008094 <__mdiff+0x40>
 20080ac:	14 86 00 4c 	LW         76(R8),R2
 20080b0:	14 00 00 00 	CMP        $0,R2
 20080b4:	78 88 02 b4 	BZ         @0x0200836c    // 200836c <__mdiff+0x318>
 20080b8:	8c 90 8b 00 	LW         (R2),R1       | CMP        $0,R1
 20080bc:	78 88 02 6c 	BZ         @0x0200832c    // 200832c <__mdiff+0x2d8>
 20080c0:	9c 88 9d 90 	LW         (R1),R3       | SW         R3,(R2)
 20080c4:	16 00 00 00 	CLR        R2
 20080c8:	14 c4 40 0c 	SW         R2,$12(R1)
 20080cc:	1e 00 00 01 	LDI        $1,R3
 20080d0:	1c c4 40 10 	SW         R3,$16(R1)
 20080d4:	14 c4 40 14 	SW         R2,$20(R1)
 20080d8:	84 08 ac 0c 	LW         8(SP),R0      | LW         12(SP),R5
 20080dc:	b4 10 bc 14 	LW         16(SP),R6     | LW         20(SP),R7
 20080e0:	c4 18 cc 1c 	LW         24(SP),R8     | LW         28(SP),R9
 20080e4:	d4 20 dc 24 	LW         32(SP),R10    | LW         36(SP),R11
 20080e8:	e4 28 ea 2c 	LW         40(SP),R12    | ADD        $44,SP
 20080ec:	7b 40 00 00 	RTN
 20080f0:	3e 00 00 00 	CLR        R7
 20080f4:	78 b0 00 08 	BGE        @0x02008100    // 2008100 <__mdiff+0xac>
 20080f8:	8f b0 b7 e0 	MOV        R6,R1         | MOV        R12,R6
 20080fc:	e7 88 be 01 	MOV        R1,R12        | LDI        $1,R7
 2008100:	2c 85 80 04 	LW         4(R6),R5
 2008104:	0c 86 00 4c 	LW         76(R8),R1
 2008108:	0c 00 00 00 	CMP        $0,R1
 200810c:	78 88 01 74 	BZ         @0x02008284    // 2008284 <__mdiff+0x230>
 2008110:	1b 41 40 00 	MOV        R5,R3
 2008114:	19 80 00 02 	LSL        $2,R3
 2008118:	8a 98 97 88 	ADD        R3,R1         | MOV        R1,R2
 200811c:	8c 88 8b 00 	LW         (R1),R1       | CMP        $0,R1
 2008120:	78 88 01 9c 	BZ         @0x020082c0    // 20082c0 <__mdiff+0x26c>
 2008124:	9c 88 9d 90 	LW         (R1),R3       | SW         R3,(R2)
 2008128:	16 00 00 00 	CLR        R2
 200812c:	14 c4 40 10 	SW         R2,$16(R1)
 2008130:	3c c4 40 0c 	SW         R7,$12(R1)
 2008134:	4c 85 80 10 	LW         16(R6),R9
 2008138:	3b 41 80 14 	MOV        $20+R6,R7
 200813c:	bd 04 97 c8 	SW         R7,$4(SP)     | MOV        R9,R2
 2008140:	11 80 00 02 	LSL        $2,R2
 2008144:	d7 b8 d2 90 	MOV        R7,R10        | ADD        R2,R10
 2008148:	2b 43 00 14 	MOV        $20+R12,R5
 200814c:	14 87 00 10 	LW         16(R12),R2
 2008150:	11 80 00 02 	LSL        $2,R2
 2008154:	df a8 da 90 	MOV        R5,R11        | ADD        R2,R11
 2008158:	13 40 40 14 	MOV        $20+R1,R2
 200815c:	95 00 c7 90 	SW         R2,(SP)       | MOV        R2,R8
 2008160:	36 00 00 00 	CLR        R6
 2008164:	94 b8 a4 a8 	LW         (R7),R2       | LW         (R5),R4
 2008168:	1b 40 80 00 	MOV        R2,R3
 200816c:	18 40 ff ff 	AND        $65535,R3
 2008170:	9a b0 b7 a0 	ADD        R6,R3         | MOV        R4,R6
 2008174:	30 40 ff ff 	AND        $65535,R6
 2008178:	98 b0 ba 04 	SUB        R6,R3         | ADD        $4,R7
 200817c:	28 80 00 04 	ADD        $4,R5
 2008180:	11 40 00 10 	LSR        $16,R2
 2008184:	21 40 00 10 	LSR        $16,R4
 2008188:	90 a0 a7 98 	SUB        R4,R2         | MOV        R3,R4
 200818c:	21 c0 00 10 	ASR        $16,R4
 2008190:	92 a0 b7 90 	ADD        R4,R2         | MOV        R2,R6
 2008194:	31 c0 00 10 	ASR        $16,R6
 2008198:	40 80 00 04 	ADD        $4,R8
 200819c:	11 80 00 10 	LSL        $16,R2
 20081a0:	18 40 ff ff 	AND        $65535,R3
 20081a4:	10 c4 c0 00 	OR         R3,R2
 20081a8:	95 c4 ab d8 	SW         R2,$-4(R8)    | CMP        R11,R5
 20081ac:	78 9b ff b4 	BC         @0x02008164    // 2008164 <__mdiff+0x110>
 20081b0:	2b 43 00 15 	MOV        $21+R12,R5
 20081b4:	a7 d8 a0 e0 	MOV        R11,R4        | SUB        R12,R4
 20081b8:	23 41 1f eb 	MOV        $-21+R4,R4
 20081bc:	21 40 00 02 	LSR        $2,R4
 20081c0:	3b 41 00 00 	MOV        R4,R7
 20081c4:	39 80 00 02 	LSL        $2,R7
 20081c8:	5c 05 40 00 	CMP        R5,R11
 20081cc:	3a 18 00 00 	CLR.C      $0,R7
 20081d0:	9c 00 9a b8 	LW         (SP),R3       | ADD        R7,R3
 20081d4:	5c 05 40 00 	CMP        R5,R11
 20081d8:	78 98 00 90 	BC         @0x0200826c    // 200826c <__mdiff+0x218>
 20081dc:	20 80 00 01 	ADD        $1,R4
 20081e0:	21 80 00 02 	LSL        $2,R4
 20081e4:	ac 04 aa a0 	LW         4(SP),R5      | ADD        R4,R5
 20081e8:	bc 00 ba a0 	LW         (SP),R7       | ADD        R4,R7
 20081ec:	2c 06 80 00 	CMP        R10,R5
 20081f0:	78 b8 00 48 	BNC        @0x0200823c    // 200823c <__mdiff+0x1e8>
 20081f4:	a7 b8 9f a8 	MOV        R7,R4         | MOV        R5,R3
 20081f8:	94 98 c7 90 	LW         (R3),R2       | MOV        R2,R8
 20081fc:	40 40 ff ff 	AND        $65535,R8
 2008200:	c2 b0 9a 04 	ADD        R6,R8         | ADD        $4,R3
 2008204:	11 40 00 10 	LSR        $16,R2
 2008208:	33 42 00 00 	MOV        R8,R6
 200820c:	31 c0 00 10 	ASR        $16,R6
 2008210:	92 b0 b7 90 	ADD        R6,R2         | MOV        R2,R6
 2008214:	31 c0 00 10 	ASR        $16,R6
 2008218:	20 80 00 04 	ADD        $4,R4
 200821c:	11 80 00 10 	LSL        $16,R2
 2008220:	40 40 ff ff 	AND        $65535,R8
 2008224:	10 c6 00 00 	OR         R8,R2
 2008228:	95 a4 9b d0 	SW         R2,$-4(R4)    | CMP        R10,R3
 200822c:	78 9b ff c8 	BC         @0x020081f8    // 20081f8 <__mdiff+0x1a4>
 2008230:	d2 7f d0 a8 	ADD        $-1,R10       | SUB        R5,R10
 2008234:	d1 7c 9f b8 	AND        $-4,R10       | MOV        R7,R3
 2008238:	18 86 80 00 	ADD        R10,R3
 200823c:	14 00 00 00 	CMP        $0,R2
 2008240:	78 a8 00 0c 	BNZ        @0x02008250    // 2008250 <__mdiff+0x1fc>
 2008244:	ca 7f 9a 7c 	ADD        $-1,R9        | ADD        $-4,R3
 2008248:	94 98 93 00 	LW         (R3),R2       | CMP        $0,R2
 200824c:	78 8b ff f4 	BZ         @0x02008244    // 2008244 <__mdiff+0x1f0>
 2008250:	4c c4 40 10 	SW         R9,$16(R1)
 2008254:	84 08 ac 0c 	LW         8(SP),R0      | LW         12(SP),R5
 2008258:	b4 10 bc 14 	LW         16(SP),R6     | LW         20(SP),R7
 200825c:	c4 18 cc 1c 	LW         24(SP),R8     | LW         28(SP),R9
 2008260:	d4 20 dc 24 	LW         32(SP),R10    | LW         36(SP),R11
 2008264:	e4 28 ea 2c 	LW         40(SP),R12    | ADD        $44,SP
 2008268:	7b 40 00 00 	RTN
 200826c:	26 00 00 04 	LDI        $4,R4
 2008270:	78 83 ff 70 	BRA        @0x020081e4    // 20081e4 <__mdiff+0x190>
 2008274:	78 bb fe 88 	BNC        @0x02008100    // 2008100 <__mdiff+0xac>
 2008278:	8f b0 b7 e0 	MOV        R6,R1         | MOV        R12,R6
 200827c:	e7 88 be 01 	MOV        R1,R12        | LDI        $1,R7
 2008280:	78 83 fe 7c 	BRA        @0x02008100    // 2008100 <__mdiff+0xac>
 2008284:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 2008288:	0b 42 00 00 	MOV        R8,R1
 200828c:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2008290:	02 00 ac 48 
 2008294:	0c c6 00 4c 	SW         R1,$76(R8)
 2008298:	0c 00 00 00 	CMP        $0,R1
 200829c:	78 ab fe 70 	BNZ        @0x02008110    // 2008110 <__mdiff+0xbc>
 20082a0:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 20082a4:	22 40 ef fb 
 20082a8:	1e 00 00 00 	CLR        R3
 20082ac:	16 00 02 40 	LDI        $576,R2
 20082b0:	0a 03 00 40 	LDI        0x0200f056,R1  // 200f056 <_global_impure_ptr+0xe>
 20082b4:	0a 40 f0 56 
 20082b8:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 20082bc:	02 00 ab e0 
 20082c0:	96 01 ce 01 	LDI        $1,R2         | LDI        $1,R9
 20082c4:	49 85 40 00 	LSL        R5,R9
 20082c8:	1b 42 40 05 	MOV        $5+R9,R3
 20082cc:	19 80 00 02 	LSL        $2,R3
 20082d0:	0b 42 00 00 	MOV        R8,R1
 20082d4:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 20082d8:	02 00 ac 48 
 20082dc:	0c 00 00 00 	CMP        $0,R1
 20082e0:	78 8b ff bc 	BZ         @0x020082a0    // 20082a0 <__mdiff+0x24c>
 20082e4:	2c c4 40 04 	SW         R5,$4(R1)
 20082e8:	4c c4 40 08 	SW         R9,$8(R1)
 20082ec:	16 00 00 00 	CLR        R2
 20082f0:	14 c4 40 10 	SW         R2,$16(R1)
 20082f4:	3c c4 40 0c 	SW         R7,$12(R1)
 20082f8:	4c 85 80 10 	LW         16(R6),R9
 20082fc:	3b 41 80 14 	MOV        $20+R6,R7
 2008300:	bd 04 97 c8 	SW         R7,$4(SP)     | MOV        R9,R2
 2008304:	11 80 00 02 	LSL        $2,R2
 2008308:	d7 b8 d2 90 	MOV        R7,R10        | ADD        R2,R10
 200830c:	2b 43 00 14 	MOV        $20+R12,R5
 2008310:	14 87 00 10 	LW         16(R12),R2
 2008314:	11 80 00 02 	LSL        $2,R2
 2008318:	df a8 da 90 	MOV        R5,R11        | ADD        R2,R11
 200831c:	13 40 40 14 	MOV        $20+R1,R2
 2008320:	95 00 c7 90 	SW         R2,(SP)       | MOV        R2,R8
 2008324:	36 00 00 00 	CLR        R6
 2008328:	78 83 fe 38 	BRA        @0x02008164    // 2008164 <__mdiff+0x110>
 200832c:	9e 18 96 01 	LDI        $24,R3        | LDI        $1,R2
 2008330:	0b 42 00 00 	MOV        R8,R1
 2008334:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2008338:	02 00 ac 48 
 200833c:	0c 00 00 00 	CMP        $0,R1
 2008340:	78 88 00 48 	BZ         @0x0200838c    // 200838c <__mdiff+0x338>
 2008344:	16 00 00 00 	CLR        R2
 2008348:	14 c4 40 04 	SW         R2,$4(R1)
 200834c:	16 00 00 01 	LDI        $1,R2
 2008350:	14 c4 40 08 	SW         R2,$8(R1)
 2008354:	16 00 00 00 	CLR        R2
 2008358:	14 c4 40 0c 	SW         R2,$12(R1)
 200835c:	1e 00 00 01 	LDI        $1,R3
 2008360:	1c c4 40 10 	SW         R3,$16(R1)
 2008364:	14 c4 40 14 	SW         R2,$20(R1)
 2008368:	78 83 fd 6c 	BRA        @0x020080d8    // 20080d8 <__mdiff+0x84>
 200836c:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 2008370:	0b 42 00 00 	MOV        R8,R1
 2008374:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2008378:	02 00 ac 48 
 200837c:	13 40 40 00 	MOV        R1,R2
 2008380:	0c c6 00 4c 	SW         R1,$76(R8)
 2008384:	0c 00 00 00 	CMP        $0,R1
 2008388:	78 ab fd 2c 	BNZ        @0x020080b8    // 20080b8 <__mdiff+0x64>
 200838c:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2008390:	22 40 ef fb 
 2008394:	1e 00 00 00 	CLR        R3
 2008398:	16 00 02 32 	LDI        $562,R2
 200839c:	0a 03 00 40 	LDI        0x0200f056,R1  // 200f056 <_global_impure_ptr+0xe>
 20083a0:	0a 40 f0 56 
 20083a4:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 20083a8:	02 00 ab e0 

020083ac <__ulp>:
 20083ac:	12 00 0f fe 	BREV       $4094,R2
 20083b0:	08 44 80 00 	AND        R2,R1
 20083b4:	12 00 03 3f 	BREV       $831,R2
 20083b8:	8a 90 8b 01 	ADD        R2,R1         | CMP        $1,R1
 20083bc:	78 90 00 04 	BLT        @0x020083c4    // 20083c4 <__ulp+0x18>
 20083c0:	96 00 ff 80 	CLR        R2            | RTN
 20083c4:	13 40 5f ff 	MOV        $-1+R1,R2
 20083c8:	11 03 ff ff 	XOR        $-1,R2
 20083cc:	11 c0 00 14 	ASR        $20,R2
 20083d0:	14 00 00 14 	CMP        $20,R2
 20083d4:	78 b0 00 0c 	BGE        @0x020083e4    // 20083e4 <__ulp+0x38>
 20083d8:	0e 08 00 00 	LDI        $524288,R1
 20083dc:	09 c4 80 00 	ASR        R2,R1
 20083e0:	96 00 ff 80 	CLR        R2            | RTN
 20083e4:	0e 00 00 00 	CLR        R1
 20083e8:	1b 40 9f ec 	MOV        $-20+R2,R3
 20083ec:	1c 00 00 1f 	CMP        $31,R3
 20083f0:	78 b0 00 0c 	BGE        @0x02008400    // 2008400 <__ulp+0x54>
 20083f4:	12 00 00 01 	BREV       $1,R2
 20083f8:	11 44 c0 00 	LSR        R3,R2
 20083fc:	7b 40 00 00 	RTN
 2008400:	96 01 ff 80 	LDI        $1,R2         | RTN

02008404 <__b2d>:
 2008404:	e8 18 ad 00 	SUB        $24,SP        | SW         R5,(SP)
 2008408:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 200840c:	c5 0c cd 10 	SW         R8,$12(SP)    | SW         R9,$16(SP)
 2008410:	54 c7 40 14 	SW         R10,$20(SP)
 2008414:	2b 40 40 14 	MOV        $20+R1,R5
 2008418:	0c 84 40 10 	LW         16(R1),R1
 200841c:	09 80 00 02 	LSL        $2,R1
 2008420:	b7 a8 b2 88 	MOV        R5,R6         | ADD        R1,R6
 2008424:	cf b4 a4 b4 	MOV        $-4+R6,R9     | LW         -4(R6),R4
 2008428:	0b 41 00 00 	MOV        R4,R1
 200842c:	08 43 00 00 	AND        $-65536,R1
 2008430:	8f a0 d6 08 	MOV        R4,R1         | LDI        $8,R10
 2008434:	1e 00 00 00 	CLR        R3
 2008438:	78 a8 00 08 	BNZ        @0x02008444    // 2008444 <__b2d+0x40>
 200843c:	09 80 00 10 	LSL        $16,R1
 2008440:	d6 18 9e 10 	LDI        $24,R10       | LDI        $16,R3
 2008444:	42 00 00 ff 	BREV       $255,R8
 2008448:	bf 88 b9 c0 	MOV        R1,R7         | AND        R8,R7
 200844c:	78 a8 00 08 	BNZ        @0x02008458    // 2008458 <__b2d+0x54>
 2008450:	09 80 00 08 	LSL        $8,R1
 2008454:	1b 42 80 00 	MOV        R10,R3
 2008458:	42 00 00 0f 	BREV       $15,R8
 200845c:	bf 88 b9 c0 	MOV        R1,R7         | AND        R8,R7
 2008460:	78 a8 00 08 	BNZ        @0x0200846c    // 200846c <__b2d+0x68>
 2008464:	18 80 00 04 	ADD        $4,R3
 2008468:	09 80 00 04 	LSL        $4,R1
 200846c:	42 00 00 03 	BREV       $3,R8
 2008470:	bf 88 b9 c0 	MOV        R1,R7         | AND        R8,R7
 2008474:	78 a8 00 08 	BNZ        @0x02008480    // 2008480 <__b2d+0x7c>
 2008478:	18 80 00 02 	ADD        $2,R3
 200847c:	09 80 00 02 	LSL        $2,R1
 2008480:	0c 00 00 00 	CMP        $0,R1
 2008484:	78 90 00 10 	BLT        @0x02008498    // 2008498 <__b2d+0x94>
 2008488:	18 80 00 01 	ADD        $1,R3
 200848c:	3a 00 00 02 	BREV       $2,R7
 2008490:	08 45 c0 00 	AND        R7,R1
 2008494:	78 88 00 c0 	BZ         @0x02008558    // 2008558 <__b2d+0x154>
 2008498:	8e 20 bf 88 	LDI        $32,R1        | MOV        R1,R7
 200849c:	b8 98 bd 90 	SUB        R3,R7         | SW         R7,(R2)
 20084a0:	1c 00 00 0b 	CMP        $11,R3
 20084a4:	78 90 00 60 	BLT        @0x02008508    // 2008508 <__b2d+0x104>
 20084a8:	9a 75 ab c8 	ADD        $-11,R3       | CMP        R9,R5
 20084ac:	78 b8 00 28 	BNC        @0x020084d8    // 20084d8 <__b2d+0xd4>
 20084b0:	14 85 bf f8 	LW         -8(R6),R2
 20084b4:	1c 00 00 00 	CMP        $0,R3
 20084b8:	78 a8 00 f8 	BNZ        @0x020085b4    // 20085b4 <__b2d+0x1b0>
 20084bc:	1a 00 0f fc 	BREV       $4092,R3
 20084c0:	0b 41 00 00 	MOV        R4,R1
 20084c4:	08 c4 c0 00 	OR         R3,R1
 20084c8:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 20084cc:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 20084d0:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 20084d4:	ea 18 ff 80 	ADD        $24,SP        | RTN
 20084d8:	97 98 9b 00 	MOV        R3,R2         | CMP        $0,R3
 20084dc:	78 8b ff dc 	BZ         @0x020084bc    // 20084bc <__b2d+0xb8>
 20084e0:	13 41 00 00 	MOV        R4,R2
 20084e4:	11 84 c0 00 	LSL        R3,R2
 20084e8:	1a 00 0f fc 	BREV       $4092,R3
 20084ec:	0b 40 80 00 	MOV        R2,R1
 20084f0:	08 c4 c0 00 	OR         R3,R1
 20084f4:	96 00 ac 00 	CLR        R2            | LW         (SP),R5
 20084f8:	b4 04 bc 08 	LW         4(SP),R6      | LW         8(SP),R7
 20084fc:	c4 0c cc 10 	LW         12(SP),R8     | LW         16(SP),R9
 2008500:	d4 14 ea 18 	LW         20(SP),R10    | ADD        $24,SP
 2008504:	7b 40 00 00 	RTN
 2008508:	96 0b 90 98 	LDI        $11,R2        | SUB        R3,R2
 200850c:	0b 41 00 00 	MOV        R4,R1
 2008510:	09 44 80 00 	LSR        R2,R1
 2008514:	3a 00 0f fc 	BREV       $4092,R7
 2008518:	08 c5 c0 00 	OR         R7,R1
 200851c:	2c 06 40 00 	CMP        R9,R5
 2008520:	78 b8 00 24 	BNC        @0x02008548    // 2008548 <__b2d+0x144>
 2008524:	2c 85 bf f8 	LW         -8(R6),R5
 2008528:	29 44 80 00 	LSR        R2,R5
 200852c:	13 41 00 00 	MOV        R4,R2
 2008530:	11 84 c0 15 	LSL        $21+R3,R2
 2008534:	10 c5 40 00 	OR         R5,R2
 2008538:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200853c:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 2008540:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 2008544:	ea 18 ff 80 	ADD        $24,SP        | RTN
 2008548:	ae 00 97 a0 	CLR        R5            | MOV        R4,R2
 200854c:	11 84 c0 15 	LSL        $21+R3,R2
 2008550:	10 c5 40 00 	OR         R5,R2
 2008554:	78 83 ff e0 	BRA        @0x02008538    // 2008538 <__b2d+0x134>
 2008558:	8d 90 9e 15 	SW         R1,(R2)       | LDI        $21,R3
 200855c:	2c 06 40 00 	CMP        R9,R5
 2008560:	78 bb ff 7c 	BNC        @0x020084e0    // 20084e0 <__b2d+0xdc>
 2008564:	3b 41 9f f8 	MOV        $-8+R6,R7
 2008568:	14 85 bf f8 	LW         -8(R6),R2
 200856c:	b6 0b 9e 15 	LDI        $11,R6        | LDI        $21,R3
 2008570:	0b 41 00 00 	MOV        R4,R1
 2008574:	09 84 c0 00 	LSL        R3,R1
 2008578:	23 40 80 00 	MOV        R2,R4
 200857c:	21 45 80 00 	LSR        R6,R4
 2008580:	08 c5 00 00 	OR         R4,R1
 2008584:	22 00 0f fc 	BREV       $4092,R4
 2008588:	08 c5 00 00 	OR         R4,R1
 200858c:	11 84 c0 00 	LSL        R3,R2
 2008590:	2c 05 c0 00 	CMP        R7,R5
 2008594:	78 bb ff 30 	BNC        @0x020084c8    // 20084c8 <__b2d+0xc4>
 2008598:	1c 85 ff fc 	LW         -4(R7),R3
 200859c:	19 45 80 00 	LSR        R6,R3
 20085a0:	10 c4 c0 00 	OR         R3,R2
 20085a4:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 20085a8:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 20085ac:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 20085b0:	ea 18 ff 80 	ADD        $24,SP        | RTN
 20085b4:	3b 41 9f f8 	MOV        $-8+R6,R7
 20085b8:	88 98 b7 88 	SUB        R3,R1         | MOV        R1,R6
 20085bc:	78 83 ff b0 	BRA        @0x02008570    // 2008570 <__b2d+0x16c>

020085c0 <__d2b>:
 20085c0:	e8 1c 85 00 	SUB        $28,SP        | SW         R0,(SP)
 20085c4:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 20085c8:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 20085cc:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 20085d0:	bf 88 b7 90 	MOV        R1,R7         | MOV        R2,R6
 20085d4:	c7 98 cf a0 	MOV        R3,R8         | MOV        R4,R9
 20085d8:	14 84 40 4c 	LW         76(R1),R2
 20085dc:	14 00 00 00 	CMP        $0,R2
 20085e0:	78 88 02 5c 	BZ         @0x02008840    // 2008840 <__d2b+0x280>
 20085e4:	0c 84 80 04 	LW         4(R2),R1
 20085e8:	0c 00 00 00 	CMP        $0,R1
 20085ec:	78 88 02 e8 	BZ         @0x020088d8    // 20088d8 <__d2b+0x318>
 20085f0:	1c 84 40 00 	LW         (R1),R3
 20085f4:	1c c4 80 04 	SW         R3,$4(R2)
 20085f8:	16 00 00 00 	CLR        R2
 20085fc:	14 c4 40 10 	SW         R2,$16(R1)
 2008600:	14 c4 40 0c 	SW         R2,$12(R1)
 2008604:	1e 0f ff ff 	LDI        $1048575,R3
 2008608:	bf b0 b9 98 	MOV        R6,R7         | AND        R3,R7
 200860c:	13 41 80 00 	MOV        R6,R2
 2008610:	11 40 00 14 	LSR        $20,R2
 2008614:	10 40 07 ff 	AND        $2047,R2
 2008618:	78 88 00 08 	BZ         @0x02008624    // 2008624 <__d2b+0x64>
 200861c:	1b 40 c0 01 	MOV        $1+R3,R3
 2008620:	38 c4 c0 00 	OR         R3,R7
 2008624:	44 00 00 00 	CMP        $0,R8
 2008628:	78 88 00 74 	BZ         @0x020086a0    // 20086a0 <__d2b+0xe0>
 200862c:	b7 c0 b1 07 	MOV        R8,R6         | AND        $7,R6
 2008630:	9f c0 b3 00 	MOV        R8,R3         | CMP        $0,R6
 2008634:	78 88 01 9c 	BZ         @0x020087d4    // 20087d4 <__d2b+0x214>
 2008638:	18 40 00 01 	AND        $1,R3
 200863c:	78 a8 02 88 	BNZ        @0x020088c8    // 20088c8 <__d2b+0x308>
 2008640:	9f c0 99 02 	MOV        R8,R3         | AND        $2,R3
 2008644:	a7 c0 9b 00 	MOV        R8,R4         | CMP        $0,R3
 2008648:	78 88 02 f0 	BZ         @0x0200893c    // 200893c <__d2b+0x37c>
 200864c:	21 40 00 01 	LSR        $1,R4
 2008650:	1b 41 c0 00 	MOV        R7,R3
 2008654:	19 80 00 1f 	LSL        $31,R3
 2008658:	36 00 00 01 	LDI        $1,R6
 200865c:	20 c4 c0 00 	OR         R3,R4
 2008660:	24 c4 40 14 	SW         R4,$20(R1)
 2008664:	39 45 80 00 	LSR        R6,R7
 2008668:	3c c4 40 18 	SW         R7,$24(R1)
 200866c:	9e 02 bb 00 	LDI        $2,R3         | CMP        $0,R7
 2008670:	78 88 00 54 	BZ         @0x020086c8    // 20086c8 <__d2b+0x108>
 2008674:	1c c4 40 10 	SW         R3,$16(R1)
 2008678:	14 00 00 00 	CMP        $0,R2
 200867c:	78 88 00 58 	BZ         @0x020086d8    // 20086d8 <__d2b+0x118>
 2008680:	10 83 fb cd 	ADD        $-1075,R2
 2008684:	92 b0 95 c8 	ADD        R6,R2         | SW         R2,(R9)
 2008688:	96 35 90 b0 	LDI        $53,R2        | SUB        R6,R2
 200868c:	95 a8 84 00 	SW         R2,(R5)       | LW         (SP),R0
 2008690:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2008694:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2008698:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 200869c:	ea 1c ff 80 	ADD        $28,SP        | RTN
 20086a0:	9f b8 99 07 	MOV        R7,R3         | AND        $7,R3
 20086a4:	1b 41 c0 00 	MOV        R7,R3
 20086a8:	78 88 00 cc 	BZ         @0x02008778    // 2008778 <__d2b+0x1b8>
 20086ac:	99 01 b6 20 	AND        $1,R3         | LDI        $32,R6
 20086b0:	78 a8 00 10 	BNZ        @0x020086c4    // 20086c4 <__d2b+0x104>
 20086b4:	9f b8 99 02 	MOV        R7,R3         | AND        $2,R3
 20086b8:	78 88 02 a0 	BZ         @0x0200895c    // 200895c <__d2b+0x39c>
 20086bc:	39 40 00 01 	LSR        $1,R7
 20086c0:	36 00 00 21 	LDI        $33,R6
 20086c4:	3c c4 40 14 	SW         R7,$20(R1)
 20086c8:	1e 00 00 01 	LDI        $1,R3
 20086cc:	1c c4 40 10 	SW         R3,$16(R1)
 20086d0:	14 00 00 00 	CMP        $0,R2
 20086d4:	78 ab ff a8 	BNZ        @0x02008680    // 2008680 <__d2b+0xc0>
 20086d8:	30 83 fb ce 	ADD        $-1074,R6
 20086dc:	b5 c8 a7 98 	SW         R6,(R9)       | MOV        R3,R4
 20086e0:	21 80 00 05 	LSL        $5,R4
 20086e4:	19 80 00 02 	LSL        $2,R3
 20086e8:	b7 88 b2 98 	MOV        R1,R6         | ADD        R3,R6
 20086ec:	1c 85 80 10 	LW         16(R6),R3
 20086f0:	33 40 c0 00 	MOV        R3,R6
 20086f4:	30 43 00 00 	AND        $-65536,R6
 20086f8:	46 00 00 08 	LDI        $8,R8
 20086fc:	78 a8 00 08 	BNZ        @0x02008708    // 2008708 <__d2b+0x148>
 2008700:	19 80 00 10 	LSL        $16,R3
 2008704:	c6 18 96 10 	LDI        $24,R8        | LDI        $16,R2
 2008708:	3a 00 00 ff 	BREV       $255,R7
 200870c:	b7 98 b1 b8 	MOV        R3,R6         | AND        R7,R6
 2008710:	78 a8 00 08 	BNZ        @0x0200871c    // 200871c <__d2b+0x15c>
 2008714:	19 80 00 08 	LSL        $8,R3
 2008718:	13 42 00 00 	MOV        R8,R2
 200871c:	3a 00 00 0f 	BREV       $15,R7
 2008720:	b7 98 b1 b8 	MOV        R3,R6         | AND        R7,R6
 2008724:	78 a8 00 08 	BNZ        @0x02008730    // 2008730 <__d2b+0x170>
 2008728:	10 80 00 04 	ADD        $4,R2
 200872c:	19 80 00 04 	LSL        $4,R3
 2008730:	3a 00 00 03 	BREV       $3,R7
 2008734:	b7 98 b1 b8 	MOV        R3,R6         | AND        R7,R6
 2008738:	78 a8 00 08 	BNZ        @0x02008744    // 2008744 <__d2b+0x184>
 200873c:	10 80 00 02 	ADD        $2,R2
 2008740:	19 80 00 02 	LSL        $2,R3
 2008744:	1c 00 00 00 	CMP        $0,R3
 2008748:	78 90 00 14 	BLT        @0x02008760    // 2008760 <__d2b+0x1a0>
 200874c:	10 80 00 01 	ADD        $1,R2
 2008750:	32 00 00 02 	BREV       $2,R6
 2008754:	18 45 80 00 	AND        R6,R3
 2008758:	12 08 00 00 	LDI.Z      0x00000020,R2  // 20 <_rom+0x20>
 200875c:	12 48 00 20 
 2008760:	9f a0 98 90 	MOV        R4,R3         | SUB        R2,R3
 2008764:	9d a8 84 00 	SW         R3,(R5)       | LW         (SP),R0
 2008768:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200876c:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2008770:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 2008774:	ea 1c ff 80 	ADD        $28,SP        | RTN
 2008778:	18 40 ff ff 	AND        $65535,R3
 200877c:	78 a8 00 fc 	BNZ        @0x0200887c    // 200887c <__d2b+0x2bc>
 2008780:	23 41 c0 00 	MOV        R7,R4
 2008784:	21 40 00 10 	LSR        $16,R4
 2008788:	9f a0 d6 18 	MOV        R4,R3         | LDI        $24,R10
 200878c:	36 00 00 10 	LDI        $16,R6
 2008790:	1c 00 00 00 	CMP        $0,R3
 2008794:	78 a8 00 08 	BNZ        @0x020087a0    // 20087a0 <__d2b+0x1e0>
 2008798:	21 40 00 08 	LSR        $8,R4
 200879c:	33 42 80 00 	MOV        R10,R6
 20087a0:	9f a0 99 0f 	MOV        R4,R3         | AND        $15,R3
 20087a4:	78 a8 00 08 	BNZ        @0x020087b0    // 20087b0 <__d2b+0x1f0>
 20087a8:	30 80 00 04 	ADD        $4,R6
 20087ac:	21 40 00 04 	LSR        $4,R4
 20087b0:	9f a0 99 03 	MOV        R4,R3         | AND        $3,R3
 20087b4:	78 a8 00 08 	BNZ        @0x020087c0    // 20087c0 <__d2b+0x200>
 20087b8:	30 80 00 02 	ADD        $2,R6
 20087bc:	21 40 00 02 	LSR        $2,R4
 20087c0:	9f a0 99 01 	MOV        R4,R3         | AND        $1,R3
 20087c4:	78 88 01 60 	BZ         @0x02008928    // 2008928 <__d2b+0x368>
 20087c8:	b2 20 bf a0 	ADD        $32,R6        | MOV        R4,R7
 20087cc:	3c c4 40 14 	SW         R7,$20(R1)
 20087d0:	78 83 fe f4 	BRA        @0x020086c8    // 20086c8 <__d2b+0x108>
 20087d4:	18 40 ff ff 	AND        $65535,R3
 20087d8:	a7 c0 d6 08 	MOV        R8,R4         | LDI        $8,R10
 20087dc:	1c 00 00 00 	CMP        $0,R3
 20087e0:	78 a8 00 08 	BNZ        @0x020087ec    // 20087ec <__d2b+0x22c>
 20087e4:	21 40 00 10 	LSR        $16,R4
 20087e8:	d6 18 b6 10 	LDI        $24,R10       | LDI        $16,R6
 20087ec:	1b 41 00 00 	MOV        R4,R3
 20087f0:	18 40 00 ff 	AND        $255,R3
 20087f4:	78 a8 00 08 	BNZ        @0x02008800    // 2008800 <__d2b+0x240>
 20087f8:	21 40 00 08 	LSR        $8,R4
 20087fc:	33 42 80 00 	MOV        R10,R6
 2008800:	9f a0 99 0f 	MOV        R4,R3         | AND        $15,R3
 2008804:	78 a8 00 08 	BNZ        @0x02008810    // 2008810 <__d2b+0x250>
 2008808:	30 80 00 04 	ADD        $4,R6
 200880c:	21 40 00 04 	LSR        $4,R4
 2008810:	9f a0 99 03 	MOV        R4,R3         | AND        $3,R3
 2008814:	78 88 00 78 	BZ         @0x02008890    // 2008890 <__d2b+0x2d0>
 2008818:	9f a0 99 01 	MOV        R4,R3         | AND        $1,R3
 200881c:	78 88 00 80 	BZ         @0x020088a0    // 20088a0 <__d2b+0x2e0>
 2008820:	34 00 00 00 	CMP        $0,R6
 2008824:	78 a8 00 84 	BNZ        @0x020088ac    // 20088ac <__d2b+0x2ec>
 2008828:	24 c4 40 14 	SW         R4,$20(R1)
 200882c:	36 00 00 00 	CLR        R6
 2008830:	3c c4 40 18 	SW         R7,$24(R1)
 2008834:	9e 02 bb 00 	LDI        $2,R3         | CMP        $0,R7
 2008838:	78 ab fe 38 	BNZ        @0x02008674    // 2008674 <__d2b+0xb4>
 200883c:	78 83 fe 88 	BRA        @0x020086c8    // 20086c8 <__d2b+0x108>
 2008840:	9e 21 96 04 	LDI        $33,R3        | LDI        $4,R2
 2008844:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 2008848:	02 00 ac 48 
 200884c:	13 40 40 00 	MOV        R1,R2
 2008850:	0c c5 c0 4c 	SW         R1,$76(R7)
 2008854:	0c 00 00 00 	CMP        $0,R1
 2008858:	78 ab fd 88 	BNZ        @0x020085e4    // 20085e4 <__d2b+0x24>
 200885c:	22 03 00 40 	LDI        0x0200effb,R4  // 200effb <blanks.1+0x1d>
 2008860:	22 40 ef fb 
 2008864:	1e 00 00 00 	CLR        R3
 2008868:	16 00 03 0a 	LDI        $778,R2
 200886c:	0a 03 00 40 	LDI        0x0200f056,R1  // 200f056 <_global_impure_ptr+0xe>
 2008870:	0a 40 f0 56 
 2008874:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 2008878:	02 00 ab e0 
 200887c:	1b 41 c0 00 	MOV        R7,R3
 2008880:	18 40 00 ff 	AND        $255,R3
 2008884:	a7 b8 d6 08 	MOV        R7,R4         | LDI        $8,R10
 2008888:	33 42 00 00 	MOV        R8,R6
 200888c:	78 83 ff 00 	BRA        @0x02008790    // 2008790 <__d2b+0x1d0>
 2008890:	30 80 00 02 	ADD        $2,R6
 2008894:	21 40 00 02 	LSR        $2,R4
 2008898:	9f a0 99 01 	MOV        R4,R3         | AND        $1,R3
 200889c:	78 a8 00 0c 	BNZ        @0x020088ac    // 20088ac <__d2b+0x2ec>
 20088a0:	30 80 00 01 	ADD        $1,R6
 20088a4:	21 40 00 01 	LSR        $1,R4
 20088a8:	78 88 00 c0 	BZ         @0x0200896c    // 200896c <__d2b+0x3ac>
 20088ac:	c6 20 c0 b0 	LDI        $32,R8        | SUB        R6,R8
 20088b0:	1b 41 c0 00 	MOV        R7,R3
 20088b4:	19 86 00 00 	LSL        R8,R3
 20088b8:	20 c4 c0 00 	OR         R3,R4
 20088bc:	24 c4 40 14 	SW         R4,$20(R1)
 20088c0:	39 45 80 00 	LSR        R6,R7
 20088c4:	78 83 fd a0 	BRA        @0x02008668    // 2008668 <__d2b+0xa8>
 20088c8:	23 42 00 00 	MOV        R8,R4
 20088cc:	24 c4 40 14 	SW         R4,$20(R1)
 20088d0:	36 00 00 00 	CLR        R6
 20088d4:	78 83 ff 58 	BRA        @0x02008830    // 2008830 <__d2b+0x270>
 20088d8:	9e 1c 96 01 	LDI        $28,R3        | LDI        $1,R2
 20088dc:	0b 41 c0 00 	MOV        R7,R1
 20088e0:	87 fa fc f8 	JSR        0x0200ac48     // 200ac48 <_calloc_r>
 20088e4:	02 00 ac 48 
 20088e8:	0c 00 00 00 	CMP        $0,R1
 20088ec:	78 8b ff 6c 	BZ         @0x0200885c    // 200885c <__d2b+0x29c>
 20088f0:	16 00 00 01 	LDI        $1,R2
 20088f4:	14 c4 40 04 	SW         R2,$4(R1)
 20088f8:	16 00 00 02 	LDI        $2,R2
 20088fc:	14 c4 40 08 	SW         R2,$8(R1)
 2008900:	16 00 00 00 	CLR        R2
 2008904:	14 c4 40 10 	SW         R2,$16(R1)
 2008908:	14 c4 40 0c 	SW         R2,$12(R1)
 200890c:	1e 0f ff ff 	LDI        $1048575,R3
 2008910:	bf b0 b9 98 	MOV        R6,R7         | AND        R3,R7
 2008914:	13 41 80 00 	MOV        R6,R2
 2008918:	11 40 00 14 	LSR        $20,R2
 200891c:	10 40 07 ff 	AND        $2047,R2
 2008920:	78 ab fc f8 	BNZ        @0x0200861c    // 200861c <__d2b+0x5c>
 2008924:	78 83 fc fc 	BRA        @0x02008624    // 2008624 <__d2b+0x64>
 2008928:	21 40 00 01 	LSR        $1,R4
 200892c:	78 88 00 54 	BZ         @0x02008984    // 2008984 <__d2b+0x3c4>
 2008930:	b2 21 bf a0 	ADD        $33,R6        | MOV        R4,R7
 2008934:	3c c4 40 14 	SW         R7,$20(R1)
 2008938:	78 83 fd 8c 	BRA        @0x020086c8    // 20086c8 <__d2b+0x108>
 200893c:	21 40 00 02 	LSR        $2,R4
 2008940:	1b 41 c0 00 	MOV        R7,R3
 2008944:	19 80 00 1e 	LSL        $30,R3
 2008948:	36 00 00 02 	LDI        $2,R6
 200894c:	20 c4 c0 00 	OR         R3,R4
 2008950:	24 c4 40 14 	SW         R4,$20(R1)
 2008954:	39 45 80 00 	LSR        R6,R7
 2008958:	78 83 fd 0c 	BRA        @0x02008668    // 2008668 <__d2b+0xa8>
 200895c:	39 40 00 02 	LSR        $2,R7
 2008960:	36 00 00 22 	LDI        $34,R6
 2008964:	3c c4 40 14 	SW         R7,$20(R1)
 2008968:	78 83 fd 5c 	BRA        @0x020086c8    // 20086c8 <__d2b+0x108>
 200896c:	9f b8 a7 c0 	MOV        R7,R3         | MOV        R8,R4
 2008970:	36 00 00 20 	LDI        $32,R6
 2008974:	20 c4 c0 00 	OR         R3,R4
 2008978:	24 c4 40 14 	SW         R4,$20(R1)
 200897c:	39 45 80 00 	LSR        R6,R7
 2008980:	78 83 fc e4 	BRA        @0x02008668    // 2008668 <__d2b+0xa8>
 2008984:	36 00 00 40 	LDI        $64,R6
 2008988:	3c c4 40 14 	SW         R7,$20(R1)
 200898c:	78 83 fd 38 	BRA        @0x020086c8    // 20086c8 <__d2b+0x108>

02008990 <__ratio>:
 2008990:	e8 28 85 04 	SUB        $40,SP        | SW         R0,$4(SP)
 2008994:	ad 08 b5 0c 	SW         R5,$8(SP)     | SW         R6,$12(SP)
 2008998:	bd 10 c5 14 	SW         R7,$16(SP)    | SW         R8,$20(SP)
 200899c:	cd 18 d5 1c 	SW         R9,$24(SP)    | SW         R10,$28(SP)
 20089a0:	dd 20 e5 24 	SW         R11,$32(SP)   | SW         R12,$36(SP)
 20089a4:	c7 88 af 90 	MOV        R1,R8         | MOV        R2,R5
 20089a8:	13 43 40 00 	MOV        SP,R2
 20089ac:	87 fa fc f8 	JSR        0x02008404     // 2008404 <__b2d>
 20089b0:	02 00 84 04 
 20089b4:	5b 41 40 14 	MOV        $20+R5,R11
 20089b8:	4c 85 40 10 	LW         16(R5),R9
 20089bc:	03 42 40 00 	MOV        R9,R0
 20089c0:	01 80 00 02 	LSL        $2,R0
 20089c4:	d7 d8 d2 80 	MOV        R11,R10       | ADD        R0,R10
 20089c8:	a7 d4 bc d4 	MOV        $-4+R10,R4    | LW         -4(R10),R7
 20089cc:	03 41 c0 00 	MOV        R7,R0
 20089d0:	00 43 00 00 	AND        $-65536,R0
 20089d4:	87 b8 e6 08 	MOV        R7,R0         | LDI        $8,R12
 20089d8:	36 00 00 00 	CLR        R6
 20089dc:	78 a8 00 08 	BNZ        @0x020089e8    // 20089e8 <__ratio+0x58>
 20089e0:	01 80 00 10 	LSL        $16,R0
 20089e4:	e6 18 b6 10 	LDI        $24,R12       | LDI        $16,R6
 20089e8:	2a 00 00 ff 	BREV       $255,R5
 20089ec:	9f 80 99 a8 	MOV        R0,R3         | AND        R5,R3
 20089f0:	78 a8 00 08 	BNZ        @0x020089fc    // 20089fc <__ratio+0x6c>
 20089f4:	01 80 00 08 	LSL        $8,R0
 20089f8:	33 43 00 00 	MOV        R12,R6
 20089fc:	2a 00 00 0f 	BREV       $15,R5
 2008a00:	9f 80 99 a8 	MOV        R0,R3         | AND        R5,R3
 2008a04:	78 a8 00 08 	BNZ        @0x02008a10    // 2008a10 <__ratio+0x80>
 2008a08:	30 80 00 04 	ADD        $4,R6
 2008a0c:	01 80 00 04 	LSL        $4,R0
 2008a10:	2a 00 00 03 	BREV       $3,R5
 2008a14:	9f 80 99 a8 	MOV        R0,R3         | AND        R5,R3
 2008a18:	78 a8 00 08 	BNZ        @0x02008a24    // 2008a24 <__ratio+0x94>
 2008a1c:	30 80 00 02 	ADD        $2,R6
 2008a20:	01 80 00 02 	LSL        $2,R0
 2008a24:	04 00 00 00 	CMP        $0,R0
 2008a28:	78 90 00 10 	BLT        @0x02008a3c    // 2008a3c <__ratio+0xac>
 2008a2c:	30 80 00 01 	ADD        $1,R6
 2008a30:	1a 00 00 02 	BREV       $2,R3
 2008a34:	00 44 c0 00 	AND        R3,R0
 2008a38:	78 88 01 0c 	BZ         @0x02008b48    // 2008b48 <__ratio+0x1b8>
 2008a3c:	86 20 af 80 	LDI        $32,R0        | MOV        R0,R5
 2008a40:	a8 b0 b3 0b 	SUB        R6,R5         | CMP        $11,R6
 2008a44:	78 90 00 bc 	BLT        @0x02008b04    // 2008b04 <__ratio+0x174>
 2008a48:	b2 75 db a0 	ADD        $-11,R6       | CMP        R4,R11
 2008a4c:	78 b8 00 58 	BNC        @0x02008aa8    // 2008aa8 <__ratio+0x118>
 2008a50:	24 86 bf f8 	LW         -8(R10),R4
 2008a54:	34 00 00 00 	CMP        $0,R6
 2008a58:	78 a8 01 40 	BNZ        @0x02008b9c    // 2008b9c <__ratio+0x20c>
 2008a5c:	02 00 0f fc 	BREV       $4092,R0
 2008a60:	1b 41 c0 00 	MOV        R7,R3
 2008a64:	18 c4 00 00 	OR         R0,R3
 2008a68:	04 86 00 10 	LW         16(R8),R0
 2008a6c:	00 06 40 00 	SUB        R9,R0
 2008a70:	01 80 00 05 	LSL        $5,R0
 2008a74:	b4 00 b0 a8 	LW         (SP),R6       | SUB        R5,R6
 2008a78:	82 b0 83 01 	ADD        R6,R0         | CMP        $1,R0
 2008a7c:	78 90 00 5c 	BLT        @0x02008adc    // 2008adc <__ratio+0x14c>
 2008a80:	01 80 00 14 	LSL        $20,R0
 2008a84:	82 88 8f 80 	ADD        R1,R0         | MOV        R0,R1
 2008a88:	87 fa fc f8 	JSR        0x0200df10     // 200df10 <__divdf3>
 2008a8c:	02 00 df 10 
 2008a90:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 2008a94:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 2008a98:	c4 14 cc 18 	LW         20(SP),R8     | LW         24(SP),R9
 2008a9c:	d4 1c dc 20 	LW         28(SP),R10    | LW         32(SP),R11
 2008aa0:	e4 24 ea 28 	LW         36(SP),R12    | ADD        $40,SP
 2008aa4:	7b 40 00 00 	RTN
 2008aa8:	a7 b0 b3 00 	MOV        R6,R4         | CMP        $0,R6
 2008aac:	78 8b ff ac 	BZ         @0x02008a5c    // 2008a5c <__ratio+0xcc>
 2008ab0:	1b 41 c0 00 	MOV        R7,R3
 2008ab4:	19 85 80 00 	LSL        R6,R3
 2008ab8:	02 00 0f fc 	BREV       $4092,R0
 2008abc:	18 c4 00 00 	OR         R0,R3
 2008ac0:	26 00 00 00 	CLR        R4
 2008ac4:	04 86 00 10 	LW         16(R8),R0
 2008ac8:	00 06 40 00 	SUB        R9,R0
 2008acc:	01 80 00 05 	LSL        $5,R0
 2008ad0:	b4 00 b0 a8 	LW         (SP),R6       | SUB        R5,R6
 2008ad4:	82 b0 83 01 	ADD        R6,R0         | CMP        $1,R0
 2008ad8:	78 b3 ff a4 	BGE        @0x02008a80    // 2008a80 <__ratio+0xf0>
 2008adc:	01 80 00 14 	LSL        $20,R0
 2008ae0:	18 04 00 00 	SUB        R0,R3
 2008ae4:	87 fa fc f8 	JSR        0x0200df10     // 200df10 <__divdf3>
 2008ae8:	02 00 df 10 
 2008aec:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 2008af0:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 2008af4:	c4 14 cc 18 	LW         20(SP),R8     | LW         24(SP),R9
 2008af8:	d4 1c dc 20 	LW         28(SP),R10    | LW         32(SP),R11
 2008afc:	e4 24 ea 28 	LW         36(SP),R12    | ADD        $40,SP
 2008b00:	7b 40 00 00 	RTN
 2008b04:	86 0b 80 b0 	LDI        $11,R0        | SUB        R6,R0
 2008b08:	1b 41 c0 00 	MOV        R7,R3
 2008b0c:	19 44 00 00 	LSR        R0,R3
 2008b10:	62 00 0f fc 	BREV       $4092,R12
 2008b14:	18 c7 00 00 	OR         R12,R3
 2008b18:	5c 05 00 00 	CMP        R4,R11
 2008b1c:	78 b8 00 18 	BNC        @0x02008b38    // 2008b38 <__ratio+0x1a8>
 2008b20:	54 86 bf f8 	LW         -8(R10),R10
 2008b24:	51 44 00 00 	LSR        R0,R10
 2008b28:	23 41 c0 00 	MOV        R7,R4
 2008b2c:	21 85 80 15 	LSL        $21+R6,R4
 2008b30:	20 c6 80 00 	OR         R10,R4
 2008b34:	78 83 ff 30 	BRA        @0x02008a68    // 2008a68 <__ratio+0xd8>
 2008b38:	d6 00 a7 b8 	CLR        R10           | MOV        R7,R4
 2008b3c:	21 85 80 15 	LSL        $21+R6,R4
 2008b40:	20 c6 80 00 	OR         R10,R4
 2008b44:	78 83 ff 20 	BRA        @0x02008a68    // 2008a68 <__ratio+0xd8>
 2008b48:	b6 15 af 80 	LDI        $21,R6        | MOV        R0,R5
 2008b4c:	5c 05 00 00 	CMP        R4,R11
 2008b50:	78 bb ff 5c 	BNC        @0x02008ab0    // 2008ab0 <__ratio+0x120>
 2008b54:	63 42 9f f8 	MOV        $-8+R10,R12
 2008b58:	24 86 bf f8 	LW         -8(R10),R4
 2008b5c:	d6 0b b6 15 	LDI        $11,R10       | LDI        $21,R6
 2008b60:	2b 40 00 00 	MOV        R0,R5
 2008b64:	1b 41 c0 00 	MOV        R7,R3
 2008b68:	19 85 80 00 	LSL        R6,R3
 2008b6c:	03 41 00 00 	MOV        R4,R0
 2008b70:	01 46 80 00 	LSR        R10,R0
 2008b74:	18 c4 00 00 	OR         R0,R3
 2008b78:	02 00 0f fc 	BREV       $4092,R0
 2008b7c:	18 c4 00 00 	OR         R0,R3
 2008b80:	21 85 80 00 	LSL        R6,R4
 2008b84:	5c 07 00 00 	CMP        R12,R11
 2008b88:	78 bb fe dc 	BNC        @0x02008a68    // 2008a68 <__ratio+0xd8>
 2008b8c:	04 87 3f fc 	LW         -4(R12),R0
 2008b90:	01 46 80 00 	LSR        R10,R0
 2008b94:	20 c4 00 00 	OR         R0,R4
 2008b98:	78 83 fe cc 	BRA        @0x02008a68    // 2008a68 <__ratio+0xd8>
 2008b9c:	63 42 9f f8 	MOV        $-8+R10,R12
 2008ba0:	80 b0 d7 80 	SUB        R6,R0         | MOV        R0,R10
 2008ba4:	78 83 ff bc 	BRA        @0x02008b64    // 2008b64 <__ratio+0x1d4>

02008ba8 <_mprec_log10>:
 2008ba8:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 2008bac:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2008bb0:	bd 0c af 88 	SW         R7,$12(SP)    | MOV        R1,R5
 2008bb4:	0c 00 00 18 	CMP        $24,R1
 2008bb8:	78 90 00 30 	BLT        @0x02008bec    // 2008bec <_mprec_log10+0x44>
 2008bbc:	0a 00 0f fc 	BREV       $4092,R1
 2008bc0:	16 00 00 00 	CLR        R2
 2008bc4:	32 00 24 02 	BREV       $9218,R6
 2008bc8:	3e 00 00 00 	CLR        R7
 2008bcc:	9f b0 a7 b8 	MOV        R6,R3         | MOV        R7,R4
 2008bd0:	87 fa fc f8 	JSR        0x0200da64     // 200da64 <__muldf3>
 2008bd4:	02 00 da 64 
 2008bd8:	28 83 ff ff 	ADD        $-1,R5
 2008bdc:	78 ab ff ec 	BNZ        @0x02008bcc    // 2008bcc <_mprec_log10+0x24>
 2008be0:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2008be4:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2008be8:	ea 10 ff 80 	ADD        $16,SP        | RTN
 2008bec:	29 80 00 03 	LSL        $3,R5
 2008bf0:	12 03 00 40 	LDI        0x0200f0f0,R2  // 200f0f0 <__mprec_tens>
 2008bf4:	12 40 f0 f0 
 2008bf8:	92 a8 8c 90 	ADD        R5,R2         | LW         (R2),R1
 2008bfc:	14 84 80 04 	LW         4(R2),R2
 2008c00:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2008c04:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2008c08:	ea 10 ff 80 	ADD        $16,SP        | RTN

02008c0c <__copybits>:
 2008c0c:	e8 0c ad 00 	SUB        $12,SP        | SW         R5,(SP)
 2008c10:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 2008c14:	10 83 ff ff 	ADD        $-1,R2
 2008c18:	11 c0 00 05 	ASR        $5,R2
 2008c1c:	10 80 00 01 	ADD        $1,R2
 2008c20:	11 80 00 02 	LSL        $2,R2
 2008c24:	b7 88 b2 90 	MOV        R1,R6         | ADD        R2,R6
 2008c28:	13 40 c0 14 	MOV        $20+R3,R2
 2008c2c:	24 84 c0 10 	LW         16(R3),R4
 2008c30:	21 80 00 02 	LSL        $2,R4
 2008c34:	af 90 aa a0 	MOV        R2,R5         | ADD        R4,R5
 2008c38:	14 05 40 00 	CMP        R5,R2
 2008c3c:	78 b8 00 28 	BNC        @0x02008c68    // 2008c68 <__copybits+0x5c>
 2008c40:	23 40 40 00 	MOV        R1,R4
 2008c44:	92 04 a2 04 	ADD        $4,R2         | ADD        $4,R4
 2008c48:	bc 94 bd a4 	LW         -4(R2),R7     | SW         R7,$-4(R4)
 2008c4c:	14 05 40 00 	CMP        R5,R2
 2008c50:	78 9b ff f0 	BC         @0x02008c44    // 2008c44 <__copybits+0x38>
 2008c54:	28 04 c0 00 	SUB        R3,R5
 2008c58:	13 41 5f eb 	MOV        $-21+R5,R2
 2008c5c:	10 43 ff fc 	AND        $-4,R2
 2008c60:	13 40 80 04 	MOV        $4+R2,R2
 2008c64:	08 84 80 00 	ADD        R2,R1
 2008c68:	0c 05 80 00 	CMP        R6,R1
 2008c6c:	78 b8 00 0c 	BNC        @0x02008c7c    // 2008c7c <__copybits+0x70>
 2008c70:	8a 04 96 00 	ADD        $4,R1         | CLR        R2
 2008c74:	95 8c 8b b0 	SW         R2,$-4(R1)    | CMP        R6,R1
 2008c78:	78 9b ff f4 	BC         @0x02008c70    // 2008c70 <__copybits+0x64>
 2008c7c:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 2008c80:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 2008c84:	7b 40 00 00 	RTN

02008c88 <__any_on>:
 2008c88:	e8 08 ad 00 	SUB        $8,SP         | SW         R5,(SP)
 2008c8c:	34 c7 40 04 	SW         R6,$4(SP)
 2008c90:	1b 40 40 14 	MOV        $20+R1,R3
 2008c94:	24 84 40 10 	LW         16(R1),R4
 2008c98:	2b 40 80 00 	MOV        R2,R5
 2008c9c:	29 c0 00 05 	ASR        $5,R5
 2008ca0:	24 05 40 00 	CMP        R5,R4
 2008ca4:	78 b0 00 28 	BGE        @0x02008cd0    // 2008cd0 <__any_on+0x48>
 2008ca8:	21 80 00 02 	LSL        $2,R4
 2008cac:	8f 98 8a a0 	MOV        R3,R1         | ADD        R4,R1
 2008cb0:	1c 04 40 00 	CMP        R1,R3
 2008cb4:	78 b8 00 50 	BNC        @0x02008d08    // 2008d08 <__any_on+0x80>
 2008cb8:	8a 7c 94 88 	ADD        $-4,R1        | LW         (R1),R2
 2008cbc:	14 00 00 00 	CMP        $0,R2
 2008cc0:	78 8b ff ec 	BZ         @0x02008cb0    // 2008cb0 <__any_on+0x28>
 2008cc4:	0e 00 00 01 	LDI        $1,R1
 2008cc8:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 2008ccc:	ea 08 ff 80 	ADD        $8,SP         | RTN
 2008cd0:	33 41 40 00 	MOV        R5,R6
 2008cd4:	31 80 00 02 	LSL        $2,R6
 2008cd8:	8f 98 8a b0 	MOV        R3,R1         | ADD        R6,R1
 2008cdc:	2c 05 00 00 	CMP        R4,R5
 2008ce0:	78 b3 ff cc 	BGE        @0x02008cb0    // 2008cb0 <__any_on+0x28>
 2008ce4:	10 40 00 1f 	AND        $31,R2
 2008ce8:	78 8b ff c4 	BZ         @0x02008cb0    // 2008cb0 <__any_on+0x28>
 2008cec:	ac 88 a7 a8 	LW         (R1),R5       | MOV        R5,R4
 2008cf0:	21 44 80 00 	LSR        R2,R4
 2008cf4:	21 84 80 00 	LSL        R2,R4
 2008cf8:	2c 05 00 00 	CMP        R4,R5
 2008cfc:	78 8b ff b0 	BZ         @0x02008cb0    // 2008cb0 <__any_on+0x28>
 2008d00:	0e 00 00 01 	LDI        $1,R1
 2008d04:	78 83 ff c0 	BRA        @0x02008cc8    // 2008cc8 <__any_on+0x40>
 2008d08:	8e 00 ac 00 	CLR        R1            | LW         (SP),R5
 2008d0c:	b4 04 ea 08 	LW         4(SP),R6      | ADD        $8,SP
 2008d10:	7b 40 00 00 	RTN

02008d14 <__sread>:
 2008d14:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 2008d18:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2008d1c:	bd 0c af 90 	SW         R7,$12(SP)    | MOV        R2,R5
 2008d20:	15 04 80 0e 	LH         14(R2),R2
 2008d24:	11 80 00 10 	LSL        $16,R2
 2008d28:	11 c0 00 10 	ASR        $16,R2
 2008d2c:	87 fa fc f8 	JSR        0x0200cbfc     // 200cbfc <_read_r>
 2008d30:	02 00 cb fc 
 2008d34:	0c 00 00 00 	CMP        $0,R1
 2008d38:	78 90 00 34 	BLT        @0x02008d70    // 2008d70 <__sread+0x5c>
 2008d3c:	bf 88 97 88 	MOV        R1,R7         | MOV        R1,R2
 2008d40:	11 c0 00 1f 	ASR        $31,R2
 2008d44:	33 40 80 00 	MOV        R2,R6
 2008d48:	14 85 40 50 	LW         80(R5),R2
 2008d4c:	1c 85 40 54 	LW         84(R5),R3
 2008d50:	18 85 c0 00 	ADD        R7,R3
 2008d54:	10 98 00 01 	ADD.C      $1,R2
 2008d58:	10 85 80 00 	ADD        R6,R2
 2008d5c:	14 c5 40 50 	SW         R2,$80(R5)
 2008d60:	1c c5 40 54 	SW         R3,$84(R5)
 2008d64:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2008d68:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2008d6c:	ea 10 ff 80 	ADD        $16,SP        | RTN
 2008d70:	15 05 40 0c 	LH         12(R5),R2
 2008d74:	10 40 ef ff 	AND        $61439,R2
 2008d78:	15 45 40 0c 	SH         R2,$12(R5)
 2008d7c:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2008d80:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2008d84:	ea 10 ff 80 	ADD        $16,SP        | RTN

02008d88 <__seofread>:
 2008d88:	8e 00 ff 80 	CLR        R1            | RTN

02008d8c <__swrite>:
 2008d8c:	e8 18 85 00 	SUB        $24,SP        | SW         R0,(SP)
 2008d90:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2008d94:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 2008d98:	cd 14 bf 88 	SW         R9,$20(SP)    | MOV        R1,R7
 2008d9c:	b7 90 c7 98 	MOV        R2,R6         | MOV        R3,R8
 2008da0:	4b 41 00 00 	MOV        R4,R9
 2008da4:	15 04 80 0c 	LH         12(R2),R2
 2008da8:	1b 40 80 00 	MOV        R2,R3
 2008dac:	18 40 01 00 	AND        $256,R3
 2008db0:	78 a8 00 30 	BNZ        @0x02008de4    // 2008de4 <__swrite+0x58>
 2008db4:	10 43 ef ff 	AND        $-4097,R2
 2008db8:	15 45 80 0c 	SH         R2,$12(R6)
 2008dbc:	15 05 80 0e 	LH         14(R6),R2
 2008dc0:	a7 c8 9f c0 	MOV        R9,R4         | MOV        R8,R3
 2008dc4:	11 80 00 10 	LSL        $16,R2
 2008dc8:	11 c0 00 10 	ASR        $16,R2
 2008dcc:	8f b8 84 00 	MOV        R7,R1         | LW         (SP),R0
 2008dd0:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2008dd4:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2008dd8:	cc 14 ea 18 	LW         20(SP),R9     | ADD        $24,SP
 2008ddc:	7c 87 c0 00 	LJMP       @0x0200ce18    // 200ce18 <_write_r>
 2008de0:	02 00 ce 18 
 2008de4:	15 05 80 0e 	LH         14(R6),R2
 2008de8:	ae 02 9e 00 	LDI        $2,R5         | CLR        R3
 2008dec:	26 00 00 00 	CLR        R4
 2008df0:	11 80 00 10 	LSL        $16,R2
 2008df4:	11 c0 00 10 	ASR        $16,R2
 2008df8:	87 fa fc f8 	JSR        0x0200cbe8     // 200cbe8 <_lseek_r>
 2008dfc:	02 00 cb e8 
 2008e00:	15 05 80 0c 	LH         12(R6),R2
 2008e04:	10 43 ef ff 	AND        $-4097,R2
 2008e08:	15 45 80 0c 	SH         R2,$12(R6)
 2008e0c:	15 05 80 0e 	LH         14(R6),R2
 2008e10:	a7 c8 9f c0 	MOV        R9,R4         | MOV        R8,R3
 2008e14:	11 80 00 10 	LSL        $16,R2
 2008e18:	11 c0 00 10 	ASR        $16,R2
 2008e1c:	8f b8 84 00 	MOV        R7,R1         | LW         (SP),R0
 2008e20:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 2008e24:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 2008e28:	cc 14 ea 18 	LW         20(SP),R9     | ADD        $24,SP
 2008e2c:	7c 87 c0 00 	LJMP       @0x0200ce18    // 200ce18 <_write_r>
 2008e30:	02 00 ce 18 

02008e34 <__sseek>:
 2008e34:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 2008e38:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 2008e3c:	33 40 80 00 	MOV        R2,R6
 2008e40:	15 04 80 0e 	LH         14(R2),R2
 2008e44:	11 80 00 10 	LSL        $16,R2
 2008e48:	11 c0 00 10 	ASR        $16,R2
 2008e4c:	87 fa fc f8 	JSR        0x0200cbe8     // 200cbe8 <_lseek_r>
 2008e50:	02 00 cb e8 
 2008e54:	a7 88 af 90 	MOV        R1,R4         | MOV        R2,R5
 2008e58:	0d 05 80 0c 	LH         12(R6),R1
 2008e5c:	24 03 ff ff 	CMP        $-1,R4
 2008e60:	2c 0b ff ff 	CMP.Z      $-1,R5
 2008e64:	78 88 00 20 	BZ         @0x02008e88    // 2008e88 <__sseek+0x54>
 2008e68:	08 c0 10 00 	OR         $4096,R1
 2008e6c:	24 c5 80 50 	SW         R4,$80(R6)
 2008e70:	2c c5 80 54 	SW         R5,$84(R6)
 2008e74:	0d 45 80 0c 	SH         R1,$12(R6)
 2008e78:	8f a0 97 a8 	MOV        R4,R1         | MOV        R5,R2
 2008e7c:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2008e80:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2008e84:	7b 40 00 00 	RTN
 2008e88:	08 40 ef ff 	AND        $61439,R1
 2008e8c:	0d 45 80 0c 	SH         R1,$12(R6)
 2008e90:	8f a0 97 a8 	MOV        R4,R1         | MOV        R5,R2
 2008e94:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2008e98:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 2008e9c:	7b 40 00 00 	RTN

02008ea0 <__sclose>:
 2008ea0:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 2008ea4:	15 04 80 0e 	LH         14(R2),R2
 2008ea8:	11 80 00 10 	LSL        $16,R2
 2008eac:	11 c0 00 10 	ASR        $16,R2
 2008eb0:	84 00 ea 04 	LW         (SP),R0       | ADD        $4,SP
 2008eb4:	7c 87 c0 00 	LJMP       @0x0200cb80    // 200cb80 <_close_r>
 2008eb8:	02 00 cb 80 

02008ebc <strcmp>:
 2008ebc:	1b 40 40 00 	MOV        R1,R3
 2008ec0:	18 c4 80 00 	OR         R2,R3
 2008ec4:	18 40 00 07 	AND        $7,R3
 2008ec8:	78 88 00 44 	BZ         @0x02008f10    // 2008f10 <strcmp+0x54>
 2008ecc:	1d 84 40 00 	LB         (R1),R3
 2008ed0:	25 84 80 00 	LB         (R2),R4
 2008ed4:	1c 00 00 00 	CMP        $0,R3
 2008ed8:	78 88 00 2c 	BZ         @0x02008f08    // 2008f08 <strcmp+0x4c>
 2008edc:	25 84 80 00 	LB         (R2),R4
 2008ee0:	24 04 c0 00 	CMP        R3,R4
 2008ee4:	78 a8 00 20 	BNZ        @0x02008f08    // 2008f08 <strcmp+0x4c>
 2008ee8:	8a 01 a7 91 	ADD        $1,R1         | MOV        $1+R2,R4
 2008eec:	1d 84 40 00 	LB         (R1),R3
 2008ef0:	1c 00 00 00 	CMP        $0,R3
 2008ef4:	78 88 01 08 	BZ         @0x02009000    // 2009000 <strcmp+0x144>
 2008ef8:	13 41 00 00 	MOV        R4,R2
 2008efc:	25 84 80 00 	LB         (R2),R4
 2008f00:	24 04 c0 00 	CMP        R3,R4
 2008f04:	78 8b ff e0 	BZ         @0x02008ee8    // 2008ee8 <strcmp+0x2c>
 2008f08:	98 a0 8f 98 	SUB        R4,R3         | MOV        R3,R1
 2008f0c:	7b 40 00 00 	RTN
 2008f10:	e8 1c ad 00 	SUB        $28,SP        | SW         R5,(SP)
 2008f14:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 2008f18:	c5 0c cd 10 	SW         R8,$12(SP)    | SW         R9,$16(SP)
 2008f1c:	d5 14 dd 18 	SW         R10,$20(SP)   | SW         R11,$24(SP)
 2008f20:	24 84 40 00 	LW         (R1),R4
 2008f24:	2c 84 40 04 	LW         4(R1),R5
 2008f28:	34 84 80 00 	LW         (R2),R6
 2008f2c:	3c 84 80 04 	LW         4(R2),R7
 2008f30:	24 05 80 00 	CMP        R6,R4
 2008f34:	2c 0d c0 00 	CMP.Z      R7,R5
 2008f38:	78 a8 00 64 	BNZ        @0x02008fa0    // 2008fa0 <strcmp+0xe4>
 2008f3c:	32 01 7f 7f 	LDI        0xfefefefe,R6  // fefefefe <_top_of_stack+0xfbfefefe>
 2008f40:	32 40 fe fe 
 2008f44:	3b 41 80 01 	MOV        $1+R6,R7
 2008f48:	52 01 01 01 	LDI        0x80808080,R10 // 80808080 <_top_of_stack+0x7d808080>
 2008f4c:	52 40 80 80 
 2008f50:	5b 42 80 00 	MOV        R10,R11
 2008f54:	c7 a0 cf a8 	MOV        R4,R8         | MOV        R5,R9
 2008f58:	48 85 c0 00 	ADD        R7,R9
 2008f5c:	40 98 00 01 	ADD.C      $1,R8
 2008f60:	40 85 80 00 	ADD        R6,R8
 2008f64:	29 03 ff ff 	XOR        $-1,R5
 2008f68:	21 03 ff ff 	XOR        $-1,R4
 2008f6c:	a9 c8 a1 c0 	AND        R9,R5         | AND        R8,R4
 2008f70:	a9 d8 a1 d0 	AND        R11,R5        | AND        R10,R4
 2008f74:	24 00 00 00 	CMP        $0,R4
 2008f78:	2c 08 00 00 	CMP.Z      $0,R5
 2008f7c:	78 a8 00 60 	BNZ        @0x02008fe0    // 2008fe0 <strcmp+0x124>
 2008f80:	8a 08 92 08 	ADD        $8,R1         | ADD        $8,R2
 2008f84:	24 84 40 00 	LW         (R1),R4
 2008f88:	2c 84 40 04 	LW         4(R1),R5
 2008f8c:	44 84 80 00 	LW         (R2),R8
 2008f90:	4c 84 80 04 	LW         4(R2),R9
 2008f94:	24 06 00 00 	CMP        R8,R4
 2008f98:	2c 0e 40 00 	CMP.Z      R9,R5
 2008f9c:	78 8b ff b4 	BZ         @0x02008f54    // 2008f54 <strcmp+0x98>
 2008fa0:	1d 84 40 00 	LB         (R1),R3
 2008fa4:	25 84 80 00 	LB         (R2),R4
 2008fa8:	1c 00 00 00 	CMP        $0,R3
 2008fac:	78 88 00 2c 	BZ         @0x02008fdc    // 2008fdc <strcmp+0x120>
 2008fb0:	25 84 80 00 	LB         (R2),R4
 2008fb4:	24 04 c0 00 	CMP        R3,R4
 2008fb8:	78 a8 00 20 	BNZ        @0x02008fdc    // 2008fdc <strcmp+0x120>
 2008fbc:	8a 01 a7 91 	ADD        $1,R1         | MOV        $1+R2,R4
 2008fc0:	1d 84 40 00 	LB         (R1),R3
 2008fc4:	1c 00 00 00 	CMP        $0,R3
 2008fc8:	78 88 00 28 	BZ         @0x02008ff4    // 2008ff4 <strcmp+0x138>
 2008fcc:	13 41 00 00 	MOV        R4,R2
 2008fd0:	25 84 80 00 	LB         (R2),R4
 2008fd4:	24 04 c0 00 	CMP        R3,R4
 2008fd8:	78 8b ff e0 	BZ         @0x02008fbc    // 2008fbc <strcmp+0x100>
 2008fdc:	18 05 00 00 	SUB        R4,R3
 2008fe0:	8f 98 ac 00 	MOV        R3,R1         | LW         (SP),R5
 2008fe4:	b4 04 bc 08 	LW         4(SP),R6      | LW         8(SP),R7
 2008fe8:	c4 0c cc 10 	LW         12(SP),R8     | LW         16(SP),R9
 2008fec:	d4 14 dc 18 	LW         20(SP),R10    | LW         24(SP),R11
 2008ff0:	ea 1c ff 80 	ADD        $28,SP        | RTN
 2008ff4:	25 84 80 01 	LB         1(R2),R4
 2008ff8:	18 05 00 00 	SUB        R4,R3
 2008ffc:	78 83 ff e0 	BRA        @0x02008fe0    // 2008fe0 <strcmp+0x124>
 2009000:	25 84 80 01 	LB         1(R2),R4
 2009004:	98 a0 8f 98 	SUB        R4,R3         | MOV        R3,R1
 2009008:	7b 40 00 00 	RTN

0200900c <strlen>:
 200900c:	e8 18 ad 00 	SUB        $24,SP        | SW         R5,(SP)
 2009010:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 2009014:	c5 0c cd 10 	SW         R8,$12(SP)    | SW         R9,$16(SP)
 2009018:	d5 14 d7 88 	SW         R10,$20(SP)   | MOV        R1,R10
 200901c:	89 07 8f d0 	AND        $7,R1         | MOV        R10,R1
 2009020:	78 88 00 18 	BZ         @0x0200903c    // 200903c <strlen+0x30>
 2009024:	15 84 40 00 	LB         (R1),R2
 2009028:	14 00 00 00 	CMP        $0,R2
 200902c:	78 88 00 a0 	BZ         @0x020090d0    // 20090d0 <strlen+0xc4>
 2009030:	8a 01 97 88 	ADD        $1,R1         | MOV        R1,R2
 2009034:	10 40 00 07 	AND        $7,R2
 2009038:	78 ab ff e8 	BNZ        @0x02009024    // 2009024 <strlen+0x18>
 200903c:	24 84 40 00 	LW         (R1),R4
 2009040:	2c 84 40 04 	LW         4(R1),R5
 2009044:	42 01 7f 7f 	LDI        0xfefefefe,R8  // fefefefe <_top_of_stack+0xfbfefefe>
 2009048:	42 40 fe fe 
 200904c:	cf c1 97 a0 	MOV        $1+R8,R9      | MOV        R4,R2
 2009050:	9f a8 9a c8 	MOV        R5,R3         | ADD        R9,R3
 2009054:	10 98 00 01 	ADD.C      $1,R2
 2009058:	10 86 00 00 	ADD        R8,R2
 200905c:	29 03 ff ff 	XOR        $-1,R5
 2009060:	21 03 ff ff 	XOR        $-1,R4
 2009064:	99 a8 91 a0 	AND        R5,R3         | AND        R4,R2
 2009068:	32 01 01 01 	LDI        0x80808080,R6  // 80808080 <_top_of_stack+0x7d808080>
 200906c:	32 40 80 80 
 2009070:	bf b0 99 b8 	MOV        R6,R7         | AND        R7,R3
 2009074:	91 b0 93 00 	AND        R6,R2         | CMP        $0,R2
 2009078:	1c 08 00 00 	CMP.Z      $0,R3
 200907c:	78 a8 00 34 	BNZ        @0x020090b4    // 20090b4 <strlen+0xa8>
 2009080:	8a 08 a4 88 	ADD        $8,R1         | LW         (R1),R4
 2009084:	2c 84 40 04 	LW         4(R1),R5
 2009088:	97 a0 9f a8 	MOV        R4,R2         | MOV        R5,R3
 200908c:	18 86 40 00 	ADD        R9,R3
 2009090:	10 98 00 01 	ADD.C      $1,R2
 2009094:	10 86 00 00 	ADD        R8,R2
 2009098:	29 03 ff ff 	XOR        $-1,R5
 200909c:	21 03 ff ff 	XOR        $-1,R4
 20090a0:	a9 98 a1 90 	AND        R3,R5         | AND        R2,R4
 20090a4:	a9 b8 a1 b0 	AND        R7,R5         | AND        R6,R4
 20090a8:	24 00 00 00 	CMP        $0,R4
 20090ac:	2c 08 00 00 	CMP.Z      $0,R5
 20090b0:	78 8b ff cc 	BZ         @0x02009080    // 2009080 <strlen+0x74>
 20090b4:	15 84 40 00 	LB         (R1),R2
 20090b8:	14 00 00 00 	CMP        $0,R2
 20090bc:	78 88 00 10 	BZ         @0x020090d0    // 20090d0 <strlen+0xc4>
 20090c0:	08 80 00 01 	ADD        $1,R1
 20090c4:	15 84 40 00 	LB         (R1),R2
 20090c8:	14 00 00 00 	CMP        $0,R2
 20090cc:	78 ab ff f0 	BNZ        @0x020090c0    // 20090c0 <strlen+0xb4>
 20090d0:	88 d0 ac 00 	SUB        R10,R1        | LW         (SP),R5
 20090d4:	b4 04 bc 08 	LW         4(SP),R6      | LW         8(SP),R7
 20090d8:	c4 0c cc 10 	LW         12(SP),R8     | LW         16(SP),R9
 20090dc:	d4 14 ea 18 	LW         20(SP),R10    | ADD        $24,SP
 20090e0:	7b 40 00 00 	RTN

020090e4 <__sprint_r>:
 20090e4:	e8 24 85 00 	SUB        $36,SP        | SW         R0,(SP)
 20090e8:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 20090ec:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 20090f0:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 20090f4:	dd 1c e5 20 	SW         R11,$28(SP)   | SW         R12,$32(SP)
 20090f8:	4b 40 c0 00 	MOV        R3,R9
 20090fc:	24 84 c0 08 	LW         8(R3),R4
 2009100:	24 00 00 00 	CMP        $0,R4
 2009104:	78 88 00 a4 	BZ         @0x020091ac    // 20091ac <__sprint_r+0xc8>
 2009108:	63 40 80 00 	MOV        R2,R12
 200910c:	2c 84 80 68 	LW         104(R2),R5
 2009110:	28 40 20 00 	AND        $8192,R5
 2009114:	78 88 00 7c 	BZ         @0x02009194    // 2009194 <__sprint_r+0xb0>
 2009118:	bf 88 d4 98 	MOV        R1,R7         | LW         (R3),R10
 200911c:	2c 86 80 00 	LW         (R10),R5
 2009120:	5c 86 80 04 	LW         4(R10),R11
 2009124:	43 42 c0 00 	MOV        R11,R8
 2009128:	41 40 00 02 	LSR        $2,R8
 200912c:	78 88 00 2c 	BZ         @0x0200915c    // 200915c <__sprint_r+0x78>
 2009130:	36 00 00 00 	CLR        R6
 2009134:	9f e0 94 a8 	MOV        R12,R3        | LW         (R5),R2
 2009138:	0b 41 c0 00 	MOV        R7,R1
 200913c:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 2009140:	02 00 b0 e4 
 2009144:	0c 03 ff ff 	CMP        $-1,R1
 2009148:	78 88 00 24 	BZ         @0x02009170    // 2009170 <__sprint_r+0x8c>
 200914c:	b2 01 aa 04 	ADD        $1,R6         | ADD        $4,R5
 2009150:	44 05 80 00 	CMP        R6,R8
 2009154:	78 ab ff dc 	BNZ        @0x02009134    // 2009134 <__sprint_r+0x50>
 2009158:	24 86 40 08 	LW         8(R9),R4
 200915c:	d9 7c a0 d8 	AND        $-4,R11       | SUB        R11,R4
 2009160:	24 c6 40 08 	SW         R4,$8(R9)
 2009164:	d2 08 a3 00 	ADD        $8,R10        | CMP        $0,R4
 2009168:	78 ab ff b0 	BNZ        @0x0200911c    // 200911c <__sprint_r+0x38>
 200916c:	0b 41 00 00 	MOV        R4,R1
 2009170:	16 00 00 00 	CLR        R2
 2009174:	14 c6 40 08 	SW         R2,$8(R9)
 2009178:	14 c6 40 04 	SW         R2,$4(R9)
 200917c:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 2009180:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 2009184:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 2009188:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 200918c:	e4 20 ea 24 	LW         32(SP),R12    | ADD        $36,SP
 2009190:	7b 40 00 00 	RTN
 2009194:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 2009198:	02 00 b1 94 
 200919c:	16 00 00 00 	CLR        R2
 20091a0:	14 c6 40 08 	SW         R2,$8(R9)
 20091a4:	14 c6 40 04 	SW         R2,$4(R9)
 20091a8:	78 83 ff d0 	BRA        @0x0200917c    // 200917c <__sprint_r+0x98>
 20091ac:	24 c4 c0 04 	SW         R4,$4(R3)
 20091b0:	8f a0 84 00 	MOV        R4,R1         | LW         (SP),R0
 20091b4:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 20091b8:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 20091bc:	cc 14 d4 18 	LW         20(SP),R9     | LW         24(SP),R10
 20091c0:	dc 1c e4 20 	LW         28(SP),R11    | LW         32(SP),R12
 20091c4:	ea 24 ff 80 	ADD        $36,SP        | RTN

020091c8 <_vfiprintf_r>:
 20091c8:	68 00 00 dc 	SUB        $220,SP
 20091cc:	04 c7 40 b8 	SW         R0,$184(SP)
 20091d0:	2c c7 40 bc 	SW         R5,$188(SP)
 20091d4:	34 c7 40 c0 	SW         R6,$192(SP)
 20091d8:	3c c7 40 c4 	SW         R7,$196(SP)
 20091dc:	44 c7 40 c8 	SW         R8,$200(SP)
 20091e0:	4c c7 40 cc 	SW         R9,$204(SP)
 20091e4:	54 c7 40 d0 	SW         R10,$208(SP)
 20091e8:	5c c7 40 d4 	SW         R11,$212(SP)
 20091ec:	64 c7 40 d8 	SW         R12,$216(SP)
 20091f0:	d7 88 df 90 	MOV        R1,R10        | MOV        R2,R11
 20091f4:	9d 00 a5 1c 	SW         R3,(SP)       | SW         R4,$28(SP)
 20091f8:	0c 00 00 00 	CMP        $0,R1
 20091fc:	78 88 00 0c 	BZ         @0x0200920c    // 200920c <_vfiprintf_r+0x44>
 2009200:	14 84 40 38 	LW         56(R1),R2
 2009204:	14 00 00 00 	CMP        $0,R2
 2009208:	78 88 0f b4 	BZ         @0x0200a1c0    // 200a1c0 <_vfiprintf_r+0xff8>
 200920c:	15 06 c0 0c 	LH         12(R11),R2
 2009210:	0b 40 80 00 	MOV        R2,R1
 2009214:	08 40 ff ff 	AND        $65535,R1
 2009218:	1b 40 80 00 	MOV        R2,R3
 200921c:	18 40 20 00 	AND        $8192,R3
 2009220:	78 a8 00 20 	BNZ        @0x02009244    // 2009244 <_vfiprintf_r+0x7c>
 2009224:	0b 40 80 00 	MOV        R2,R1
 2009228:	08 c0 20 00 	OR         $8192,R1
 200922c:	0d 46 c0 0c 	SH         R1,$12(R11)
 2009230:	7f 40 00 00 	LOCK
 2009234:	14 86 c0 68 	LW         104(R11),R2
 2009238:	10 43 df ff 	AND        $-8193,R2
 200923c:	14 c6 c0 68 	SW         R2,$104(R11)
 2009240:	08 40 ff ff 	AND        $65535,R1
 2009244:	97 88 91 08 	MOV        R1,R2         | AND        $8,R2
 2009248:	78 88 04 44 	BZ         @0x02009690    // 2009690 <_vfiprintf_r+0x4c8>
 200924c:	14 86 c0 10 	LW         16(R11),R2
 2009250:	14 00 00 00 	CMP        $0,R2
 2009254:	78 88 04 38 	BZ         @0x02009690    // 2009690 <_vfiprintf_r+0x4c8>
 2009258:	89 1a 8b 0a 	AND        $26,R1        | CMP        $10,R1
 200925c:	78 88 0e dc 	BZ         @0x0200a13c    // 200a13c <_vfiprintf_r+0xf74>
 2009260:	0b 43 40 78 	MOV        $120+SP,R1
 2009264:	0c c7 40 44 	SW         R1,$68(SP)
 2009268:	0e 00 00 00 	CLR        R1
 200926c:	0c c7 40 4c 	SW         R1,$76(SP)
 2009270:	0c c7 40 48 	SW         R1,$72(SP)
 2009274:	43 43 40 78 	MOV        $120+SP,R8
 2009278:	8d 34 8d 18 	SW         R1,$52(SP)    | SW         R1,$24(SP)
 200927c:	2c 87 40 00 	LW         (SP),R5
 2009280:	1d 85 40 00 	LB         (R5),R3
 2009284:	9b 00 8e 00 	CMP        $0,R3         | CLR        R1
 2009288:	08 e8 00 01 	OR.NZ      $1,R1
 200928c:	9b 25 96 00 	CMP        $37,R3        | CLR        R2
 2009290:	10 e8 00 01 	OR.NZ      $1,R2
 2009294:	08 44 80 00 	AND        R2,R1
 2009298:	78 88 00 e8 	BZ         @0x02009384    // 2009384 <_vfiprintf_r+0x1bc>
 200929c:	b7 a8 aa 01 	MOV        R5,R6         | ADD        $1,R5
 20092a0:	1d 85 40 00 	LB         (R5),R3
 20092a4:	9b 00 8e 00 	CMP        $0,R3         | CLR        R1
 20092a8:	08 e8 00 01 	OR.NZ      $1,R1
 20092ac:	9b 25 96 00 	CMP        $37,R3        | CLR        R2
 20092b0:	10 e8 00 01 	OR.NZ      $1,R2
 20092b4:	08 44 80 00 	AND        R2,R1
 20092b8:	78 ab ff e0 	BNZ        @0x0200929c    // 200929c <_vfiprintf_r+0xd4>
 20092bc:	cf a8 8c 00 	MOV        R5,R9         | LW         (SP),R1
 20092c0:	48 04 40 00 	SUB        R1,R9
 20092c4:	78 88 00 bc 	BZ         @0x02009384    // 2009384 <_vfiprintf_r+0x1bc>
 20092c8:	0c c6 00 00 	SW         R1,(R8)
 20092cc:	4c c6 00 04 	SW         R9,$4(R8)
 20092d0:	0c 87 40 4c 	LW         76(SP),R1
 20092d4:	97 c8 92 88 	MOV        R9,R2         | ADD        R1,R2
 20092d8:	14 c7 40 4c 	SW         R2,$76(SP)
 20092dc:	0c 87 40 48 	LW         72(SP),R1
 20092e0:	08 80 00 01 	ADD        $1,R1
 20092e4:	0c c7 40 48 	SW         R1,$72(SP)
 20092e8:	c2 08 8b 08 	ADD        $8,R8         | CMP        $8,R1
 20092ec:	78 90 00 88 	BLT        @0x02009378    // 2009378 <_vfiprintf_r+0x1b0>
 20092f0:	14 00 00 00 	CMP        $0,R2
 20092f4:	78 88 00 78 	BZ         @0x02009370    // 2009370 <_vfiprintf_r+0x1a8>
 20092f8:	3c 86 c0 68 	LW         104(R11),R7
 20092fc:	38 40 20 00 	AND        $8192,R7
 2009300:	78 88 03 58 	BZ         @0x0200965c    // 200965c <_vfiprintf_r+0x494>
 2009304:	0c 87 40 44 	LW         68(SP),R1
 2009308:	cd 00 ad 04 	SW         R9,(SP)       | SW         R5,$4(SP)
 200930c:	af 88 8f d8 	MOV        R1,R5         | MOV        R11,R1
 2009310:	df b0 b7 88 	MOV        R6,R11        | MOV        R1,R6
 2009314:	3c 85 40 00 	LW         (R5),R7
 2009318:	64 85 40 04 	LW         4(R5),R12
 200931c:	43 43 00 00 	MOV        R12,R8
 2009320:	41 40 00 02 	LSR        $2,R8
 2009324:	78 88 00 2c 	BZ         @0x02009354    // 2009354 <_vfiprintf_r+0x18c>
 2009328:	4e 00 00 00 	CLR        R9
 200932c:	9f b0 94 b8 	MOV        R6,R3         | LW         (R7),R2
 2009330:	0b 42 80 00 	MOV        R10,R1
 2009334:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 2009338:	02 00 b0 e4 
 200933c:	0c 03 ff ff 	CMP        $-1,R1
 2009340:	78 88 10 fc 	BZ         @0x0200a440    // 200a440 <_vfiprintf_r+0x1278>
 2009344:	ca 01 ba 04 	ADD        $1,R9         | ADD        $4,R7
 2009348:	44 06 40 00 	CMP        R9,R8
 200934c:	78 ab ff dc 	BNZ        @0x0200932c    // 200932c <_vfiprintf_r+0x164>
 2009350:	14 87 40 4c 	LW         76(SP),R2
 2009354:	e1 7c 90 e0 	AND        $-4,R12       | SUB        R12,R2
 2009358:	14 c7 40 4c 	SW         R2,$76(SP)
 200935c:	aa 08 93 00 	ADD        $8,R5         | CMP        $0,R2
 2009360:	78 ab ff b0 	BNZ        @0x02009314    // 2009314 <_vfiprintf_r+0x14c>
 2009364:	cc 00 ac 04 	LW         (SP),R9       | LW         4(SP),R5
 2009368:	8f b0 b7 d8 	MOV        R6,R1         | MOV        R11,R6
 200936c:	5b 40 40 00 	MOV        R1,R11
 2009370:	14 c7 40 48 	SW         R2,$72(SP)
 2009374:	43 43 40 78 	MOV        $120+SP,R8
 2009378:	8c 18 8a c8 	LW         24(SP),R1     | ADD        R9,R1
 200937c:	0c c7 40 18 	SW         R1,$24(SP)
 2009380:	1d 85 80 01 	LB         1(R6),R3
 2009384:	1c 00 00 00 	CMP        $0,R3
 2009388:	78 88 15 f0 	BZ         @0x0200a97c    // 200a97c <_vfiprintf_r+0x17b4>
 200938c:	aa 01 8e 00 	ADD        $1,R5         | CLR        R1
 2009390:	0d c7 40 41 	SB         R1,$65(SP)
 2009394:	9e 00 a6 00 	CLR        R3            | CLR        R4
 2009398:	e6 ff e5 0c 	LDI        $-1,R12       | SW         R12,$12(SP)
 200939c:	9d 04 ce 00 	SW         R3,$4(SP)     | CLR        R9
 20093a0:	e5 08 b6 01 	SW         R12,$8(SP)    | LDI        $1,R6
 20093a4:	be 20 8f a9 	LDI        $32,R7        | MOV        $1+R5,R1
 20093a8:	0c c7 40 00 	SW         R1,(SP)
 20093ac:	0d 85 40 00 	LB         (R5),R1
 20093b0:	0c 00 00 58 	CMP        $88,R1
 20093b4:	78 88 03 7c 	BZ         @0x02009734    // 2009734 <_vfiprintf_r+0x56c>
 20093b8:	0c 00 00 59 	CMP        $89,R1
 20093bc:	78 b0 04 2c 	BGE        @0x020097ec    // 20097ec <_vfiprintf_r+0x624>
 20093c0:	0c 00 00 2e 	CMP        $46,R1
 20093c4:	78 88 11 fc 	BZ         @0x0200a5c4    // 200a5c4 <_vfiprintf_r+0x13fc>
 20093c8:	0c 00 00 2f 	CMP        $47,R1
 20093cc:	78 90 03 d0 	BLT        @0x020097a0    // 20097a0 <_vfiprintf_r+0x5d8>
 20093d0:	0c 00 00 44 	CMP        $68,R1
 20093d4:	78 88 11 04 	BZ         @0x0200a4dc    // 200a4dc <_vfiprintf_r+0x1314>
 20093d8:	0c 00 00 45 	CMP        $69,R1
 20093dc:	78 90 02 d4 	BLT        @0x020096b4    // 20096b4 <_vfiprintf_r+0x4ec>
 20093e0:	0c 00 00 4f 	CMP        $79,R1
 20093e4:	78 88 12 34 	BZ         @0x0200a61c    // 200a61c <_vfiprintf_r+0x1454>
 20093e8:	0c 00 00 55 	CMP        $85,R1
 20093ec:	78 a8 02 d8 	BNZ        @0x020096c8    // 20096c8 <_vfiprintf_r+0x500>
 20093f0:	48 c0 00 10 	OR         $16,R9
 20093f4:	9c 1c 8c 98 	LW         28(SP),R3     | LW         (R3),R1
 20093f8:	14 84 c0 04 	LW         4(R3),R2
 20093fc:	8d 20 95 24 	SW         R1,$32(SP)    | SW         R2,$36(SP)
 2009400:	0b 40 c0 08 	MOV        $8+R3,R1
 2009404:	8d 1c 9e 01 	SW         R1,$28(SP)    | LDI        $1,R3
 2009408:	0e 00 00 00 	CLR        R1
 200940c:	0d c7 40 41 	SB         R1,$65(SP)
 2009410:	2e 00 00 00 	CLR        R5
 2009414:	94 0c 93 7f 	LW         12(SP),R2     | CMP        $-1,R2
 2009418:	78 88 0e 5c 	BZ         @0x0200a278    // 200a278 <_vfiprintf_r+0x10b0>
 200941c:	0b 42 40 00 	MOV        R9,R1
 2009420:	08 43 ff 7f 	AND        $-129,R1
 2009424:	8d 10 b4 20 	SW         R1,$16(SP)    | LW         32(SP),R6
 2009428:	bc 24 8f b0 	LW         36(SP),R7     | MOV        R6,R1
 200942c:	08 c5 c0 00 	OR         R7,R1
 2009430:	0e 00 00 00 	CLR        R1
 2009434:	08 e8 00 01 	OR.NZ      $1,R1
 2009438:	93 00 96 00 	CMP        $0,R2         | CLR        R2
 200943c:	10 e8 00 01 	OR.NZ      $1,R2
 2009440:	08 c4 80 00 	OR         R2,R1
 2009444:	78 a8 0e 2c 	BNZ        @0x0200a274    // 200a274 <_vfiprintf_r+0x10ac>
 2009448:	1c 00 00 00 	CMP        $0,R3
 200944c:	78 a8 0f 08 	BNZ        @0x0200a358    // 200a358 <_vfiprintf_r+0x1190>
 2009450:	c9 01 cd 14 	AND        $1,R9         | SW         R9,$20(SP)
 2009454:	4c 00 00 00 	CMP        $0,R9
 2009458:	78 88 0f f8 	BZ         @0x0200a454    // 200a454 <_vfiprintf_r+0x128c>
 200945c:	0e 00 00 30 	LDI        $48,R1
 2009460:	0d c7 40 77 	SB         R1,$119(SP)
 2009464:	8e 00 8d 0c 	CLR        R1            | SW         R1,$12(SP)
 2009468:	0b 43 40 77 	MOV        $119+SP,R1
 200946c:	0c c7 40 2c 	SW         R1,$44(SP)
 2009470:	8c 0c 94 14 	LW         12(SP),R1     | LW         20(SP),R2
 2009474:	0c 04 80 00 	CMP        R2,R1
 2009478:	0b 50 80 00 	MOV.LT     R2,R1
 200947c:	8d 08 ab 00 	SW         R1,$8(SP)     | CMP        $0,R5
 2009480:	78 88 00 04 	BZ         @0x02009488    // 2009488 <_vfiprintf_r+0x2c0>
 2009484:	8a 01 8d 08 	ADD        $1,R1         | SW         R1,$8(SP)
 2009488:	8c 10 89 02 	LW         16(SP),R1     | AND        $2,R1
 200948c:	8d 28 8b 00 	SW         R1,$40(SP)    | CMP        $0,R1
 2009490:	78 88 00 08 	BZ         @0x0200949c    // 200949c <_vfiprintf_r+0x2d4>
 2009494:	8c 08 8a 02 	LW         8(SP),R1      | ADD        $2,R1
 2009498:	0c c7 40 08 	SW         R1,$8(SP)
 200949c:	64 87 40 10 	LW         16(SP),R12
 20094a0:	60 40 00 84 	AND        $132,R12
 20094a4:	14 87 40 4c 	LW         76(SP),R2
 20094a8:	0c 87 40 48 	LW         72(SP),R1
 20094ac:	9f 89 af 98 	MOV        $1+R1,R3      | MOV        R3,R5
 20094b0:	64 00 00 00 	CMP        $0,R12
 20094b4:	78 a8 00 0c 	BNZ        @0x020094c4    // 20094c4 <_vfiprintf_r+0x2fc>
 20094b8:	bc 04 a4 08 	LW         4(SP),R7      | LW         8(SP),R4
 20094bc:	b8 a0 bb 01 	SUB        R4,R7         | CMP        $1,R7
 20094c0:	78 b0 04 4c 	BGE        @0x02009910    // 2009910 <_vfiprintf_r+0x748>
 20094c4:	1d 87 40 41 	LB         65(SP),R3
 20094c8:	1c 00 00 00 	CMP        $0,R3
 20094cc:	78 88 05 6c 	BZ         @0x02009a3c    // 2009a3c <_vfiprintf_r+0x874>
 20094d0:	0b 43 40 41 	MOV        $65+SP,R1
 20094d4:	8d c0 8e 01 	SW         R1,(R8)       | LDI        $1,R1
 20094d8:	0c c6 00 04 	SW         R1,$4(R8)
 20094dc:	10 84 40 00 	ADD        R1,R2
 20094e0:	14 c7 40 4c 	SW         R2,$76(SP)
 20094e4:	2c c7 40 48 	SW         R5,$72(SP)
 20094e8:	2c 00 00 08 	CMP        $8,R5
 20094ec:	78 90 0c 0c 	BLT        @0x0200a0fc    // 200a0fc <_vfiprintf_r+0xf34>
 20094f0:	14 00 00 00 	CMP        $0,R2
 20094f4:	78 88 00 60 	BZ         @0x02009558    // 2009558 <_vfiprintf_r+0x390>
 20094f8:	0c 86 c0 68 	LW         104(R11),R1
 20094fc:	08 40 20 00 	AND        $8192,R1
 2009500:	78 88 05 dc 	BZ         @0x02009ae0    // 2009ae0 <_vfiprintf_r+0x918>
 2009504:	3c 87 40 44 	LW         68(SP),R7
 2009508:	2c 85 c0 00 	LW         (R7),R5
 200950c:	4c 85 c0 04 	LW         4(R7),R9
 2009510:	43 42 40 00 	MOV        R9,R8
 2009514:	41 40 00 02 	LSR        $2,R8
 2009518:	78 88 00 2c 	BZ         @0x02009548    // 2009548 <_vfiprintf_r+0x380>
 200951c:	36 00 00 00 	CLR        R6
 2009520:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 2009524:	0b 42 80 00 	MOV        R10,R1
 2009528:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 200952c:	02 00 b0 e4 
 2009530:	0c 03 ff ff 	CMP        $-1,R1
 2009534:	78 88 05 c0 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009538:	b2 01 aa 04 	ADD        $1,R6         | ADD        $4,R5
 200953c:	44 05 80 00 	CMP        R6,R8
 2009540:	78 ab ff dc 	BNZ        @0x02009520    // 2009520 <_vfiprintf_r+0x358>
 2009544:	14 87 40 4c 	LW         76(SP),R2
 2009548:	c9 7c 90 c8 	AND        $-4,R9        | SUB        R9,R2
 200954c:	14 c7 40 4c 	SW         R2,$76(SP)
 2009550:	ba 08 93 00 	ADD        $8,R7         | CMP        $0,R2
 2009554:	78 ab ff b0 	BNZ        @0x02009508    // 2009508 <_vfiprintf_r+0x340>
 2009558:	94 28 93 00 	LW         40(SP),R2     | CMP        $0,R2
 200955c:	78 a8 0b b0 	BNZ        @0x0200a110    // 200a110 <_vfiprintf_r+0xf48>
 2009560:	8e 00 ae 01 	CLR        R1            | LDI        $1,R5
 2009564:	43 43 40 78 	MOV        $120+SP,R8
 2009568:	64 00 00 80 	CMP        $128,R12
 200956c:	78 88 06 5c 	BZ         @0x02009bcc    // 2009bcc <_vfiprintf_r+0xa04>
 2009570:	b4 0c 9c 14 	LW         12(SP),R6     | LW         20(SP),R3
 2009574:	b0 98 b3 01 	SUB        R3,R6         | CMP        $1,R6
 2009578:	78 b0 06 14 	BGE        @0x02009b90    // 2009b90 <_vfiprintf_r+0x9c8>
 200957c:	8c 2c 8d c0 	LW         44(SP),R1     | SW         R1,(R8)
 2009580:	0c 87 40 14 	LW         20(SP),R1
 2009584:	0c c6 00 04 	SW         R1,$4(R8)
 2009588:	08 84 80 00 	ADD        R2,R1
 200958c:	0c c7 40 4c 	SW         R1,$76(SP)
 2009590:	2c c7 40 48 	SW         R5,$72(SP)
 2009594:	2c 00 00 08 	CMP        $8,R5
 2009598:	78 90 07 d8 	BLT        @0x02009d74    // 2009d74 <_vfiprintf_r+0xbac>
 200959c:	0c 00 00 00 	CMP        $0,R1
 20095a0:	78 88 00 60 	BZ         @0x02009604    // 2009604 <_vfiprintf_r+0x43c>
 20095a4:	2c 86 c0 68 	LW         104(R11),R5
 20095a8:	28 40 20 00 	AND        $8192,R5
 20095ac:	78 88 0a b4 	BZ         @0x0200a064    // 200a064 <_vfiprintf_r+0xe9c>
 20095b0:	3c 87 40 44 	LW         68(SP),R7
 20095b4:	2c 85 c0 00 	LW         (R7),R5
 20095b8:	44 85 c0 04 	LW         4(R7),R8
 20095bc:	33 42 00 00 	MOV        R8,R6
 20095c0:	31 40 00 02 	LSR        $2,R6
 20095c4:	78 88 00 2c 	BZ         @0x020095f4    // 20095f4 <_vfiprintf_r+0x42c>
 20095c8:	4e 00 00 00 	CLR        R9
 20095cc:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 20095d0:	0b 42 80 00 	MOV        R10,R1
 20095d4:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 20095d8:	02 00 b0 e4 
 20095dc:	0c 03 ff ff 	CMP        $-1,R1
 20095e0:	78 88 05 14 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 20095e4:	ca 01 aa 04 	ADD        $1,R9         | ADD        $4,R5
 20095e8:	34 06 40 00 	CMP        R9,R6
 20095ec:	78 ab ff dc 	BNZ        @0x020095cc    // 20095cc <_vfiprintf_r+0x404>
 20095f0:	0c 87 40 4c 	LW         76(SP),R1
 20095f4:	c1 7c 88 c0 	AND        $-4,R8        | SUB        R8,R1
 20095f8:	0c c7 40 4c 	SW         R1,$76(SP)
 20095fc:	ba 08 8b 00 	ADD        $8,R7         | CMP        $0,R1
 2009600:	78 ab ff b0 	BNZ        @0x020095b4    // 20095b4 <_vfiprintf_r+0x3ec>
 2009604:	8c 10 89 04 	LW         16(SP),R1     | AND        $4,R1
 2009608:	78 88 09 8c 	BZ         @0x02009f98    // 2009f98 <_vfiprintf_r+0xdd0>
 200960c:	bc 04 8c 08 	LW         4(SP),R7      | LW         8(SP),R1
 2009610:	b8 88 bb 01 	SUB        R1,R7         | CMP        $1,R7
 2009614:	78 b0 08 ac 	BGE        @0x02009ec4    // 2009ec4 <_vfiprintf_r+0xcfc>
 2009618:	97 88 8c 04 	MOV        R1,R2         | LW         4(SP),R1
 200961c:	0c 04 80 00 	CMP        R2,R1
 2009620:	0b 50 80 00 	MOV.LT     R2,R1
 2009624:	94 18 92 88 	LW         24(SP),R2     | ADD        R1,R2
 2009628:	14 c7 40 18 	SW         R2,$24(SP)
 200962c:	0e 00 00 00 	CLR        R1
 2009630:	0c c7 40 48 	SW         R1,$72(SP)
 2009634:	43 43 40 78 	MOV        $120+SP,R8
 2009638:	2c 87 40 00 	LW         (SP),R5
 200963c:	1d 85 40 00 	LB         (R5),R3
 2009640:	9b 00 8e 00 	CMP        $0,R3         | CLR        R1
 2009644:	08 e8 00 01 	OR.NZ      $1,R1
 2009648:	9b 25 96 00 	CMP        $37,R3        | CLR        R2
 200964c:	10 e8 00 01 	OR.NZ      $1,R2
 2009650:	08 44 80 00 	AND        R2,R1
 2009654:	78 ab fc 44 	BNZ        @0x0200929c    // 200929c <_vfiprintf_r+0xd4>
 2009658:	78 83 fd 28 	BRA        @0x02009384    // 2009384 <_vfiprintf_r+0x1bc>
 200965c:	1b 43 40 44 	MOV        $68+SP,R3
 2009660:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 2009664:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 2009668:	02 00 b1 94 
 200966c:	3c c7 40 4c 	SW         R7,$76(SP)
 2009670:	3c c7 40 48 	SW         R7,$72(SP)
 2009674:	0c 00 00 00 	CMP        $0,R1
 2009678:	78 a8 04 7c 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200967c:	43 43 40 78 	MOV        $120+SP,R8
 2009680:	8c 18 8a c8 	LW         24(SP),R1     | ADD        R9,R1
 2009684:	0c c7 40 18 	SW         R1,$24(SP)
 2009688:	1d 85 80 01 	LB         1(R6),R3
 200968c:	78 83 fc f4 	BRA        @0x02009384    // 2009384 <_vfiprintf_r+0x1bc>
 2009690:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 2009694:	87 fa fc f8 	JSR        0x02004100     // 2004100 <__swsetup_r>
 2009698:	02 00 41 00 
 200969c:	0c 00 00 00 	CMP        $0,R1
 20096a0:	78 a8 13 88 	BNZ        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0x1864>
 20096a4:	0d 06 c0 0c 	LH         12(R11),R1
 20096a8:	89 1a 8b 0a 	AND        $26,R1        | CMP        $10,R1
 20096ac:	78 ab fb b0 	BNZ        @0x02009260    // 2009260 <_vfiprintf_r+0x98>
 20096b0:	78 80 0a 88 	BRA        @0x0200a13c    // 200a13c <_vfiprintf_r+0xf74>
 20096b4:	0c 00 00 30 	CMP        $48,R1
 20096b8:	78 88 0d a8 	BZ         @0x0200a464    // 200a464 <_vfiprintf_r+0x129c>
 20096bc:	13 40 5f cf 	MOV        $-49+R1,R2
 20096c0:	14 00 00 09 	CMP        $9,R2
 20096c4:	78 98 00 30 	BC         @0x020096f8    // 20096f8 <_vfiprintf_r+0x530>
 20096c8:	1c 00 00 00 	CMP        $0,R3
 20096cc:	78 a8 12 a0 	BNZ        @0x0200a970    // 200a970 <_vfiprintf_r+0x17a8>
 20096d0:	0d c7 40 50 	SB         R1,$80(SP)
 20096d4:	0e 00 00 00 	CLR        R1
 20096d8:	0d c7 40 41 	SB         R1,$65(SP)
 20096dc:	8e 01 8d 08 	LDI        $1,R1         | SW         R1,$8(SP)
 20096e0:	0c c7 40 14 	SW         R1,$20(SP)
 20096e4:	0b 43 40 50 	MOV        $80+SP,R1
 20096e8:	0c c7 40 2c 	SW         R1,$44(SP)
 20096ec:	cd 10 8e 00 	SW         R9,$16(SP)    | CLR        R1
 20096f0:	0c c7 40 0c 	SW         R1,$12(SP)
 20096f4:	78 83 fd 90 	BRA        @0x02009488    // 2009488 <_vfiprintf_r+0x2c0>
 20096f8:	96 00 95 04 	CLR        R2            | SW         R2,$4(SP)
 20096fc:	13 40 5f d0 	MOV        $-48+R1,R2
 2009700:	2c 87 40 00 	LW         (SP),R5
 2009704:	e4 04 8f e0 	LW         4(SP),R12     | MOV        R12,R1
 2009708:	09 80 00 02 	LSL        $2,R1
 200970c:	8a e0 8a 88 	ADD        R12,R1        | ADD        R1,R1
 2009710:	92 88 95 04 	ADD        R1,R2         | SW         R2,$4(SP)
 2009714:	28 80 00 01 	ADD        $1,R5
 2009718:	0d 85 7f ff 	LB         -1(R5),R1
 200971c:	13 40 5f d0 	MOV        $-48+R1,R2
 2009720:	14 00 00 0a 	CMP        $10,R2
 2009724:	78 9b ff dc 	BC         @0x02009704    // 2009704 <_vfiprintf_r+0x53c>
 2009728:	2c c7 40 00 	SW         R5,(SP)
 200972c:	0c 00 00 58 	CMP        $88,R1
 2009730:	78 ab fc 84 	BNZ        @0x020093b8    // 20093b8 <_vfiprintf_r+0x1f0>
 2009734:	1c 00 00 00 	CMP        $0,R3
 2009738:	25 ef 40 41 	SB.NZ      R4,$65(SP)
 200973c:	16 00 00 58 	LDI        $88,R2
 2009740:	0a 03 00 40 	LDI        0x0200efb4,R1  // 200efb4 <__call_exitprocs+0x254>
 2009744:	0a 40 ef b4 
 2009748:	0c c7 40 34 	SW         R1,$52(SP)
 200974c:	8f c8 89 10 	MOV        R9,R1         | AND        $16,R1
 2009750:	78 88 0a 30 	BZ         @0x0200a184    // 200a184 <_vfiprintf_r+0xfbc>
 2009754:	8c 1c 9c 88 	LW         28(SP),R1     | LW         (R1),R3
 2009758:	24 84 40 04 	LW         4(R1),R4
 200975c:	9d 20 a5 24 	SW         R3,$32(SP)    | SW         R4,$36(SP)
 2009760:	0b 40 40 08 	MOV        $8+R1,R1
 2009764:	0c c7 40 1c 	SW         R1,$28(SP)
 2009768:	8f c8 89 01 	MOV        R9,R1         | AND        $1,R1
 200976c:	78 88 0a 40 	BZ         @0x0200a1b0    // 200a1b0 <_vfiprintf_r+0xfe8>
 2009770:	9c 20 a4 24 	LW         32(SP),R3     | LW         36(SP),R4
 2009774:	1c 00 00 00 	CMP        $0,R3
 2009778:	24 08 00 00 	CMP.Z      $0,R4
 200977c:	78 88 0a 30 	BZ         @0x0200a1b0    // 200a1b0 <_vfiprintf_r+0xfe8>
 2009780:	0e 00 00 30 	LDI        $48,R1
 2009784:	0d c7 40 42 	SB         R1,$66(SP)
 2009788:	15 c7 40 43 	SB         R2,$67(SP)
 200978c:	48 c0 00 02 	OR         $2,R9
 2009790:	9e 02 8e 00 	LDI        $2,R3         | CLR        R1
 2009794:	0d c7 40 41 	SB         R1,$65(SP)
 2009798:	2e 00 00 00 	CLR        R5
 200979c:	78 83 fc 74 	BRA        @0x02009414    // 2009414 <_vfiprintf_r+0x24c>
 20097a0:	0c 00 00 2a 	CMP        $42,R1
 20097a4:	78 88 0c c8 	BZ         @0x0200a470    // 200a470 <_vfiprintf_r+0x12a8>
 20097a8:	0c 00 00 2b 	CMP        $43,R1
 20097ac:	78 90 00 20 	BLT        @0x020097d0    // 20097d0 <_vfiprintf_r+0x608>
 20097b0:	78 88 03 80 	BZ         @0x02009b34    // 2009b34 <_vfiprintf_r+0x96c>
 20097b4:	0c 00 00 2d 	CMP        $45,R1
 20097b8:	78 ab ff 0c 	BNZ        @0x020096c8    // 20096c8 <_vfiprintf_r+0x500>
 20097bc:	48 c0 00 04 	OR         $4,R9
 20097c0:	2c 87 40 00 	LW         (SP),R5
 20097c4:	8f a9 8d 00 	MOV        $1+R5,R1      | SW         R1,(SP)
 20097c8:	0d 85 40 00 	LB         (R5),R1
 20097cc:	78 83 fb e0 	BRA        @0x020093b0    // 20093b0 <_vfiprintf_r+0x1e8>
 20097d0:	0c 00 00 20 	CMP        $32,R1
 20097d4:	78 88 0e 6c 	BZ         @0x0200a644    // 200a644 <_vfiprintf_r+0x147c>
 20097d8:	0c 00 00 23 	CMP        $35,R1
 20097dc:	78 a8 11 88 	BNZ        @0x0200a968    // 200a968 <_vfiprintf_r+0x17a0>
 20097e0:	48 c0 00 01 	OR         $1,R9
 20097e4:	2c 87 40 00 	LW         (SP),R5
 20097e8:	78 83 ff d8 	BRA        @0x020097c4    // 20097c4 <_vfiprintf_r+0x5fc>
 20097ec:	0c 00 00 6f 	CMP        $111,R1
 20097f0:	78 88 0d 48 	BZ         @0x0200a53c    // 200a53c <_vfiprintf_r+0x1374>
 20097f4:	0c 00 00 70 	CMP        $112,R1
 20097f8:	78 90 00 60 	BLT        @0x0200985c    // 200985c <_vfiprintf_r+0x694>
 20097fc:	0c 00 00 73 	CMP        $115,R1
 2009800:	78 88 0c 88 	BZ         @0x0200a48c    // 200a48c <_vfiprintf_r+0x12c4>
 2009804:	0c 00 00 74 	CMP        $116,R1
 2009808:	78 90 00 34 	BLT        @0x02009840    // 2009840 <_vfiprintf_r+0x678>
 200980c:	0c 00 00 75 	CMP        $117,R1
 2009810:	78 88 0d 6c 	BZ         @0x0200a580    // 200a580 <_vfiprintf_r+0x13b8>
 2009814:	0c 00 00 78 	CMP        $120,R1
 2009818:	78 ab fe ac 	BNZ        @0x020096c8    // 20096c8 <_vfiprintf_r+0x500>
 200981c:	1c 00 00 00 	CMP        $0,R3
 2009820:	25 ef 40 41 	SB.NZ      R4,$65(SP)
 2009824:	16 00 00 78 	LDI        $120,R2
 2009828:	0a 03 00 40 	LDI        0x0200efa3,R1  // 200efa3 <__call_exitprocs+0x243>
 200982c:	0a 40 ef a3 
 2009830:	8d 34 8f c8 	SW         R1,$52(SP)    | MOV        R9,R1
 2009834:	08 40 00 10 	AND        $16,R1
 2009838:	78 88 09 48 	BZ         @0x0200a184    // 200a184 <_vfiprintf_r+0xfbc>
 200983c:	78 83 ff 14 	BRA        @0x02009754    // 2009754 <_vfiprintf_r+0x58c>
 2009840:	0c 00 00 70 	CMP        $112,R1
 2009844:	78 88 0e 10 	BZ         @0x0200a658    // 200a658 <_vfiprintf_r+0x1490>
 2009848:	0c 00 00 71 	CMP        $113,R1
 200984c:	78 ab fe 78 	BNZ        @0x020096c8    // 20096c8 <_vfiprintf_r+0x500>
 2009850:	48 c0 00 10 	OR         $16,R9
 2009854:	2c 87 40 00 	LW         (SP),R5
 2009858:	78 83 ff 68 	BRA        @0x020097c4    // 20097c4 <_vfiprintf_r+0x5fc>
 200985c:	0c 00 00 69 	CMP        $105,R1
 2009860:	78 88 0b 08 	BZ         @0x0200a36c    // 200a36c <_vfiprintf_r+0x11a4>
 2009864:	0c 00 00 6a 	CMP        $106,R1
 2009868:	78 90 00 58 	BLT        @0x020098c4    // 20098c4 <_vfiprintf_r+0x6fc>
 200986c:	0c 00 00 6c 	CMP        $108,R1
 2009870:	78 8b ff dc 	BZ         @0x02009850    // 2009850 <_vfiprintf_r+0x688>
 2009874:	0c 00 00 6e 	CMP        $110,R1
 2009878:	78 ab fe 4c 	BNZ        @0x020096c8    // 20096c8 <_vfiprintf_r+0x500>
 200987c:	1c 00 00 00 	CMP        $0,R3
 2009880:	25 ef 40 41 	SB.NZ      R4,$65(SP)
 2009884:	94 1c 8c 90 	LW         28(SP),R2     | LW         (R2),R1
 2009888:	92 04 95 1c 	ADD        $4,R2         | SW         R2,$28(SP)
 200988c:	97 c8 91 10 	MOV        R9,R2         | AND        $16,R2
 2009890:	78 88 0f 0c 	BZ         @0x0200a7a0    // 200a7a0 <_vfiprintf_r+0x15d8>
 2009894:	14 87 40 18 	LW         24(SP),R2
 2009898:	14 c4 40 04 	SW         R2,$4(R1)
 200989c:	11 c0 00 1f 	ASR        $31,R2
 20098a0:	95 88 ac 00 	SW         R2,(R1)       | LW         (SP),R5
 20098a4:	1d 85 40 00 	LB         (R5),R3
 20098a8:	9b 00 8e 00 	CMP        $0,R3         | CLR        R1
 20098ac:	08 e8 00 01 	OR.NZ      $1,R1
 20098b0:	9b 25 96 00 	CMP        $37,R3        | CLR        R2
 20098b4:	10 e8 00 01 	OR.NZ      $1,R2
 20098b8:	08 44 80 00 	AND        R2,R1
 20098bc:	78 ab f9 dc 	BNZ        @0x0200929c    // 200929c <_vfiprintf_r+0xd4>
 20098c0:	78 83 fa c0 	BRA        @0x02009384    // 2009384 <_vfiprintf_r+0x1bc>
 20098c4:	0c 00 00 64 	CMP        $100,R1
 20098c8:	78 88 0a a0 	BZ         @0x0200a36c    // 200a36c <_vfiprintf_r+0x11a4>
 20098cc:	0c 00 00 68 	CMP        $104,R1
 20098d0:	78 a8 00 0c 	BNZ        @0x020098e0    // 20098e0 <_vfiprintf_r+0x718>
 20098d4:	48 c0 00 40 	OR         $64,R9
 20098d8:	2c 87 40 00 	LW         (SP),R5
 20098dc:	78 83 fe e4 	BRA        @0x020097c4    // 20097c4 <_vfiprintf_r+0x5fc>
 20098e0:	0c 00 00 63 	CMP        $99,R1
 20098e4:	78 ab fd e0 	BNZ        @0x020096c8    // 20096c8 <_vfiprintf_r+0x500>
 20098e8:	94 1c 8c 90 	LW         28(SP),R2     | LW         (R2),R1
 20098ec:	0d c7 40 50 	SB         R1,$80(SP)
 20098f0:	0e 00 00 00 	CLR        R1
 20098f4:	0d c7 40 41 	SB         R1,$65(SP)
 20098f8:	0b 40 80 04 	MOV        $4+R2,R1
 20098fc:	8d 1c 8e 01 	SW         R1,$28(SP)    | LDI        $1,R1
 2009900:	8d 08 8d 14 	SW         R1,$8(SP)     | SW         R1,$20(SP)
 2009904:	0b 43 40 50 	MOV        $80+SP,R1
 2009908:	0c c7 40 2c 	SW         R1,$44(SP)
 200990c:	78 83 fd dc 	BRA        @0x020096ec    // 20096ec <_vfiprintf_r+0x524>
 2009910:	3c 00 00 11 	CMP        $17,R7
 2009914:	78 90 11 48 	BLT        @0x0200aa60    // 200aa60 <_vfiprintf_r+0x1898>
 2009918:	64 c7 40 30 	SW         R12,$48(SP)
 200991c:	22 03 00 40 	LDI        0x0200f1c8,R4  // 200f1c8 <blanks.1>
 2009920:	22 40 f1 c8 
 2009924:	a5 c0 a6 10 	SW         R4,(R8)       | LDI        $16,R4
 2009928:	24 c6 00 04 	SW         R4,$4(R8)
 200992c:	10 85 00 00 	ADD        R4,R2
 2009930:	14 c7 40 4c 	SW         R2,$76(SP)
 2009934:	1c c7 40 48 	SW         R3,$72(SP)
 2009938:	1c 00 00 08 	CMP        $8,R3
 200993c:	78 b0 00 38 	BGE        @0x02009978    // 2009978 <_vfiprintf_r+0x7b0>
 2009940:	c2 08 af 8a 	ADD        $8,R8         | MOV        $2+R1,R5
 2009944:	0b 40 c0 00 	MOV        R3,R1
 2009948:	ba 70 bb 11 	ADD        $-16,R7       | CMP        $17,R7
 200994c:	78 90 00 b0 	BLT        @0x02009a00    // 2009a00 <_vfiprintf_r+0x838>
 2009950:	1b 40 40 01 	MOV        $1+R1,R3
 2009954:	22 03 00 40 	LDI        0x0200f1c8,R4  // 200f1c8 <blanks.1>
 2009958:	22 40 f1 c8 
 200995c:	a5 c0 a6 10 	SW         R4,(R8)       | LDI        $16,R4
 2009960:	24 c6 00 04 	SW         R4,$4(R8)
 2009964:	10 85 00 00 	ADD        R4,R2
 2009968:	14 c7 40 4c 	SW         R2,$76(SP)
 200996c:	1c c7 40 48 	SW         R3,$72(SP)
 2009970:	1c 00 00 08 	CMP        $8,R3
 2009974:	78 93 ff c8 	BLT        @0x02009940    // 2009940 <_vfiprintf_r+0x778>
 2009978:	14 00 00 00 	CMP        $0,R2
 200997c:	78 88 00 70 	BZ         @0x020099f0    // 20099f0 <_vfiprintf_r+0x828>
 2009980:	0c 86 c0 68 	LW         104(R11),R1
 2009984:	08 40 20 00 	AND        $8192,R1
 2009988:	78 88 05 00 	BZ         @0x02009e8c    // 2009e8c <_vfiprintf_r+0xcc4>
 200998c:	4c 87 40 44 	LW         68(SP),R9
 2009990:	8f d8 df b8 	MOV        R11,R1        | MOV        R7,R11
 2009994:	3b 40 40 00 	MOV        R1,R7
 2009998:	2c 86 40 00 	LW         (R9),R5
 200999c:	64 86 40 04 	LW         4(R9),R12
 20099a0:	43 43 00 00 	MOV        R12,R8
 20099a4:	41 40 00 02 	LSR        $2,R8
 20099a8:	78 88 00 2c 	BZ         @0x020099d8    // 20099d8 <_vfiprintf_r+0x810>
 20099ac:	34 87 40 30 	LW         48(SP),R6
 20099b0:	9f b8 94 a8 	MOV        R7,R3         | LW         (R5),R2
 20099b4:	0b 42 80 00 	MOV        R10,R1
 20099b8:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 20099bc:	02 00 b0 e4 
 20099c0:	0c 03 ff ff 	CMP        $-1,R1
 20099c4:	78 88 04 e8 	BZ         @0x02009eb0    // 2009eb0 <_vfiprintf_r+0xce8>
 20099c8:	b2 01 aa 04 	ADD        $1,R6         | ADD        $4,R5
 20099cc:	44 05 80 00 	CMP        R6,R8
 20099d0:	78 ab ff dc 	BNZ        @0x020099b0    // 20099b0 <_vfiprintf_r+0x7e8>
 20099d4:	14 87 40 4c 	LW         76(SP),R2
 20099d8:	e1 7c 90 e0 	AND        $-4,R12       | SUB        R12,R2
 20099dc:	14 c7 40 4c 	SW         R2,$76(SP)
 20099e0:	ca 08 93 00 	ADD        $8,R9         | CMP        $0,R2
 20099e4:	78 ab ff b0 	BNZ        @0x02009998    // 2009998 <_vfiprintf_r+0x7d0>
 20099e8:	8f b8 bf d8 	MOV        R7,R1         | MOV        R11,R7
 20099ec:	5b 40 40 00 	MOV        R1,R11
 20099f0:	8c 30 ae 01 	LW         48(SP),R1     | LDI        $1,R5
 20099f4:	43 43 40 78 	MOV        $120+SP,R8
 20099f8:	ba 70 bb 11 	ADD        $-16,R7       | CMP        $17,R7
 20099fc:	78 b3 ff 50 	BGE        @0x02009950    // 2009950 <_vfiprintf_r+0x788>
 2009a00:	e4 30 a7 a8 	LW         48(SP),R12    | MOV        R5,R4
 2009a04:	0a 03 00 40 	LDI        0x0200f1c8,R1  // 200f1c8 <blanks.1>
 2009a08:	0a 40 f1 c8 
 2009a0c:	0c c6 00 00 	SW         R1,(R8)
 2009a10:	3c c6 00 04 	SW         R7,$4(R8)
 2009a14:	10 85 c0 00 	ADD        R7,R2
 2009a18:	14 c7 40 4c 	SW         R2,$76(SP)
 2009a1c:	24 c7 40 48 	SW         R4,$72(SP)
 2009a20:	24 00 00 08 	CMP        $8,R4
 2009a24:	78 b0 0c ac 	BGE        @0x0200a6d4    // 200a6d4 <_vfiprintf_r+0x150c>
 2009a28:	c2 08 af a1 	ADD        $8,R8         | MOV        $1+R4,R5
 2009a2c:	0b 41 00 00 	MOV        R4,R1
 2009a30:	1d 87 40 41 	LB         65(SP),R3
 2009a34:	1c 00 00 00 	CMP        $0,R3
 2009a38:	78 ab fa 94 	BNZ        @0x020094d0    // 20094d0 <_vfiprintf_r+0x308>
 2009a3c:	9c 28 9b 00 	LW         40(SP),R3     | CMP        $0,R3
 2009a40:	78 8b fb 24 	BZ         @0x02009568    // 2009568 <_vfiprintf_r+0x3a0>
 2009a44:	0b 43 40 42 	MOV        $66+SP,R1
 2009a48:	8d c0 8e 02 	SW         R1,(R8)       | LDI        $2,R1
 2009a4c:	0c c6 00 04 	SW         R1,$4(R8)
 2009a50:	10 84 40 00 	ADD        R1,R2
 2009a54:	14 c7 40 4c 	SW         R2,$76(SP)
 2009a58:	2c c7 40 48 	SW         R5,$72(SP)
 2009a5c:	2c 00 00 08 	CMP        $8,R5
 2009a60:	78 90 09 d0 	BLT        @0x0200a434    // 200a434 <_vfiprintf_r+0x126c>
 2009a64:	14 00 00 00 	CMP        $0,R2
 2009a68:	78 88 00 60 	BZ         @0x02009acc    // 2009acc <_vfiprintf_r+0x904>
 2009a6c:	0c 86 c0 68 	LW         104(R11),R1
 2009a70:	08 40 20 00 	AND        $8192,R1
 2009a74:	78 88 00 c8 	BZ         @0x02009b40    // 2009b40 <_vfiprintf_r+0x978>
 2009a78:	34 87 40 44 	LW         68(SP),R6
 2009a7c:	2c 85 80 00 	LW         (R6),R5
 2009a80:	4c 85 80 04 	LW         4(R6),R9
 2009a84:	43 42 40 00 	MOV        R9,R8
 2009a88:	41 40 00 02 	LSR        $2,R8
 2009a8c:	78 88 00 2c 	BZ         @0x02009abc    // 2009abc <_vfiprintf_r+0x8f4>
 2009a90:	3e 00 00 00 	CLR        R7
 2009a94:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 2009a98:	0b 42 80 00 	MOV        R10,R1
 2009a9c:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 2009aa0:	02 00 b0 e4 
 2009aa4:	0c 03 ff ff 	CMP        $-1,R1
 2009aa8:	78 88 00 4c 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009aac:	ba 01 aa 04 	ADD        $1,R7         | ADD        $4,R5
 2009ab0:	44 05 c0 00 	CMP        R7,R8
 2009ab4:	78 ab ff dc 	BNZ        @0x02009a94    // 2009a94 <_vfiprintf_r+0x8cc>
 2009ab8:	14 87 40 4c 	LW         76(SP),R2
 2009abc:	c9 7c 90 c8 	AND        $-4,R9        | SUB        R9,R2
 2009ac0:	14 c7 40 4c 	SW         R2,$76(SP)
 2009ac4:	b2 08 93 00 	ADD        $8,R6         | CMP        $0,R2
 2009ac8:	78 ab ff b0 	BNZ        @0x02009a7c    // 2009a7c <_vfiprintf_r+0x8b4>
 2009acc:	ae 01 8e 00 	LDI        $1,R5         | CLR        R1
 2009ad0:	43 43 40 78 	MOV        $120+SP,R8
 2009ad4:	64 00 00 80 	CMP        $128,R12
 2009ad8:	78 ab fa 94 	BNZ        @0x02009570    // 2009570 <_vfiprintf_r+0x3a8>
 2009adc:	78 80 00 ec 	BRA        @0x02009bcc    // 2009bcc <_vfiprintf_r+0xa04>
 2009ae0:	1b 43 40 44 	MOV        $68+SP,R3
 2009ae4:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 2009ae8:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 2009aec:	02 00 b1 94 
 2009af0:	0c 00 00 00 	CMP        $0,R1
 2009af4:	78 8b fa 60 	BZ         @0x02009558    // 2009558 <_vfiprintf_r+0x390>
 2009af8:	0d 06 c0 0c 	LH         12(R11),R1
 2009afc:	08 40 00 40 	AND        $64,R1
 2009b00:	78 a8 0f 28 	BNZ        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0x1864>
 2009b04:	0c 87 40 18 	LW         24(SP),R1
 2009b08:	04 87 40 b8 	LW         184(SP),R0
 2009b0c:	2c 87 40 bc 	LW         188(SP),R5
 2009b10:	34 87 40 c0 	LW         192(SP),R6
 2009b14:	3c 87 40 c4 	LW         196(SP),R7
 2009b18:	44 87 40 c8 	LW         200(SP),R8
 2009b1c:	4c 87 40 cc 	LW         204(SP),R9
 2009b20:	54 87 40 d0 	LW         208(SP),R10
 2009b24:	5c 87 40 d4 	LW         212(SP),R11
 2009b28:	64 87 40 d8 	LW         216(SP),R12
 2009b2c:	68 80 00 dc 	ADD        $220,SP
 2009b30:	7b 40 00 00 	RTN
 2009b34:	9f b0 a7 88 	MOV        R6,R3         | MOV        R1,R4
 2009b38:	2c 87 40 00 	LW         (SP),R5
 2009b3c:	78 83 fc 84 	BRA        @0x020097c4    // 20097c4 <_vfiprintf_r+0x5fc>
 2009b40:	1b 43 40 44 	MOV        $68+SP,R3
 2009b44:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 2009b48:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 2009b4c:	02 00 b1 94 
 2009b50:	0c 00 00 00 	CMP        $0,R1
 2009b54:	78 ab ff a0 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009b58:	ae 01 97 88 	LDI        $1,R5         | MOV        R1,R2
 2009b5c:	43 43 40 78 	MOV        $120+SP,R8
 2009b60:	64 00 00 80 	CMP        $128,R12
 2009b64:	78 ab fa 08 	BNZ        @0x02009570    // 2009570 <_vfiprintf_r+0x3a8>
 2009b68:	78 80 00 60 	BRA        @0x02009bcc    // 2009bcc <_vfiprintf_r+0xa04>
 2009b6c:	1b 43 40 44 	MOV        $68+SP,R3
 2009b70:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 2009b74:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 2009b78:	02 00 b1 94 
 2009b7c:	0c 00 00 00 	CMP        $0,R1
 2009b80:	78 ab ff 74 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009b84:	ae 01 97 88 	LDI        $1,R5         | MOV        R1,R2
 2009b88:	43 43 40 78 	MOV        $120+SP,R8
 2009b8c:	30 83 ff f0 	ADD        $-16,R6
 2009b90:	34 00 00 11 	CMP        $17,R6
 2009b94:	78 90 01 2c 	BLT        @0x02009cc4    // 2009cc4 <_vfiprintf_r+0xafc>
 2009b98:	1a 03 00 40 	LDI        0x0200f1b8,R3  // 200f1b8 <zeroes.0>
 2009b9c:	1a 40 f1 b8 
 2009ba0:	9d c0 9e 10 	SW         R3,(R8)       | LDI        $16,R3
 2009ba4:	1c c6 00 04 	SW         R3,$4(R8)
 2009ba8:	10 84 c0 00 	ADD        R3,R2
 2009bac:	14 c7 40 4c 	SW         R2,$76(SP)
 2009bb0:	1b 40 40 01 	MOV        $1+R1,R3
 2009bb4:	1c c7 40 48 	SW         R3,$72(SP)
 2009bb8:	1c 00 00 08 	CMP        $8,R3
 2009bbc:	78 b0 02 54 	BGE        @0x02009e14    // 2009e14 <_vfiprintf_r+0xc4c>
 2009bc0:	c2 08 af 8a 	ADD        $8,R8         | MOV        $2+R1,R5
 2009bc4:	8f 98 b2 70 	MOV        R3,R1         | ADD        $-16,R6
 2009bc8:	78 83 ff c4 	BRA        @0x02009b90    // 2009b90 <_vfiprintf_r+0x9c8>
 2009bcc:	b4 04 9c 08 	LW         4(SP),R6      | LW         8(SP),R3
 2009bd0:	b0 98 b3 01 	SUB        R3,R6         | CMP        $1,R6
 2009bd4:	78 93 f9 98 	BLT        @0x02009570    // 2009570 <_vfiprintf_r+0x3a8>
 2009bd8:	34 00 00 11 	CMP        $17,R6
 2009bdc:	78 90 0e 20 	BLT        @0x0200aa00    // 200aa00 <_vfiprintf_r+0x1838>
 2009be0:	1a 03 00 40 	LDI        0x0200f1b8,R3  // 200f1b8 <zeroes.0>
 2009be4:	1a 40 f1 b8 
 2009be8:	9d c0 9e 10 	SW         R3,(R8)       | LDI        $16,R3
 2009bec:	1c c6 00 04 	SW         R3,$4(R8)
 2009bf0:	10 84 c0 00 	ADD        R3,R2
 2009bf4:	14 c7 40 4c 	SW         R2,$76(SP)
 2009bf8:	23 40 40 01 	MOV        $1+R1,R4
 2009bfc:	24 c7 40 48 	SW         R4,$72(SP)
 2009c00:	24 00 00 08 	CMP        $8,R4
 2009c04:	78 b0 05 c4 	BGE        @0x0200a1cc    // 200a1cc <_vfiprintf_r+0x1004>
 2009c08:	c2 08 9f 8a 	ADD        $8,R8         | MOV        $2+R1,R3
 2009c0c:	8f a0 b2 70 	MOV        R4,R1         | ADD        $-16,R6
 2009c10:	34 00 00 11 	CMP        $17,R6
 2009c14:	78 b3 ff c8 	BGE        @0x02009be0    // 2009be0 <_vfiprintf_r+0xa18>
 2009c18:	0a 03 00 40 	LDI        0x0200f1b8,R1  // 200f1b8 <zeroes.0>
 2009c1c:	0a 40 f1 b8 
 2009c20:	0c c6 00 00 	SW         R1,(R8)
 2009c24:	34 c6 00 04 	SW         R6,$4(R8)
 2009c28:	10 85 80 00 	ADD        R6,R2
 2009c2c:	14 c7 40 4c 	SW         R2,$76(SP)
 2009c30:	1c c7 40 48 	SW         R3,$72(SP)
 2009c34:	1c 00 00 08 	CMP        $8,R3
 2009c38:	78 90 0b 20 	BLT        @0x0200a75c    // 200a75c <_vfiprintf_r+0x1594>
 2009c3c:	14 00 00 00 	CMP        $0,R2
 2009c40:	78 88 00 60 	BZ         @0x02009ca4    // 2009ca4 <_vfiprintf_r+0xadc>
 2009c44:	0c 86 c0 68 	LW         104(R11),R1
 2009c48:	08 40 20 00 	AND        $8192,R1
 2009c4c:	78 88 0c f0 	BZ         @0x0200a940    // 200a940 <_vfiprintf_r+0x1778>
 2009c50:	4c 87 40 44 	LW         68(SP),R9
 2009c54:	2c 86 40 00 	LW         (R9),R5
 2009c58:	3c 86 40 04 	LW         4(R9),R7
 2009c5c:	33 41 c0 00 	MOV        R7,R6
 2009c60:	31 40 00 02 	LSR        $2,R6
 2009c64:	78 88 00 2c 	BZ         @0x02009c94    // 2009c94 <_vfiprintf_r+0xacc>
 2009c68:	46 00 00 00 	CLR        R8
 2009c6c:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 2009c70:	0b 42 80 00 	MOV        R10,R1
 2009c74:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 2009c78:	02 00 b0 e4 
 2009c7c:	0c 03 ff ff 	CMP        $-1,R1
 2009c80:	78 8b fe 74 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009c84:	c2 01 aa 04 	ADD        $1,R8         | ADD        $4,R5
 2009c88:	34 06 00 00 	CMP        R8,R6
 2009c8c:	78 ab ff dc 	BNZ        @0x02009c6c    // 2009c6c <_vfiprintf_r+0xaa4>
 2009c90:	14 87 40 4c 	LW         76(SP),R2
 2009c94:	b9 7c 90 b8 	AND        $-4,R7        | SUB        R7,R2
 2009c98:	14 c7 40 4c 	SW         R2,$76(SP)
 2009c9c:	ca 08 93 00 	ADD        $8,R9         | CMP        $0,R2
 2009ca0:	78 ab ff b0 	BNZ        @0x02009c54    // 2009c54 <_vfiprintf_r+0xa8c>
 2009ca4:	b4 0c 8c 14 	LW         12(SP),R6     | LW         20(SP),R1
 2009ca8:	b0 88 b3 01 	SUB        R1,R6         | CMP        $1,R6
 2009cac:	78 90 00 a0 	BLT        @0x02009d50    // 2009d50 <_vfiprintf_r+0xb88>
 2009cb0:	ae 01 8e 00 	LDI        $1,R5         | CLR        R1
 2009cb4:	16 00 00 00 	CLR        R2
 2009cb8:	43 43 40 78 	MOV        $120+SP,R8
 2009cbc:	34 00 00 11 	CMP        $17,R6
 2009cc0:	78 b3 fe d4 	BGE        @0x02009b98    // 2009b98 <_vfiprintf_r+0x9d0>
 2009cc4:	0a 03 00 40 	LDI        0x0200f1b8,R1  // 200f1b8 <zeroes.0>
 2009cc8:	0a 40 f1 b8 
 2009ccc:	0c c6 00 00 	SW         R1,(R8)
 2009cd0:	34 c6 00 04 	SW         R6,$4(R8)
 2009cd4:	10 85 80 00 	ADD        R6,R2
 2009cd8:	14 c7 40 4c 	SW         R2,$76(SP)
 2009cdc:	2c c7 40 48 	SW         R5,$72(SP)
 2009ce0:	2c 00 00 08 	CMP        $8,R5
 2009ce4:	78 90 04 20 	BLT        @0x0200a108    // 200a108 <_vfiprintf_r+0xf40>
 2009ce8:	14 00 00 00 	CMP        $0,R2
 2009cec:	78 88 00 60 	BZ         @0x02009d50    // 2009d50 <_vfiprintf_r+0xb88>
 2009cf0:	0c 86 c0 68 	LW         104(R11),R1
 2009cf4:	08 40 20 00 	AND        $8192,R1
 2009cf8:	78 88 09 98 	BZ         @0x0200a694    // 200a694 <_vfiprintf_r+0x14cc>
 2009cfc:	34 87 40 44 	LW         68(SP),R6
 2009d00:	2c 85 80 00 	LW         (R6),R5
 2009d04:	44 85 80 04 	LW         4(R6),R8
 2009d08:	3b 42 00 00 	MOV        R8,R7
 2009d0c:	39 40 00 02 	LSR        $2,R7
 2009d10:	78 88 00 2c 	BZ         @0x02009d40    // 2009d40 <_vfiprintf_r+0xb78>
 2009d14:	4e 00 00 00 	CLR        R9
 2009d18:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 2009d1c:	0b 42 80 00 	MOV        R10,R1
 2009d20:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 2009d24:	02 00 b0 e4 
 2009d28:	0c 03 ff ff 	CMP        $-1,R1
 2009d2c:	78 8b fd c8 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009d30:	ca 01 aa 04 	ADD        $1,R9         | ADD        $4,R5
 2009d34:	3c 06 40 00 	CMP        R9,R7
 2009d38:	78 ab ff dc 	BNZ        @0x02009d18    // 2009d18 <_vfiprintf_r+0xb50>
 2009d3c:	14 87 40 4c 	LW         76(SP),R2
 2009d40:	c1 7c 90 c0 	AND        $-4,R8        | SUB        R8,R2
 2009d44:	14 c7 40 4c 	SW         R2,$76(SP)
 2009d48:	b2 08 93 00 	ADD        $8,R6         | CMP        $0,R2
 2009d4c:	78 ab ff b0 	BNZ        @0x02009d00    // 2009d00 <_vfiprintf_r+0xb38>
 2009d50:	0c 87 40 2c 	LW         44(SP),R1
 2009d54:	0c c7 40 78 	SW         R1,$120(SP)
 2009d58:	0c 87 40 14 	LW         20(SP),R1
 2009d5c:	0c c7 40 7c 	SW         R1,$124(SP)
 2009d60:	0c c7 40 4c 	SW         R1,$76(SP)
 2009d64:	16 00 00 01 	LDI        $1,R2
 2009d68:	14 c7 40 48 	SW         R2,$72(SP)
 2009d6c:	2e 00 00 01 	LDI        $1,R5
 2009d70:	43 43 40 78 	MOV        $120+SP,R8
 2009d74:	94 10 91 04 	LW         16(SP),R2     | AND        $4,R2
 2009d78:	78 88 00 10 	BZ         @0x02009d8c    // 2009d8c <_vfiprintf_r+0xbc4>
 2009d7c:	c2 08 bc 04 	ADD        $8,R8         | LW         4(SP),R7
 2009d80:	94 08 b8 90 	LW         8(SP),R2      | SUB        R2,R7
 2009d84:	3c 00 00 01 	CMP        $1,R7
 2009d88:	78 b0 01 40 	BGE        @0x02009ecc    // 2009ecc <_vfiprintf_r+0xd04>
 2009d8c:	94 04 9c 08 	LW         4(SP),R2      | LW         8(SP),R3
 2009d90:	14 04 c0 00 	CMP        R3,R2
 2009d94:	13 50 c0 00 	MOV.LT     R3,R2
 2009d98:	9c 18 9a 90 	LW         24(SP),R3     | ADD        R2,R3
 2009d9c:	9d 18 8b 00 	SW         R3,$24(SP)    | CMP        $0,R1
 2009da0:	78 8b f8 88 	BZ         @0x0200962c    // 200962c <_vfiprintf_r+0x464>
 2009da4:	2c 86 c0 68 	LW         104(R11),R5
 2009da8:	28 40 20 00 	AND        $8192,R5
 2009dac:	78 88 02 e0 	BZ         @0x0200a090    // 200a090 <_vfiprintf_r+0xec8>
 2009db0:	3c 87 40 44 	LW         68(SP),R7
 2009db4:	2c 85 c0 00 	LW         (R7),R5
 2009db8:	44 85 c0 04 	LW         4(R7),R8
 2009dbc:	33 42 00 00 	MOV        R8,R6
 2009dc0:	31 40 00 02 	LSR        $2,R6
 2009dc4:	78 88 00 2c 	BZ         @0x02009df4    // 2009df4 <_vfiprintf_r+0xc2c>
 2009dc8:	4e 00 00 00 	CLR        R9
 2009dcc:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 2009dd0:	0b 42 80 00 	MOV        R10,R1
 2009dd4:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 2009dd8:	02 00 b0 e4 
 2009ddc:	0c 03 ff ff 	CMP        $-1,R1
 2009de0:	78 8b fd 14 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009de4:	ca 01 aa 04 	ADD        $1,R9         | ADD        $4,R5
 2009de8:	34 06 40 00 	CMP        R9,R6
 2009dec:	78 ab ff dc 	BNZ        @0x02009dcc    // 2009dcc <_vfiprintf_r+0xc04>
 2009df0:	0c 87 40 4c 	LW         76(SP),R1
 2009df4:	c1 7c 88 c0 	AND        $-4,R8        | SUB        R8,R1
 2009df8:	0c c7 40 4c 	SW         R1,$76(SP)
 2009dfc:	ba 08 8b 00 	ADD        $8,R7         | CMP        $0,R1
 2009e00:	78 ab ff b0 	BNZ        @0x02009db4    // 2009db4 <_vfiprintf_r+0xbec>
 2009e04:	0e 00 00 00 	CLR        R1
 2009e08:	0c c7 40 48 	SW         R1,$72(SP)
 2009e0c:	43 43 40 78 	MOV        $120+SP,R8
 2009e10:	78 83 f8 24 	BRA        @0x02009638    // 2009638 <_vfiprintf_r+0x470>
 2009e14:	14 00 00 00 	CMP        $0,R2
 2009e18:	78 88 00 60 	BZ         @0x02009e7c    // 2009e7c <_vfiprintf_r+0xcb4>
 2009e1c:	0c 86 c0 68 	LW         104(R11),R1
 2009e20:	08 40 20 00 	AND        $8192,R1
 2009e24:	78 8b fd 44 	BZ         @0x02009b6c    // 2009b6c <_vfiprintf_r+0x9a4>
 2009e28:	4c 87 40 44 	LW         68(SP),R9
 2009e2c:	2c 86 40 00 	LW         (R9),R5
 2009e30:	64 86 40 04 	LW         4(R9),R12
 2009e34:	43 43 00 00 	MOV        R12,R8
 2009e38:	41 40 00 02 	LSR        $2,R8
 2009e3c:	78 88 00 2c 	BZ         @0x02009e6c    // 2009e6c <_vfiprintf_r+0xca4>
 2009e40:	3e 00 00 00 	CLR        R7
 2009e44:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 2009e48:	0b 42 80 00 	MOV        R10,R1
 2009e4c:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 2009e50:	02 00 b0 e4 
 2009e54:	0c 03 ff ff 	CMP        $-1,R1
 2009e58:	78 8b fc 9c 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009e5c:	ba 01 aa 04 	ADD        $1,R7         | ADD        $4,R5
 2009e60:	44 05 c0 00 	CMP        R7,R8
 2009e64:	78 ab ff dc 	BNZ        @0x02009e44    // 2009e44 <_vfiprintf_r+0xc7c>
 2009e68:	14 87 40 4c 	LW         76(SP),R2
 2009e6c:	e1 7c 90 e0 	AND        $-4,R12       | SUB        R12,R2
 2009e70:	14 c7 40 4c 	SW         R2,$76(SP)
 2009e74:	ca 08 93 00 	ADD        $8,R9         | CMP        $0,R2
 2009e78:	78 ab ff b0 	BNZ        @0x02009e2c    // 2009e2c <_vfiprintf_r+0xc64>
 2009e7c:	ae 01 8e 00 	LDI        $1,R5         | CLR        R1
 2009e80:	43 43 40 78 	MOV        $120+SP,R8
 2009e84:	30 83 ff f0 	ADD        $-16,R6
 2009e88:	78 83 fd 04 	BRA        @0x02009b90    // 2009b90 <_vfiprintf_r+0x9c8>
 2009e8c:	1b 43 40 44 	MOV        $68+SP,R3
 2009e90:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 2009e94:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 2009e98:	02 00 b1 94 
 2009e9c:	0c 00 00 00 	CMP        $0,R1
 2009ea0:	78 ab fc 54 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009ea4:	ae 01 97 88 	LDI        $1,R5         | MOV        R1,R2
 2009ea8:	43 43 40 78 	MOV        $120+SP,R8
 2009eac:	78 83 fa 98 	BRA        @0x02009948    // 2009948 <_vfiprintf_r+0x780>
 2009eb0:	5b 41 c0 00 	MOV        R7,R11
 2009eb4:	0d 06 c0 0c 	LH         12(R11),R1
 2009eb8:	08 40 00 40 	AND        $64,R1
 2009ebc:	78 8b fc 44 	BZ         @0x02009b04    // 2009b04 <_vfiprintf_r+0x93c>
 2009ec0:	78 80 0b 68 	BRA        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0x1864>
 2009ec4:	ae 00 8e 00 	CLR        R5            | CLR        R1
 2009ec8:	43 43 40 78 	MOV        $120+SP,R8
 2009ecc:	3c 00 00 11 	CMP        $17,R7
 2009ed0:	78 90 0b 24 	BLT        @0x0200a9f8    // 200a9f8 <_vfiprintf_r+0x1830>
 2009ed4:	12 03 00 40 	LDI        0x0200f1c8,R2  // 200f1c8 <blanks.1>
 2009ed8:	12 40 f1 c8 
 2009edc:	95 c0 96 10 	SW         R2,(R8)       | LDI        $16,R2
 2009ee0:	14 c6 00 04 	SW         R2,$4(R8)
 2009ee4:	08 84 80 00 	ADD        R2,R1
 2009ee8:	0c c7 40 4c 	SW         R1,$76(SP)
 2009eec:	13 41 40 01 	MOV        $1+R5,R2
 2009ef0:	14 c7 40 48 	SW         R2,$72(SP)
 2009ef4:	14 00 00 08 	CMP        $8,R2
 2009ef8:	78 88 00 c0 	BZ         @0x02009fbc    // 2009fbc <_vfiprintf_r+0xdf4>
 2009efc:	c2 08 9f aa 	ADD        $8,R8         | MOV        $2+R5,R3
 2009f00:	af 90 ba 70 	MOV        R2,R5         | ADD        $-16,R7
 2009f04:	3c 00 00 11 	CMP        $17,R7
 2009f08:	78 b3 ff c8 	BGE        @0x02009ed4    // 2009ed4 <_vfiprintf_r+0xd0c>
 2009f0c:	12 03 00 40 	LDI        0x0200f1c8,R2  // 200f1c8 <blanks.1>
 2009f10:	12 40 f1 c8 
 2009f14:	14 c6 00 00 	SW         R2,(R8)
 2009f18:	3c c6 00 04 	SW         R7,$4(R8)
 2009f1c:	08 85 c0 00 	ADD        R7,R1
 2009f20:	0c c7 40 4c 	SW         R1,$76(SP)
 2009f24:	1c c7 40 48 	SW         R3,$72(SP)
 2009f28:	1c 00 00 08 	CMP        $8,R3
 2009f2c:	78 ab fe 5c 	BNZ        @0x02009d8c    // 2009d8c <_vfiprintf_r+0xbc4>
 2009f30:	0c 00 00 00 	CMP        $0,R1
 2009f34:	78 88 00 60 	BZ         @0x02009f98    // 2009f98 <_vfiprintf_r+0xdd0>
 2009f38:	2c 86 c0 68 	LW         104(R11),R5
 2009f3c:	28 40 20 00 	AND        $8192,R5
 2009f40:	78 88 09 a0 	BZ         @0x0200a8e4    // 200a8e4 <_vfiprintf_r+0x171c>
 2009f44:	4c 87 40 44 	LW         68(SP),R9
 2009f48:	2c 86 40 00 	LW         (R9),R5
 2009f4c:	3c 86 40 04 	LW         4(R9),R7
 2009f50:	33 41 c0 00 	MOV        R7,R6
 2009f54:	31 40 00 02 	LSR        $2,R6
 2009f58:	78 88 00 2c 	BZ         @0x02009f88    // 2009f88 <_vfiprintf_r+0xdc0>
 2009f5c:	46 00 00 00 	CLR        R8
 2009f60:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 2009f64:	0b 42 80 00 	MOV        R10,R1
 2009f68:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 2009f6c:	02 00 b0 e4 
 2009f70:	0c 03 ff ff 	CMP        $-1,R1
 2009f74:	78 8b fb 80 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 2009f78:	c2 01 aa 04 	ADD        $1,R8         | ADD        $4,R5
 2009f7c:	34 06 00 00 	CMP        R8,R6
 2009f80:	78 ab ff dc 	BNZ        @0x02009f60    // 2009f60 <_vfiprintf_r+0xd98>
 2009f84:	0c 87 40 4c 	LW         76(SP),R1
 2009f88:	b9 7c 88 b8 	AND        $-4,R7        | SUB        R7,R1
 2009f8c:	0c c7 40 4c 	SW         R1,$76(SP)
 2009f90:	ca 08 8b 00 	ADD        $8,R9         | CMP        $0,R1
 2009f94:	78 ab ff b0 	BNZ        @0x02009f48    // 2009f48 <_vfiprintf_r+0xd80>
 2009f98:	8c 04 94 08 	LW         4(SP),R1      | LW         8(SP),R2
 2009f9c:	0c 04 80 00 	CMP        R2,R1
 2009fa0:	0b 50 80 00 	MOV.LT     R2,R1
 2009fa4:	94 18 92 88 	LW         24(SP),R2     | ADD        R1,R2
 2009fa8:	14 c7 40 18 	SW         R2,$24(SP)
 2009fac:	0e 00 00 00 	CLR        R1
 2009fb0:	0c c7 40 48 	SW         R1,$72(SP)
 2009fb4:	43 43 40 78 	MOV        $120+SP,R8
 2009fb8:	78 83 f6 7c 	BRA        @0x02009638    // 2009638 <_vfiprintf_r+0x470>
 2009fbc:	0c 00 00 00 	CMP        $0,R1
 2009fc0:	78 88 00 60 	BZ         @0x0200a024    // 200a024 <_vfiprintf_r+0xe5c>
 2009fc4:	14 86 c0 68 	LW         104(R11),R2
 2009fc8:	10 40 20 00 	AND        $8192,R2
 2009fcc:	78 88 00 68 	BZ         @0x0200a038    // 200a038 <_vfiprintf_r+0xe70>
 2009fd0:	4c 87 40 44 	LW         68(SP),R9
 2009fd4:	2c 86 40 00 	LW         (R9),R5
 2009fd8:	64 86 40 04 	LW         4(R9),R12
 2009fdc:	43 43 00 00 	MOV        R12,R8
 2009fe0:	41 40 00 02 	LSR        $2,R8
 2009fe4:	78 88 00 2c 	BZ         @0x0200a014    // 200a014 <_vfiprintf_r+0xe4c>
 2009fe8:	36 00 00 00 	CLR        R6
 2009fec:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 2009ff0:	0b 42 80 00 	MOV        R10,R1
 2009ff4:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 2009ff8:	02 00 b0 e4 
 2009ffc:	0c 03 ff ff 	CMP        $-1,R1
 200a000:	78 8b fa f4 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a004:	b2 01 aa 04 	ADD        $1,R6         | ADD        $4,R5
 200a008:	44 05 80 00 	CMP        R6,R8
 200a00c:	78 ab ff dc 	BNZ        @0x02009fec    // 2009fec <_vfiprintf_r+0xe24>
 200a010:	0c 87 40 4c 	LW         76(SP),R1
 200a014:	e1 7c 88 e0 	AND        $-4,R12       | SUB        R12,R1
 200a018:	0c c7 40 4c 	SW         R1,$76(SP)
 200a01c:	ca 08 8b 00 	ADD        $8,R9         | CMP        $0,R1
 200a020:	78 ab ff b0 	BNZ        @0x02009fd4    // 2009fd4 <_vfiprintf_r+0xe0c>
 200a024:	9e 01 af 88 	LDI        $1,R3         | MOV        R1,R5
 200a028:	43 43 40 78 	MOV        $120+SP,R8
 200a02c:	ba 70 bb 11 	ADD        $-16,R7       | CMP        $17,R7
 200a030:	78 b3 fe a0 	BGE        @0x02009ed4    // 2009ed4 <_vfiprintf_r+0xd0c>
 200a034:	78 83 fe d4 	BRA        @0x02009f0c    // 2009f0c <_vfiprintf_r+0xd44>
 200a038:	1b 43 40 44 	MOV        $68+SP,R3
 200a03c:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200a040:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 200a044:	02 00 b1 94 
 200a048:	af 88 8b 00 	MOV        R1,R5         | CMP        $0,R1
 200a04c:	78 ab fa a8 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a050:	1e 00 00 01 	LDI        $1,R3
 200a054:	43 43 40 78 	MOV        $120+SP,R8
 200a058:	ba 70 bb 11 	ADD        $-16,R7       | CMP        $17,R7
 200a05c:	78 b3 fe 74 	BGE        @0x02009ed4    // 2009ed4 <_vfiprintf_r+0xd0c>
 200a060:	78 83 fe a8 	BRA        @0x02009f0c    // 2009f0c <_vfiprintf_r+0xd44>
 200a064:	1b 43 40 44 	MOV        $68+SP,R3
 200a068:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200a06c:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 200a070:	02 00 b1 94 
 200a074:	2c c7 40 4c 	SW         R5,$76(SP)
 200a078:	0c 00 00 00 	CMP        $0,R1
 200a07c:	78 8b f5 84 	BZ         @0x02009604    // 2009604 <_vfiprintf_r+0x43c>
 200a080:	0d 06 c0 0c 	LH         12(R11),R1
 200a084:	08 40 00 40 	AND        $64,R1
 200a088:	78 8b fa 78 	BZ         @0x02009b04    // 2009b04 <_vfiprintf_r+0x93c>
 200a08c:	78 80 09 9c 	BRA        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0x1864>
 200a090:	1b 43 40 44 	MOV        $68+SP,R3
 200a094:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200a098:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 200a09c:	02 00 b1 94 
 200a0a0:	2c c7 40 4c 	SW         R5,$76(SP)
 200a0a4:	0c 00 00 00 	CMP        $0,R1
 200a0a8:	78 ab fa 4c 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a0ac:	0e 00 00 00 	CLR        R1
 200a0b0:	0c c7 40 48 	SW         R1,$72(SP)
 200a0b4:	43 43 40 78 	MOV        $120+SP,R8
 200a0b8:	78 83 f5 7c 	BRA        @0x02009638    // 2009638 <_vfiprintf_r+0x470>
 200a0bc:	1b 43 40 44 	MOV        $68+SP,R3
 200a0c0:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200a0c4:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 200a0c8:	02 00 b1 94 
 200a0cc:	0c 00 00 00 	CMP        $0,R1
 200a0d0:	78 ab fa 24 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a0d4:	0d 87 40 41 	LB         65(SP),R1
 200a0d8:	0c 00 00 00 	CMP        $0,R1
 200a0dc:	78 88 07 38 	BZ         @0x0200a818    // 200a818 <_vfiprintf_r+0x1650>
 200a0e0:	0b 43 40 41 	MOV        $65+SP,R1
 200a0e4:	0c c7 40 78 	SW         R1,$120(SP)
 200a0e8:	0e 00 00 01 	LDI        $1,R1
 200a0ec:	0c c7 40 7c 	SW         R1,$124(SP)
 200a0f0:	2e 00 00 01 	LDI        $1,R5
 200a0f4:	43 43 40 78 	MOV        $120+SP,R8
 200a0f8:	16 00 00 01 	LDI        $1,R2
 200a0fc:	c2 08 8f a8 	ADD        $8,R8         | MOV        R5,R1
 200a100:	2b 41 40 01 	MOV        $1+R5,R5
 200a104:	78 83 f9 34 	BRA        @0x02009a3c    // 2009a3c <_vfiprintf_r+0x874>
 200a108:	c2 08 aa 01 	ADD        $8,R8         | ADD        $1,R5
 200a10c:	78 83 f4 6c 	BRA        @0x0200957c    // 200957c <_vfiprintf_r+0x3b4>
 200a110:	0b 43 40 42 	MOV        $66+SP,R1
 200a114:	0c c7 40 78 	SW         R1,$120(SP)
 200a118:	0e 00 00 02 	LDI        $2,R1
 200a11c:	0c c7 40 7c 	SW         R1,$124(SP)
 200a120:	0e 00 00 01 	LDI        $1,R1
 200a124:	43 43 40 78 	MOV        $120+SP,R8
 200a128:	96 02 c2 08 	LDI        $2,R2         | ADD        $8,R8
 200a12c:	2e 00 00 02 	LDI        $2,R5
 200a130:	64 00 00 80 	CMP        $128,R12
 200a134:	78 ab f4 38 	BNZ        @0x02009570    // 2009570 <_vfiprintf_r+0x3a8>
 200a138:	78 83 fa 90 	BRA        @0x02009bcc    // 2009bcc <_vfiprintf_r+0xa04>
 200a13c:	0d 06 c0 0e 	LH         14(R11),R1
 200a140:	09 80 00 10 	LSL        $16,R1
 200a144:	09 c0 00 10 	ASR        $16,R1
 200a148:	0c 00 00 00 	CMP        $0,R1
 200a14c:	78 93 f1 10 	BLT        @0x02009260    // 2009260 <_vfiprintf_r+0x98>
 200a150:	a4 1c 9c 00 	LW         28(SP),R4     | LW         (SP),R3
 200a154:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200a158:	04 87 40 b8 	LW         184(SP),R0
 200a15c:	2c 87 40 bc 	LW         188(SP),R5
 200a160:	34 87 40 c0 	LW         192(SP),R6
 200a164:	3c 87 40 c4 	LW         196(SP),R7
 200a168:	44 87 40 c8 	LW         200(SP),R8
 200a16c:	4c 87 40 cc 	LW         204(SP),R9
 200a170:	54 87 40 d0 	LW         208(SP),R10
 200a174:	5c 87 40 d4 	LW         212(SP),R11
 200a178:	64 87 40 d8 	LW         216(SP),R12
 200a17c:	68 80 00 dc 	ADD        $220,SP
 200a180:	78 80 09 64 	BRA        @0x0200aae8    // 200aae8 <__sbprintf>
 200a184:	2c 87 40 1c 	LW         28(SP),R5
 200a188:	23 41 40 04 	MOV        $4+R5,R4
 200a18c:	1b 42 40 00 	MOV        R9,R3
 200a190:	18 40 00 40 	AND        $64,R3
 200a194:	78 88 05 fc 	BZ         @0x0200a794    // 200a794 <_vfiprintf_r+0x15cc>
 200a198:	1c 85 40 00 	LW         (R5),R3
 200a19c:	18 40 ff ff 	AND        $65535,R3
 200a1a0:	9d 24 8d 20 	SW         R3,$36(SP)    | SW         R1,$32(SP)
 200a1a4:	a5 1c 8f c8 	SW         R4,$28(SP)    | MOV        R9,R1
 200a1a8:	08 40 00 01 	AND        $1,R1
 200a1ac:	78 ab f5 c0 	BNZ        @0x02009770    // 2009770 <_vfiprintf_r+0x5a8>
 200a1b0:	9e 02 8e 00 	LDI        $2,R3         | CLR        R1
 200a1b4:	0d c7 40 41 	SB         R1,$65(SP)
 200a1b8:	2e 00 00 00 	CLR        R5
 200a1bc:	78 83 f2 54 	BRA        @0x02009414    // 2009414 <_vfiprintf_r+0x24c>
 200a1c0:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 200a1c4:	02 00 63 48 
 200a1c8:	78 83 f0 40 	BRA        @0x0200920c    // 200920c <_vfiprintf_r+0x44>
 200a1cc:	14 00 00 00 	CMP        $0,R2
 200a1d0:	78 88 00 60 	BZ         @0x0200a234    // 200a234 <_vfiprintf_r+0x106c>
 200a1d4:	0c 86 c0 68 	LW         104(R11),R1
 200a1d8:	08 40 20 00 	AND        $8192,R1
 200a1dc:	78 88 00 68 	BZ         @0x0200a248    // 200a248 <_vfiprintf_r+0x1080>
 200a1e0:	4c 87 40 44 	LW         68(SP),R9
 200a1e4:	2c 86 40 00 	LW         (R9),R5
 200a1e8:	64 86 40 04 	LW         4(R9),R12
 200a1ec:	43 43 00 00 	MOV        R12,R8
 200a1f0:	41 40 00 02 	LSR        $2,R8
 200a1f4:	78 88 00 2c 	BZ         @0x0200a224    // 200a224 <_vfiprintf_r+0x105c>
 200a1f8:	3e 00 00 00 	CLR        R7
 200a1fc:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 200a200:	0b 42 80 00 	MOV        R10,R1
 200a204:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 200a208:	02 00 b0 e4 
 200a20c:	0c 03 ff ff 	CMP        $-1,R1
 200a210:	78 8b f8 e4 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a214:	ba 01 aa 04 	ADD        $1,R7         | ADD        $4,R5
 200a218:	44 05 c0 00 	CMP        R7,R8
 200a21c:	78 ab ff dc 	BNZ        @0x0200a1fc    // 200a1fc <_vfiprintf_r+0x1034>
 200a220:	14 87 40 4c 	LW         76(SP),R2
 200a224:	e1 7c 90 e0 	AND        $-4,R12       | SUB        R12,R2
 200a228:	14 c7 40 4c 	SW         R2,$76(SP)
 200a22c:	ca 08 93 00 	ADD        $8,R9         | CMP        $0,R2
 200a230:	78 ab ff b0 	BNZ        @0x0200a1e4    // 200a1e4 <_vfiprintf_r+0x101c>
 200a234:	9e 01 8e 00 	LDI        $1,R3         | CLR        R1
 200a238:	43 43 40 78 	MOV        $120+SP,R8
 200a23c:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 200a240:	78 b3 f9 9c 	BGE        @0x02009be0    // 2009be0 <_vfiprintf_r+0xa18>
 200a244:	78 83 f9 d0 	BRA        @0x02009c18    // 2009c18 <_vfiprintf_r+0xa50>
 200a248:	1b 43 40 44 	MOV        $68+SP,R3
 200a24c:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200a250:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 200a254:	02 00 b1 94 
 200a258:	0c 00 00 00 	CMP        $0,R1
 200a25c:	78 ab f8 98 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a260:	9e 01 97 88 	LDI        $1,R3         | MOV        R1,R2
 200a264:	43 43 40 78 	MOV        $120+SP,R8
 200a268:	b2 70 b3 11 	ADD        $-16,R6       | CMP        $17,R6
 200a26c:	78 b3 f9 70 	BGE        @0x02009be0    // 2009be0 <_vfiprintf_r+0xa18>
 200a270:	78 83 f9 a4 	BRA        @0x02009c18    // 2009c18 <_vfiprintf_r+0xa50>
 200a274:	4c 87 40 10 	LW         16(SP),R9
 200a278:	1c 00 00 01 	CMP        $1,R3
 200a27c:	78 88 01 68 	BZ         @0x0200a3e8    // 200a3e8 <_vfiprintf_r+0x1220>
 200a280:	0b 43 40 78 	MOV        $120+SP,R1
 200a284:	1c 00 00 02 	CMP        $2,R3
 200a288:	78 88 00 6c 	BZ         @0x0200a2f8    // 200a2f8 <_vfiprintf_r+0x1130>
 200a28c:	a7 88 cd 08 	MOV        R1,R4         | SW         R9,$8(SP)
 200a290:	94 20 9c 24 	LW         32(SP),R2     | LW         36(SP),R3
 200a294:	b7 a0 a2 7f 	MOV        R4,R6         | ADD        $-1,R4
 200a298:	8f 98 89 07 	MOV        R3,R1         | AND        $7,R1
 200a29c:	08 80 00 30 	ADD        $48,R1
 200a2a0:	0d c5 00 00 	SB         R1,(R4)
 200a2a4:	4b 40 80 00 	MOV        R2,R9
 200a2a8:	49 80 00 1d 	LSL        $29,R9
 200a2ac:	3b 40 c0 00 	MOV        R3,R7
 200a2b0:	39 40 00 03 	LSR        $3,R7
 200a2b4:	63 40 80 00 	MOV        R2,R12
 200a2b8:	61 40 00 03 	LSR        $3,R12
 200a2bc:	13 43 00 00 	MOV        R12,R2
 200a2c0:	48 c5 c0 00 	OR         R7,R9
 200a2c4:	9f c8 93 00 	MOV        R9,R3         | CMP        $0,R2
 200a2c8:	1c 08 00 00 	CMP.Z      $0,R3
 200a2cc:	78 ab ff c4 	BNZ        @0x0200a294    // 200a294 <_vfiprintf_r+0x10cc>
 200a2d0:	a5 2c cc 08 	SW         R4,$44(SP)    | LW         8(SP),R9
 200a2d4:	95 20 9d 24 	SW         R2,$32(SP)    | SW         R3,$36(SP)
 200a2d8:	8b 30 8e 00 	CMP        $48,R1        | CLR        R1
 200a2dc:	08 e8 00 01 	OR.NZ      $1,R1
 200a2e0:	97 c8 91 88 	MOV        R9,R2         | AND        R1,R2
 200a2e4:	78 a8 05 6c 	BNZ        @0x0200a854    // 200a854 <_vfiprintf_r+0x168c>
 200a2e8:	0b 43 40 78 	MOV        $120+SP,R1
 200a2ec:	88 a0 8d 14 	SUB        R4,R1         | SW         R1,$20(SP)
 200a2f0:	4c c7 40 10 	SW         R9,$16(SP)
 200a2f4:	78 83 f1 78 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a2f8:	e4 34 94 20 	LW         52(SP),R12    | LW         32(SP),R2
 200a2fc:	1c 87 40 24 	LW         36(SP),R3
 200a300:	8a 7f b7 98 	ADD        $-1,R1        | MOV        R3,R6
 200a304:	b1 0f a7 e0 	AND        $15,R6        | MOV        R12,R4
 200a308:	20 85 80 00 	ADD        R6,R4
 200a30c:	25 85 00 00 	LB         (R4),R4
 200a310:	25 c4 40 00 	SB         R4,(R1)
 200a314:	33 40 80 00 	MOV        R2,R6
 200a318:	31 80 00 1c 	LSL        $28,R6
 200a31c:	23 40 c0 00 	MOV        R3,R4
 200a320:	21 40 00 04 	LSR        $4,R4
 200a324:	3b 40 80 00 	MOV        R2,R7
 200a328:	39 40 00 04 	LSR        $4,R7
 200a32c:	13 41 c0 00 	MOV        R7,R2
 200a330:	30 c5 00 00 	OR         R4,R6
 200a334:	9f b0 93 00 	MOV        R6,R3         | CMP        $0,R2
 200a338:	1c 08 00 00 	CMP.Z      $0,R3
 200a33c:	78 ab ff c0 	BNZ        @0x0200a300    // 200a300 <_vfiprintf_r+0x1138>
 200a340:	8d 2c 95 20 	SW         R1,$44(SP)    | SW         R2,$32(SP)
 200a344:	1c c7 40 24 	SW         R3,$36(SP)
 200a348:	13 43 40 78 	MOV        $120+SP,R2
 200a34c:	90 88 95 14 	SUB        R1,R2         | SW         R2,$20(SP)
 200a350:	4c c7 40 10 	SW         R9,$16(SP)
 200a354:	78 83 f1 18 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a358:	8e 00 8d 0c 	CLR        R1            | SW         R1,$12(SP)
 200a35c:	0c c7 40 14 	SW         R1,$20(SP)
 200a360:	0b 43 40 78 	MOV        $120+SP,R1
 200a364:	0c c7 40 2c 	SW         R1,$44(SP)
 200a368:	78 83 f1 04 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a36c:	1c 00 00 00 	CMP        $0,R3
 200a370:	25 ef 40 41 	SB.NZ      R4,$65(SP)
 200a374:	8f c8 89 10 	MOV        R9,R1         | AND        $16,R1
 200a378:	78 a8 01 6c 	BNZ        @0x0200a4e8    // 200a4e8 <_vfiprintf_r+0x1320>
 200a37c:	1c 87 40 1c 	LW         28(SP),R3
 200a380:	13 40 c0 04 	MOV        $4+R3,R2
 200a384:	0b 42 40 00 	MOV        R9,R1
 200a388:	08 40 00 40 	AND        $64,R1
 200a38c:	78 a8 03 e4 	BNZ        @0x0200a774    // 200a774 <_vfiprintf_r+0x15ac>
 200a390:	8c 98 8d 24 	LW         (R3),R1       | SW         R1,$36(SP)
 200a394:	1b 40 40 00 	MOV        R1,R3
 200a398:	19 c0 00 1f 	ASR        $31,R3
 200a39c:	9d 20 8d 3c 	SW         R3,$32(SP)    | SW         R1,$60(SP)
 200a3a0:	9d 38 95 1c 	SW         R3,$56(SP)    | SW         R2,$28(SP)
 200a3a4:	8c 38 94 3c 	LW         56(SP),R1     | LW         60(SP),R2
 200a3a8:	0c 00 00 00 	CMP        $0,R1
 200a3ac:	78 90 01 64 	BLT        @0x0200a514    // 200a514 <_vfiprintf_r+0x134c>
 200a3b0:	2d 87 40 41 	LB         65(SP),R5
 200a3b4:	8c 0c 8b 7f 	LW         12(SP),R1     | CMP        $-1,R1
 200a3b8:	78 88 00 2c 	BZ         @0x0200a3e8    // 200a3e8 <_vfiprintf_r+0x1220>
 200a3bc:	48 43 ff 7f 	AND        $-129,R9
 200a3c0:	cd 10 94 20 	SW         R9,$16(SP)    | LW         32(SP),R2
 200a3c4:	9c 24 8f 90 	LW         36(SP),R3     | MOV        R2,R1
 200a3c8:	08 c4 c0 00 	OR         R3,R1
 200a3cc:	0e 00 00 00 	CLR        R1
 200a3d0:	08 e8 00 01 	OR.NZ      $1,R1
 200a3d4:	94 0c 93 00 	LW         12(SP),R2     | CMP        $0,R2
 200a3d8:	16 00 00 00 	CLR        R2
 200a3dc:	10 e8 00 01 	OR.NZ      $1,R2
 200a3e0:	08 c4 80 00 	OR         R2,R1
 200a3e4:	78 88 03 64 	BZ         @0x0200a74c    // 200a74c <_vfiprintf_r+0x1584>
 200a3e8:	8c 20 94 24 	LW         32(SP),R1     | LW         36(SP),R2
 200a3ec:	0c 00 00 00 	CMP        $0,R1
 200a3f0:	78 a8 04 78 	BNZ        @0x0200a86c    // 200a86c <_vfiprintf_r+0x16a4>
 200a3f4:	14 00 00 0a 	CMP        $10,R2
 200a3f8:	78 b8 04 70 	BNC        @0x0200a86c    // 200a86c <_vfiprintf_r+0x16a4>
 200a3fc:	0b 40 80 30 	MOV        $48+R2,R1
 200a400:	0d c7 40 77 	SB         R1,$119(SP)
 200a404:	cd 10 8e 01 	SW         R9,$16(SP)    | LDI        $1,R1
 200a408:	0c c7 40 14 	SW         R1,$20(SP)
 200a40c:	0b 43 40 77 	MOV        $119+SP,R1
 200a410:	0c c7 40 2c 	SW         R1,$44(SP)
 200a414:	78 83 f0 58 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a418:	0b 43 40 42 	MOV        $66+SP,R1
 200a41c:	0c c7 40 78 	SW         R1,$120(SP)
 200a420:	0e 00 00 02 	LDI        $2,R1
 200a424:	0c c7 40 7c 	SW         R1,$124(SP)
 200a428:	2e 00 00 01 	LDI        $1,R5
 200a42c:	43 43 40 78 	MOV        $120+SP,R8
 200a430:	16 00 00 02 	LDI        $2,R2
 200a434:	8f a8 c2 08 	MOV        R5,R1         | ADD        $8,R8
 200a438:	2b 40 40 01 	MOV        $1+R1,R5
 200a43c:	78 83 fc f0 	BRA        @0x0200a130    // 200a130 <_vfiprintf_r+0xf68>
 200a440:	5b 41 80 00 	MOV        R6,R11
 200a444:	0d 06 c0 0c 	LH         12(R11),R1
 200a448:	08 40 00 40 	AND        $64,R1
 200a44c:	78 8b f6 b4 	BZ         @0x02009b04    // 2009b04 <_vfiprintf_r+0x93c>
 200a450:	78 80 05 d8 	BRA        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0x1864>
 200a454:	8e 00 8d 0c 	CLR        R1            | SW         R1,$12(SP)
 200a458:	0b 43 40 78 	MOV        $120+SP,R1
 200a45c:	0c c7 40 2c 	SW         R1,$44(SP)
 200a460:	78 83 f0 0c 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a464:	48 c0 00 80 	OR         $128,R9
 200a468:	2c 87 40 00 	LW         (SP),R5
 200a46c:	78 83 f3 54 	BRA        @0x020097c4    // 20097c4 <_vfiprintf_r+0x5fc>
 200a470:	14 87 40 1c 	LW         28(SP),R2
 200a474:	0b 40 80 04 	MOV        $4+R2,R1
 200a478:	94 90 95 04 	LW         (R2),R2       | SW         R2,$4(SP)
 200a47c:	14 00 00 00 	CMP        $0,R2
 200a480:	78 90 03 80 	BLT        @0x0200a804    // 200a804 <_vfiprintf_r+0x163c>
 200a484:	8d 1c ac 00 	SW         R1,$28(SP)    | LW         (SP),R5
 200a488:	78 83 f3 38 	BRA        @0x020097c4    // 20097c4 <_vfiprintf_r+0x5fc>
 200a48c:	0c 87 40 1c 	LW         28(SP),R1
 200a490:	33 40 40 04 	MOV        $4+R1,R6
 200a494:	8c 88 8d 2c 	LW         (R1),R1       | SW         R1,$44(SP)
 200a498:	16 00 00 00 	CLR        R2
 200a49c:	15 c7 40 41 	SB         R2,$65(SP)
 200a4a0:	0c 00 00 00 	CMP        $0,R1
 200a4a4:	78 88 04 70 	BZ         @0x0200a918    // 200a918 <_vfiprintf_r+0x1750>
 200a4a8:	84 0c 83 7f 	LW         12(SP),R0     | CMP        $-1,R0
 200a4ac:	78 88 03 88 	BZ         @0x0200a838    // 200a838 <_vfiprintf_r+0x1670>
 200a4b0:	af 88 9f 80 	MOV        R1,R5         | MOV        R0,R3
 200a4b4:	16 00 00 00 	CLR        R2
 200a4b8:	87 fa fc f8 	JSR        0x02007044     // 2007044 <memchr>
 200a4bc:	02 00 70 44 
 200a4c0:	0c 00 00 00 	CMP        $0,R1
 200a4c4:	78 88 05 a0 	BZ         @0x0200aa68    // 200aa68 <_vfiprintf_r+0x18a0>
 200a4c8:	88 a8 8d 14 	SUB        R5,R1         | SW         R1,$20(SP)
 200a4cc:	2d 87 40 41 	LB         65(SP),R5
 200a4d0:	b5 1c cd 10 	SW         R6,$28(SP)    | SW         R9,$16(SP)
 200a4d4:	8e 00 8d 0c 	CLR        R1            | SW         R1,$12(SP)
 200a4d8:	78 83 ef 94 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a4dc:	1c 00 00 00 	CMP        $0,R3
 200a4e0:	25 ef 40 41 	SB.NZ      R4,$65(SP)
 200a4e4:	48 c0 00 10 	OR         $16,R9
 200a4e8:	9c 1c 8c 98 	LW         28(SP),R3     | LW         (R3),R1
 200a4ec:	14 84 c0 04 	LW         4(R3),R2
 200a4f0:	8d 38 95 3c 	SW         R1,$56(SP)    | SW         R2,$60(SP)
 200a4f4:	8d 20 95 24 	SW         R1,$32(SP)    | SW         R2,$36(SP)
 200a4f8:	0b 40 c0 08 	MOV        $8+R3,R1
 200a4fc:	8d 1c 8c 38 	SW         R1,$28(SP)    | LW         56(SP),R1
 200a500:	94 3c 8b 00 	LW         60(SP),R2     | CMP        $0,R1
 200a504:	78 90 00 0c 	BLT        @0x0200a514    // 200a514 <_vfiprintf_r+0x134c>
 200a508:	78 ab fe a4 	BNZ        @0x0200a3b0    // 200a3b0 <_vfiprintf_r+0x11e8>
 200a50c:	14 00 00 00 	CMP        $0,R2
 200a510:	78 bb fe 9c 	BNC        @0x0200a3b0    // 200a3b0 <_vfiprintf_r+0x11e8>
 200a514:	8c 20 94 24 	LW         32(SP),R1     | LW         36(SP),R2
 200a518:	11 03 ff ff 	XOR        $-1,R2
 200a51c:	09 03 ff ff 	XOR        $-1,R1
 200a520:	10 80 00 01 	ADD        $1,R2
 200a524:	08 98 00 01 	ADD.C      $1,R1
 200a528:	8d 20 95 24 	SW         R1,$32(SP)    | SW         R2,$36(SP)
 200a52c:	0e 00 00 2d 	LDI        $45,R1
 200a530:	0d c7 40 41 	SB         R1,$65(SP)
 200a534:	ae 2d 9e 01 	LDI        $45,R5        | LDI        $1,R3
 200a538:	78 83 ee d8 	BRA        @0x02009414    // 2009414 <_vfiprintf_r+0x24c>
 200a53c:	1c 00 00 00 	CMP        $0,R3
 200a540:	25 ef 40 41 	SB.NZ      R4,$65(SP)
 200a544:	97 c8 91 10 	MOV        R9,R2         | AND        $16,R2
 200a548:	78 a8 00 d4 	BNZ        @0x0200a620    // 200a620 <_vfiprintf_r+0x1458>
 200a54c:	24 87 40 1c 	LW         28(SP),R4
 200a550:	1b 41 00 04 	MOV        $4+R4,R3
 200a554:	0b 42 40 00 	MOV        R9,R1
 200a558:	08 40 00 40 	AND        $64,R1
 200a55c:	78 88 02 8c 	BZ         @0x0200a7ec    // 200a7ec <_vfiprintf_r+0x1624>
 200a560:	0c 85 00 00 	LW         (R4),R1
 200a564:	08 40 ff ff 	AND        $65535,R1
 200a568:	8d 24 95 20 	SW         R1,$36(SP)    | SW         R2,$32(SP)
 200a56c:	9d 1c 9e 00 	SW         R3,$28(SP)    | CLR        R3
 200a570:	0e 00 00 00 	CLR        R1
 200a574:	0d c7 40 41 	SB         R1,$65(SP)
 200a578:	2e 00 00 00 	CLR        R5
 200a57c:	78 83 ee 94 	BRA        @0x02009414    // 2009414 <_vfiprintf_r+0x24c>
 200a580:	1c 00 00 00 	CMP        $0,R3
 200a584:	25 ef 40 41 	SB.NZ      R4,$65(SP)
 200a588:	97 c8 91 10 	MOV        R9,R2         | AND        $16,R2
 200a58c:	78 ab ee 64 	BNZ        @0x020093f4    // 20093f4 <_vfiprintf_r+0x22c>
 200a590:	24 87 40 1c 	LW         28(SP),R4
 200a594:	1b 41 00 04 	MOV        $4+R4,R3
 200a598:	0b 42 40 00 	MOV        R9,R1
 200a59c:	08 40 00 40 	AND        $64,R1
 200a5a0:	78 88 02 30 	BZ         @0x0200a7d4    // 200a7d4 <_vfiprintf_r+0x160c>
 200a5a4:	0c 85 00 00 	LW         (R4),R1
 200a5a8:	08 40 ff ff 	AND        $65535,R1
 200a5ac:	8d 24 95 20 	SW         R1,$36(SP)    | SW         R2,$32(SP)
 200a5b0:	9d 1c 9e 01 	SW         R3,$28(SP)    | LDI        $1,R3
 200a5b4:	0e 00 00 00 	CLR        R1
 200a5b8:	0d c7 40 41 	SB         R1,$65(SP)
 200a5bc:	2e 00 00 00 	CLR        R5
 200a5c0:	78 83 ee 50 	BRA        @0x02009414    // 2009414 <_vfiprintf_r+0x24c>
 200a5c4:	8c 00 af 89 	LW         (SP),R1       | MOV        $1+R1,R5
 200a5c8:	0d 84 40 00 	LB         (R1),R1
 200a5cc:	0c 00 00 2a 	CMP        $42,R1
 200a5d0:	78 88 04 d4 	BZ         @0x0200aaa8    // 200aaa8 <_vfiprintf_r+0x18e0>
 200a5d4:	13 40 5f d0 	MOV        $-48+R1,R2
 200a5d8:	14 00 00 0a 	CMP        $10,R2
 200a5dc:	78 b8 04 9c 	BNC        @0x0200aa7c    // 200aa7c <_vfiprintf_r+0x18b4>
 200a5e0:	e7 a8 8e 00 	MOV        R5,R12        | CLR        R1
 200a5e4:	ae 00 cd 10 	CLR        R5            | SW         R9,$16(SP)
 200a5e8:	4b 43 00 00 	MOV        R12,R9
 200a5ec:	0b 41 40 00 	MOV        R5,R1
 200a5f0:	09 80 00 02 	LSL        $2,R1
 200a5f4:	8a a8 8a 88 	ADD        R5,R1         | ADD        R1,R1
 200a5f8:	8a 90 af 88 	ADD        R2,R1         | MOV        R1,R5
 200a5fc:	48 80 00 01 	ADD        $1,R9
 200a600:	0d 86 7f ff 	LB         -1(R9),R1
 200a604:	13 40 5f d0 	MOV        $-48+R1,R2
 200a608:	14 00 00 0a 	CMP        $10,R2
 200a60c:	78 9b ff dc 	BC         @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x1424>
 200a610:	ad 0c cd 00 	SW         R5,$12(SP)    | SW         R9,(SP)
 200a614:	4c 87 40 10 	LW         16(SP),R9
 200a618:	78 83 ed 94 	BRA        @0x020093b0    // 20093b0 <_vfiprintf_r+0x1e8>
 200a61c:	48 c0 00 10 	OR         $16,R9
 200a620:	9c 1c 8c 98 	LW         28(SP),R3     | LW         (R3),R1
 200a624:	14 84 c0 04 	LW         4(R3),R2
 200a628:	8d 20 95 24 	SW         R1,$32(SP)    | SW         R2,$36(SP)
 200a62c:	0b 40 c0 08 	MOV        $8+R3,R1
 200a630:	8d 1c 9e 00 	SW         R1,$28(SP)    | CLR        R3
 200a634:	0e 00 00 00 	CLR        R1
 200a638:	0d c7 40 41 	SB         R1,$65(SP)
 200a63c:	2e 00 00 00 	CLR        R5
 200a640:	78 83 ed d0 	BRA        @0x02009414    // 2009414 <_vfiprintf_r+0x24c>
 200a644:	24 00 00 00 	CMP        $0,R4
 200a648:	78 ab f1 74 	BNZ        @0x020097c0    // 20097c0 <_vfiprintf_r+0x5f8>
 200a64c:	9f b0 a7 b8 	MOV        R6,R3         | MOV        R7,R4
 200a650:	2c 87 40 00 	LW         (SP),R5
 200a654:	78 83 f1 6c 	BRA        @0x020097c4    // 20097c4 <_vfiprintf_r+0x5fc>
 200a658:	8c 1c 94 88 	LW         28(SP),R1     | LW         (R1),R2
 200a65c:	95 24 96 00 	SW         R2,$36(SP)    | CLR        R2
 200a660:	14 c7 40 20 	SW         R2,$32(SP)
 200a664:	48 c0 00 02 	OR         $2,R9
 200a668:	16 00 30 78 	LDI        $12408,R2
 200a66c:	15 47 40 42 	SH         R2,$66(SP)
 200a670:	0b 40 40 04 	MOV        $4+R1,R1
 200a674:	0c c7 40 1c 	SW         R1,$28(SP)
 200a678:	0a 03 00 40 	LDI        0x0200efa3,R1  // 200efa3 <__call_exitprocs+0x243>
 200a67c:	0a 40 ef a3 
 200a680:	8d 34 9e 02 	SW         R1,$52(SP)    | LDI        $2,R3
 200a684:	0e 00 00 00 	CLR        R1
 200a688:	0d c7 40 41 	SB         R1,$65(SP)
 200a68c:	2e 00 00 00 	CLR        R5
 200a690:	78 83 ed 80 	BRA        @0x02009414    // 2009414 <_vfiprintf_r+0x24c>
 200a694:	1b 43 40 44 	MOV        $68+SP,R3
 200a698:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200a69c:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 200a6a0:	02 00 b1 94 
 200a6a4:	0c 00 00 00 	CMP        $0,R1
 200a6a8:	78 ab f4 4c 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a6ac:	0c 87 40 2c 	LW         44(SP),R1
 200a6b0:	0c c7 40 78 	SW         R1,$120(SP)
 200a6b4:	0c 87 40 14 	LW         20(SP),R1
 200a6b8:	0c c7 40 7c 	SW         R1,$124(SP)
 200a6bc:	0c c7 40 4c 	SW         R1,$76(SP)
 200a6c0:	16 00 00 01 	LDI        $1,R2
 200a6c4:	14 c7 40 48 	SW         R2,$72(SP)
 200a6c8:	2e 00 00 01 	LDI        $1,R5
 200a6cc:	43 43 40 78 	MOV        $120+SP,R8
 200a6d0:	78 83 f6 a0 	BRA        @0x02009d74    // 2009d74 <_vfiprintf_r+0xbac>
 200a6d4:	14 00 00 00 	CMP        $0,R2
 200a6d8:	78 8b f9 f8 	BZ         @0x0200a0d4    // 200a0d4 <_vfiprintf_r+0xf0c>
 200a6dc:	0c 86 c0 68 	LW         104(R11),R1
 200a6e0:	08 40 20 00 	AND        $8192,R1
 200a6e4:	78 8b f9 d4 	BZ         @0x0200a0bc    // 200a0bc <_vfiprintf_r+0xef4>
 200a6e8:	4c 87 40 44 	LW         68(SP),R9
 200a6ec:	2c 86 40 00 	LW         (R9),R5
 200a6f0:	44 86 40 04 	LW         4(R9),R8
 200a6f4:	3b 42 00 00 	MOV        R8,R7
 200a6f8:	39 40 00 02 	LSR        $2,R7
 200a6fc:	78 88 00 2c 	BZ         @0x0200a72c    // 200a72c <_vfiprintf_r+0x1564>
 200a700:	33 43 00 00 	MOV        R12,R6
 200a704:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 200a708:	0b 42 80 00 	MOV        R10,R1
 200a70c:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 200a710:	02 00 b0 e4 
 200a714:	0c 03 ff ff 	CMP        $-1,R1
 200a718:	78 8b f3 dc 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a71c:	b2 01 aa 04 	ADD        $1,R6         | ADD        $4,R5
 200a720:	3c 05 80 00 	CMP        R6,R7
 200a724:	78 ab ff dc 	BNZ        @0x0200a704    // 200a704 <_vfiprintf_r+0x153c>
 200a728:	14 87 40 4c 	LW         76(SP),R2
 200a72c:	c1 7c 90 c0 	AND        $-4,R8        | SUB        R8,R2
 200a730:	14 c7 40 4c 	SW         R2,$76(SP)
 200a734:	ca 08 93 00 	ADD        $8,R9         | CMP        $0,R2
 200a738:	78 ab ff b0 	BNZ        @0x0200a6ec    // 200a6ec <_vfiprintf_r+0x1524>
 200a73c:	0d 87 40 41 	LB         65(SP),R1
 200a740:	0c 00 00 00 	CMP        $0,R1
 200a744:	78 88 00 d0 	BZ         @0x0200a818    // 200a818 <_vfiprintf_r+0x1650>
 200a748:	78 83 f9 94 	BRA        @0x0200a0e0    // 200a0e0 <_vfiprintf_r+0xf18>
 200a74c:	8d 0c 8d 14 	SW         R1,$12(SP)    | SW         R1,$20(SP)
 200a750:	0b 43 40 78 	MOV        $120+SP,R1
 200a754:	0c c7 40 2c 	SW         R1,$44(SP)
 200a758:	78 83 ed 14 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a75c:	c2 08 af 99 	ADD        $8,R8         | MOV        $1+R3,R5
 200a760:	8f 98 b4 0c 	MOV        R3,R1         | LW         12(SP),R6
 200a764:	9c 14 b0 98 	LW         20(SP),R3     | SUB        R3,R6
 200a768:	34 00 00 01 	CMP        $1,R6
 200a76c:	78 93 ee 0c 	BLT        @0x0200957c    // 200957c <_vfiprintf_r+0x3b4>
 200a770:	78 83 f4 1c 	BRA        @0x02009b90    // 2009b90 <_vfiprintf_r+0x9c8>
 200a774:	0c 84 c0 00 	LW         (R3),R1
 200a778:	09 80 00 10 	LSL        $16,R1
 200a77c:	09 c0 00 10 	ASR        $16,R1
 200a780:	8d 24 9f 88 	SW         R1,$36(SP)    | MOV        R1,R3
 200a784:	19 c0 00 1f 	ASR        $31,R3
 200a788:	9d 20 8d 3c 	SW         R3,$32(SP)    | SW         R1,$60(SP)
 200a78c:	9d 38 95 1c 	SW         R3,$56(SP)    | SW         R2,$28(SP)
 200a790:	78 83 fc 10 	BRA        @0x0200a3a4    // 200a3a4 <_vfiprintf_r+0x11dc>
 200a794:	8c a8 8d 24 	LW         (R5),R1       | SW         R1,$36(SP)
 200a798:	9d 20 a5 1c 	SW         R3,$32(SP)    | SW         R4,$28(SP)
 200a79c:	78 83 ef c8 	BRA        @0x02009768    // 2009768 <_vfiprintf_r+0x5a0>
 200a7a0:	48 40 00 40 	AND        $64,R9
 200a7a4:	94 18 cb 00 	LW         24(SP),R2     | CMP        $0,R9
 200a7a8:	15 6c 40 00 	SH.NZ      R2,(R1)
 200a7ac:	14 cc 40 00 	SW.Z       R2,(R1)
 200a7b0:	2c 87 40 00 	LW         (SP),R5
 200a7b4:	1d 85 40 00 	LB         (R5),R3
 200a7b8:	9b 00 8e 00 	CMP        $0,R3         | CLR        R1
 200a7bc:	08 e8 00 01 	OR.NZ      $1,R1
 200a7c0:	9b 25 96 00 	CMP        $37,R3        | CLR        R2
 200a7c4:	10 e8 00 01 	OR.NZ      $1,R2
 200a7c8:	08 44 80 00 	AND        R2,R1
 200a7cc:	78 ab ea cc 	BNZ        @0x0200929c    // 200929c <_vfiprintf_r+0xd4>
 200a7d0:	78 83 eb b0 	BRA        @0x02009384    // 2009384 <_vfiprintf_r+0x1bc>
 200a7d4:	94 a0 95 24 	LW         (R4),R2       | SW         R2,$36(SP)
 200a7d8:	8d 20 9d 1c 	SW         R1,$32(SP)    | SW         R3,$28(SP)
 200a7dc:	9e 01 8e 00 	LDI        $1,R3         | CLR        R1
 200a7e0:	0d c7 40 41 	SB         R1,$65(SP)
 200a7e4:	2e 00 00 00 	CLR        R5
 200a7e8:	78 83 ec 28 	BRA        @0x02009414    // 2009414 <_vfiprintf_r+0x24c>
 200a7ec:	94 a0 95 24 	LW         (R4),R2       | SW         R2,$36(SP)
 200a7f0:	8d 20 9d 1c 	SW         R1,$32(SP)    | SW         R3,$28(SP)
 200a7f4:	9e 00 8e 00 	CLR        R3            | CLR        R1
 200a7f8:	0d c7 40 41 	SB         R1,$65(SP)
 200a7fc:	2e 00 00 00 	CLR        R5
 200a800:	78 83 ec 10 	BRA        @0x02009414    // 2009414 <_vfiprintf_r+0x24c>
 200a804:	13 40 9f ff 	MOV        $-1+R2,R2
 200a808:	11 03 ff ff 	XOR        $-1,R2
 200a80c:	95 04 8d 1c 	SW         R2,$4(SP)     | SW         R1,$28(SP)
 200a810:	48 c0 00 04 	OR         $4,R9
 200a814:	78 83 ef a8 	BRA        @0x020097c0    // 20097c0 <_vfiprintf_r+0x5f8>
 200a818:	94 28 93 00 	LW         40(SP),R2     | CMP        $0,R2
 200a81c:	78 ab fb f8 	BNZ        @0x0200a418    // 200a418 <_vfiprintf_r+0x1250>
 200a820:	8e 00 ae 01 	CLR        R1            | LDI        $1,R5
 200a824:	43 43 40 78 	MOV        $120+SP,R8
 200a828:	b4 0c 9c 14 	LW         12(SP),R6     | LW         20(SP),R3
 200a82c:	b0 98 b3 01 	SUB        R3,R6         | CMP        $1,R6
 200a830:	78 93 ed 48 	BLT        @0x0200957c    // 200957c <_vfiprintf_r+0x3b4>
 200a834:	78 83 f3 58 	BRA        @0x02009b90    // 2009b90 <_vfiprintf_r+0x9c8>
 200a838:	87 fa fc f8 	JSR        0x0200900c     // 200900c <strlen>
 200a83c:	02 00 90 0c 
 200a840:	0c c7 40 14 	SW         R1,$20(SP)
 200a844:	2d 87 40 41 	LB         65(SP),R5
 200a848:	b5 1c cd 10 	SW         R6,$28(SP)    | SW         R9,$16(SP)
 200a84c:	8e 00 8d 0c 	CLR        R1            | SW         R1,$12(SP)
 200a850:	78 83 ec 1c 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a854:	b2 7e 96 30 	ADD        $-2,R6        | LDI        $48,R2
 200a858:	15 c5 3f ff 	SB         R2,$-1(R4)
 200a85c:	0b 43 40 78 	MOV        $120+SP,R1
 200a860:	88 b0 8d 14 	SUB        R6,R1         | SW         R1,$20(SP)
 200a864:	cd 10 b5 2c 	SW         R9,$16(SP)    | SW         R6,$44(SP)
 200a868:	78 83 ec 04 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a86c:	b7 88 bf 90 	MOV        R1,R6         | MOV        R2,R7
 200a870:	03 43 40 78 	MOV        $120+SP,R0
 200a874:	cd 08 c5 10 	SW         R9,$8(SP)     | SW         R8,$16(SP)
 200a878:	c7 80 cf d0 	MOV        R0,R8         | MOV        R10,R9
 200a87c:	63 42 c0 00 	MOV        R11,R12
 200a880:	c2 7f 9e 00 	ADD        $-1,R8        | CLR        R3
 200a884:	a6 0a 8f b0 	LDI        $10,R4        | MOV        R6,R1
 200a888:	13 41 c0 00 	MOV        R7,R2
 200a88c:	87 fa fc f8 	JSR        0x0200ca30     // 200ca30 <__umoddi3>
 200a890:	02 00 ca 30 
 200a894:	10 80 00 30 	ADD        $48,R2
 200a898:	15 c6 00 00 	SB         R2,(R8)
 200a89c:	d7 b0 df b8 	MOV        R6,R10        | MOV        R7,R11
 200a8a0:	9e 00 a6 0a 	CLR        R3            | LDI        $10,R4
 200a8a4:	8f b0 97 b8 	MOV        R6,R1         | MOV        R7,R2
 200a8a8:	87 fa fc f8 	JSR        0x0200c4f4     // 200c4f4 <__udivdi3>
 200a8ac:	02 00 c4 f4 
 200a8b0:	b7 88 bf 90 	MOV        R1,R6         | MOV        R2,R7
 200a8b4:	54 00 00 00 	CMP        $0,R10
 200a8b8:	78 ab ff c4 	BNZ        @0x0200a880    // 200a880 <_vfiprintf_r+0x16b8>
 200a8bc:	5c 00 00 0a 	CMP        $10,R11
 200a8c0:	78 bb ff bc 	BNC        @0x0200a880    // 200a880 <_vfiprintf_r+0x16b8>
 200a8c4:	97 c0 c5 2c 	MOV        R8,R2         | SW         R8,$44(SP)
 200a8c8:	b5 20 bd 24 	SW         R6,$32(SP)    | SW         R7,$36(SP)
 200a8cc:	c4 10 d7 c8 	LW         16(SP),R8     | MOV        R9,R10
 200a8d0:	cc 08 df e0 	LW         8(SP),R9      | MOV        R12,R11
 200a8d4:	0b 43 40 78 	MOV        $120+SP,R1
 200a8d8:	88 90 8d 14 	SUB        R2,R1         | SW         R1,$20(SP)
 200a8dc:	4c c7 40 10 	SW         R9,$16(SP)
 200a8e0:	78 83 eb 8c 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200a8e4:	1b 43 40 44 	MOV        $68+SP,R3
 200a8e8:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200a8ec:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 200a8f0:	02 00 b1 94 
 200a8f4:	2c c7 40 4c 	SW         R5,$76(SP)
 200a8f8:	0c 00 00 00 	CMP        $0,R1
 200a8fc:	78 ab f1 f8 	BNZ        @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a900:	8c 04 94 08 	LW         4(SP),R1      | LW         8(SP),R2
 200a904:	0c 04 80 00 	CMP        R2,R1
 200a908:	0b 50 80 00 	MOV.LT     R2,R1
 200a90c:	94 18 92 88 	LW         24(SP),R2     | ADD        R1,R2
 200a910:	14 c7 40 18 	SW         R2,$24(SP)
 200a914:	78 83 f6 94 	BRA        @0x02009fac    // 2009fac <_vfiprintf_r+0xde4>
 200a918:	8e 06 94 0c 	LDI        $6,R1         | LW         12(SP),R2
 200a91c:	0c 04 80 00 	CMP        R2,R1
 200a920:	13 58 40 00 	MOV.C      R1,R2
 200a924:	95 14 95 08 	SW         R2,$20(SP)    | SW         R2,$8(SP)
 200a928:	34 c7 40 1c 	SW         R6,$28(SP)
 200a92c:	0a 03 00 40 	LDI        0x0200efc5,R1  // 200efc5 <__call_exitprocs+0x265>
 200a930:	0a 40 ef c5 
 200a934:	8d 2c cd 10 	SW         R1,$44(SP)    | SW         R9,$16(SP)
 200a938:	8e 00 8d 0c 	CLR        R1            | SW         R1,$12(SP)
 200a93c:	78 83 eb 48 	BRA        @0x02009488    // 2009488 <_vfiprintf_r+0x2c0>
 200a940:	1b 43 40 44 	MOV        $68+SP,R3
 200a944:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200a948:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 200a94c:	02 00 b1 94 
 200a950:	0c 00 00 00 	CMP        $0,R1
 200a954:	78 8b f3 4c 	BZ         @0x02009ca4    // 2009ca4 <_vfiprintf_r+0xadc>
 200a958:	0d 06 c0 0c 	LH         12(R11),R1
 200a95c:	08 40 00 40 	AND        $64,R1
 200a960:	78 8b f1 a0 	BZ         @0x02009b04    // 2009b04 <_vfiprintf_r+0x93c>
 200a964:	78 80 00 c4 	BRA        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0x1864>
 200a968:	1c 00 00 00 	CMP        $0,R3
 200a96c:	78 88 00 04 	BZ         @0x0200a974    // 200a974 <_vfiprintf_r+0x17ac>
 200a970:	25 c7 40 41 	SB         R4,$65(SP)
 200a974:	0c 00 00 00 	CMP        $0,R1
 200a978:	78 ab ed 54 	BNZ        @0x020096d0    // 20096d0 <_vfiprintf_r+0x508>
 200a97c:	0c 87 40 4c 	LW         76(SP),R1
 200a980:	0c 00 00 00 	CMP        $0,R1
 200a984:	78 8b f1 70 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a988:	14 86 c0 68 	LW         104(R11),R2
 200a98c:	10 40 20 00 	AND        $8192,R2
 200a990:	78 88 00 f4 	BZ         @0x0200aa88    // 200aa88 <_vfiprintf_r+0x18c0>
 200a994:	3c 87 40 44 	LW         68(SP),R7
 200a998:	2c 85 c0 00 	LW         (R7),R5
 200a99c:	4c 85 c0 04 	LW         4(R7),R9
 200a9a0:	43 42 40 00 	MOV        R9,R8
 200a9a4:	41 40 00 02 	LSR        $2,R8
 200a9a8:	78 88 00 2c 	BZ         @0x0200a9d8    // 200a9d8 <_vfiprintf_r+0x1810>
 200a9ac:	36 00 00 00 	CLR        R6
 200a9b0:	9f d8 94 a8 	MOV        R11,R3        | LW         (R5),R2
 200a9b4:	0b 42 80 00 	MOV        R10,R1
 200a9b8:	87 fa fc f8 	JSR        0x0200b0e4     // 200b0e4 <_fputwc_r>
 200a9bc:	02 00 b0 e4 
 200a9c0:	0c 03 ff ff 	CMP        $-1,R1
 200a9c4:	78 8b f1 30 	BZ         @0x02009af8    // 2009af8 <_vfiprintf_r+0x930>
 200a9c8:	b2 01 aa 04 	ADD        $1,R6         | ADD        $4,R5
 200a9cc:	44 05 80 00 	CMP        R6,R8
 200a9d0:	78 ab ff dc 	BNZ        @0x0200a9b0    // 200a9b0 <_vfiprintf_r+0x17e8>
 200a9d4:	0c 87 40 4c 	LW         76(SP),R1
 200a9d8:	c9 7c 88 c8 	AND        $-4,R9        | SUB        R9,R1
 200a9dc:	0c c7 40 4c 	SW         R1,$76(SP)
 200a9e0:	ba 08 8b 00 	ADD        $8,R7         | CMP        $0,R1
 200a9e4:	78 ab ff b0 	BNZ        @0x0200a998    // 200a998 <_vfiprintf_r+0x17d0>
 200a9e8:	0d 06 c0 0c 	LH         12(R11),R1
 200a9ec:	08 40 00 40 	AND        $64,R1
 200a9f0:	78 8b f1 10 	BZ         @0x02009b04    // 2009b04 <_vfiprintf_r+0x93c>
 200a9f4:	78 80 00 34 	BRA        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0x1864>
 200a9f8:	1b 41 40 01 	MOV        $1+R5,R3
 200a9fc:	78 83 f5 0c 	BRA        @0x02009f0c    // 2009f0c <_vfiprintf_r+0xd44>
 200aa00:	1b 41 40 00 	MOV        R5,R3
 200aa04:	0a 03 00 40 	LDI        0x0200f1b8,R1  // 200f1b8 <zeroes.0>
 200aa08:	0a 40 f1 b8 
 200aa0c:	0c c6 00 00 	SW         R1,(R8)
 200aa10:	34 c6 00 04 	SW         R6,$4(R8)
 200aa14:	10 85 80 00 	ADD        R6,R2
 200aa18:	14 c7 40 4c 	SW         R2,$76(SP)
 200aa1c:	1c c7 40 48 	SW         R3,$72(SP)
 200aa20:	1c 00 00 08 	CMP        $8,R3
 200aa24:	78 b3 f2 14 	BGE        @0x02009c3c    // 2009c3c <_vfiprintf_r+0xa74>
 200aa28:	78 83 fd 30 	BRA        @0x0200a75c    // 200a75c <_vfiprintf_r+0x1594>
 200aa2c:	8e ff 8d 18 	LDI        $-1,R1        | SW         R1,$24(SP)
 200aa30:	0c 87 40 18 	LW         24(SP),R1
 200aa34:	04 87 40 b8 	LW         184(SP),R0
 200aa38:	2c 87 40 bc 	LW         188(SP),R5
 200aa3c:	34 87 40 c0 	LW         192(SP),R6
 200aa40:	3c 87 40 c4 	LW         196(SP),R7
 200aa44:	44 87 40 c8 	LW         200(SP),R8
 200aa48:	4c 87 40 cc 	LW         204(SP),R9
 200aa4c:	54 87 40 d0 	LW         208(SP),R10
 200aa50:	5c 87 40 d4 	LW         212(SP),R11
 200aa54:	64 87 40 d8 	LW         216(SP),R12
 200aa58:	68 80 00 dc 	ADD        $220,SP
 200aa5c:	7b 40 00 00 	RTN
 200aa60:	23 40 c0 00 	MOV        R3,R4
 200aa64:	78 83 ef 9c 	BRA        @0x02009a04    // 2009a04 <_vfiprintf_r+0x83c>
 200aa68:	2d 87 40 41 	LB         65(SP),R5
 200aa6c:	b5 1c 8c 0c 	SW         R6,$28(SP)    | LW         12(SP),R1
 200aa70:	8d 14 cd 10 	SW         R1,$20(SP)    | SW         R9,$16(SP)
 200aa74:	8e 00 8d 0c 	CLR        R1            | SW         R1,$12(SP)
 200aa78:	78 83 e9 f4 	BRA        @0x02009470    // 2009470 <_vfiprintf_r+0x2a8>
 200aa7c:	ad 00 96 00 	SW         R5,(SP)       | CLR        R2
 200aa80:	14 c7 40 0c 	SW         R2,$12(SP)
 200aa84:	78 83 e9 28 	BRA        @0x020093b0    // 20093b0 <_vfiprintf_r+0x1e8>
 200aa88:	1b 43 40 44 	MOV        $68+SP,R3
 200aa8c:	97 d8 8f d0 	MOV        R11,R2        | MOV        R10,R1
 200aa90:	87 fa fc f8 	JSR        0x0200b194     // 200b194 <__sfvwrite_r>
 200aa94:	02 00 b1 94 
 200aa98:	0d 06 c0 0c 	LH         12(R11),R1
 200aa9c:	08 40 00 40 	AND        $64,R1
 200aaa0:	78 8b f0 60 	BZ         @0x02009b04    // 2009b04 <_vfiprintf_r+0x93c>
 200aaa4:	78 83 ff 84 	BRA        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0x1864>
 200aaa8:	94 1c 8c 90 	LW         28(SP),R2     | LW         (R2),R1
 200aaac:	e4 08 8b e0 	LW         8(SP),R12     | CMP        R12,R1
 200aab0:	0b 53 00 00 	MOV.LT     R12,R1
 200aab4:	0c c7 40 0c 	SW         R1,$12(SP)
 200aab8:	0b 40 80 04 	MOV        $4+R2,R1
 200aabc:	8d 1c ad 00 	SW         R1,$28(SP)    | SW         R5,(SP)
 200aac0:	2c 87 40 00 	LW         (SP),R5
 200aac4:	78 83 ec fc 	BRA        @0x020097c4    // 20097c4 <_vfiprintf_r+0x5fc>

0200aac8 <vfiprintf>:
 200aac8:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 200aacc:	a7 98 9f 90 	MOV        R3,R4         | MOV        R2,R3
 200aad0:	13 40 40 00 	MOV        R1,R2
 200aad4:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 200aad8:	0a 40 f8 40 
 200aadc:	8c 88 84 00 	LW         (R1),R1       | LW         (SP),R0
 200aae0:	68 80 00 04 	ADD        $4,SP
 200aae4:	78 83 e6 e0 	BRA        @0x020091c8    // 20091c8 <_vfiprintf_r>

0200aae8 <__sbprintf>:
 200aae8:	68 00 04 7c 	SUB        $1148,SP
 200aaec:	04 c7 44 6c 	SW         R0,$1132(SP)
 200aaf0:	2c c7 44 70 	SW         R5,$1136(SP)
 200aaf4:	34 c7 44 74 	SW         R6,$1140(SP)
 200aaf8:	3c c7 44 78 	SW         R7,$1144(SP)
 200aafc:	bf 88 af 90 	MOV        R1,R7         | MOV        R2,R5
 200ab00:	05 04 80 0c 	LH         12(R2),R0
 200ab04:	00 40 ff fd 	AND        $65533,R0
 200ab08:	05 47 40 0c 	SH         R0,$12(SP)
 200ab0c:	04 84 80 68 	LW         104(R2),R0
 200ab10:	04 c7 40 68 	SW         R0,$104(SP)
 200ab14:	05 04 80 0e 	LH         14(R2),R0
 200ab18:	05 47 40 0e 	SH         R0,$14(SP)
 200ab1c:	04 84 80 1c 	LW         28(R2),R0
 200ab20:	04 c7 40 1c 	SW         R0,$28(SP)
 200ab24:	04 84 80 24 	LW         36(R2),R0
 200ab28:	04 c7 40 24 	SW         R0,$36(SP)
 200ab2c:	03 43 40 6c 	MOV        $108+SP,R0
 200ab30:	85 00 85 10 	SW         R0,(SP)       | SW         R0,$16(SP)
 200ab34:	06 00 04 00 	LDI        $1024,R0
 200ab38:	85 08 85 14 	SW         R0,$8(SP)     | SW         R0,$20(SP)
 200ab3c:	86 00 85 18 	CLR        R0            | SW         R0,$24(SP)
 200ab40:	13 43 40 00 	MOV        SP,R2
 200ab44:	87 fa fc f8 	JSR        0x020091c8     // 20091c8 <_vfiprintf_r>
 200ab48:	02 00 91 c8 
 200ab4c:	b7 88 8b 00 	MOV        R1,R6         | CMP        $0,R1
 200ab50:	78 b0 00 34 	BGE        @0x0200ab88    // 200ab88 <__sbprintf+0xa0>
 200ab54:	0d 07 40 0c 	LH         12(SP),R1
 200ab58:	08 40 00 40 	AND        $64,R1
 200ab5c:	78 88 00 0c 	BZ         @0x0200ab6c    // 200ab6c <__sbprintf+0x84>
 200ab60:	0d 05 40 0c 	LH         12(R5),R1
 200ab64:	08 c0 00 40 	OR         $64,R1
 200ab68:	0d 45 40 0c 	SH         R1,$12(R5)
 200ab6c:	0b 41 80 00 	MOV        R6,R1
 200ab70:	04 87 44 6c 	LW         1132(SP),R0
 200ab74:	2c 87 44 70 	LW         1136(SP),R5
 200ab78:	34 87 44 74 	LW         1140(SP),R6
 200ab7c:	3c 87 44 78 	LW         1144(SP),R7
 200ab80:	68 80 04 7c 	ADD        $1148,SP
 200ab84:	7b 40 00 00 	RTN
 200ab88:	97 e8 8f b8 	MOV        SP,R2         | MOV        R7,R1
 200ab8c:	87 fa fc f8 	JSR        0x02005f18     // 2005f18 <_fflush_r>
 200ab90:	02 00 5f 18 
 200ab94:	0c 00 00 00 	CMP        $0,R1
 200ab98:	32 2b ff ff 	BREV.NZ    $-1,R6
 200ab9c:	78 83 ff b4 	BRA        @0x0200ab54    // 200ab54 <__sbprintf+0x6c>

0200aba0 <_wctomb_r>:
 200aba0:	e8 08 85 00 	SUB        $8,SP         | SW         R0,(SP)
 200aba4:	ad 04 84 00 	SW         R5,$4(SP)     | LW         (SP),R0
 200aba8:	ac 04 ea 08 	LW         4(SP),R5      | ADD        $8,SP
 200abac:	7c 85 40 e0 	LW         224(R5),PC

0200abb0 <__ascii_wctomb>:
 200abb0:	14 00 00 00 	CMP        $0,R2
 200abb4:	78 88 00 24 	BZ         @0x0200abdc    // 200abdc <__ascii_wctomb+0x2c>
 200abb8:	1c 00 01 00 	CMP        $256,R3
 200abbc:	12 38 00 00 	LDI.NC     0x0000008a,R2  // 8a <_rom+0x8a>
 200abc0:	12 78 00 8a 
 200abc4:	14 fc 40 00 	SW.NC      R2,(R1)
 200abc8:	0a 3b ff ff 	BREV.NC    $-1,R1
 200abcc:	1d dc 80 00 	SB.C       R3,(R2)
 200abd0:	0a 18 00 00 	LDI.C      0x00000001,R1  // 1 <_rom+0x1>
 200abd4:	0a 58 00 01 
 200abd8:	7b 40 00 00 	RTN
 200abdc:	8f 90 ff 80 	MOV        R2,R1         | RTN

0200abe0 <__assert_func>:
 200abe0:	e8 20 85 18 	SUB        $32,SP        | SW         R0,$24(SP)
 200abe4:	ad 1c 87 88 	SW         R5,$28(SP)    | MOV        R1,R0
 200abe8:	1c 00 00 00 	CMP        $0,R3
 200abec:	2a 2b 00 40 	LDI.NZ     0x0200f1d8,R5  // 200f1d8 <blanks.1+0x10>
 200abf0:	2a 68 f1 d8 
 200abf4:	1a 0b 00 40 	LDI.Z      0x0200ef92,R3  // 200ef92 <__call_exitprocs+0x232>
 200abf8:	1a 48 ef 92 
 200abfc:	2b 48 c0 00 	MOV.Z      R3,R5
 200ac00:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 200ac04:	0a 40 f8 40 
 200ac08:	0c 84 40 00 	LW         (R1),R1
 200ac0c:	0c 84 40 0c 	LW         12(R1),R1
 200ac10:	9d 14 ad 10 	SW         R3,$20(SP)    | SW         R5,$16(SP)
 200ac14:	95 0c 85 08 	SW         R2,$12(SP)    | SW         R0,$8(SP)
 200ac18:	24 c7 40 04 	SW         R4,$4(SP)
 200ac1c:	02 03 00 40 	LDI        0x0200f1e5,R0  // 200f1e5 <blanks.1+0x1d>
 200ac20:	02 40 f1 e5 
 200ac24:	04 c7 40 00 	SW         R0,(SP)
 200ac28:	87 fa fc f8 	JSR        0x0200afe0     // 200afe0 <fiprintf>
 200ac2c:	02 00 af e0 
 200ac30:	87 fa fc f8 	JSR        0x0200bfb8     // 200bfb8 <abort>
 200ac34:	02 00 bf b8 

0200ac38 <__assert>:
 200ac38:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 200ac3c:	a7 98 9e 00 	MOV        R3,R4         | CLR        R3
 200ac40:	87 fa fc f8 	JSR        0x0200abe0     // 200abe0 <__assert_func>
 200ac44:	02 00 ab e0 

0200ac48 <_calloc_r>:
 200ac48:	e8 18 85 00 	SUB        $24,SP        | SW         R0,(SP)
 200ac4c:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200ac50:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 200ac54:	cd 14 ae 00 	SW         R9,$20(SP)    | CLR        R5
 200ac58:	cf 90 c6 00 	MOV        R2,R9         | CLR        R8
 200ac5c:	16 00 00 00 	CLR        R2
 200ac60:	43 04 c0 00 	MPY        R3,R8
 200ac64:	13 06 40 00 	MPY        R9,R2
 200ac68:	bf 98 b7 98 	MOV        R3,R7         | MOV        R3,R6
 200ac6c:	3b 06 40 00 	MPY        R9,R7
 200ac70:	32 86 40 00 	MPYUHI     R9,R6
 200ac74:	b2 90 b2 c0 	ADD        R2,R6         | ADD        R8,R6
 200ac78:	34 05 40 00 	CMP        R5,R6
 200ac7c:	78 a8 00 ac 	BNZ        @0x0200ad2c    // 200ad2c <_calloc_r+0xe4>
 200ac80:	13 41 c0 00 	MOV        R7,R2
 200ac84:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 200ac88:	02 00 0c e0 
 200ac8c:	af 88 8b 00 	MOV        R1,R5         | CMP        $0,R1
 200ac90:	78 88 00 34 	BZ         @0x0200acc8    // 200acc8 <_calloc_r+0x80>
 200ac94:	9c 8c 99 7c 	LW         -4(R1),R3     | AND        $-4,R3
 200ac98:	9a 7c 9b 25 	ADD        $-4,R3        | CMP        $37,R3
 200ac9c:	78 b8 00 3c 	BNC        @0x0200acdc    // 200acdc <_calloc_r+0x94>
 200aca0:	1c 00 00 14 	CMP        $20,R3
 200aca4:	78 98 00 14 	BC         @0x0200acbc    // 200acbc <_calloc_r+0x74>
 200aca8:	34 c4 40 00 	SW         R6,(R1)
 200acac:	34 c4 40 04 	SW         R6,$4(R1)
 200acb0:	0b 40 40 08 	MOV        $8+R1,R1
 200acb4:	1c 00 00 1c 	CMP        $28,R3
 200acb8:	78 b8 00 40 	BNC        @0x0200acfc    // 200acfc <_calloc_r+0xb4>
 200acbc:	96 00 95 88 	CLR        R2            | SW         R2,(R1)
 200acc0:	14 c4 40 04 	SW         R2,$4(R1)
 200acc4:	14 c4 40 08 	SW         R2,$8(R1)
 200acc8:	8f a8 84 00 	MOV        R5,R1         | LW         (SP),R0
 200accc:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200acd0:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 200acd4:	cc 14 ea 18 	LW         20(SP),R9     | ADD        $24,SP
 200acd8:	7b 40 00 00 	RTN
 200acdc:	13 41 80 00 	MOV        R6,R2
 200ace0:	87 fa fc f8 	JSR        0x020017bc     // 20017bc <memset>
 200ace4:	02 00 17 bc 
 200ace8:	8f a8 84 00 	MOV        R5,R1         | LW         (SP),R0
 200acec:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200acf0:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 200acf4:	cc 14 ea 18 	LW         20(SP),R9     | ADD        $24,SP
 200acf8:	7b 40 00 00 	RTN
 200acfc:	34 c5 40 08 	SW         R6,$8(R5)
 200ad00:	34 c5 40 0c 	SW         R6,$12(R5)
 200ad04:	0b 41 40 10 	MOV        $16+R5,R1
 200ad08:	1c 00 00 24 	CMP        $36,R3
 200ad0c:	78 ab ff ac 	BNZ        @0x0200acbc    // 200acbc <_calloc_r+0x74>
 200ad10:	34 c5 40 10 	SW         R6,$16(R5)
 200ad14:	0b 41 40 18 	MOV        $24+R5,R1
 200ad18:	34 c5 40 14 	SW         R6,$20(R5)
 200ad1c:	96 00 95 88 	CLR        R2            | SW         R2,(R1)
 200ad20:	14 c4 40 04 	SW         R2,$4(R1)
 200ad24:	14 c4 40 08 	SW         R2,$8(R1)
 200ad28:	78 83 ff 9c 	BRA        @0x0200acc8    // 200acc8 <_calloc_r+0x80>
 200ad2c:	87 fa fc f8 	JSR        0x0200ad4c     // 200ad4c <__errno>
 200ad30:	02 00 ad 4c 
 200ad34:	96 0c 95 88 	LDI        $12,R2        | SW         R2,(R1)
 200ad38:	8f a8 84 00 	MOV        R5,R1         | LW         (SP),R0
 200ad3c:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200ad40:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 200ad44:	cc 14 ea 18 	LW         20(SP),R9     | ADD        $24,SP
 200ad48:	7b 40 00 00 	RTN

0200ad4c <__errno>:
 200ad4c:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 200ad50:	0a 40 f8 40 
 200ad54:	8c 88 ff 80 	LW         (R1),R1       | RTN

0200ad58 <_fclose_r>:
 200ad58:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 200ad5c:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200ad60:	bd 0c 93 00 	SW         R7,$12(SP)    | CMP        $0,R2
 200ad64:	78 88 00 2c 	BZ         @0x0200ad94    // 200ad94 <_fclose_r+0x3c>
 200ad68:	bf 88 af 90 	MOV        R1,R7         | MOV        R2,R5
 200ad6c:	0c 00 00 00 	CMP        $0,R1
 200ad70:	78 88 00 0c 	BZ         @0x0200ad80    // 200ad80 <_fclose_r+0x28>
 200ad74:	14 84 40 38 	LW         56(R1),R2
 200ad78:	14 00 00 00 	CMP        $0,R2
 200ad7c:	78 88 00 d4 	BZ         @0x0200ae54    // 200ae54 <_fclose_r+0xfc>
 200ad80:	15 05 40 0c 	LH         12(R5),R2
 200ad84:	11 80 00 10 	LSL        $16,R2
 200ad88:	11 c0 00 10 	ASR        $16,R2
 200ad8c:	14 00 00 00 	CMP        $0,R2
 200ad90:	78 a8 00 10 	BNZ        @0x0200ada4    // 200ada4 <_fclose_r+0x4c>
 200ad94:	b6 00 8e 00 	CLR        R6            | CLR        R1
 200ad98:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200ad9c:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 200ada0:	ea 10 ff 80 	ADD        $16,SP        | RTN
 200ada4:	97 a8 8f b8 	MOV        R5,R2         | MOV        R7,R1
 200ada8:	87 fa fc f8 	JSR        0x02005c7c     // 2005c7c <__sflush_r>
 200adac:	02 00 5c 7c 
 200adb0:	33 40 40 00 	MOV        R1,R6
 200adb4:	1c 85 40 2c 	LW         44(R5),R3
 200adb8:	1c 00 00 00 	CMP        $0,R3
 200adbc:	78 88 00 14 	BZ         @0x0200add4    // 200add4 <_fclose_r+0x7c>
 200adc0:	14 85 40 1c 	LW         28(R5),R2
 200adc4:	0b 41 c0 00 	MOV        R7,R1
 200adc8:	87 f9 ff 98 	JSR        R3
 200adcc:	0c 00 00 00 	CMP        $0,R1
 200add0:	32 13 ff ff 	BREV.LT    $-1,R6
 200add4:	05 05 40 0c 	LH         12(R5),R0
 200add8:	00 40 00 80 	AND        $128,R0
 200addc:	04 00 00 00 	CMP        $0,R0
 200ade0:	78 a8 00 90 	BNZ        @0x0200ae74    // 200ae74 <_fclose_r+0x11c>
 200ade4:	14 85 40 30 	LW         48(R5),R2
 200ade8:	14 00 00 00 	CMP        $0,R2
 200adec:	78 88 00 1c 	BZ         @0x0200ae0c    // 200ae0c <_fclose_r+0xb4>
 200adf0:	14 05 40 40 	CMP        $64+R5,R2
 200adf4:	78 88 00 0c 	BZ         @0x0200ae04    // 200ae04 <_fclose_r+0xac>
 200adf8:	0b 41 c0 00 	MOV        R7,R1
 200adfc:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200ae00:	02 00 66 a8 
 200ae04:	06 00 00 00 	CLR        R0
 200ae08:	04 c5 40 30 	SW         R0,$48(R5)
 200ae0c:	14 85 40 44 	LW         68(R5),R2
 200ae10:	14 00 00 00 	CMP        $0,R2
 200ae14:	78 88 00 14 	BZ         @0x0200ae2c    // 200ae2c <_fclose_r+0xd4>
 200ae18:	0b 41 c0 00 	MOV        R7,R1
 200ae1c:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200ae20:	02 00 66 a8 
 200ae24:	06 00 00 00 	CLR        R0
 200ae28:	04 c5 40 44 	SW         R0,$68(R5)
 200ae2c:	87 fa fc f8 	JSR        0x020064bc     // 20064bc <__sfp_lock_acquire>
 200ae30:	02 00 64 bc 
 200ae34:	06 00 00 00 	CLR        R0
 200ae38:	05 45 40 0c 	SH         R0,$12(R5)
 200ae3c:	87 fa fc f8 	JSR        0x020064c0     // 20064c0 <__sfp_lock_release>
 200ae40:	02 00 64 c0 
 200ae44:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 200ae48:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200ae4c:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 200ae50:	7b 40 00 00 	RTN
 200ae54:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 200ae58:	02 00 63 48 
 200ae5c:	15 05 40 0c 	LH         12(R5),R2
 200ae60:	11 80 00 10 	LSL        $16,R2
 200ae64:	11 c0 00 10 	ASR        $16,R2
 200ae68:	14 00 00 00 	CMP        $0,R2
 200ae6c:	78 8b ff 24 	BZ         @0x0200ad94    // 200ad94 <_fclose_r+0x3c>
 200ae70:	78 83 ff 30 	BRA        @0x0200ada4    // 200ada4 <_fclose_r+0x4c>
 200ae74:	14 85 40 10 	LW         16(R5),R2
 200ae78:	0b 41 c0 00 	MOV        R7,R1
 200ae7c:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200ae80:	02 00 66 a8 
 200ae84:	78 83 ff 5c 	BRA        @0x0200ade4    // 200ade4 <_fclose_r+0x8c>

0200ae88 <fclose>:
 200ae88:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 200ae8c:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200ae90:	bd 0c 8b 00 	SW         R7,$12(SP)    | CMP        $0,R1
 200ae94:	78 88 00 34 	BZ         @0x0200aecc    // 200aecc <fclose+0x44>
 200ae98:	2b 40 40 00 	MOV        R1,R5
 200ae9c:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 200aea0:	0a 40 f8 40 
 200aea4:	b4 88 b3 00 	LW         (R1),R6       | CMP        $0,R6
 200aea8:	78 88 00 0c 	BZ         @0x0200aeb8    // 200aeb8 <fclose+0x30>
 200aeac:	0c 85 80 38 	LW         56(R6),R1
 200aeb0:	0c 00 00 00 	CMP        $0,R1
 200aeb4:	78 88 00 d4 	BZ         @0x0200af8c    // 200af8c <fclose+0x104>
 200aeb8:	0d 05 40 0c 	LH         12(R5),R1
 200aebc:	09 80 00 10 	LSL        $16,R1
 200aec0:	09 c0 00 10 	ASR        $16,R1
 200aec4:	0c 00 00 00 	CMP        $0,R1
 200aec8:	78 a8 00 10 	BNZ        @0x0200aedc    // 200aedc <fclose+0x54>
 200aecc:	be 00 8e 00 	CLR        R7            | CLR        R1
 200aed0:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200aed4:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 200aed8:	ea 10 ff 80 	ADD        $16,SP        | RTN
 200aedc:	97 a8 8f b0 	MOV        R5,R2         | MOV        R6,R1
 200aee0:	87 fa fc f8 	JSR        0x02005c7c     // 2005c7c <__sflush_r>
 200aee4:	02 00 5c 7c 
 200aee8:	3b 40 40 00 	MOV        R1,R7
 200aeec:	1c 85 40 2c 	LW         44(R5),R3
 200aef0:	1c 00 00 00 	CMP        $0,R3
 200aef4:	78 88 00 14 	BZ         @0x0200af0c    // 200af0c <fclose+0x84>
 200aef8:	14 85 40 1c 	LW         28(R5),R2
 200aefc:	0b 41 80 00 	MOV        R6,R1
 200af00:	87 f9 ff 98 	JSR        R3
 200af04:	0c 00 00 00 	CMP        $0,R1
 200af08:	3a 13 ff ff 	BREV.LT    $-1,R7
 200af0c:	05 05 40 0c 	LH         12(R5),R0
 200af10:	00 40 00 80 	AND        $128,R0
 200af14:	04 00 00 00 	CMP        $0,R0
 200af18:	78 a8 00 94 	BNZ        @0x0200afb0    // 200afb0 <fclose+0x128>
 200af1c:	14 85 40 30 	LW         48(R5),R2
 200af20:	14 00 00 00 	CMP        $0,R2
 200af24:	78 88 00 1c 	BZ         @0x0200af44    // 200af44 <fclose+0xbc>
 200af28:	14 05 40 40 	CMP        $64+R5,R2
 200af2c:	78 88 00 0c 	BZ         @0x0200af3c    // 200af3c <fclose+0xb4>
 200af30:	0b 41 80 00 	MOV        R6,R1
 200af34:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200af38:	02 00 66 a8 
 200af3c:	06 00 00 00 	CLR        R0
 200af40:	04 c5 40 30 	SW         R0,$48(R5)
 200af44:	14 85 40 44 	LW         68(R5),R2
 200af48:	14 00 00 00 	CMP        $0,R2
 200af4c:	78 88 00 14 	BZ         @0x0200af64    // 200af64 <fclose+0xdc>
 200af50:	0b 41 80 00 	MOV        R6,R1
 200af54:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200af58:	02 00 66 a8 
 200af5c:	06 00 00 00 	CLR        R0
 200af60:	04 c5 40 44 	SW         R0,$68(R5)
 200af64:	87 fa fc f8 	JSR        0x020064bc     // 20064bc <__sfp_lock_acquire>
 200af68:	02 00 64 bc 
 200af6c:	06 00 00 00 	CLR        R0
 200af70:	05 45 40 0c 	SH         R0,$12(R5)
 200af74:	87 fa fc f8 	JSR        0x020064c0     // 20064c0 <__sfp_lock_release>
 200af78:	02 00 64 c0 
 200af7c:	8f b8 84 00 	MOV        R7,R1         | LW         (SP),R0
 200af80:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200af84:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 200af88:	7b 40 00 00 	RTN
 200af8c:	0b 41 80 00 	MOV        R6,R1
 200af90:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 200af94:	02 00 63 48 
 200af98:	0d 05 40 0c 	LH         12(R5),R1
 200af9c:	09 80 00 10 	LSL        $16,R1
 200afa0:	09 c0 00 10 	ASR        $16,R1
 200afa4:	0c 00 00 00 	CMP        $0,R1
 200afa8:	78 8b ff 20 	BZ         @0x0200aecc    // 200aecc <fclose+0x44>
 200afac:	78 83 ff 2c 	BRA        @0x0200aedc    // 200aedc <fclose+0x54>
 200afb0:	14 85 40 10 	LW         16(R5),R2
 200afb4:	0b 41 80 00 	MOV        R6,R1
 200afb8:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200afbc:	02 00 66 a8 
 200afc0:	78 83 ff 58 	BRA        @0x0200af1c    // 200af1c <fclose+0x94>

0200afc4 <_fiprintf_r>:
 200afc4:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 200afc8:	23 43 40 08 	MOV        $8+SP,R4
 200afcc:	1c 87 40 04 	LW         4(SP),R3
 200afd0:	87 fa fc f8 	JSR        0x020091c8     // 20091c8 <_vfiprintf_r>
 200afd4:	02 00 91 c8 
 200afd8:	84 00 ea 04 	LW         (SP),R0       | ADD        $4,SP
 200afdc:	7b 40 00 00 	RTN

0200afe0 <fiprintf>:
 200afe0:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 200afe4:	23 43 40 08 	MOV        $8+SP,R4
 200afe8:	9c 04 97 88 	LW         4(SP),R3      | MOV        R1,R2
 200afec:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 200aff0:	0a 40 f8 40 
 200aff4:	0c 84 40 00 	LW         (R1),R1
 200aff8:	87 fa fc f8 	JSR        0x020091c8     // 20091c8 <_vfiprintf_r>
 200affc:	02 00 91 c8 
 200b000:	84 00 ea 04 	LW         (SP),R0       | ADD        $4,SP
 200b004:	7b 40 00 00 	RTN

0200b008 <__fputwc>:
 200b008:	e8 14 85 04 	SUB        $20,SP        | SW         R0,$4(SP)
 200b00c:	ad 08 b5 0c 	SW         R5,$8(SP)     | SW         R6,$12(SP)
 200b010:	bd 10 b7 88 	SW         R7,$16(SP)    | MOV        R1,R6
 200b014:	bf 90 af 98 	MOV        R2,R7         | MOV        R3,R5
 200b018:	87 fa fc f8 	JSR        0x02006c7c     // 2006c7c <__locale_mb_cur_max>
 200b01c:	02 00 6c 7c 
 200b020:	0c 00 00 01 	CMP        $1,R1
 200b024:	78 a8 00 0c 	BNZ        @0x0200b034    // 200b034 <__fputwc+0x2c>
 200b028:	0b 41 df ff 	MOV        $-1+R7,R1
 200b02c:	0c 00 00 ff 	CMP        $255,R1
 200b030:	78 98 00 90 	BC         @0x0200b0c4    // 200b0c4 <__fputwc+0xbc>
 200b034:	23 41 40 60 	MOV        $96+R5,R4
 200b038:	9f b8 97 eb 	MOV        R7,R3         | MOV        $3+SP,R2
 200b03c:	0b 41 80 00 	MOV        R6,R1
 200b040:	87 fa fc f8 	JSR        0x0200beb4     // 200beb4 <_wcrtomb_r>
 200b044:	02 00 be b4 
 200b048:	0c 03 ff ff 	CMP        $-1,R1
 200b04c:	78 88 00 7c 	BZ         @0x0200b0cc    // 200b0cc <__fputwc+0xc4>
 200b050:	0c 00 00 00 	CMP        $0,R1
 200b054:	78 88 00 40 	BZ         @0x0200b098    // 200b098 <__fputwc+0x90>
 200b058:	15 87 40 03 	LB         3(SP),R2
 200b05c:	24 85 40 08 	LW         8(R5),R4
 200b060:	20 83 ff ff 	ADD        $-1,R4
 200b064:	24 c5 40 08 	SW         R4,$8(R5)
 200b068:	24 00 00 00 	CMP        $0,R4
 200b06c:	78 b0 00 1c 	BGE        @0x0200b08c    // 200b08c <__fputwc+0x84>
 200b070:	0c 85 40 18 	LW         24(R5),R1
 200b074:	a3 88 a6 00 	CMP        R1,R4         | CLR        R4
 200b078:	20 f0 00 01 	OR.GE      $1,R4
 200b07c:	93 0a 9e 00 	CMP        $10,R2        | CLR        R3
 200b080:	18 e8 00 01 	OR.NZ      $1,R3
 200b084:	20 44 c0 00 	AND        R3,R4
 200b088:	78 88 00 1c 	BZ         @0x0200b0a8    // 200b0a8 <__fputwc+0xa0>
 200b08c:	8c a8 9f 89 	LW         (R5),R1       | MOV        $1+R1,R3
 200b090:	1c c5 40 00 	SW         R3,(R5)
 200b094:	15 c4 40 00 	SB         R2,(R1)
 200b098:	0b 41 c0 00 	MOV        R7,R1
 200b09c:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 200b0a0:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 200b0a4:	ea 14 ff 80 	ADD        $20,SP        | RTN
 200b0a8:	9f a8 8f b0 	MOV        R5,R3         | MOV        R6,R1
 200b0ac:	87 fa fc f8 	JSR        0x02003ddc     // 2003ddc <__swbuf_r>
 200b0b0:	02 00 3d dc 
 200b0b4:	0c 03 ff ff 	CMP        $-1,R1
 200b0b8:	78 8b ff e0 	BZ         @0x0200b09c    // 200b09c <__fputwc+0x94>
 200b0bc:	0b 41 c0 00 	MOV        R7,R1
 200b0c0:	78 83 ff d8 	BRA        @0x0200b09c    // 200b09c <__fputwc+0x94>
 200b0c4:	3d c7 40 03 	SB         R7,$3(SP)
 200b0c8:	78 83 ff 8c 	BRA        @0x0200b058    // 200b058 <__fputwc+0x50>
 200b0cc:	15 05 40 0c 	LH         12(R5),R2
 200b0d0:	10 c0 00 40 	OR         $64,R2
 200b0d4:	15 45 40 0c 	SH         R2,$12(R5)
 200b0d8:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 200b0dc:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 200b0e0:	ea 14 ff 80 	ADD        $20,SP        | RTN

0200b0e4 <_fputwc_r>:
 200b0e4:	e8 08 85 00 	SUB        $8,SP         | SW         R0,(SP)
 200b0e8:	2c c7 40 04 	SW         R5,$4(SP)
 200b0ec:	25 04 c0 0c 	LH         12(R3),R4
 200b0f0:	2b 41 00 00 	MOV        R4,R5
 200b0f4:	28 40 20 00 	AND        $8192,R5
 200b0f8:	78 a8 00 14 	BNZ        @0x0200b110    // 200b110 <_fputwc_r+0x2c>
 200b0fc:	20 c0 20 00 	OR         $8192,R4
 200b100:	25 44 c0 0c 	SH         R4,$12(R3)
 200b104:	24 84 c0 68 	LW         104(R3),R4
 200b108:	20 c0 20 00 	OR         $8192,R4
 200b10c:	24 c4 c0 68 	SW         R4,$104(R3)
 200b110:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200b114:	68 80 00 08 	ADD        $8,SP
 200b118:	78 83 fe ec 	BRA        @0x0200b008    // 200b008 <__fputwc>

0200b11c <fputwc>:
 200b11c:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 200b120:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200b124:	bd 0c b7 88 	SW         R7,$12(SP)    | MOV        R1,R6
 200b128:	2b 40 80 00 	MOV        R2,R5
 200b12c:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 200b130:	0a 40 f8 40 
 200b134:	bc 88 bb 00 	LW         (R1),R7       | CMP        $0,R7
 200b138:	78 88 00 0c 	BZ         @0x0200b148    // 200b148 <fputwc+0x2c>
 200b13c:	0c 85 c0 38 	LW         56(R7),R1
 200b140:	0c 00 00 00 	CMP        $0,R1
 200b144:	78 88 00 3c 	BZ         @0x0200b184    // 200b184 <fputwc+0x68>
 200b148:	0d 05 40 0c 	LH         12(R5),R1
 200b14c:	13 40 40 00 	MOV        R1,R2
 200b150:	10 40 20 00 	AND        $8192,R2
 200b154:	78 a8 00 18 	BNZ        @0x0200b170    // 200b170 <fputwc+0x54>
 200b158:	14 85 40 68 	LW         104(R5),R2
 200b15c:	08 c0 20 00 	OR         $8192,R1
 200b160:	0d 45 40 0c 	SH         R1,$12(R5)
 200b164:	0b 40 80 00 	MOV        R2,R1
 200b168:	08 c0 20 00 	OR         $8192,R1
 200b16c:	0c c5 40 68 	SW         R1,$104(R5)
 200b170:	9f a8 97 b0 	MOV        R5,R3         | MOV        R6,R2
 200b174:	8f b8 84 00 	MOV        R7,R1         | LW         (SP),R0
 200b178:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200b17c:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 200b180:	78 83 fe 84 	BRA        @0x0200b008    // 200b008 <__fputwc>
 200b184:	0b 41 c0 00 	MOV        R7,R1
 200b188:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 200b18c:	02 00 63 48 
 200b190:	78 83 ff b4 	BRA        @0x0200b148    // 200b148 <fputwc+0x2c>

0200b194 <__sfvwrite_r>:
 200b194:	e8 28 85 04 	SUB        $40,SP        | SW         R0,$4(SP)
 200b198:	ad 08 b5 0c 	SW         R5,$8(SP)     | SW         R6,$12(SP)
 200b19c:	bd 10 c5 14 	SW         R7,$16(SP)    | SW         R8,$20(SP)
 200b1a0:	cd 18 d5 1c 	SW         R9,$24(SP)    | SW         R10,$28(SP)
 200b1a4:	dd 20 e5 24 	SW         R11,$32(SP)   | SW         R12,$36(SP)
 200b1a8:	63 40 40 00 	MOV        R1,R12
 200b1ac:	0c 84 c0 08 	LW         8(R3),R1
 200b1b0:	0c 00 00 00 	CMP        $0,R1
 200b1b4:	78 88 00 80 	BZ         @0x0200b238    // 200b238 <__sfvwrite_r+0xa4>
 200b1b8:	af 90 bf 98 	MOV        R2,R5         | MOV        R3,R7
 200b1bc:	05 04 80 0c 	LH         12(R2),R0
 200b1c0:	53 40 00 00 	MOV        R0,R10
 200b1c4:	50 40 ff ff 	AND        $65535,R10
 200b1c8:	8f 80 89 08 	MOV        R0,R1         | AND        $8,R1
 200b1cc:	78 88 00 80 	BZ         @0x0200b250    // 200b250 <__sfvwrite_r+0xbc>
 200b1d0:	0c 84 80 10 	LW         16(R2),R1
 200b1d4:	0c 00 00 00 	CMP        $0,R1
 200b1d8:	78 88 00 74 	BZ         @0x0200b250    // 200b250 <__sfvwrite_r+0xbc>
 200b1dc:	b4 b8 cf d0 	LW         (R7),R6       | MOV        R10,R9
 200b1e0:	48 40 00 02 	AND        $2,R9
 200b1e4:	78 88 00 94 	BZ         @0x0200b27c    // 200b27c <__sfvwrite_r+0xe8>
 200b1e8:	d6 00 c6 00 	CLR        R10           | CLR        R8
 200b1ec:	4a 01 ff fe 	LDI        0x7ffffc00,R9  // 7ffffc00 <_top_of_stack+0x7cfffc00>
 200b1f0:	4a 40 fc 00 
 200b1f4:	44 00 00 00 	CMP        $0,R8
 200b1f8:	78 88 01 b0 	BZ         @0x0200b3ac    // 200b3ac <__sfvwrite_r+0x218>
 200b1fc:	a7 c0 cb a0 	MOV        R8,R4         | CMP        R4,R9
 200b200:	23 5a 40 00 	MOV.C      R9,R4
 200b204:	1b 42 80 00 	MOV        R10,R3
 200b208:	14 85 40 1c 	LW         28(R5),R2
 200b20c:	0b 43 00 00 	MOV        R12,R1
 200b210:	03 43 c0 01 	IJSR       #36(R5)
 200b214:	7c 85 40 24 
 200b218:	0c 00 00 01 	CMP        $1,R1
 200b21c:	78 90 02 48 	BLT        @0x0200b468    // 200b468 <__sfvwrite_r+0x2d4>
 200b220:	d2 88 c0 88 	ADD        R1,R10        | SUB        R1,R8
 200b224:	14 85 c0 08 	LW         8(R7),R2
 200b228:	10 04 40 00 	SUB        R1,R2
 200b22c:	14 c5 c0 08 	SW         R2,$8(R7)
 200b230:	14 00 00 00 	CMP        $0,R2
 200b234:	78 ab ff bc 	BNZ        @0x0200b1f4    // 200b1f4 <__sfvwrite_r+0x60>
 200b238:	8e 00 84 04 	CLR        R1            | LW         4(SP),R0
 200b23c:	ac 08 b4 0c 	LW         8(SP),R5      | LW         12(SP),R6
 200b240:	bc 10 c4 14 	LW         16(SP),R7     | LW         20(SP),R8
 200b244:	cc 18 d4 1c 	LW         24(SP),R9     | LW         28(SP),R10
 200b248:	dc 20 e4 24 	LW         32(SP),R11    | LW         36(SP),R12
 200b24c:	ea 28 ff 80 	ADD        $40,SP        | RTN
 200b250:	97 a8 8f e0 	MOV        R5,R2         | MOV        R12,R1
 200b254:	87 fa fc f8 	JSR        0x02004100     // 2004100 <__swsetup_r>
 200b258:	02 00 41 00 
 200b25c:	0c 00 00 00 	CMP        $0,R1
 200b260:	78 a8 04 00 	BNZ        @0x0200b664    // 200b664 <__sfvwrite_r+0x4d0>
 200b264:	05 05 40 0c 	LH         12(R5),R0
 200b268:	53 40 00 00 	MOV        R0,R10
 200b26c:	50 40 ff ff 	AND        $65535,R10
 200b270:	b4 b8 cf d0 	LW         (R7),R6       | MOV        R10,R9
 200b274:	48 40 00 02 	AND        $2,R9
 200b278:	78 ab ff 6c 	BNZ        @0x0200b1e8    // 200b1e8 <__sfvwrite_r+0x54>
 200b27c:	50 40 00 01 	AND        $1,R10
 200b280:	78 a8 02 0c 	BNZ        @0x0200b490    // 200b490 <__sfvwrite_r+0x2fc>
 200b284:	4b 42 80 00 	MOV        R10,R9
 200b288:	4c 00 00 00 	CMP        $0,R9
 200b28c:	78 88 01 0c 	BZ         @0x0200b39c    // 200b39c <__sfvwrite_r+0x208>
 200b290:	13 40 00 00 	MOV        R0,R2
 200b294:	10 40 ff ff 	AND        $65535,R2
 200b298:	0c 85 40 00 	LW         (R5),R1
 200b29c:	44 85 40 08 	LW         8(R5),R8
 200b2a0:	00 40 02 00 	AND        $512,R0
 200b2a4:	78 88 02 58 	BZ         @0x0200b500    // 200b500 <__sfvwrite_r+0x36c>
 200b2a8:	df c0 cb c0 	MOV        R8,R11        | CMP        R8,R9
 200b2ac:	78 98 02 f0 	BC         @0x0200b5a0    // 200b5a0 <__sfvwrite_r+0x40c>
 200b2b0:	03 40 80 00 	MOV        R2,R0
 200b2b4:	00 40 04 80 	AND        $1152,R0
 200b2b8:	78 88 00 98 	BZ         @0x0200b354    // 200b354 <__sfvwrite_r+0x1c0>
 200b2bc:	44 85 40 10 	LW         16(R5),R8
 200b2c0:	88 c0 a7 88 	SUB        R8,R1         | MOV        R1,R4
 200b2c4:	0c 85 40 14 	LW         20(R5),R1
 200b2c8:	87 88 82 88 	MOV        R1,R0         | ADD        R1,R0
 200b2cc:	82 88 df 80 	ADD        R1,R0         | MOV        R0,R11
 200b2d0:	59 40 00 1f 	LSR        $31,R11
 200b2d4:	58 84 00 00 	ADD        R0,R11
 200b2d8:	59 c0 00 01 	ASR        $1,R11
 200b2dc:	87 a1 82 c8 	MOV        $1+R4,R0      | ADD        R9,R0
 200b2e0:	9f d8 db 80 	MOV        R11,R3        | CMP        R0,R11
 200b2e4:	5b 58 00 00 	MOV.C      R0,R11
 200b2e8:	1b 5a c0 00 	MOV.C      R11,R3
 200b2ec:	03 40 80 00 	MOV        R2,R0
 200b2f0:	00 40 04 00 	AND        $1024,R0
 200b2f4:	a5 00 83 00 	SW         R4,(SP)       | CMP        $0,R0
 200b2f8:	78 88 03 04 	BZ         @0x0200b600    // 200b600 <__sfvwrite_r+0x46c>
 200b2fc:	97 98 8f e0 	MOV        R3,R2         | MOV        R12,R1
 200b300:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 200b304:	02 00 0c e0 
 200b308:	c7 88 8b 00 	MOV        R1,R8         | CMP        $0,R1
 200b30c:	24 87 40 00 	LW         (SP),R4
 200b310:	78 88 03 38 	BZ         @0x0200b64c    // 200b64c <__sfvwrite_r+0x4b8>
 200b314:	9f a0 a5 00 	MOV        R4,R3         | SW         R4,(SP)
 200b318:	14 85 40 10 	LW         16(R5),R2
 200b31c:	87 fa fc f8 	JSR        0x02007174     // 2007174 <memcpy>
 200b320:	02 00 71 74 
 200b324:	05 05 40 0c 	LH         12(R5),R0
 200b328:	00 40 fb 7f 	AND        $64383,R0
 200b32c:	00 c0 00 80 	OR         $128,R0
 200b330:	05 45 40 0c 	SH         R0,$12(R5)
 200b334:	24 87 40 00 	LW         (SP),R4
 200b338:	44 c5 40 10 	SW         R8,$16(R5)
 200b33c:	8f c0 8a a0 	MOV        R8,R1         | ADD        R4,R1
 200b340:	0c c5 40 00 	SW         R1,(R5)
 200b344:	5c c5 40 14 	SW         R11,$20(R5)
 200b348:	c7 c8 d8 a0 	MOV        R9,R8         | SUB        R4,R11
 200b34c:	5c c5 40 08 	SW         R11,$8(R5)
 200b350:	5b 42 40 00 	MOV        R9,R11
 200b354:	9f d8 97 d0 	MOV        R11,R3        | MOV        R10,R2
 200b358:	87 fa fc f8 	JSR        0x0200b67c     // 200b67c <memmove>
 200b35c:	02 00 b6 7c 
 200b360:	0c 85 40 08 	LW         8(R5),R1
 200b364:	08 06 00 00 	SUB        R8,R1
 200b368:	0c c5 40 08 	SW         R1,$8(R5)
 200b36c:	8c a8 8a d8 	LW         (R5),R1       | ADD        R11,R1
 200b370:	8d a8 c7 c8 	SW         R1,(R5)       | MOV        R9,R8
 200b374:	4e 00 00 00 	CLR        R9
 200b378:	50 86 00 00 	ADD        R8,R10
 200b37c:	0c 85 c0 08 	LW         8(R7),R1
 200b380:	08 06 00 00 	SUB        R8,R1
 200b384:	0c c5 c0 08 	SW         R1,$8(R7)
 200b388:	0c 00 00 00 	CMP        $0,R1
 200b38c:	78 8b fe a8 	BZ         @0x0200b238    // 200b238 <__sfvwrite_r+0xa4>
 200b390:	05 05 40 0c 	LH         12(R5),R0
 200b394:	4c 00 00 00 	CMP        $0,R9
 200b398:	78 ab fe f4 	BNZ        @0x0200b290    // 200b290 <__sfvwrite_r+0xfc>
 200b39c:	54 85 80 00 	LW         (R6),R10
 200b3a0:	4c 85 80 04 	LW         4(R6),R9
 200b3a4:	30 80 00 08 	ADD        $8,R6
 200b3a8:	78 83 fe dc 	BRA        @0x0200b288    // 200b288 <__sfvwrite_r+0xf4>
 200b3ac:	54 85 80 00 	LW         (R6),R10
 200b3b0:	44 85 80 04 	LW         4(R6),R8
 200b3b4:	30 80 00 08 	ADD        $8,R6
 200b3b8:	78 83 fe 38 	BRA        @0x0200b1f4    // 200b1f4 <__sfvwrite_r+0x60>
 200b3bc:	9d 00 97 d8 	SW         R3,(SP)       | MOV        R11,R2
 200b3c0:	87 fa fc f8 	JSR        0x0200b67c     // 200b67c <memmove>
 200b3c4:	02 00 b6 7c 
 200b3c8:	0c 85 40 08 	LW         8(R5),R1
 200b3cc:	9c 00 88 98 	LW         (SP),R3       | SUB        R3,R1
 200b3d0:	0c c5 40 08 	SW         R1,$8(R5)
 200b3d4:	8c a8 8a 98 	LW         (R5),R1       | ADD        R3,R1
 200b3d8:	8d a8 c7 98 	SW         R1,(R5)       | MOV        R3,R8
 200b3dc:	c8 c0 8e 01 	SUB        R8,R9         | LDI        $1,R1
 200b3e0:	78 88 00 ec 	BZ         @0x0200b4d0    // 200b4d0 <__sfvwrite_r+0x33c>
 200b3e4:	da c0 d0 c0 	ADD        R8,R11        | SUB        R8,R10
 200b3e8:	14 85 c0 08 	LW         8(R7),R2
 200b3ec:	10 06 00 00 	SUB        R8,R2
 200b3f0:	14 c5 c0 08 	SW         R2,$8(R7)
 200b3f4:	14 00 00 00 	CMP        $0,R2
 200b3f8:	78 8b fe 3c 	BZ         @0x0200b238    // 200b238 <__sfvwrite_r+0xa4>
 200b3fc:	54 00 00 00 	CMP        $0,R10
 200b400:	78 88 00 98 	BZ         @0x0200b49c    // 200b49c <__sfvwrite_r+0x308>
 200b404:	0c 00 00 00 	CMP        $0,R1
 200b408:	78 88 00 a0 	BZ         @0x0200b4ac    // 200b4ac <__sfvwrite_r+0x318>
 200b40c:	1b 42 40 00 	MOV        R9,R3
 200b410:	54 04 c0 00 	CMP        R3,R10
 200b414:	1b 5a 80 00 	MOV.C      R10,R3
 200b418:	24 85 40 14 	LW         20(R5),R4
 200b41c:	04 85 40 08 	LW         8(R5),R0
 200b420:	c7 a0 c2 80 	MOV        R4,R8         | ADD        R0,R8
 200b424:	0c 85 40 00 	LW         (R5),R1
 200b428:	04 85 40 10 	LW         16(R5),R0
 200b42c:	83 88 86 00 	CMP        R1,R0         | CLR        R0
 200b430:	00 d8 00 01 	OR.C       $1,R0
 200b434:	c3 98 96 00 	CMP        R3,R8         | CLR        R2
 200b438:	10 d0 00 01 	OR.LT      $1,R2
 200b43c:	00 44 80 00 	AND        R2,R0
 200b440:	78 a8 01 88 	BNZ        @0x0200b5cc    // 200b5cc <__sfvwrite_r+0x438>
 200b444:	1c 05 00 00 	CMP        R4,R3
 200b448:	78 93 ff 70 	BLT        @0x0200b3bc    // 200b3bc <__sfvwrite_r+0x228>
 200b44c:	1b 42 c0 00 	MOV        R11,R3
 200b450:	14 85 40 1c 	LW         28(R5),R2
 200b454:	0b 43 00 00 	MOV        R12,R1
 200b458:	03 43 c0 01 	IJSR       #36(R5)
 200b45c:	7c 85 40 24 
 200b460:	c7 88 8b 01 	MOV        R1,R8         | CMP        $1,R1
 200b464:	78 b3 ff 74 	BGE        @0x0200b3dc    // 200b3dc <__sfvwrite_r+0x248>
 200b468:	0d 05 40 0c 	LH         12(R5),R1
 200b46c:	08 c0 00 40 	OR         $64,R1
 200b470:	0d 45 40 0c 	SH         R1,$12(R5)
 200b474:	0e 7f ff ff 	LDI        $-1,R1
 200b478:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 200b47c:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 200b480:	c4 14 cc 18 	LW         20(SP),R8     | LW         24(SP),R9
 200b484:	d4 1c dc 20 	LW         28(SP),R10    | LW         32(SP),R11
 200b488:	e4 24 ea 28 	LW         36(SP),R12    | ADD        $40,SP
 200b48c:	7b 40 00 00 	RTN
 200b490:	8f c8 df c8 	MOV        R9,R1         | MOV        R9,R11
 200b494:	d7 c8 d3 00 	MOV        R9,R10        | CMP        $0,R10
 200b498:	78 ab ff 68 	BNZ        @0x0200b404    // 200b404 <__sfvwrite_r+0x270>
 200b49c:	5c 85 80 00 	LW         (R6),R11
 200b4a0:	54 85 80 04 	LW         4(R6),R10
 200b4a4:	b2 08 d3 00 	ADD        $8,R6         | CMP        $0,R10
 200b4a8:	78 8b ff f0 	BZ         @0x0200b49c    // 200b49c <__sfvwrite_r+0x308>
 200b4ac:	9f d0 96 0a 	MOV        R10,R3        | LDI        $10,R2
 200b4b0:	0b 42 c0 00 	MOV        R11,R1
 200b4b4:	87 fa fc f8 	JSR        0x02007044     // 2007044 <memchr>
 200b4b8:	02 00 70 44 
 200b4bc:	0c 00 00 00 	CMP        $0,R1
 200b4c0:	78 88 01 80 	BZ         @0x0200b644    // 200b644 <__sfvwrite_r+0x4b0>
 200b4c4:	8a 01 88 d8 	ADD        $1,R1         | SUB        R11,R1
 200b4c8:	cf 88 9f c8 	MOV        R1,R9         | MOV        R9,R3
 200b4cc:	78 83 ff 40 	BRA        @0x0200b410    // 200b410 <__sfvwrite_r+0x27c>
 200b4d0:	97 a8 8f e0 	MOV        R5,R2         | MOV        R12,R1
 200b4d4:	87 fa fc f8 	JSR        0x02005f18     // 2005f18 <_fflush_r>
 200b4d8:	02 00 5f 18 
 200b4dc:	0c 00 00 00 	CMP        $0,R1
 200b4e0:	78 ab ff 84 	BNZ        @0x0200b468    // 200b468 <__sfvwrite_r+0x2d4>
 200b4e4:	da c0 d0 c0 	ADD        R8,R11        | SUB        R8,R10
 200b4e8:	14 85 c0 08 	LW         8(R7),R2
 200b4ec:	10 06 00 00 	SUB        R8,R2
 200b4f0:	14 c5 c0 08 	SW         R2,$8(R7)
 200b4f4:	14 00 00 00 	CMP        $0,R2
 200b4f8:	78 ab ff 00 	BNZ        @0x0200b3fc    // 200b3fc <__sfvwrite_r+0x268>
 200b4fc:	78 83 fd 38 	BRA        @0x0200b238    // 200b238 <__sfvwrite_r+0xa4>
 200b500:	04 85 40 10 	LW         16(R5),R0
 200b504:	04 04 40 00 	CMP        R1,R0
 200b508:	78 98 00 4c 	BC         @0x0200b558    // 200b558 <__sfvwrite_r+0x3c4>
 200b50c:	04 85 40 14 	LW         20(R5),R0
 200b510:	4c 04 00 00 	CMP        R0,R9
 200b514:	78 98 00 40 	BC         @0x0200b558    // 200b558 <__sfvwrite_r+0x3c4>
 200b518:	0a 01 ff fe 	LDI        0x7ffffffe,R1  // 7ffffffe <_top_of_stack+0x7cfffffe>
 200b51c:	0a 40 ff fe 
 200b520:	0c 06 40 00 	CMP        R9,R1
 200b524:	22 1b ff fe 	BREV.C     $-2,R4
 200b528:	23 7a 40 00 	MOV.NC     R9,R4
 200b52c:	23 c4 00 00 	DIVS       R0,R4
 200b530:	23 04 00 00 	MPY        R0,R4
 200b534:	1b 42 80 00 	MOV        R10,R3
 200b538:	14 85 40 1c 	LW         28(R5),R2
 200b53c:	0b 43 00 00 	MOV        R12,R1
 200b540:	03 43 c0 01 	IJSR       #36(R5)
 200b544:	7c 85 40 24 
 200b548:	c7 88 8b 01 	MOV        R1,R8         | CMP        $1,R1
 200b54c:	78 93 ff 18 	BLT        @0x0200b468    // 200b468 <__sfvwrite_r+0x2d4>
 200b550:	48 06 00 00 	SUB        R8,R9
 200b554:	78 83 fe 20 	BRA        @0x0200b378    // 200b378 <__sfvwrite_r+0x1e4>
 200b558:	4c 06 00 00 	CMP        R8,R9
 200b55c:	43 5a 40 00 	MOV.C      R9,R8
 200b560:	9f c0 97 d0 	MOV        R8,R3         | MOV        R10,R2
 200b564:	87 fa fc f8 	JSR        0x0200b67c     // 200b67c <memmove>
 200b568:	02 00 b6 7c 
 200b56c:	0c 85 40 08 	LW         8(R5),R1
 200b570:	08 06 00 00 	SUB        R8,R1
 200b574:	0c c5 40 08 	SW         R1,$8(R5)
 200b578:	94 a8 92 c0 	LW         (R5),R2       | ADD        R8,R2
 200b57c:	95 a8 8b 00 	SW         R2,(R5)       | CMP        $0,R1
 200b580:	78 ab ff cc 	BNZ        @0x0200b550    // 200b550 <__sfvwrite_r+0x3bc>
 200b584:	97 a8 8f e0 	MOV        R5,R2         | MOV        R12,R1
 200b588:	87 fa fc f8 	JSR        0x02005f18     // 2005f18 <_fflush_r>
 200b58c:	02 00 5f 18 
 200b590:	0c 00 00 00 	CMP        $0,R1
 200b594:	78 ab fe d0 	BNZ        @0x0200b468    // 200b468 <__sfvwrite_r+0x2d4>
 200b598:	48 06 00 00 	SUB        R8,R9
 200b59c:	78 83 fd d8 	BRA        @0x0200b378    // 200b378 <__sfvwrite_r+0x1e4>
 200b5a0:	c7 c8 df c8 	MOV        R9,R8         | MOV        R9,R11
 200b5a4:	9f d8 97 d0 	MOV        R11,R3        | MOV        R10,R2
 200b5a8:	87 fa fc f8 	JSR        0x0200b67c     // 200b67c <memmove>
 200b5ac:	02 00 b6 7c 
 200b5b0:	0c 85 40 08 	LW         8(R5),R1
 200b5b4:	08 06 00 00 	SUB        R8,R1
 200b5b8:	0c c5 40 08 	SW         R1,$8(R5)
 200b5bc:	8c a8 8a d8 	LW         (R5),R1       | ADD        R11,R1
 200b5c0:	8d a8 c7 c8 	SW         R1,(R5)       | MOV        R9,R8
 200b5c4:	4e 00 00 00 	CLR        R9
 200b5c8:	78 83 fd ac 	BRA        @0x0200b378    // 200b378 <__sfvwrite_r+0x1e4>
 200b5cc:	9f c0 97 d8 	MOV        R8,R3         | MOV        R11,R2
 200b5d0:	87 fa fc f8 	JSR        0x0200b67c     // 200b67c <memmove>
 200b5d4:	02 00 b6 7c 
 200b5d8:	84 a8 82 c0 	LW         (R5),R0       | ADD        R8,R0
 200b5dc:	85 a8 97 a8 	SW         R0,(R5)       | MOV        R5,R2
 200b5e0:	0b 43 00 00 	MOV        R12,R1
 200b5e4:	87 fa fc f8 	JSR        0x02005f18     // 2005f18 <_fflush_r>
 200b5e8:	02 00 5f 18 
 200b5ec:	0c 00 00 00 	CMP        $0,R1
 200b5f0:	78 ab fe 74 	BNZ        @0x0200b468    // 200b468 <__sfvwrite_r+0x2d4>
 200b5f4:	c8 c0 8e 01 	SUB        R8,R9         | LDI        $1,R1
 200b5f8:	78 ab fd e8 	BNZ        @0x0200b3e4    // 200b3e4 <__sfvwrite_r+0x250>
 200b5fc:	78 83 fe d0 	BRA        @0x0200b4d0    // 200b4d0 <__sfvwrite_r+0x33c>
 200b600:	97 c0 8f e0 	MOV        R8,R2         | MOV        R12,R1
 200b604:	87 fa fc f8 	JSR        0x0200b8c0     // 200b8c0 <_realloc_r>
 200b608:	02 00 b8 c0 
 200b60c:	c7 88 8b 00 	MOV        R1,R8         | CMP        $0,R1
 200b610:	24 87 40 00 	LW         (SP),R4
 200b614:	78 ab fd 20 	BNZ        @0x0200b338    // 200b338 <__sfvwrite_r+0x1a4>
 200b618:	14 85 40 10 	LW         16(R5),R2
 200b61c:	0b 43 00 00 	MOV        R12,R1
 200b620:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200b624:	02 00 66 a8 
 200b628:	0d 05 40 0c 	LH         12(R5),R1
 200b62c:	08 40 ff 7f 	AND        $65407,R1
 200b630:	96 0c 95 e0 	LDI        $12,R2        | SW         R2,(R12)
 200b634:	08 c0 00 40 	OR         $64,R1
 200b638:	0d 45 40 0c 	SH         R1,$12(R5)
 200b63c:	0e 7f ff ff 	LDI        $-1,R1
 200b640:	78 83 fe 34 	BRA        @0x0200b478    // 200b478 <__sfvwrite_r+0x2e4>
 200b644:	9f d1 cf 98 	MOV        $1+R10,R3     | MOV        R3,R9
 200b648:	78 83 fd c4 	BRA        @0x0200b410    // 200b410 <__sfvwrite_r+0x27c>
 200b64c:	8e 0c 8d e0 	LDI        $12,R1        | SW         R1,(R12)
 200b650:	0d 05 40 0c 	LH         12(R5),R1
 200b654:	08 c0 00 40 	OR         $64,R1
 200b658:	0d 45 40 0c 	SH         R1,$12(R5)
 200b65c:	0e 7f ff ff 	LDI        $-1,R1
 200b660:	78 83 fe 14 	BRA        @0x0200b478    // 200b478 <__sfvwrite_r+0x2e4>
 200b664:	8e ff 84 04 	LDI        $-1,R1        | LW         4(SP),R0
 200b668:	ac 08 b4 0c 	LW         8(SP),R5      | LW         12(SP),R6
 200b66c:	bc 10 c4 14 	LW         16(SP),R7     | LW         20(SP),R8
 200b670:	cc 18 d4 1c 	LW         24(SP),R9     | LW         28(SP),R10
 200b674:	dc 20 e4 24 	LW         32(SP),R11    | LW         36(SP),R12
 200b678:	ea 28 ff 80 	ADD        $40,SP        | RTN

0200b67c <memmove>:
 200b67c:	e8 18 ad 00 	SUB        $24,SP        | SW         R5,(SP)
 200b680:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 200b684:	c5 0c cd 10 	SW         R8,$12(SP)    | SW         R9,$16(SP)
 200b688:	d5 14 93 88 	SW         R10,$20(SP)   | CMP        R1,R2
 200b68c:	78 b8 00 3c 	BNC        @0x0200b6cc    // 200b6cc <memmove+0x50>
 200b690:	a7 90 a2 98 	MOV        R2,R4         | ADD        R3,R4
 200b694:	0c 05 00 00 	CMP        R4,R1
 200b698:	78 b8 00 30 	BNC        @0x0200b6cc    // 200b6cc <memmove+0x50>
 200b69c:	af 88 aa 98 	MOV        R1,R5         | ADD        R3,R5
 200b6a0:	1c 00 00 00 	CMP        $0,R3
 200b6a4:	78 88 00 14 	BZ         @0x0200b6bc    // 200b6bc <memmove+0x40>
 200b6a8:	a2 7f aa 7f 	ADD        $-1,R4        | ADD        $-1,R5
 200b6ac:	1d 85 00 00 	LB         (R4),R3
 200b6b0:	1d c5 40 00 	SB         R3,(R5)
 200b6b4:	14 05 00 00 	CMP        R4,R2
 200b6b8:	78 ab ff ec 	BNZ        @0x0200b6a8    // 200b6a8 <memmove+0x2c>
 200b6bc:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200b6c0:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 200b6c4:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 200b6c8:	ea 18 ff 80 	ADD        $24,SP        | RTN
 200b6cc:	1c 00 00 20 	CMP        $32,R3
 200b6d0:	78 98 01 70 	BC         @0x0200b844    // 200b844 <memmove+0x1c8>
 200b6d4:	23 40 80 00 	MOV        R2,R4
 200b6d8:	20 c4 40 00 	OR         R1,R4
 200b6dc:	20 40 00 07 	AND        $7,R4
 200b6e0:	78 a8 01 70 	BNZ        @0x0200b854    // 200b854 <memmove+0x1d8>
 200b6e4:	3b 40 df e0 	MOV        $-32+R3,R7
 200b6e8:	38 43 ff e0 	AND        $-32,R7
 200b6ec:	3b 41 c0 20 	MOV        $32+R7,R7
 200b6f0:	b7 88 b2 b8 	MOV        R1,R6         | ADD        R7,R6
 200b6f4:	af 90 a7 88 	MOV        R2,R5         | MOV        R1,R4
 200b6f8:	44 85 40 00 	LW         (R5),R8
 200b6fc:	4c 85 40 04 	LW         4(R5),R9
 200b700:	44 c5 00 00 	SW         R8,(R4)
 200b704:	4c c5 00 04 	SW         R9,$4(R4)
 200b708:	44 85 40 08 	LW         8(R5),R8
 200b70c:	4c 85 40 0c 	LW         12(R5),R9
 200b710:	44 c5 00 08 	SW         R8,$8(R4)
 200b714:	4c c5 00 0c 	SW         R9,$12(R4)
 200b718:	44 85 40 10 	LW         16(R5),R8
 200b71c:	4c 85 40 14 	LW         20(R5),R9
 200b720:	44 c5 00 10 	SW         R8,$16(R4)
 200b724:	4c c5 00 14 	SW         R9,$20(R4)
 200b728:	aa 20 a2 20 	ADD        $32,R5        | ADD        $32,R4
 200b72c:	44 85 7f f8 	LW         -8(R5),R8
 200b730:	4c 85 7f fc 	LW         -4(R5),R9
 200b734:	44 c5 3f f8 	SW         R8,$-8(R4)
 200b738:	cd a4 b3 a0 	SW         R9,$-4(R4)    | CMP        R4,R6
 200b73c:	78 ab ff b8 	BNZ        @0x0200b6f8    // 200b6f8 <memmove+0x7c>
 200b740:	92 b8 b7 98 	ADD        R7,R2         | MOV        R3,R6
 200b744:	b1 1f af 98 	AND        $31,R6        | MOV        R3,R5
 200b748:	28 40 00 18 	AND        $24,R5
 200b74c:	78 88 01 60 	BZ         @0x0200b8b0    // 200b8b0 <memmove+0x234>
 200b750:	3c 84 80 00 	LW         (R2),R7
 200b754:	44 84 80 04 	LW         4(R2),R8
 200b758:	3c c5 00 00 	SW         R7,(R4)
 200b75c:	44 c5 00 04 	SW         R8,$4(R4)
 200b760:	2b 41 9f f8 	MOV        $-8+R6,R5
 200b764:	2c 00 00 08 	CMP        $8,R5
 200b768:	78 98 00 28 	BC         @0x0200b794    // 200b794 <memmove+0x118>
 200b76c:	3c 84 80 08 	LW         8(R2),R7
 200b770:	44 84 80 0c 	LW         12(R2),R8
 200b774:	3c c5 00 08 	SW         R7,$8(R4)
 200b778:	44 c5 00 0c 	SW         R8,$12(R4)
 200b77c:	b2 70 b3 08 	ADD        $-16,R6       | CMP        $8,R6
 200b780:	78 98 00 10 	BC         @0x0200b794    // 200b794 <memmove+0x118>
 200b784:	34 84 80 10 	LW         16(R2),R6
 200b788:	3c 84 80 14 	LW         20(R2),R7
 200b78c:	34 c5 00 10 	SW         R6,$16(R4)
 200b790:	3c c5 00 14 	SW         R7,$20(R4)
 200b794:	99 07 a9 78 	AND        $7,R3         | AND        $-8,R5
 200b798:	2b 41 40 08 	MOV        $8+R5,R5
 200b79c:	a2 a8 92 a8 	ADD        R5,R4         | ADD        R5,R2
 200b7a0:	c7 9f 9b 00 	MOV        $-1+R3,R8     | CMP        $0,R3
 200b7a4:	78 8b ff 14 	BZ         @0x0200b6bc    // 200b6bc <memmove+0x40>
 200b7a8:	1b 41 00 00 	MOV        R4,R3
 200b7ac:	18 c4 80 00 	OR         R2,R3
 200b7b0:	99 03 ae 00 	AND        $3,R3         | CLR        R5
 200b7b4:	28 c8 00 01 	OR.Z       $1,R5
 200b7b8:	9f 91 b7 a0 	MOV        $1+R2,R3      | MOV        R4,R6
 200b7bc:	b0 98 b3 03 	SUB        R3,R6         | CMP        $3,R6
 200b7c0:	3e 00 00 00 	CLR        R7
 200b7c4:	38 f8 00 01 	OR.NC      $1,R7
 200b7c8:	a9 b8 b7 a8 	AND        R7,R5         | MOV        R5,R6
 200b7cc:	c3 09 ae 00 	CMP        $9,R8         | CLR        R5
 200b7d0:	28 f8 00 01 	OR.NC      $1,R5
 200b7d4:	28 45 80 00 	AND        R6,R5
 200b7d8:	78 88 00 b0 	BZ         @0x0200b88c    // 200b88c <memmove+0x210>
 200b7dc:	cf c1 bf c5 	MOV        $1+R8,R9      | MOV        $-3+R8,R7
 200b7e0:	39 40 00 02 	LSR        $2,R7
 200b7e4:	ba 01 b7 90 	ADD        $1,R7         | MOV        R2,R6
 200b7e8:	af a0 9e 00 	MOV        R4,R5         | CLR        R3
 200b7ec:	d4 b0 d5 a8 	LW         (R6),R10      | SW         R10,(R5)
 200b7f0:	9a 01 b2 04 	ADD        $1,R3         | ADD        $4,R6
 200b7f4:	aa 04 9b b8 	ADD        $4,R5         | CMP        R7,R3
 200b7f8:	78 9b ff f0 	BC         @0x0200b7ec    // 200b7ec <memmove+0x170>
 200b7fc:	39 80 00 02 	LSL        $2,R7
 200b800:	a2 b8 92 b8 	ADD        R7,R4         | ADD        R7,R2
 200b804:	c0 b8 cb b8 	SUB        R7,R8         | CMP        R7,R9
 200b808:	78 8b fe b0 	BZ         @0x0200b6bc    // 200b6bc <memmove+0x40>
 200b80c:	1d 84 80 00 	LB         (R2),R3
 200b810:	1d c5 00 00 	SB         R3,(R4)
 200b814:	44 00 00 00 	CMP        $0,R8
 200b818:	78 8b fe a0 	BZ         @0x0200b6bc    // 200b6bc <memmove+0x40>
 200b81c:	1d 84 80 01 	LB         1(R2),R3
 200b820:	1d c5 00 01 	SB         R3,$1(R4)
 200b824:	44 00 00 01 	CMP        $1,R8
 200b828:	78 8b fe 90 	BZ         @0x0200b6bc    // 200b6bc <memmove+0x40>
 200b82c:	15 84 80 02 	LB         2(R2),R2
 200b830:	15 c5 00 02 	SB         R2,$2(R4)
 200b834:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200b838:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 200b83c:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 200b840:	ea 18 ff 80 	ADD        $24,SP        | RTN
 200b844:	a7 88 c7 9f 	MOV        R1,R4         | MOV        $-1+R3,R8
 200b848:	1c 00 00 00 	CMP        $0,R3
 200b84c:	78 ab ff 58 	BNZ        @0x0200b7a8    // 200b7a8 <memmove+0x12c>
 200b850:	78 83 fe 68 	BRA        @0x0200b6bc    // 200b6bc <memmove+0x40>
 200b854:	c7 9f a7 88 	MOV        $-1+R3,R8     | MOV        R1,R4
 200b858:	1b 41 00 00 	MOV        R4,R3
 200b85c:	18 c4 80 00 	OR         R2,R3
 200b860:	99 03 ae 00 	AND        $3,R3         | CLR        R5
 200b864:	28 c8 00 01 	OR.Z       $1,R5
 200b868:	9f 91 b7 a0 	MOV        $1+R2,R3      | MOV        R4,R6
 200b86c:	b0 98 b3 03 	SUB        R3,R6         | CMP        $3,R6
 200b870:	3e 00 00 00 	CLR        R7
 200b874:	38 f8 00 01 	OR.NC      $1,R7
 200b878:	a9 b8 b7 a8 	AND        R7,R5         | MOV        R5,R6
 200b87c:	c3 09 ae 00 	CMP        $9,R8         | CLR        R5
 200b880:	28 f8 00 01 	OR.NC      $1,R5
 200b884:	28 45 80 00 	AND        R6,R5
 200b888:	78 ab ff 50 	BNZ        @0x0200b7dc    // 200b7dc <memmove+0x160>
 200b88c:	c2 01 97 a0 	ADD        $1,R8         | MOV        R4,R2
 200b890:	10 86 00 00 	ADD        R8,R2
 200b894:	20 80 00 01 	ADD        $1,R4
 200b898:	2d 84 ff ff 	LB         -1(R3),R5
 200b89c:	2d c5 3f ff 	SB         R5,$-1(R4)
 200b8a0:	24 04 80 00 	CMP        R2,R4
 200b8a4:	78 8b fe 14 	BZ         @0x0200b6bc    // 200b6bc <memmove+0x40>
 200b8a8:	1b 40 c0 01 	MOV        $1+R3,R3
 200b8ac:	78 83 ff e4 	BRA        @0x0200b894    // 200b894 <memmove+0x218>
 200b8b0:	9f b0 c7 9f 	MOV        R6,R3         | MOV        $-1+R3,R8
 200b8b4:	1c 00 00 00 	CMP        $0,R3
 200b8b8:	78 ab fe ec 	BNZ        @0x0200b7a8    // 200b7a8 <memmove+0x12c>
 200b8bc:	78 83 fd fc 	BRA        @0x0200b6bc    // 200b6bc <memmove+0x40>

0200b8c0 <_realloc_r>:
 200b8c0:	e8 28 85 04 	SUB        $40,SP        | SW         R0,$4(SP)
 200b8c4:	ad 08 b5 0c 	SW         R5,$8(SP)     | SW         R6,$12(SP)
 200b8c8:	bd 10 c5 14 	SW         R7,$16(SP)    | SW         R8,$20(SP)
 200b8cc:	cd 18 d5 1c 	SW         R9,$24(SP)    | SW         R10,$28(SP)
 200b8d0:	dd 20 e5 24 	SW         R11,$32(SP)   | SW         R12,$36(SP)
 200b8d4:	bf 98 93 00 	MOV        R3,R7         | CMP        $0,R2
 200b8d8:	78 88 02 c8 	BZ         @0x0200bba4    // 200bba4 <_realloc_r+0x2e4>
 200b8dc:	c7 88 af 90 	MOV        R1,R8         | MOV        R2,R5
 200b8e0:	87 fa fc f8 	JSR        0x020019e0     // 20019e0 <__malloc_lock>
 200b8e4:	02 00 19 e0 
 200b8e8:	53 41 5f f8 	MOV        $-8+R5,R10
 200b8ec:	94 ac b7 90 	LW         -4(R5),R2     | MOV        R2,R6
 200b8f0:	30 43 ff fc 	AND        $-4,R6
 200b8f4:	23 41 c0 0b 	MOV        $11+R7,R4
 200b8f8:	24 00 00 17 	CMP        $23,R4
 200b8fc:	78 98 01 20 	BC         @0x0200ba20    // 200ba20 <_realloc_r+0x160>
 200b900:	cf a0 c9 78 	MOV        R4,R9         | AND        $-8,R9
 200b904:	21 40 00 1f 	LSR        $31,R4
 200b908:	cb b8 8e 00 	CMP        R7,R9         | CLR        R1
 200b90c:	08 d8 00 01 	OR.C       $1,R1
 200b910:	20 c4 40 00 	OR         R1,R4
 200b914:	78 a8 01 1c 	BNZ        @0x0200ba34    // 200ba34 <_realloc_r+0x174>
 200b918:	34 06 40 00 	CMP        R9,R6
 200b91c:	78 b8 01 48 	BNC        @0x0200ba68    // 200ba68 <_realloc_r+0x1a8>
 200b920:	8f d0 8a b0 	MOV        R10,R1        | ADD        R6,R1
 200b924:	1c 84 40 04 	LW         4(R1),R3
 200b928:	62 03 00 40 	LDI        0x0200f438,R12 // 200f438 <__malloc_av_>
 200b92c:	62 40 f4 38 
 200b930:	24 87 00 08 	LW         8(R12),R4
 200b934:	24 04 40 00 	CMP        R1,R4
 200b938:	78 88 02 88 	BZ         @0x0200bbc4    // 200bbc4 <_realloc_r+0x304>
 200b93c:	df 98 d9 7e 	MOV        R3,R11        | AND        $-2,R11
 200b940:	a7 88 a2 d8 	MOV        R1,R4         | ADD        R11,R4
 200b944:	24 85 00 04 	LW         4(R4),R4
 200b948:	20 40 00 01 	AND        $1,R4
 200b94c:	78 a8 01 6c 	BNZ        @0x0200babc    // 200babc <_realloc_r+0x1fc>
 200b950:	99 7c a7 b0 	AND        $-4,R3        | MOV        R6,R4
 200b954:	a2 98 a3 c8 	ADD        R3,R4         | CMP        R9,R4
 200b958:	78 b8 00 f8 	BNC        @0x0200ba54    // 200ba54 <_realloc_r+0x194>
 200b95c:	10 40 00 01 	AND        $1,R2
 200b960:	78 a8 00 28 	BNZ        @0x0200b98c    // 200b98c <_realloc_r+0xcc>
 200b964:	14 85 7f f8 	LW         -8(R5),R2
 200b968:	df d0 d8 90 	MOV        R10,R11       | SUB        R2,R11
 200b96c:	14 86 c0 04 	LW         4(R11),R2
 200b970:	91 7c e7 90 	AND        $-4,R2        | MOV        R2,R12
 200b974:	e2 98 e2 b0 	ADD        R3,R12        | ADD        R6,R12
 200b978:	64 06 40 00 	CMP        R9,R12
 200b97c:	78 b8 01 60 	BNC        @0x0200bae0    // 200bae0 <_realloc_r+0x220>
 200b980:	e7 b0 e2 90 	MOV        R6,R12        | ADD        R2,R12
 200b984:	64 06 40 00 	CMP        R9,R12
 200b988:	78 b8 01 64 	BNC        @0x0200baf0    // 200baf0 <_realloc_r+0x230>
 200b98c:	97 b8 8f c0 	MOV        R7,R2         | MOV        R8,R1
 200b990:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 200b994:	02 00 0c e0 
 200b998:	bf 88 8b 00 	MOV        R1,R7         | CMP        $0,R1
 200b99c:	78 88 00 5c 	BZ         @0x0200b9fc    // 200b9fc <_realloc_r+0x13c>
 200b9a0:	94 ac 91 7e 	LW         -4(R5),R2     | AND        $-2,R2
 200b9a4:	9f d0 9a 90 	MOV        R10,R3        | ADD        R2,R3
 200b9a8:	1c 04 7f f8 	CMP        $-8+R1,R3
 200b9ac:	78 88 02 ec 	BZ         @0x0200bc9c    // 200bc9c <_realloc_r+0x3dc>
 200b9b0:	b2 7c b3 25 	ADD        $-4,R6        | CMP        $37,R6
 200b9b4:	78 b8 02 f0 	BNC        @0x0200bca8    // 200bca8 <_realloc_r+0x3e8>
 200b9b8:	97 a8 b3 14 	MOV        R5,R2         | CMP        $20,R6
 200b9bc:	78 98 00 1c 	BC         @0x0200b9dc    // 200b9dc <_realloc_r+0x11c>
 200b9c0:	84 a8 85 88 	LW         (R5),R0       | SW         R0,(R1)
 200b9c4:	04 85 40 04 	LW         4(R5),R0
 200b9c8:	04 c4 40 04 	SW         R0,$4(R1)
 200b9cc:	34 00 00 1c 	CMP        $28,R6
 200b9d0:	78 b8 03 0c 	BNC        @0x0200bce0    // 200bce0 <_realloc_r+0x420>
 200b9d4:	13 41 40 08 	MOV        $8+R5,R2
 200b9d8:	0b 40 40 08 	MOV        $8+R1,R1
 200b9dc:	84 90 85 88 	LW         (R2),R0       | SW         R0,(R1)
 200b9e0:	04 84 80 04 	LW         4(R2),R0
 200b9e4:	04 c4 40 04 	SW         R0,$4(R1)
 200b9e8:	04 84 80 08 	LW         8(R2),R0
 200b9ec:	04 c4 40 08 	SW         R0,$8(R1)
 200b9f0:	97 a8 8f c0 	MOV        R5,R2         | MOV        R8,R1
 200b9f4:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200b9f8:	02 00 66 a8 
 200b9fc:	0b 42 00 00 	MOV        R8,R1
 200ba00:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 200ba04:	02 00 19 e4 
 200ba08:	8f b8 84 04 	MOV        R7,R1         | LW         4(SP),R0
 200ba0c:	ac 08 b4 0c 	LW         8(SP),R5      | LW         12(SP),R6
 200ba10:	bc 10 c4 14 	LW         16(SP),R7     | LW         20(SP),R8
 200ba14:	cc 18 d4 1c 	LW         24(SP),R9     | LW         28(SP),R10
 200ba18:	dc 20 e4 24 	LW         32(SP),R11    | LW         36(SP),R12
 200ba1c:	ea 28 ff 80 	ADD        $40,SP        | RTN
 200ba20:	a6 00 ce 10 	CLR        R4            | LDI        $16,R9
 200ba24:	cb b8 8e 00 	CMP        R7,R9         | CLR        R1
 200ba28:	08 d8 00 01 	OR.C       $1,R1
 200ba2c:	20 c4 40 00 	OR         R1,R4
 200ba30:	78 8b fe e4 	BZ         @0x0200b918    // 200b918 <_realloc_r+0x58>
 200ba34:	8e 0c 8d c0 	LDI        $12,R1        | SW         R1,(R8)
 200ba38:	be 00 8e 00 	CLR        R7            | CLR        R1
 200ba3c:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 200ba40:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 200ba44:	c4 14 cc 18 	LW         20(SP),R8     | LW         24(SP),R9
 200ba48:	d4 1c dc 20 	LW         28(SP),R10    | LW         32(SP),R11
 200ba4c:	e4 24 ea 28 	LW         36(SP),R12    | ADD        $40,SP
 200ba50:	7b 40 00 00 	RTN
 200ba54:	14 84 40 0c 	LW         12(R1),R2
 200ba58:	0c 84 40 08 	LW         8(R1),R1
 200ba5c:	14 c4 40 0c 	SW         R2,$12(R1)
 200ba60:	0c c4 80 08 	SW         R1,$8(R2)
 200ba64:	33 41 00 00 	MOV        R4,R6
 200ba68:	9f b0 98 c8 	MOV        R6,R3         | SUB        R9,R3
 200ba6c:	0c 86 80 04 	LW         4(R10),R1
 200ba70:	89 01 a7 d0 	AND        $1,R1         | MOV        R10,R4
 200ba74:	a2 b0 9b 10 	ADD        R6,R4         | CMP        $16,R3
 200ba78:	78 b8 00 e8 	BNC        @0x0200bb64    // 200bb64 <_realloc_r+0x2a4>
 200ba7c:	1b 41 80 00 	MOV        R6,R3
 200ba80:	18 c4 40 00 	OR         R1,R3
 200ba84:	1c c6 80 04 	SW         R3,$4(R10)
 200ba88:	0c 85 00 04 	LW         4(R4),R1
 200ba8c:	08 c0 00 01 	OR         $1,R1
 200ba90:	0c c5 00 04 	SW         R1,$4(R4)
 200ba94:	0b 42 00 00 	MOV        R8,R1
 200ba98:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 200ba9c:	02 00 19 e4 
 200baa0:	3b 41 40 00 	MOV        R5,R7
 200baa4:	8f b8 84 04 	MOV        R7,R1         | LW         4(SP),R0
 200baa8:	ac 08 b4 0c 	LW         8(SP),R5      | LW         12(SP),R6
 200baac:	bc 10 c4 14 	LW         16(SP),R7     | LW         20(SP),R8
 200bab0:	cc 18 d4 1c 	LW         24(SP),R9     | LW         28(SP),R10
 200bab4:	dc 20 e4 24 	LW         32(SP),R11    | LW         36(SP),R12
 200bab8:	ea 28 ff 80 	ADD        $40,SP        | RTN
 200babc:	10 40 00 01 	AND        $1,R2
 200bac0:	78 ab fe c8 	BNZ        @0x0200b98c    // 200b98c <_realloc_r+0xcc>
 200bac4:	0c 85 7f f8 	LW         -8(R5),R1
 200bac8:	df d0 d8 88 	MOV        R10,R11       | SUB        R1,R11
 200bacc:	14 86 c0 04 	LW         4(R11),R2
 200bad0:	91 7c e7 b0 	AND        $-4,R2        | MOV        R6,R12
 200bad4:	e2 90 e3 c8 	ADD        R2,R12        | CMP        R9,R12
 200bad8:	78 9b fe b0 	BC         @0x0200b98c    // 200b98c <_realloc_r+0xcc>
 200badc:	78 80 00 10 	BRA        @0x0200baf0    // 200baf0 <_realloc_r+0x230>
 200bae0:	14 84 40 0c 	LW         12(R1),R2
 200bae4:	0c 84 40 08 	LW         8(R1),R1
 200bae8:	14 c4 40 0c 	SW         R2,$12(R1)
 200baec:	0c c4 80 08 	SW         R1,$8(R2)
 200baf0:	0c 86 c0 0c 	LW         12(R11),R1
 200baf4:	14 86 c0 08 	LW         8(R11),R2
 200baf8:	0c c4 80 0c 	SW         R1,$12(R2)
 200bafc:	14 c4 40 08 	SW         R2,$8(R1)
 200bb00:	3b 42 c0 08 	MOV        $8+R11,R7
 200bb04:	b2 7c b3 25 	ADD        $-4,R6        | CMP        $37,R6
 200bb08:	78 b8 01 b8 	BNC        @0x0200bcc4    // 200bcc4 <_realloc_r+0x404>
 200bb0c:	8f b8 b3 14 	MOV        R7,R1         | CMP        $20,R6
 200bb10:	78 98 00 20 	BC         @0x0200bb34    // 200bb34 <_realloc_r+0x274>
 200bb14:	04 85 40 00 	LW         (R5),R0
 200bb18:	04 c6 c0 08 	SW         R0,$8(R11)
 200bb1c:	04 85 40 04 	LW         4(R5),R0
 200bb20:	04 c6 c0 0c 	SW         R0,$12(R11)
 200bb24:	34 00 00 1c 	CMP        $28,R6
 200bb28:	78 b8 02 30 	BNC        @0x0200bd5c    // 200bd5c <_realloc_r+0x49c>
 200bb2c:	28 80 00 08 	ADD        $8,R5
 200bb30:	0b 42 c0 10 	MOV        $16+R11,R1
 200bb34:	84 a8 85 88 	LW         (R5),R0       | SW         R0,(R1)
 200bb38:	04 85 40 04 	LW         4(R5),R0
 200bb3c:	04 c4 40 04 	SW         R0,$4(R1)
 200bb40:	04 85 40 08 	LW         8(R5),R0
 200bb44:	04 c4 40 08 	SW         R0,$8(R1)
 200bb48:	af b8 b7 e0 	MOV        R7,R5         | MOV        R12,R6
 200bb4c:	53 42 c0 00 	MOV        R11,R10
 200bb50:	9f b0 98 c8 	MOV        R6,R3         | SUB        R9,R3
 200bb54:	0c 86 80 04 	LW         4(R10),R1
 200bb58:	89 01 a7 d0 	AND        $1,R1         | MOV        R10,R4
 200bb5c:	a2 b0 9b 10 	ADD        R6,R4         | CMP        $16,R3
 200bb60:	78 9b ff 18 	BC         @0x0200ba7c    // 200ba7c <_realloc_r+0x1bc>
 200bb64:	97 d0 92 c8 	MOV        R10,R2        | ADD        R9,R2
 200bb68:	48 c4 40 00 	OR         R1,R9
 200bb6c:	4c c6 80 04 	SW         R9,$4(R10)
 200bb70:	18 c0 00 01 	OR         $1,R3
 200bb74:	1c c4 80 04 	SW         R3,$4(R2)
 200bb78:	0c 85 00 04 	LW         4(R4),R1
 200bb7c:	08 c0 00 01 	OR         $1,R1
 200bb80:	0c c5 00 04 	SW         R1,$4(R4)
 200bb84:	92 08 8f c0 	ADD        $8,R2         | MOV        R8,R1
 200bb88:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200bb8c:	02 00 66 a8 
 200bb90:	0b 42 00 00 	MOV        R8,R1
 200bb94:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 200bb98:	02 00 19 e4 
 200bb9c:	3b 41 40 00 	MOV        R5,R7
 200bba0:	78 83 ff 00 	BRA        @0x0200baa4    // 200baa4 <_realloc_r+0x1e4>
 200bba4:	97 98 84 04 	MOV        R3,R2         | LW         4(SP),R0
 200bba8:	ac 08 b4 0c 	LW         8(SP),R5      | LW         12(SP),R6
 200bbac:	bc 10 c4 14 	LW         16(SP),R7     | LW         20(SP),R8
 200bbb0:	cc 18 d4 1c 	LW         24(SP),R9     | LW         28(SP),R10
 200bbb4:	dc 20 e4 24 	LW         32(SP),R11    | LW         36(SP),R12
 200bbb8:	68 80 00 28 	ADD        $40,SP
 200bbbc:	7c 87 c0 00 	LJMP       @0x02000ce0    // 2000ce0 <_malloc_r>
 200bbc0:	02 00 0c e0 
 200bbc4:	99 7c a7 b0 	AND        $-4,R3        | MOV        R6,R4
 200bbc8:	20 84 c0 00 	ADD        R3,R4
 200bbcc:	0b 42 40 10 	MOV        $16+R9,R1
 200bbd0:	24 04 40 00 	CMP        R1,R4
 200bbd4:	78 b8 01 40 	BNC        @0x0200bd18    // 200bd18 <_realloc_r+0x458>
 200bbd8:	10 40 00 01 	AND        $1,R2
 200bbdc:	78 ab fd ac 	BNZ        @0x0200b98c    // 200b98c <_realloc_r+0xcc>
 200bbe0:	14 85 7f f8 	LW         -8(R5),R2
 200bbe4:	df d0 d8 90 	MOV        R10,R11       | SUB        R2,R11
 200bbe8:	14 86 c0 04 	LW         4(R11),R2
 200bbec:	91 7c a7 90 	AND        $-4,R2        | MOV        R2,R4
 200bbf0:	a2 98 a2 b0 	ADD        R3,R4         | ADD        R6,R4
 200bbf4:	24 04 40 00 	CMP        R1,R4
 200bbf8:	78 9b fd 84 	BC         @0x0200b980    // 200b980 <_realloc_r+0xc0>
 200bbfc:	0c 86 c0 0c 	LW         12(R11),R1
 200bc00:	14 86 c0 08 	LW         8(R11),R2
 200bc04:	0c c4 80 0c 	SW         R1,$12(R2)
 200bc08:	14 c4 40 08 	SW         R2,$8(R1)
 200bc0c:	3b 42 c0 08 	MOV        $8+R11,R7
 200bc10:	b2 7c b3 25 	ADD        $-4,R6        | CMP        $37,R6
 200bc14:	78 b8 01 ec 	BNC        @0x0200be04    // 200be04 <_realloc_r+0x544>
 200bc18:	8f b8 b3 14 	MOV        R7,R1         | CMP        $20,R6
 200bc1c:	78 98 00 20 	BC         @0x0200bc40    // 200bc40 <_realloc_r+0x380>
 200bc20:	04 85 40 00 	LW         (R5),R0
 200bc24:	04 c6 c0 08 	SW         R0,$8(R11)
 200bc28:	04 85 40 04 	LW         4(R5),R0
 200bc2c:	04 c6 c0 0c 	SW         R0,$12(R11)
 200bc30:	34 00 00 1c 	CMP        $28,R6
 200bc34:	78 b8 02 14 	BNC        @0x0200be4c    // 200be4c <_realloc_r+0x58c>
 200bc38:	28 80 00 08 	ADD        $8,R5
 200bc3c:	0b 42 c0 10 	MOV        $16+R11,R1
 200bc40:	84 a8 85 88 	LW         (R5),R0       | SW         R0,(R1)
 200bc44:	04 85 40 04 	LW         4(R5),R0
 200bc48:	04 c4 40 04 	SW         R0,$4(R1)
 200bc4c:	04 85 40 08 	LW         8(R5),R0
 200bc50:	04 c4 40 08 	SW         R0,$8(R1)
 200bc54:	8f d8 8a c8 	MOV        R11,R1        | ADD        R9,R1
 200bc58:	0c c7 00 08 	SW         R1,$8(R12)
 200bc5c:	20 06 40 00 	SUB        R9,R4
 200bc60:	20 c0 00 01 	OR         $1,R4
 200bc64:	24 c4 40 04 	SW         R4,$4(R1)
 200bc68:	0c 86 c0 04 	LW         4(R11),R1
 200bc6c:	08 40 00 01 	AND        $1,R1
 200bc70:	08 c6 40 00 	OR         R9,R1
 200bc74:	0c c6 c0 04 	SW         R1,$4(R11)
 200bc78:	0b 42 00 00 	MOV        R8,R1
 200bc7c:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 200bc80:	02 00 19 e4 
 200bc84:	8f b8 84 04 	MOV        R7,R1         | LW         4(SP),R0
 200bc88:	ac 08 b4 0c 	LW         8(SP),R5      | LW         12(SP),R6
 200bc8c:	bc 10 c4 14 	LW         16(SP),R7     | LW         20(SP),R8
 200bc90:	cc 18 d4 1c 	LW         24(SP),R9     | LW         28(SP),R10
 200bc94:	dc 20 e4 24 	LW         32(SP),R11    | LW         36(SP),R12
 200bc98:	ea 28 ff 80 	ADD        $40,SP        | RTN
 200bc9c:	8c 8c 89 7c 	LW         -4(R1),R1     | AND        $-4,R1
 200bca0:	30 84 40 00 	ADD        R1,R6
 200bca4:	78 83 fd c0 	BRA        @0x0200ba68    // 200ba68 <_realloc_r+0x1a8>
 200bca8:	9f b0 97 a8 	MOV        R6,R3         | MOV        R5,R2
 200bcac:	87 fa fc f8 	JSR        0x0200b67c     // 200b67c <memmove>
 200bcb0:	02 00 b6 7c 
 200bcb4:	97 a8 8f c0 	MOV        R5,R2         | MOV        R8,R1
 200bcb8:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200bcbc:	02 00 66 a8 
 200bcc0:	78 83 fd 38 	BRA        @0x0200b9fc    // 200b9fc <_realloc_r+0x13c>
 200bcc4:	9f b0 97 a8 	MOV        R6,R3         | MOV        R5,R2
 200bcc8:	0b 41 c0 00 	MOV        R7,R1
 200bccc:	87 fa fc f8 	JSR        0x0200b67c     // 200b67c <memmove>
 200bcd0:	02 00 b6 7c 
 200bcd4:	af b8 b7 e0 	MOV        R7,R5         | MOV        R12,R6
 200bcd8:	53 42 c0 00 	MOV        R11,R10
 200bcdc:	78 83 fd 88 	BRA        @0x0200ba68    // 200ba68 <_realloc_r+0x1a8>
 200bce0:	04 85 40 08 	LW         8(R5),R0
 200bce4:	04 c4 40 08 	SW         R0,$8(R1)
 200bce8:	04 85 40 0c 	LW         12(R5),R0
 200bcec:	04 c4 40 0c 	SW         R0,$12(R1)
 200bcf0:	34 00 00 24 	CMP        $36,R6
 200bcf4:	78 88 00 a4 	BZ         @0x0200bd9c    // 200bd9c <_realloc_r+0x4dc>
 200bcf8:	13 41 40 10 	MOV        $16+R5,R2
 200bcfc:	0b 40 40 10 	MOV        $16+R1,R1
 200bd00:	84 90 85 88 	LW         (R2),R0       | SW         R0,(R1)
 200bd04:	04 84 80 04 	LW         4(R2),R0
 200bd08:	04 c4 40 04 	SW         R0,$4(R1)
 200bd0c:	04 84 80 08 	LW         8(R2),R0
 200bd10:	04 c4 40 08 	SW         R0,$8(R1)
 200bd14:	78 83 fc d8 	BRA        @0x0200b9f0    // 200b9f0 <_realloc_r+0x130>
 200bd18:	50 86 40 00 	ADD        R9,R10
 200bd1c:	54 c7 00 08 	SW         R10,$8(R12)
 200bd20:	20 06 40 00 	SUB        R9,R4
 200bd24:	20 c0 00 01 	OR         $1,R4
 200bd28:	24 c6 80 04 	SW         R4,$4(R10)
 200bd2c:	8c ac 89 01 	LW         -4(R5),R1     | AND        $1,R1
 200bd30:	08 c6 40 00 	OR         R9,R1
 200bd34:	8d ac 8f c0 	SW         R1,$-4(R5)    | MOV        R8,R1
 200bd38:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 200bd3c:	02 00 19 e4 
 200bd40:	bf a8 8f b8 	MOV        R5,R7         | MOV        R7,R1
 200bd44:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 200bd48:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 200bd4c:	c4 14 cc 18 	LW         20(SP),R8     | LW         24(SP),R9
 200bd50:	d4 1c dc 20 	LW         28(SP),R10    | LW         32(SP),R11
 200bd54:	e4 24 ea 28 	LW         36(SP),R12    | ADD        $40,SP
 200bd58:	7b 40 00 00 	RTN
 200bd5c:	04 85 40 08 	LW         8(R5),R0
 200bd60:	04 c6 c0 10 	SW         R0,$16(R11)
 200bd64:	04 85 40 0c 	LW         12(R5),R0
 200bd68:	04 c6 c0 14 	SW         R0,$20(R11)
 200bd6c:	34 00 00 24 	CMP        $36,R6
 200bd70:	78 88 00 58 	BZ         @0x0200bdcc    // 200bdcc <_realloc_r+0x50c>
 200bd74:	28 80 00 10 	ADD        $16,R5
 200bd78:	0b 42 c0 18 	MOV        $24+R11,R1
 200bd7c:	84 a8 85 88 	LW         (R5),R0       | SW         R0,(R1)
 200bd80:	04 85 40 04 	LW         4(R5),R0
 200bd84:	04 c4 40 04 	SW         R0,$4(R1)
 200bd88:	04 85 40 08 	LW         8(R5),R0
 200bd8c:	04 c4 40 08 	SW         R0,$8(R1)
 200bd90:	af b8 b7 e0 	MOV        R7,R5         | MOV        R12,R6
 200bd94:	53 42 c0 00 	MOV        R11,R10
 200bd98:	78 83 fd b4 	BRA        @0x0200bb50    // 200bb50 <_realloc_r+0x290>
 200bd9c:	04 85 40 10 	LW         16(R5),R0
 200bda0:	04 c4 40 10 	SW         R0,$16(R1)
 200bda4:	13 41 40 18 	MOV        $24+R5,R2
 200bda8:	0b 40 40 18 	MOV        $24+R1,R1
 200bdac:	04 85 40 14 	LW         20(R5),R0
 200bdb0:	04 c5 c0 14 	SW         R0,$20(R7)
 200bdb4:	84 90 85 88 	LW         (R2),R0       | SW         R0,(R1)
 200bdb8:	04 84 80 04 	LW         4(R2),R0
 200bdbc:	04 c4 40 04 	SW         R0,$4(R1)
 200bdc0:	04 84 80 08 	LW         8(R2),R0
 200bdc4:	04 c4 40 08 	SW         R0,$8(R1)
 200bdc8:	78 83 fc 24 	BRA        @0x0200b9f0    // 200b9f0 <_realloc_r+0x130>
 200bdcc:	04 85 40 10 	LW         16(R5),R0
 200bdd0:	04 c6 c0 18 	SW         R0,$24(R11)
 200bdd4:	0b 42 c0 20 	MOV        $32+R11,R1
 200bdd8:	04 85 40 14 	LW         20(R5),R0
 200bddc:	04 c6 c0 1c 	SW         R0,$28(R11)
 200bde0:	2b 41 40 18 	MOV        $24+R5,R5
 200bde4:	84 a8 85 88 	LW         (R5),R0       | SW         R0,(R1)
 200bde8:	04 85 40 04 	LW         4(R5),R0
 200bdec:	04 c4 40 04 	SW         R0,$4(R1)
 200bdf0:	04 85 40 08 	LW         8(R5),R0
 200bdf4:	04 c4 40 08 	SW         R0,$8(R1)
 200bdf8:	af b8 b7 e0 	MOV        R7,R5         | MOV        R12,R6
 200bdfc:	53 42 c0 00 	MOV        R11,R10
 200be00:	78 83 fd 4c 	BRA        @0x0200bb50    // 200bb50 <_realloc_r+0x290>
 200be04:	a5 00 9f b0 	SW         R4,(SP)       | MOV        R6,R3
 200be08:	97 a8 8f b8 	MOV        R5,R2         | MOV        R7,R1
 200be0c:	87 fa fc f8 	JSR        0x0200b67c     // 200b67c <memmove>
 200be10:	02 00 b6 7c 
 200be14:	a4 00 8f d8 	LW         (SP),R4       | MOV        R11,R1
 200be18:	08 86 40 00 	ADD        R9,R1
 200be1c:	0c c7 00 08 	SW         R1,$8(R12)
 200be20:	20 06 40 00 	SUB        R9,R4
 200be24:	20 c0 00 01 	OR         $1,R4
 200be28:	24 c4 40 04 	SW         R4,$4(R1)
 200be2c:	0c 86 c0 04 	LW         4(R11),R1
 200be30:	08 40 00 01 	AND        $1,R1
 200be34:	08 c6 40 00 	OR         R9,R1
 200be38:	0c c6 c0 04 	SW         R1,$4(R11)
 200be3c:	0b 42 00 00 	MOV        R8,R1
 200be40:	87 fa fc f8 	JSR        0x020019e4     // 20019e4 <__malloc_unlock>
 200be44:	02 00 19 e4 
 200be48:	78 83 fe 38 	BRA        @0x0200bc84    // 200bc84 <_realloc_r+0x3c4>
 200be4c:	04 85 40 08 	LW         8(R5),R0
 200be50:	04 c6 c0 10 	SW         R0,$16(R11)
 200be54:	04 85 40 0c 	LW         12(R5),R0
 200be58:	04 c6 c0 14 	SW         R0,$20(R11)
 200be5c:	34 00 00 24 	CMP        $36,R6
 200be60:	78 88 00 20 	BZ         @0x0200be84    // 200be84 <_realloc_r+0x5c4>
 200be64:	28 80 00 10 	ADD        $16,R5
 200be68:	0b 42 c0 18 	MOV        $24+R11,R1
 200be6c:	84 a8 85 88 	LW         (R5),R0       | SW         R0,(R1)
 200be70:	04 85 40 04 	LW         4(R5),R0
 200be74:	04 c4 40 04 	SW         R0,$4(R1)
 200be78:	04 85 40 08 	LW         8(R5),R0
 200be7c:	04 c4 40 08 	SW         R0,$8(R1)
 200be80:	78 83 fd d0 	BRA        @0x0200bc54    // 200bc54 <_realloc_r+0x394>
 200be84:	04 85 40 10 	LW         16(R5),R0
 200be88:	04 c6 c0 18 	SW         R0,$24(R11)
 200be8c:	0b 42 c0 20 	MOV        $32+R11,R1
 200be90:	04 85 40 14 	LW         20(R5),R0
 200be94:	04 c6 c0 1c 	SW         R0,$28(R11)
 200be98:	2b 41 40 18 	MOV        $24+R5,R5
 200be9c:	84 a8 85 88 	LW         (R5),R0       | SW         R0,(R1)
 200bea0:	04 85 40 04 	LW         4(R5),R0
 200bea4:	04 c4 40 04 	SW         R0,$4(R1)
 200bea8:	04 85 40 08 	LW         8(R5),R0
 200beac:	04 c4 40 08 	SW         R0,$8(R1)
 200beb0:	78 83 fd a0 	BRA        @0x0200bc54    // 200bc54 <_realloc_r+0x394>

0200beb4 <_wcrtomb_r>:
 200beb4:	e8 1c 85 0c 	SUB        $28,SP        | SW         R0,$12(SP)
 200beb8:	ad 10 b5 14 	SW         R5,$16(SP)    | SW         R6,$20(SP)
 200bebc:	bd 18 af 88 	SW         R7,$24(SP)    | MOV        R1,R5
 200bec0:	33 41 00 00 	MOV        R4,R6
 200bec4:	3a 03 00 40 	LDI        0x0200fc74,R7  // 200fc74 <__global_locale>
 200bec8:	3a 40 fc 74 
 200becc:	3c 85 c0 e0 	LW         224(R7),R7
 200bed0:	14 00 00 00 	CMP        $0,R2
 200bed4:	78 88 00 28 	BZ         @0x0200bf00    // 200bf00 <_wcrtomb_r+0x4c>
 200bed8:	87 f9 ff b8 	JSR        R7
 200bedc:	0c 03 ff ff 	CMP        $-1,R1
 200bee0:	12 08 00 00 	CLR.Z      $0,R2
 200bee4:	14 cd 80 00 	SW.Z       R2,(R6)
 200bee8:	12 08 00 00 	LDI.Z      0x0000008a,R2  // 8a <_rom+0x8a>
 200beec:	12 48 00 8a 
 200bef0:	14 cd 40 00 	SW.Z       R2,(R5)
 200bef4:	84 0c ac 10 	LW         12(SP),R0     | LW         16(SP),R5
 200bef8:	b4 14 bc 18 	LW         20(SP),R6     | LW         24(SP),R7
 200befc:	ea 1c ff 80 	ADD        $28,SP        | RTN
 200bf00:	9f 90 97 ea 	MOV        R2,R3         | MOV        $2+SP,R2
 200bf04:	87 f9 ff b8 	JSR        R7
 200bf08:	0c 03 ff ff 	CMP        $-1,R1
 200bf0c:	12 08 00 00 	CLR.Z      $0,R2
 200bf10:	14 cd 80 00 	SW.Z       R2,(R6)
 200bf14:	12 08 00 00 	LDI.Z      0x0000008a,R2  // 8a <_rom+0x8a>
 200bf18:	12 48 00 8a 
 200bf1c:	14 cd 40 00 	SW.Z       R2,(R5)
 200bf20:	84 0c ac 10 	LW         12(SP),R0     | LW         16(SP),R5
 200bf24:	b4 14 bc 18 	LW         20(SP),R6     | LW         24(SP),R7
 200bf28:	ea 1c ff 80 	ADD        $28,SP        | RTN

0200bf2c <wcrtomb>:
 200bf2c:	e8 1c 85 0c 	SUB        $28,SP        | SW         R0,$12(SP)
 200bf30:	ad 10 b5 14 	SW         R5,$16(SP)    | SW         R6,$20(SP)
 200bf34:	bd 18 af 98 	SW         R7,$24(SP)    | MOV        R3,R5
 200bf38:	1a 03 00 40 	LDI        0x0200f840,R3  // 200f840 <_impure_ptr>
 200bf3c:	1a 40 f8 40 
 200bf40:	34 84 c0 00 	LW         (R3),R6
 200bf44:	1a 03 00 40 	LDI        0x0200fc74,R3  // 200fc74 <__global_locale>
 200bf48:	1a 40 fc 74 
 200bf4c:	3c 84 c0 e0 	LW         224(R3),R7
 200bf50:	a7 a8 8b 00 	MOV        R5,R4         | CMP        $0,R1
 200bf54:	78 88 00 30 	BZ         @0x0200bf88    // 200bf88 <wcrtomb+0x5c>
 200bf58:	9f 90 97 88 	MOV        R2,R3         | MOV        R1,R2
 200bf5c:	0b 41 80 00 	MOV        R6,R1
 200bf60:	87 f9 ff b8 	JSR        R7
 200bf64:	0c 03 ff ff 	CMP        $-1,R1
 200bf68:	12 08 00 00 	CLR.Z      $0,R2
 200bf6c:	14 cd 40 00 	SW.Z       R2,(R5)
 200bf70:	12 08 00 00 	LDI.Z      0x0000008a,R2  // 8a <_rom+0x8a>
 200bf74:	12 48 00 8a 
 200bf78:	14 cd 80 00 	SW.Z       R2,(R6)
 200bf7c:	84 0c ac 10 	LW         12(SP),R0     | LW         16(SP),R5
 200bf80:	b4 14 bc 18 	LW         20(SP),R6     | LW         24(SP),R7
 200bf84:	ea 1c ff 80 	ADD        $28,SP        | RTN
 200bf88:	9f 88 97 ea 	MOV        R1,R3         | MOV        $2+SP,R2
 200bf8c:	0b 41 80 00 	MOV        R6,R1
 200bf90:	87 f9 ff b8 	JSR        R7
 200bf94:	0c 03 ff ff 	CMP        $-1,R1
 200bf98:	12 08 00 00 	CLR.Z      $0,R2
 200bf9c:	14 cd 40 00 	SW.Z       R2,(R5)
 200bfa0:	12 08 00 00 	LDI.Z      0x0000008a,R2  // 8a <_rom+0x8a>
 200bfa4:	12 48 00 8a 
 200bfa8:	14 cd 80 00 	SW.Z       R2,(R6)
 200bfac:	84 0c ac 10 	LW         12(SP),R0     | LW         16(SP),R5
 200bfb0:	b4 14 bc 18 	LW         20(SP),R6     | LW         24(SP),R7
 200bfb4:	ea 1c ff 80 	ADD        $28,SP        | RTN

0200bfb8 <abort>:
 200bfb8:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 200bfbc:	0e 00 00 06 	LDI        $6,R1
 200bfc0:	87 fa fc f8 	JSR        0x0200c220     // 200c220 <raise>
 200bfc4:	02 00 c2 20 
 200bfc8:	0e 00 00 01 	LDI        $1,R1
 200bfcc:	87 fa fc f8 	JSR        0x0200cec8     // 200cec8 <_exit>
 200bfd0:	02 00 ce c8 

0200bfd4 <_init_signal_r>:
 200bfd4:	14 84 42 dc 	LW         732(R1),R2
 200bfd8:	14 00 00 00 	CMP        $0,R2
 200bfdc:	78 88 00 04 	BZ         @0x0200bfe4    // 200bfe4 <_init_signal_r+0x10>
 200bfe0:	8e 00 ff 80 	CLR        R1            | RTN
 200bfe4:	e8 08 85 00 	SUB        $8,SP         | SW         R0,(SP)
 200bfe8:	ad 04 af 88 	SW         R5,$4(SP)     | MOV        R1,R5
 200bfec:	16 00 00 80 	LDI        $128,R2
 200bff0:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 200bff4:	02 00 0c e0 
 200bff8:	0c c5 42 dc 	SW         R1,$732(R5)
 200bffc:	0c 00 00 00 	CMP        $0,R1
 200c000:	78 88 00 1c 	BZ         @0x0200c020    // 200c020 <_init_signal_r+0x4c>
 200c004:	13 40 40 80 	MOV        $128+R1,R2
 200c008:	9e 00 9d 88 	CLR        R3            | SW         R3,(R1)
 200c00c:	8a 04 8b 90 	ADD        $4,R1         | CMP        R2,R1
 200c010:	78 ab ff f4 	BNZ        @0x0200c008    // 200c008 <_init_signal_r+0x34>
 200c014:	8e 00 84 00 	CLR        R1            | LW         (SP),R0
 200c018:	ac 04 ea 08 	LW         4(SP),R5      | ADD        $8,SP
 200c01c:	7b 40 00 00 	RTN
 200c020:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c024:	ac 04 ea 08 	LW         4(SP),R5      | ADD        $8,SP
 200c028:	7b 40 00 00 	RTN

0200c02c <_signal_r>:
 200c02c:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 200c030:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200c034:	bd 0c b7 88 	SW         R7,$12(SP)    | MOV        R1,R6
 200c038:	14 00 00 20 	CMP        $32,R2
 200c03c:	78 b8 00 28 	BNC        @0x0200c068    // 200c068 <_signal_r+0x3c>
 200c040:	af 90 bf 98 	MOV        R2,R5         | MOV        R3,R7
 200c044:	14 84 42 dc 	LW         732(R1),R2
 200c048:	14 00 00 00 	CMP        $0,R2
 200c04c:	78 88 00 2c 	BZ         @0x0200c07c    // 200c07c <_signal_r+0x50>
 200c050:	29 80 00 02 	LSL        $2,R5
 200c054:	92 a8 8c 90 	ADD        R5,R2         | LW         (R2),R1
 200c058:	bd 90 84 00 	SW         R7,(R2)       | LW         (SP),R0
 200c05c:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c060:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 200c064:	7b 40 00 00 	RTN
 200c068:	8e 16 8d b0 	LDI        $22,R1        | SW         R1,(R6)
 200c06c:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c070:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c074:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 200c078:	7b 40 00 00 	RTN
 200c07c:	16 00 00 80 	LDI        $128,R2
 200c080:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 200c084:	02 00 0c e0 
 200c088:	13 40 40 00 	MOV        R1,R2
 200c08c:	0c c5 82 dc 	SW         R1,$732(R6)
 200c090:	0c 00 00 00 	CMP        $0,R1
 200c094:	78 88 00 24 	BZ         @0x0200c0bc    // 200c0bc <_signal_r+0x90>
 200c098:	23 40 40 00 	MOV        R1,R4
 200c09c:	0b 40 40 80 	MOV        $128+R1,R1
 200c0a0:	9e 00 9d a0 	CLR        R3            | SW         R3,(R4)
 200c0a4:	a2 04 8b a0 	ADD        $4,R4         | CMP        R4,R1
 200c0a8:	78 8b ff a4 	BZ         @0x0200c050    // 200c050 <_signal_r+0x24>
 200c0ac:	9e 00 9d a0 	CLR        R3            | SW         R3,(R4)
 200c0b0:	a2 04 8b a0 	ADD        $4,R4         | CMP        R4,R1
 200c0b4:	78 ab ff e8 	BNZ        @0x0200c0a0    // 200c0a0 <_signal_r+0x74>
 200c0b8:	78 83 ff 94 	BRA        @0x0200c050    // 200c050 <_signal_r+0x24>
 200c0bc:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c0c0:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c0c4:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 200c0c8:	7b 40 00 00 	RTN

0200c0cc <_raise_r>:
 200c0cc:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 200c0d0:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200c0d4:	b7 88 93 20 	MOV        R1,R6         | CMP        $32,R2
 200c0d8:	78 b8 00 84 	BNC        @0x0200c160    // 200c160 <_raise_r+0x94>
 200c0dc:	2b 40 80 00 	MOV        R2,R5
 200c0e0:	14 84 42 dc 	LW         732(R1),R2
 200c0e4:	14 00 00 00 	CMP        $0,R2
 200c0e8:	78 88 00 40 	BZ         @0x0200c12c    // 200c12c <_raise_r+0x60>
 200c0ec:	0b 41 40 00 	MOV        R5,R1
 200c0f0:	09 80 00 02 	LSL        $2,R1
 200c0f4:	92 88 9c 90 	ADD        R1,R2         | LW         (R2),R3
 200c0f8:	1c 00 00 00 	CMP        $0,R3
 200c0fc:	78 88 00 2c 	BZ         @0x0200c12c    // 200c12c <_raise_r+0x60>
 200c100:	8e 00 9b 01 	CLR        R1            | CMP        $1,R3
 200c104:	78 88 00 18 	BZ         @0x0200c120    // 200c120 <_raise_r+0x54>
 200c108:	1c 03 ff ff 	CMP        $-1,R3
 200c10c:	78 88 00 40 	BZ         @0x0200c150    // 200c150 <_raise_r+0x84>
 200c110:	86 00 85 90 	CLR        R0            | SW         R0,(R2)
 200c114:	0b 41 40 00 	MOV        R5,R1
 200c118:	87 f9 ff 98 	JSR        R3
 200c11c:	0e 00 00 00 	CLR        R1
 200c120:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200c124:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 200c128:	7b 40 00 00 	RTN
 200c12c:	0b 41 80 00 	MOV        R6,R1
 200c130:	87 fa fc f8 	JSR        0x0200cbc0     // 200cbc0 <_getpid_r>
 200c134:	02 00 cb c0 
 200c138:	9f a8 97 88 	MOV        R5,R3         | MOV        R1,R2
 200c13c:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 200c140:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c144:	68 80 00 0c 	ADD        $12,SP
 200c148:	7c 87 c0 00 	LJMP       @0x0200cbd8    // 200cbd8 <_kill_r>
 200c14c:	02 00 cb d8 
 200c150:	8e 16 8d b0 	LDI        $22,R1        | SW         R1,(R6)
 200c154:	8e 01 84 00 	LDI        $1,R1         | LW         (SP),R0
 200c158:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c15c:	ea 0c ff 80 	ADD        $12,SP        | RTN
 200c160:	8e 16 8d b0 	LDI        $22,R1        | SW         R1,(R6)
 200c164:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c168:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c16c:	ea 0c ff 80 	ADD        $12,SP        | RTN

0200c170 <__sigtramp_r>:
 200c170:	14 00 00 20 	CMP        $32,R2
 200c174:	78 b8 00 a4 	BNC        @0x0200c21c    // 200c21c <__sigtramp_r+0xac>
 200c178:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 200c17c:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200c180:	b7 88 af 90 	MOV        R1,R6         | MOV        R2,R5
 200c184:	24 84 42 dc 	LW         732(R1),R4
 200c188:	24 00 00 00 	CMP        $0,R4
 200c18c:	78 88 00 40 	BZ         @0x0200c1d0    // 200c1d0 <__sigtramp_r+0x60>
 200c190:	0b 41 40 00 	MOV        R5,R1
 200c194:	09 80 00 02 	LSL        $2,R1
 200c198:	a2 88 94 a0 	ADD        R1,R4         | LW         (R4),R2
 200c19c:	8e 01 93 00 	LDI        $1,R1         | CMP        $0,R2
 200c1a0:	78 88 00 20 	BZ         @0x0200c1c4    // 200c1c4 <__sigtramp_r+0x54>
 200c1a4:	8e 02 93 7f 	LDI        $2,R1         | CMP        $-1,R2
 200c1a8:	78 88 00 18 	BZ         @0x0200c1c4    // 200c1c4 <__sigtramp_r+0x54>
 200c1ac:	8e 03 93 01 	LDI        $3,R1         | CMP        $1,R2
 200c1b0:	78 88 00 10 	BZ         @0x0200c1c4    // 200c1c4 <__sigtramp_r+0x54>
 200c1b4:	86 00 85 a0 	CLR        R0            | SW         R0,(R4)
 200c1b8:	0b 41 40 00 	MOV        R5,R1
 200c1bc:	87 f9 ff 90 	JSR        R2
 200c1c0:	0e 00 00 00 	CLR        R1
 200c1c4:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200c1c8:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 200c1cc:	7b 40 00 00 	RTN
 200c1d0:	16 00 00 80 	LDI        $128,R2
 200c1d4:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 200c1d8:	02 00 0c e0 
 200c1dc:	23 40 40 00 	MOV        R1,R4
 200c1e0:	0c c5 82 dc 	SW         R1,$732(R6)
 200c1e4:	0c 00 00 00 	CMP        $0,R1
 200c1e8:	78 88 00 24 	BZ         @0x0200c210    // 200c210 <__sigtramp_r+0xa0>
 200c1ec:	1b 40 40 00 	MOV        R1,R3
 200c1f0:	0b 40 40 80 	MOV        $128+R1,R1
 200c1f4:	96 00 95 98 	CLR        R2            | SW         R2,(R3)
 200c1f8:	9a 04 9b 88 	ADD        $4,R3         | CMP        R1,R3
 200c1fc:	78 8b ff 90 	BZ         @0x0200c190    // 200c190 <__sigtramp_r+0x20>
 200c200:	96 00 95 98 	CLR        R2            | SW         R2,(R3)
 200c204:	9a 04 9b 88 	ADD        $4,R3         | CMP        R1,R3
 200c208:	78 ab ff e8 	BNZ        @0x0200c1f4    // 200c1f4 <__sigtramp_r+0x84>
 200c20c:	78 83 ff 80 	BRA        @0x0200c190    // 200c190 <__sigtramp_r+0x20>
 200c210:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c214:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c218:	ea 0c ff 80 	ADD        $12,SP        | RTN
 200c21c:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200c220 <raise>:
 200c220:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 200c224:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200c228:	12 03 00 40 	LDI        0x0200f840,R2  // 200f840 <_impure_ptr>
 200c22c:	12 40 f8 40 
 200c230:	b4 90 8b 20 	LW         (R2),R6       | CMP        $32,R1
 200c234:	78 b8 00 88 	BNC        @0x0200c2c0    // 200c2c0 <raise+0xa0>
 200c238:	2b 40 40 00 	MOV        R1,R5
 200c23c:	14 85 82 dc 	LW         732(R6),R2
 200c240:	14 00 00 00 	CMP        $0,R2
 200c244:	78 88 00 38 	BZ         @0x0200c280    // 200c280 <raise+0x60>
 200c248:	1b 40 40 00 	MOV        R1,R3
 200c24c:	19 80 00 02 	LSL        $2,R3
 200c250:	92 98 9c 90 	ADD        R3,R2         | LW         (R2),R3
 200c254:	1c 00 00 00 	CMP        $0,R3
 200c258:	78 88 00 24 	BZ         @0x0200c280    // 200c280 <raise+0x60>
 200c25c:	1c 00 00 01 	CMP        $1,R3
 200c260:	78 88 00 50 	BZ         @0x0200c2b4    // 200c2b4 <raise+0x94>
 200c264:	1c 03 ff ff 	CMP        $-1,R3
 200c268:	78 88 00 38 	BZ         @0x0200c2a4    // 200c2a4 <raise+0x84>
 200c26c:	86 00 85 90 	CLR        R0            | SW         R0,(R2)
 200c270:	87 f9 ff 98 	JSR        R3
 200c274:	8e 00 84 00 	CLR        R1            | LW         (SP),R0
 200c278:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c27c:	ea 0c ff 80 	ADD        $12,SP        | RTN
 200c280:	0b 41 80 00 	MOV        R6,R1
 200c284:	87 fa fc f8 	JSR        0x0200cbc0     // 200cbc0 <_getpid_r>
 200c288:	02 00 cb c0 
 200c28c:	9f a8 97 88 	MOV        R5,R3         | MOV        R1,R2
 200c290:	8f b0 84 00 	MOV        R6,R1         | LW         (SP),R0
 200c294:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c298:	68 80 00 0c 	ADD        $12,SP
 200c29c:	7c 87 c0 00 	LJMP       @0x0200cbd8    // 200cbd8 <_kill_r>
 200c2a0:	02 00 cb d8 
 200c2a4:	8e 16 8d b0 	LDI        $22,R1        | SW         R1,(R6)
 200c2a8:	8e 01 84 00 	LDI        $1,R1         | LW         (SP),R0
 200c2ac:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c2b0:	ea 0c ff 80 	ADD        $12,SP        | RTN
 200c2b4:	8e 00 84 00 	CLR        R1            | LW         (SP),R0
 200c2b8:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c2bc:	ea 0c ff 80 	ADD        $12,SP        | RTN
 200c2c0:	8e 16 8d b0 	LDI        $22,R1        | SW         R1,(R6)
 200c2c4:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c2c8:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c2cc:	ea 0c ff 80 	ADD        $12,SP        | RTN

0200c2d0 <signal>:
 200c2d0:	e8 10 85 00 	SUB        $16,SP        | SW         R0,(SP)
 200c2d4:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200c2d8:	bd 0c af 88 	SW         R7,$12(SP)    | MOV        R1,R5
 200c2dc:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 200c2e0:	0a 40 f8 40 
 200c2e4:	b4 88 ab 20 	LW         (R1),R6       | CMP        $32,R5
 200c2e8:	78 b8 00 28 	BNC        @0x0200c314    // 200c314 <signal+0x44>
 200c2ec:	3b 40 80 00 	MOV        R2,R7
 200c2f0:	0c 85 82 dc 	LW         732(R6),R1
 200c2f4:	0c 00 00 00 	CMP        $0,R1
 200c2f8:	78 88 00 2c 	BZ         @0x0200c328    // 200c328 <signal+0x58>
 200c2fc:	29 80 00 02 	LSL        $2,R5
 200c300:	8a a8 9f 88 	ADD        R5,R1         | MOV        R1,R3
 200c304:	8c 88 bd 98 	LW         (R1),R1       | SW         R7,(R3)
 200c308:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200c30c:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 200c310:	ea 10 ff 80 	ADD        $16,SP        | RTN
 200c314:	8e 16 8d b0 	LDI        $22,R1        | SW         R1,(R6)
 200c318:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c31c:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c320:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 200c324:	7b 40 00 00 	RTN
 200c328:	16 00 00 80 	LDI        $128,R2
 200c32c:	0b 41 80 00 	MOV        R6,R1
 200c330:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 200c334:	02 00 0c e0 
 200c338:	0c c5 82 dc 	SW         R1,$732(R6)
 200c33c:	0c 00 00 00 	CMP        $0,R1
 200c340:	78 88 00 24 	BZ         @0x0200c368    // 200c368 <signal+0x98>
 200c344:	1b 40 40 00 	MOV        R1,R3
 200c348:	23 40 40 80 	MOV        $128+R1,R4
 200c34c:	96 00 95 98 	CLR        R2            | SW         R2,(R3)
 200c350:	9a 04 a3 98 	ADD        $4,R3         | CMP        R3,R4
 200c354:	78 8b ff a4 	BZ         @0x0200c2fc    // 200c2fc <signal+0x2c>
 200c358:	96 00 95 98 	CLR        R2            | SW         R2,(R3)
 200c35c:	9a 04 a3 98 	ADD        $4,R3         | CMP        R3,R4
 200c360:	78 ab ff e8 	BNZ        @0x0200c34c    // 200c34c <signal+0x7c>
 200c364:	78 83 ff 94 	BRA        @0x0200c2fc    // 200c2fc <signal+0x2c>
 200c368:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c36c:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c370:	bc 0c ea 10 	LW         12(SP),R7     | ADD        $16,SP
 200c374:	7b 40 00 00 	RTN

0200c378 <_init_signal>:
 200c378:	e8 08 85 00 	SUB        $8,SP         | SW         R0,(SP)
 200c37c:	2c c7 40 04 	SW         R5,$4(SP)
 200c380:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 200c384:	0a 40 f8 40 
 200c388:	2c 84 40 00 	LW         (R1),R5
 200c38c:	0c 85 42 dc 	LW         732(R5),R1
 200c390:	0c 00 00 00 	CMP        $0,R1
 200c394:	78 88 00 0c 	BZ         @0x0200c3a4    // 200c3a4 <_init_signal+0x2c>
 200c398:	8e 00 84 00 	CLR        R1            | LW         (SP),R0
 200c39c:	ac 04 ea 08 	LW         4(SP),R5      | ADD        $8,SP
 200c3a0:	7b 40 00 00 	RTN
 200c3a4:	16 00 00 80 	LDI        $128,R2
 200c3a8:	0b 41 40 00 	MOV        R5,R1
 200c3ac:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 200c3b0:	02 00 0c e0 
 200c3b4:	0c c5 42 dc 	SW         R1,$732(R5)
 200c3b8:	0c 00 00 00 	CMP        $0,R1
 200c3bc:	78 88 00 20 	BZ         @0x0200c3e0    // 200c3e0 <_init_signal+0x68>
 200c3c0:	13 40 40 80 	MOV        $128+R1,R2
 200c3c4:	9e 00 9d 88 	CLR        R3            | SW         R3,(R1)
 200c3c8:	8a 04 8b 90 	ADD        $4,R1         | CMP        R2,R1
 200c3cc:	78 8b ff c8 	BZ         @0x0200c398    // 200c398 <_init_signal+0x20>
 200c3d0:	9e 00 9d 88 	CLR        R3            | SW         R3,(R1)
 200c3d4:	8a 04 8b 90 	ADD        $4,R1         | CMP        R2,R1
 200c3d8:	78 ab ff e8 	BNZ        @0x0200c3c4    // 200c3c4 <_init_signal+0x4c>
 200c3dc:	78 83 ff b8 	BRA        @0x0200c398    // 200c398 <_init_signal+0x20>
 200c3e0:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c3e4:	ac 04 ea 08 	LW         4(SP),R5      | ADD        $8,SP
 200c3e8:	7b 40 00 00 	RTN

0200c3ec <__sigtramp>:
 200c3ec:	e8 0c 85 00 	SUB        $12,SP        | SW         R0,(SP)
 200c3f0:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200c3f4:	2b 40 40 00 	MOV        R1,R5
 200c3f8:	0a 03 00 40 	LDI        0x0200f840,R1  // 200f840 <_impure_ptr>
 200c3fc:	0a 40 f8 40 
 200c400:	b4 88 ab 20 	LW         (R1),R6       | CMP        $32,R5
 200c404:	78 b8 00 90 	BNC        @0x0200c498    // 200c498 <__sigtramp+0xac>
 200c408:	1c 85 82 dc 	LW         732(R6),R3
 200c40c:	1c 00 00 00 	CMP        $0,R3
 200c410:	78 88 00 40 	BZ         @0x0200c454    // 200c454 <__sigtramp+0x68>
 200c414:	0b 41 40 00 	MOV        R5,R1
 200c418:	09 80 00 02 	LSL        $2,R1
 200c41c:	9a 88 94 98 	ADD        R1,R3         | LW         (R3),R2
 200c420:	8e 01 93 00 	LDI        $1,R1         | CMP        $0,R2
 200c424:	78 88 00 20 	BZ         @0x0200c448    // 200c448 <__sigtramp+0x5c>
 200c428:	8e 02 93 7f 	LDI        $2,R1         | CMP        $-1,R2
 200c42c:	78 88 00 18 	BZ         @0x0200c448    // 200c448 <__sigtramp+0x5c>
 200c430:	8e 03 93 01 	LDI        $3,R1         | CMP        $1,R2
 200c434:	78 88 00 10 	BZ         @0x0200c448    // 200c448 <__sigtramp+0x5c>
 200c438:	86 00 85 98 	CLR        R0            | SW         R0,(R3)
 200c43c:	0b 41 40 00 	MOV        R5,R1
 200c440:	87 f9 ff 90 	JSR        R2
 200c444:	0e 00 00 00 	CLR        R1
 200c448:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200c44c:	b4 08 ea 0c 	LW         8(SP),R6      | ADD        $12,SP
 200c450:	7b 40 00 00 	RTN
 200c454:	16 00 00 80 	LDI        $128,R2
 200c458:	0b 41 80 00 	MOV        R6,R1
 200c45c:	87 fa fc f8 	JSR        0x02000ce0     // 2000ce0 <_malloc_r>
 200c460:	02 00 0c e0 
 200c464:	1b 40 40 00 	MOV        R1,R3
 200c468:	0c c5 82 dc 	SW         R1,$732(R6)
 200c46c:	0c 00 00 00 	CMP        $0,R1
 200c470:	78 88 00 24 	BZ         @0x0200c498    // 200c498 <__sigtramp+0xac>
 200c474:	13 40 40 00 	MOV        R1,R2
 200c478:	23 40 40 80 	MOV        $128+R1,R4
 200c47c:	8e 00 8d 90 	CLR        R1            | SW         R1,(R2)
 200c480:	92 04 93 a0 	ADD        $4,R2         | CMP        R4,R2
 200c484:	78 8b ff 8c 	BZ         @0x0200c414    // 200c414 <__sigtramp+0x28>
 200c488:	8e 00 8d 90 	CLR        R1            | SW         R1,(R2)
 200c48c:	92 04 93 a0 	ADD        $4,R2         | CMP        R4,R2
 200c490:	78 ab ff e8 	BNZ        @0x0200c47c    // 200c47c <__sigtramp+0x90>
 200c494:	78 83 ff 7c 	BRA        @0x0200c414    // 200c414 <__sigtramp+0x28>
 200c498:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200c49c:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200c4a0:	ea 0c ff 80 	ADD        $12,SP        | RTN

0200c4a4 <cltz>:
 200c4a4:	9f 88 8e 00 	MOV        R1,R3         | CLR        R1
 200c4a8:	1c 00 00 00 	CMP        $0,R3
 200c4ac:	1b 48 80 00 	MOV.Z      R2,R3
 200c4b0:	08 88 00 20 	ADD.Z      $32,R1
 200c4b4:	1a 04 c0 00 	BREV       R3,R3
 200c4b8:	1c 40 ff ff 	TST        $65535,R3
 200c4bc:	08 88 00 10 	ADD.Z      $16,R1
 200c4c0:	19 48 00 10 	LSR.Z      $16,R3
 200c4c4:	1c 40 00 ff 	TST        $255,R3
 200c4c8:	08 88 00 08 	ADD.Z      $8,R1
 200c4cc:	19 48 00 08 	LSR.Z      $8,R3
 200c4d0:	1c 40 00 0f 	TST        $15,R3
 200c4d4:	08 88 00 04 	ADD.Z      $4,R1
 200c4d8:	19 48 00 04 	LSR.Z      $4,R3
 200c4dc:	1c 40 00 03 	TST        $3,R3
 200c4e0:	08 88 00 02 	ADD.Z      $2,R1
 200c4e4:	19 48 00 02 	LSR.Z      $2,R3
 200c4e8:	1c 40 00 01 	TST        $1,R3
 200c4ec:	08 88 00 01 	ADD.Z      $1,R1
 200c4f0:	7b 40 00 00 	RTN

0200c4f4 <__udivdi3>:
 200c4f4:	e8 24 85 00 	SUB        $36,SP        | SW         R0,(SP)
 200c4f8:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200c4fc:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 200c500:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 200c504:	dd 1c e5 20 	SW         R11,$28(SP)   | SW         R12,$32(SP)
 200c508:	c7 88 cf 90 	MOV        R1,R8         | MOV        R2,R9
 200c50c:	b7 98 bf a0 	MOV        R3,R6         | MOV        R4,R7
 200c510:	44 05 80 00 	CMP        R6,R8
 200c514:	4c 0d c0 00 	CMP.Z      R7,R9
 200c518:	78 98 01 a8 	BC         @0x0200c6c4    // 200c6c4 <__udivdi3+0x1d0>
 200c51c:	df 98 d6 00 	MOV        R3,R11        | CLR        R10
 200c520:	af 88 a6 00 	MOV        R1,R5         | CLR        R4
 200c524:	28 c6 c0 00 	OR         R11,R5
 200c528:	20 c6 80 00 	OR         R10,R4
 200c52c:	24 00 00 00 	CMP        $0,R4
 200c530:	2c 08 00 00 	CMP.Z      $0,R5
 200c534:	78 88 01 ac 	BZ         @0x0200c6e4    // 200c6e4 <__udivdi3+0x1f0>
 200c538:	87 fa fc f8 	JSR        0x0200c4a4     // 200c4a4 <cltz>
 200c53c:	02 00 c4 a4 
 200c540:	af 88 8f b0 	MOV        R1,R5         | MOV        R6,R1
 200c544:	13 41 c0 00 	MOV        R7,R2
 200c548:	87 fa fc f8 	JSR        0x0200c4a4     // 200c4a4 <cltz>
 200c54c:	02 00 c4 a4 
 200c550:	63 40 40 00 	MOV        R1,R12
 200c554:	0b 41 5f e0 	MOV        $-32+R5,R1
 200c558:	0c 00 00 00 	CMP        $0,R1
 200c55c:	78 90 00 68 	BLT        @0x0200c5c8    // 200c5c8 <__udivdi3+0xd4>
 200c560:	23 42 40 00 	MOV        R9,R4
 200c564:	21 84 40 00 	LSL        R1,R4
 200c568:	97 a0 9f d0 	MOV        R4,R2         | MOV        R10,R3
 200c56c:	d7 e0 d0 a8 	MOV        R12,R10       | SUB        R5,R10
 200c570:	54 00 00 20 	CMP        $32,R10
 200c574:	78 b0 00 80 	BGE        @0x0200c5f8    // 200c5f8 <__udivdi3+0x104>
 200c578:	0c 00 00 00 	CMP        $0,R1
 200c57c:	78 90 01 8c 	BLT        @0x0200c70c    // 200c70c <__udivdi3+0x218>
 200c580:	23 41 c0 00 	MOV        R7,R4
 200c584:	21 84 40 00 	LSL        R1,R4
 200c588:	c7 a0 ce 00 	MOV        R4,R8         | CLR        R9
 200c58c:	a6 00 ae ff 	CLR        R4            | LDI        $-1,R5
 200c590:	a9 c8 a1 c0 	AND        R9,R5         | AND        R8,R4
 200c594:	24 00 00 00 	CMP        $0,R4
 200c598:	2c 08 00 00 	CMP.Z      $0,R5
 200c59c:	78 a8 00 58 	BNZ        @0x0200c5f8    // 200c5f8 <__udivdi3+0x104>
 200c5a0:	0b 40 80 00 	MOV        R2,R1
 200c5a4:	0b 86 00 00 	DIVU       R8,R1
 200c5a8:	af 88 a6 00 	MOV        R1,R5         | CLR        R4
 200c5ac:	8e 00 97 a8 	CLR        R1            | MOV        R5,R2
 200c5b0:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200c5b4:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 200c5b8:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 200c5bc:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 200c5c0:	e4 20 ea 24 	LW         32(SP),R12    | ADD        $36,SP
 200c5c4:	7b 40 00 00 	RTN
 200c5c8:	23 42 40 00 	MOV        R9,R4
 200c5cc:	21 40 00 01 	LSR        $1,R4
 200c5d0:	96 1f 90 a8 	LDI        $31,R2        | SUB        R5,R2
 200c5d4:	21 44 80 00 	LSR        R2,R4
 200c5d8:	53 42 00 00 	MOV        R8,R10
 200c5dc:	51 85 40 00 	LSL        R5,R10
 200c5e0:	20 c6 80 00 	OR         R10,R4
 200c5e4:	97 a0 a7 c8 	MOV        R4,R2         | MOV        R9,R4
 200c5e8:	21 85 40 00 	LSL        R5,R4
 200c5ec:	9f a0 d7 e0 	MOV        R4,R3         | MOV        R12,R10
 200c5f0:	d0 a8 d3 20 	SUB        R5,R10        | CMP        $32,R10
 200c5f4:	78 93 ff 80 	BLT        @0x0200c578    // 200c578 <__udivdi3+0x84>
 200c5f8:	0b 43 1f e0 	MOV        $-32+R12,R1
 200c5fc:	0c 00 00 00 	CMP        $0,R1
 200c600:	78 90 01 44 	BLT        @0x0200c748    // 200c748 <__udivdi3+0x254>
 200c604:	23 41 c0 00 	MOV        R7,R4
 200c608:	21 84 40 00 	LSL        R1,R4
 200c60c:	c7 a0 ce 00 	MOV        R4,R8         | CLR        R9
 200c610:	0b 42 9f e0 	MOV        $-32+R10,R1
 200c614:	b6 00 be 00 	CLR        R6            | CLR        R7
 200c618:	0c 00 00 00 	CMP        $0,R1
 200c61c:	78 90 01 18 	BLT        @0x0200c738    // 200c738 <__udivdi3+0x244>
 200c620:	26 00 00 01 	LDI        $1,R4
 200c624:	21 84 40 00 	LSL        R1,R4
 200c628:	b7 a0 be 00 	MOV        R4,R6         | CLR        R7
 200c62c:	34 00 00 00 	CMP        $0,R6
 200c630:	3c 08 00 00 	CMP.Z      $0,R7
 200c634:	78 88 00 8c 	BZ         @0x0200c6c4    // 200c6c4 <__udivdi3+0x1d0>
 200c638:	a6 00 ae 00 	CLR        R4            | CLR        R5
 200c63c:	14 06 00 00 	CMP        R8,R2
 200c640:	1c 0e 40 00 	CMP.Z      R9,R3
 200c644:	78 98 00 14 	BC         @0x0200c65c    // 200c65c <__udivdi3+0x168>
 200c648:	28 c5 c0 00 	OR         R7,R5
 200c64c:	20 c5 80 00 	OR         R6,R4
 200c650:	18 06 40 00 	SUB        R9,R3
 200c654:	10 18 00 01 	SUB.C      $1,R2
 200c658:	10 06 00 00 	SUB        R8,R2
 200c65c:	53 41 80 00 	MOV        R6,R10
 200c660:	51 80 00 1f 	LSL        $31,R10
 200c664:	0b 41 c0 00 	MOV        R7,R1
 200c668:	09 40 00 01 	LSR        $1,R1
 200c66c:	5b 41 80 00 	MOV        R6,R11
 200c670:	59 40 00 01 	LSR        $1,R11
 200c674:	33 42 c0 00 	MOV        R11,R6
 200c678:	50 c4 40 00 	OR         R1,R10
 200c67c:	bf d0 d7 c0 	MOV        R10,R7        | MOV        R8,R10
 200c680:	51 80 00 1f 	LSL        $31,R10
 200c684:	0b 42 40 00 	MOV        R9,R1
 200c688:	09 40 00 01 	LSR        $1,R1
 200c68c:	5b 42 00 00 	MOV        R8,R11
 200c690:	59 40 00 01 	LSR        $1,R11
 200c694:	43 42 c0 00 	MOV        R11,R8
 200c698:	50 c4 40 00 	OR         R1,R10
 200c69c:	cf d0 b3 00 	MOV        R10,R9        | CMP        $0,R6
 200c6a0:	3c 08 00 00 	CMP.Z      $0,R7
 200c6a4:	78 ab ff 94 	BNZ        @0x0200c63c    // 200c63c <__udivdi3+0x148>
 200c6a8:	8f a0 97 a8 	MOV        R4,R1         | MOV        R5,R2
 200c6ac:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200c6b0:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 200c6b4:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 200c6b8:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 200c6bc:	e4 20 ea 24 	LW         32(SP),R12    | ADD        $36,SP
 200c6c0:	7b 40 00 00 	RTN
 200c6c4:	a6 00 ae 00 	CLR        R4            | CLR        R5
 200c6c8:	8e 00 96 00 	CLR        R1            | CLR        R2
 200c6cc:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200c6d0:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 200c6d4:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 200c6d8:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 200c6dc:	e4 20 ea 24 	LW         32(SP),R12    | ADD        $36,SP
 200c6e0:	7b 40 00 00 	RTN
 200c6e4:	0b 40 80 00 	MOV        R2,R1
 200c6e8:	0b 85 c0 00 	DIVU       R7,R1
 200c6ec:	af 88 a7 d0 	MOV        R1,R5         | MOV        R10,R4
 200c6f0:	8f a0 97 a8 	MOV        R4,R1         | MOV        R5,R2
 200c6f4:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200c6f8:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 200c6fc:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 200c700:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 200c704:	e4 20 ea 24 	LW         32(SP),R12    | ADD        $36,SP
 200c708:	7b 40 00 00 	RTN
 200c70c:	0b 41 c0 00 	MOV        R7,R1
 200c710:	09 40 00 01 	LSR        $1,R1
 200c714:	a6 1f a0 a8 	LDI        $31,R4        | SUB        R5,R4
 200c718:	09 45 00 00 	LSR        R4,R1
 200c71c:	23 41 80 00 	MOV        R6,R4
 200c720:	21 85 40 00 	LSL        R5,R4
 200c724:	08 c5 00 00 	OR         R4,R1
 200c728:	c7 88 8f b8 	MOV        R1,R8         | MOV        R7,R1
 200c72c:	09 85 40 00 	LSL        R5,R1
 200c730:	4b 40 40 00 	MOV        R1,R9
 200c734:	78 83 fe 54 	BRA        @0x0200c58c    // 200c58c <__udivdi3+0x98>
 200c738:	0e 00 00 01 	LDI        $1,R1
 200c73c:	09 86 80 00 	LSL        R10,R1
 200c740:	3b 40 40 00 	MOV        R1,R7
 200c744:	78 83 fe e4 	BRA        @0x0200c62c    // 200c62c <__udivdi3+0x138>
 200c748:	0b 41 c0 00 	MOV        R7,R1
 200c74c:	09 40 00 01 	LSR        $1,R1
 200c750:	a6 1f a0 e0 	LDI        $31,R4        | SUB        R12,R4
 200c754:	09 45 00 00 	LSR        R4,R1
 200c758:	23 41 80 00 	MOV        R6,R4
 200c75c:	21 87 00 00 	LSL        R12,R4
 200c760:	08 c5 00 00 	OR         R4,R1
 200c764:	c7 88 8f b8 	MOV        R1,R8         | MOV        R7,R1
 200c768:	09 87 00 00 	LSL        R12,R1
 200c76c:	4b 40 40 00 	MOV        R1,R9
 200c770:	78 83 fe 9c 	BRA        @0x0200c610    // 200c610 <__udivdi3+0x11c>

0200c774 <__divdi3>:
 200c774:	e8 34 85 10 	SUB        $52,SP        | SW         R0,$16(SP)
 200c778:	ad 14 b5 18 	SW         R5,$20(SP)    | SW         R6,$24(SP)
 200c77c:	bd 1c c5 20 	SW         R7,$28(SP)    | SW         R8,$32(SP)
 200c780:	cd 24 d5 28 	SW         R9,$36(SP)    | SW         R10,$40(SP)
 200c784:	dd 2c e5 30 	SW         R11,$44(SP)   | SW         R12,$48(SP)
 200c788:	d7 88 df 90 	MOV        R1,R10        | MOV        R2,R11
 200c78c:	b7 98 bf a0 	MOV        R3,R6         | MOV        R4,R7
 200c790:	8e 01 e6 00 	LDI        $1,R1         | CLR        R12
 200c794:	54 00 00 00 	CMP        $0,R10
 200c798:	78 90 01 08 	BLT        @0x0200c8a4    // 200c8a4 <__divdi3+0x130>
 200c79c:	34 00 00 00 	CMP        $0,R6
 200c7a0:	78 90 00 d8 	BLT        @0x0200c87c    // 200c87c <__divdi3+0x108>
 200c7a4:	54 05 80 00 	CMP        R6,R10
 200c7a8:	5c 0d c0 00 	CMP.Z      R7,R11
 200c7ac:	78 98 00 ec 	BC         @0x0200c89c    // 200c89c <__divdi3+0x128>
 200c7b0:	af b0 a6 00 	MOV        R6,R5         | CLR        R4
 200c7b4:	9f d0 96 00 	MOV        R10,R3        | CLR        R2
 200c7b8:	18 c5 40 00 	OR         R5,R3
 200c7bc:	10 c5 00 00 	OR         R4,R2
 200c7c0:	14 00 00 00 	CMP        $0,R2
 200c7c4:	1c 08 00 00 	CMP.Z      $0,R3
 200c7c8:	78 88 01 e8 	BZ         @0x0200c9b4    // 200c9b4 <__divdi3+0x240>
 200c7cc:	a5 08 ad 0c 	SW         R4,$8(SP)     | SW         R5,$12(SP)
 200c7d0:	8f d0 97 d8 	MOV        R10,R1        | MOV        R11,R2
 200c7d4:	87 fa fc f8 	JSR        0x0200c4a4     // 200c4a4 <cltz>
 200c7d8:	02 00 c4 a4 
 200c7dc:	8d 04 8f b0 	SW         R1,$4(SP)     | MOV        R6,R1
 200c7e0:	13 41 c0 00 	MOV        R7,R2
 200c7e4:	87 fa fc f8 	JSR        0x0200c4a4     // 200c4a4 <cltz>
 200c7e8:	02 00 c4 a4 
 200c7ec:	8d 00 9c 04 	SW         R1,(SP)       | LW         4(SP),R3
 200c7f0:	0b 40 df e0 	MOV        $-32+R3,R1
 200c7f4:	0c 00 00 00 	CMP        $0,R1
 200c7f8:	78 90 00 d4 	BLT        @0x0200c8d0    // 200c8d0 <__divdi3+0x15c>
 200c7fc:	13 42 c0 00 	MOV        R11,R2
 200c800:	11 84 40 00 	LSL        R1,R2
 200c804:	c7 90 a4 08 	MOV        R2,R8         | LW         8(SP),R4
 200c808:	ac 0c cf a0 	LW         12(SP),R5     | MOV        R4,R9
 200c80c:	d4 00 d0 98 	LW         (SP),R10      | SUB        R3,R10
 200c810:	54 00 00 20 	CMP        $32,R10
 200c814:	78 b0 00 e8 	BGE        @0x0200c900    // 200c900 <__divdi3+0x18c>
 200c818:	0c 00 00 00 	CMP        $0,R1
 200c81c:	78 90 01 a4 	BLT        @0x0200c9c4    // 200c9c4 <__divdi3+0x250>
 200c820:	13 41 c0 00 	MOV        R7,R2
 200c824:	11 84 40 00 	LSL        R1,R2
 200c828:	a7 90 ae 00 	MOV        R2,R4         | CLR        R5
 200c82c:	96 00 9e ff 	CLR        R2            | LDI        $-1,R3
 200c830:	99 a8 91 a0 	AND        R5,R3         | AND        R4,R2
 200c834:	14 00 00 00 	CMP        $0,R2
 200c838:	1c 08 00 00 	CMP.Z      $0,R3
 200c83c:	78 a8 00 c0 	BNZ        @0x0200c900    // 200c900 <__divdi3+0x18c>
 200c840:	1b 42 00 00 	MOV        R8,R3
 200c844:	1b 85 00 00 	DIVU       R4,R3
 200c848:	97 98 8e 00 	MOV        R3,R2         | CLR        R1
 200c84c:	64 00 00 00 	CMP        $0,R12
 200c850:	78 88 00 10 	BZ         @0x0200c864    // 200c864 <__divdi3+0xf0>
 200c854:	11 03 ff ff 	XOR        $-1,R2
 200c858:	09 03 ff ff 	XOR        $-1,R1
 200c85c:	10 80 00 01 	ADD        $1,R2
 200c860:	08 98 00 01 	ADD.C      $1,R1
 200c864:	84 10 ac 14 	LW         16(SP),R0     | LW         20(SP),R5
 200c868:	b4 18 bc 1c 	LW         24(SP),R6     | LW         28(SP),R7
 200c86c:	c4 20 cc 24 	LW         32(SP),R8     | LW         36(SP),R9
 200c870:	d4 28 dc 2c 	LW         40(SP),R10    | LW         44(SP),R11
 200c874:	e4 30 ea 34 	LW         48(SP),R12    | ADD        $52,SP
 200c878:	7b 40 00 00 	RTN
 200c87c:	39 03 ff ff 	XOR        $-1,R7
 200c880:	31 03 ff ff 	XOR        $-1,R6
 200c884:	38 80 00 01 	ADD        $1,R7
 200c888:	30 98 00 01 	ADD.C      $1,R6
 200c88c:	e7 88 d3 b0 	MOV        R1,R12        | CMP        R6,R10
 200c890:	78 98 00 08 	BC         @0x0200c89c    // 200c89c <__divdi3+0x128>
 200c894:	5c 0d c0 00 	CMP.Z      R7,R11
 200c898:	78 bb ff 14 	BNC        @0x0200c7b0    // 200c7b0 <__divdi3+0x3c>
 200c89c:	8e 00 96 00 	CLR        R1            | CLR        R2
 200c8a0:	78 83 ff a8 	BRA        @0x0200c84c    // 200c84c <__divdi3+0xd8>
 200c8a4:	59 03 ff ff 	XOR        $-1,R11
 200c8a8:	51 03 ff ff 	XOR        $-1,R10
 200c8ac:	58 80 00 01 	ADD        $1,R11
 200c8b0:	50 98 00 01 	ADD.C      $1,R10
 200c8b4:	8e 00 e6 01 	CLR        R1            | LDI        $1,R12
 200c8b8:	34 00 00 00 	CMP        $0,R6
 200c8bc:	78 90 00 0c 	BLT        @0x0200c8cc    // 200c8cc <__divdi3+0x158>
 200c8c0:	78 ab fe e0 	BNZ        @0x0200c7a4    // 200c7a4 <__divdi3+0x30>
 200c8c4:	3c 00 00 00 	CMP        $0,R7
 200c8c8:	78 bb fe d8 	BNC        @0x0200c7a4    // 200c7a4 <__divdi3+0x30>
 200c8cc:	78 83 ff ac 	BRA        @0x0200c87c    // 200c87c <__divdi3+0x108>
 200c8d0:	13 42 c0 00 	MOV        R11,R2
 200c8d4:	11 40 00 01 	LSR        $1,R2
 200c8d8:	a6 1f a0 98 	LDI        $31,R4        | SUB        R3,R4
 200c8dc:	11 45 00 00 	LSR        R4,R2
 200c8e0:	23 42 80 00 	MOV        R10,R4
 200c8e4:	21 84 c0 00 	LSL        R3,R4
 200c8e8:	10 c5 00 00 	OR         R4,R2
 200c8ec:	c7 90 97 d8 	MOV        R2,R8         | MOV        R11,R2
 200c8f0:	11 84 c0 00 	LSL        R3,R2
 200c8f4:	cf 90 d4 00 	MOV        R2,R9         | LW         (SP),R10
 200c8f8:	d0 98 d3 20 	SUB        R3,R10        | CMP        $32,R10
 200c8fc:	78 93 ff 18 	BLT        @0x0200c818    // 200c818 <__divdi3+0xa4>
 200c900:	8c 00 8a 60 	LW         (SP),R1       | ADD        $-32,R1
 200c904:	78 90 00 f8 	BLT        @0x0200ca00    // 200ca00 <__divdi3+0x28c>
 200c908:	23 41 c0 00 	MOV        R7,R4
 200c90c:	21 84 40 00 	LSL        R1,R4
 200c910:	97 a0 9e 00 	MOV        R4,R2         | CLR        R3
 200c914:	0b 42 9f e0 	MOV        $-32+R10,R1
 200c918:	a6 00 ae 00 	CLR        R4            | CLR        R5
 200c91c:	0c 00 00 00 	CMP        $0,R1
 200c920:	78 90 00 cc 	BLT        @0x0200c9f0    // 200c9f0 <__divdi3+0x27c>
 200c924:	36 00 00 01 	LDI        $1,R6
 200c928:	31 84 40 00 	LSL        R1,R6
 200c92c:	a7 b0 ae 00 	MOV        R6,R4         | CLR        R5
 200c930:	24 00 00 00 	CMP        $0,R4
 200c934:	2c 08 00 00 	CMP.Z      $0,R5
 200c938:	78 8b ff 60 	BZ         @0x0200c89c    // 200c89c <__divdi3+0x128>
 200c93c:	b6 00 be 00 	CLR        R6            | CLR        R7
 200c940:	44 04 80 00 	CMP        R2,R8
 200c944:	4c 0c c0 00 	CMP.Z      R3,R9
 200c948:	78 98 00 14 	BC         @0x0200c960    // 200c960 <__divdi3+0x1ec>
 200c94c:	38 c5 40 00 	OR         R5,R7
 200c950:	30 c5 00 00 	OR         R4,R6
 200c954:	48 04 c0 00 	SUB        R3,R9
 200c958:	40 18 00 01 	SUB.C      $1,R8
 200c95c:	40 04 80 00 	SUB        R2,R8
 200c960:	53 41 00 00 	MOV        R4,R10
 200c964:	51 80 00 1f 	LSL        $31,R10
 200c968:	0b 41 40 00 	MOV        R5,R1
 200c96c:	09 40 00 01 	LSR        $1,R1
 200c970:	5b 41 00 00 	MOV        R4,R11
 200c974:	59 40 00 01 	LSR        $1,R11
 200c978:	23 42 c0 00 	MOV        R11,R4
 200c97c:	50 c4 40 00 	OR         R1,R10
 200c980:	af d0 d7 90 	MOV        R10,R5        | MOV        R2,R10
 200c984:	51 80 00 1f 	LSL        $31,R10
 200c988:	0b 40 c0 00 	MOV        R3,R1
 200c98c:	09 40 00 01 	LSR        $1,R1
 200c990:	5b 40 80 00 	MOV        R2,R11
 200c994:	59 40 00 01 	LSR        $1,R11
 200c998:	13 42 c0 00 	MOV        R11,R2
 200c99c:	50 c4 40 00 	OR         R1,R10
 200c9a0:	9f d0 a3 00 	MOV        R10,R3        | CMP        $0,R4
 200c9a4:	2c 08 00 00 	CMP.Z      $0,R5
 200c9a8:	78 ab ff 94 	BNZ        @0x0200c940    // 200c940 <__divdi3+0x1cc>
 200c9ac:	8f b0 97 b8 	MOV        R6,R1         | MOV        R7,R2
 200c9b0:	78 83 fe 98 	BRA        @0x0200c84c    // 200c84c <__divdi3+0xd8>
 200c9b4:	1b 42 c0 00 	MOV        R11,R3
 200c9b8:	1b 85 c0 00 	DIVU       R7,R3
 200c9bc:	97 98 8f a0 	MOV        R3,R2         | MOV        R4,R1
 200c9c0:	78 83 fe 88 	BRA        @0x0200c84c    // 200c84c <__divdi3+0xd8>
 200c9c4:	0b 41 c0 00 	MOV        R7,R1
 200c9c8:	09 40 00 01 	LSR        $1,R1
 200c9cc:	96 1f 90 98 	LDI        $31,R2        | SUB        R3,R2
 200c9d0:	09 44 80 00 	LSR        R2,R1
 200c9d4:	13 41 80 00 	MOV        R6,R2
 200c9d8:	11 84 c0 00 	LSL        R3,R2
 200c9dc:	08 c4 80 00 	OR         R2,R1
 200c9e0:	a7 88 8f b8 	MOV        R1,R4         | MOV        R7,R1
 200c9e4:	09 84 c0 00 	LSL        R3,R1
 200c9e8:	2b 40 40 00 	MOV        R1,R5
 200c9ec:	78 83 fe 3c 	BRA        @0x0200c82c    // 200c82c <__divdi3+0xb8>
 200c9f0:	0e 00 00 01 	LDI        $1,R1
 200c9f4:	09 86 80 00 	LSL        R10,R1
 200c9f8:	2b 40 40 00 	MOV        R1,R5
 200c9fc:	78 83 ff 30 	BRA        @0x0200c930    // 200c930 <__divdi3+0x1bc>
 200ca00:	0b 41 c0 00 	MOV        R7,R1
 200ca04:	09 40 00 01 	LSR        $1,R1
 200ca08:	96 1f a4 00 	LDI        $31,R2        | LW         (SP),R4
 200ca0c:	10 05 00 00 	SUB        R4,R2
 200ca10:	09 44 80 00 	LSR        R2,R1
 200ca14:	2b 41 80 00 	MOV        R6,R5
 200ca18:	29 85 00 00 	LSL        R4,R5
 200ca1c:	08 c5 40 00 	OR         R5,R1
 200ca20:	97 88 8f b8 	MOV        R1,R2         | MOV        R7,R1
 200ca24:	09 85 00 00 	LSL        R4,R1
 200ca28:	1b 40 40 00 	MOV        R1,R3
 200ca2c:	78 83 fe e4 	BRA        @0x0200c914    // 200c914 <__divdi3+0x1a0>

0200ca30 <__umoddi3>:
 200ca30:	e8 18 85 00 	SUB        $24,SP        | SW         R0,(SP)
 200ca34:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200ca38:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 200ca3c:	cd 14 c7 88 	SW         R9,$20(SP)    | MOV        R1,R8
 200ca40:	cf 90 b7 98 	MOV        R2,R9         | MOV        R3,R6
 200ca44:	3b 41 00 00 	MOV        R4,R7
 200ca48:	87 fa fc f8 	JSR        0x0200c4f4     // 200c4f4 <__udivdi3>
 200ca4c:	02 00 c4 f4 
 200ca50:	a7 88 af 90 	MOV        R1,R4         | MOV        R2,R5
 200ca54:	33 05 40 00 	MPY        R5,R6
 200ca58:	23 05 c0 00 	MPY        R7,R4
 200ca5c:	9f a8 97 a8 	MOV        R5,R3         | MOV        R5,R2
 200ca60:	1b 05 c0 00 	MPY        R7,R3
 200ca64:	12 85 c0 00 	MPYUHI     R7,R2
 200ca68:	92 a0 92 b0 	ADD        R4,R2         | ADD        R6,R2
 200ca6c:	48 04 c0 00 	SUB        R3,R9
 200ca70:	40 18 00 01 	SUB.C      $1,R8
 200ca74:	c0 90 8f c0 	SUB        R2,R8         | MOV        R8,R1
 200ca78:	97 c8 84 00 	MOV        R9,R2         | LW         (SP),R0
 200ca7c:	ac 04 b4 08 	LW         4(SP),R5      | LW         8(SP),R6
 200ca80:	bc 0c c4 10 	LW         12(SP),R7     | LW         16(SP),R8
 200ca84:	cc 14 ea 18 	LW         20(SP),R9     | ADD        $24,SP
 200ca88:	7b 40 00 00 	RTN

0200ca8c <_outbyte>:
 200ca8c:	08 40 00 ff 	AND        $255,R1
 200ca90:	0c 00 00 0a 	CMP        $10,R1
 200ca94:	78 88 00 18 	BZ         @0x0200cab0    // 200cab0 <_outbyte+0x24>
 200ca98:	1a 00 03 00 	BREV       $768,R3
 200ca9c:	14 84 c0 04 	LW         4(R3),R2
 200caa0:	10 41 00 00 	AND        $65536,R2
 200caa4:	78 8b ff f4 	BZ         @0x0200ca9c    // 200ca9c <_outbyte+0x10>
 200caa8:	0c c4 c0 0c 	SW         R1,$12(R3)
 200caac:	7b 40 00 00 	RTN
 200cab0:	1a 00 03 00 	BREV       $768,R3
 200cab4:	14 84 c0 04 	LW         4(R3),R2
 200cab8:	10 41 00 00 	AND        $65536,R2
 200cabc:	78 8b ff f4 	BZ         @0x0200cab4    // 200cab4 <_outbyte+0x28>
 200cac0:	16 00 00 0d 	LDI        $13,R2
 200cac4:	14 c4 c0 0c 	SW         R2,$12(R3)
 200cac8:	1a 00 03 00 	BREV       $768,R3
 200cacc:	78 83 ff cc 	BRA        @0x0200ca9c    // 200ca9c <_outbyte+0x10>

0200cad0 <_inbyte>:
 200cad0:	0a 00 03 00 	BREV       $768,R1
 200cad4:	0c 84 40 08 	LW         8(R1),R1
 200cad8:	13 40 40 00 	MOV        R1,R2
 200cadc:	10 40 01 00 	AND        $256,R2
 200cae0:	78 a8 00 98 	BNZ        @0x0200cb7c    // 200cb7c <_inbyte+0xac>
 200cae4:	0c 00 00 0d 	CMP        $13,R1
 200cae8:	78 88 00 74 	BZ         @0x0200cb60    // 200cb60 <_inbyte+0x90>
 200caec:	0c 00 00 0a 	CMP        $10,R1
 200caf0:	78 88 00 38 	BZ         @0x0200cb2c    // 200cb2c <_inbyte+0x5c>
 200caf4:	1a 03 20 40 	LDI        0x0204fe68,R3  // 204fe68 <last_was_cr.0>
 200caf8:	1a 40 fe 68 
 200cafc:	95 98 a7 88 	SW         R2,(R3)       | MOV        R1,R4
 200cb00:	20 40 00 ff 	AND        $255,R4
 200cb04:	13 40 40 00 	MOV        R1,R2
 200cb08:	10 40 00 ff 	AND        $255,R2
 200cb0c:	14 00 00 0a 	CMP        $10,R2
 200cb10:	78 88 00 2c 	BZ         @0x0200cb40    // 200cb40 <_inbyte+0x70>
 200cb14:	1a 00 03 00 	BREV       $768,R3
 200cb18:	14 84 c0 04 	LW         4(R3),R2
 200cb1c:	10 41 00 00 	AND        $65536,R2
 200cb20:	78 8b ff f4 	BZ         @0x0200cb18    // 200cb18 <_inbyte+0x48>
 200cb24:	24 c4 c0 0c 	SW         R4,$12(R3)
 200cb28:	7b 40 00 00 	RTN
 200cb2c:	0a 03 20 40 	LDI        0x0204fe68,R1  // 204fe68 <last_was_cr.0>
 200cb30:	0a 40 fe 68 
 200cb34:	9c 88 9b 00 	LW         (R1),R3       | CMP        $0,R3
 200cb38:	78 a8 00 38 	BNZ        @0x0200cb74    // 200cb74 <_inbyte+0xa4>
 200cb3c:	a6 0a 8f a0 	LDI        $10,R4        | MOV        R4,R1
 200cb40:	1a 00 03 00 	BREV       $768,R3
 200cb44:	14 84 c0 04 	LW         4(R3),R2
 200cb48:	10 41 00 00 	AND        $65536,R2
 200cb4c:	78 8b ff f4 	BZ         @0x0200cb44    // 200cb44 <_inbyte+0x74>
 200cb50:	16 00 00 0d 	LDI        $13,R2
 200cb54:	14 c4 c0 0c 	SW         R2,$12(R3)
 200cb58:	1a 00 03 00 	BREV       $768,R3
 200cb5c:	78 83 ff b8 	BRA        @0x0200cb18    // 200cb18 <_inbyte+0x48>
 200cb60:	0a 03 20 40 	LDI        0x0204fe68,R1  // 204fe68 <last_was_cr.0>
 200cb64:	0a 40 fe 68 
 200cb68:	96 01 95 88 	LDI        $1,R2         | SW         R2,(R1)
 200cb6c:	a6 0a 8f a0 	LDI        $10,R4        | MOV        R4,R1
 200cb70:	78 83 ff cc 	BRA        @0x0200cb40    // 200cb40 <_inbyte+0x70>
 200cb74:	95 88 8e ff 	SW         R2,(R1)       | LDI        $-1,R1
 200cb78:	7b 40 00 00 	RTN
 200cb7c:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cb80 <_close_r>:
 200cb80:	96 09 95 88 	LDI        $9,R2         | SW         R2,(R1)
 200cb84:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cb88 <_execve_r>:
 200cb88:	96 58 95 88 	LDI        $88,R2        | SW         R2,(R1)
 200cb8c:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cb90 <_fork_r>:
 200cb90:	96 58 95 88 	LDI        $88,R2        | SW         R2,(R1)
 200cb94:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cb98 <_fstat_r>:
 200cb98:	14 00 00 03 	CMP        $3,R2
 200cb9c:	0a 18 00 00 	LDI.C      0x00002000,R1  // 2000 <_rom+0x2000>
 200cba0:	0a 58 20 00 
 200cba4:	0c dc c0 04 	SW.C       R1,$4(R3)
 200cba8:	0a 18 00 00 	CLR.C      $0,R1
 200cbac:	12 38 00 00 	LDI.NC     0x00000009,R2  // 9 <_rom+0x9>
 200cbb0:	12 78 00 09 
 200cbb4:	14 fc 40 00 	SW.NC      R2,(R1)
 200cbb8:	0a 3b ff ff 	BREV.NC    $-1,R1
 200cbbc:	7b 40 00 00 	RTN

0200cbc0 <_getpid_r>:
 200cbc0:	8e 01 ff 80 	LDI        $1,R1         | RTN

0200cbc4 <_gettimeofday_r>:
 200cbc4:	96 58 95 88 	LDI        $88,R2        | SW         R2,(R1)
 200cbc8:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cbcc <_isatty_r>:
 200cbcc:	93 03 8e 00 	CMP        $3,R2         | CLR        R1
 200cbd0:	08 d8 00 01 	OR.C       $1,R1
 200cbd4:	7b 40 00 00 	RTN

0200cbd8 <_kill_r>:
 200cbd8:	96 58 95 88 	LDI        $88,R2        | SW         R2,(R1)
 200cbdc:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cbe0 <_link_r>:
 200cbe0:	96 58 95 88 	LDI        $88,R2        | SW         R2,(R1)
 200cbe4:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cbe8 <_lseek_r>:
 200cbe8:	96 58 95 88 	LDI        $88,R2        | SW         R2,(R1)
 200cbec:	8e ff 96 ff 	LDI        $-1,R1        | LDI        $-1,R2
 200cbf0:	7b 40 00 00 	RTN

0200cbf4 <_open_r>:
 200cbf4:	96 58 95 88 	LDI        $88,R2        | SW         R2,(R1)
 200cbf8:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cbfc <_read_r>:
 200cbfc:	e8 28 85 04 	SUB        $40,SP        | SW         R0,$4(SP)
 200cc00:	ad 08 b5 0c 	SW         R5,$8(SP)     | SW         R6,$12(SP)
 200cc04:	bd 10 c5 14 	SW         R7,$16(SP)    | SW         R8,$20(SP)
 200cc08:	cd 18 d5 1c 	SW         R9,$24(SP)    | SW         R10,$28(SP)
 200cc0c:	dd 20 e5 24 	SW         R11,$32(SP)   | SW         R12,$36(SP)
 200cc10:	14 00 00 00 	CMP        $0,R2
 200cc14:	78 a8 01 a0 	BNZ        @0x0200cdb8    // 200cdb8 <_read_r+0x1bc>
 200cc18:	bf 98 c7 a0 	MOV        R3,R7         | MOV        R4,R8
 200cc1c:	0a 03 20 40 	LDI        0x0204fe68,R1  // 204fe68 <last_was_cr.0>
 200cc20:	0a 40 fe 68 
 200cc24:	8d 00 b4 88 	SW         R1,(SP)       | LW         (R1),R6
 200cc28:	cf b0 a7 90 	MOV        R6,R9         | MOV        R2,R4
 200cc2c:	12 00 03 00 	BREV       $768,R2
 200cc30:	d6 01 9f a0 	LDI        $1,R10        | MOV        R4,R3
 200cc34:	0c 84 80 08 	LW         8(R2),R1
 200cc38:	2b 40 40 00 	MOV        R1,R5
 200cc3c:	28 40 01 00 	AND        $256,R5
 200cc40:	78 ab ff f0 	BNZ        @0x0200cc34    // 200cc34 <_read_r+0x38>
 200cc44:	0c 00 00 0d 	CMP        $13,R1
 200cc48:	78 88 01 0c 	BZ         @0x0200cd58    // 200cd58 <_read_r+0x15c>
 200cc4c:	0c 00 00 0a 	CMP        $10,R1
 200cc50:	78 88 01 30 	BZ         @0x0200cd84    // 200cd84 <_read_r+0x188>
 200cc54:	4b 40 40 00 	MOV        R1,R9
 200cc58:	48 40 00 ff 	AND        $255,R9
 200cc5c:	08 40 00 ff 	AND        $255,R1
 200cc60:	9f 88 a6 01 	MOV        R1,R3         | LDI        $1,R4
 200cc64:	4c 00 00 0a 	CMP        $10,R9
 200cc68:	78 88 01 70 	BZ         @0x0200cddc    // 200cddc <_read_r+0x1e0>
 200cc6c:	12 00 03 00 	BREV       $768,R2
 200cc70:	0c 84 80 04 	LW         4(R2),R1
 200cc74:	08 41 00 00 	AND        $65536,R1
 200cc78:	78 8b ff f4 	BZ         @0x0200cc70    // 200cc70 <_read_r+0x74>
 200cc7c:	1c c4 80 0c 	SW         R3,$12(R2)
 200cc80:	24 00 00 00 	CMP        $0,R4
 200cc84:	0c af 40 00 	LW.NZ      (SP),R1
 200cc88:	2c ec 40 00 	SW.NZ      R5,(R1)
 200cc8c:	33 69 40 00 	MOV.NZ     R5,R6
 200cc90:	4d c5 c0 00 	SB         R9,(R7)
 200cc94:	8e 01 c3 02 	LDI        $1,R1         | CMP        $2,R8
 200cc98:	78 98 00 78 	BC         @0x0200cd14    // 200cd14 <_read_r+0x118>
 200cc9c:	ce 00 8e 01 	CLR        R9            | LDI        $1,R1
 200cca0:	1a 00 03 00 	BREV       $768,R3
 200cca4:	de 0a d6 01 	LDI        $10,R11       | LDI        $1,R10
 200cca8:	66 00 00 00 	CLR        R12
 200ccac:	24 84 c0 08 	LW         8(R3),R4
 200ccb0:	13 41 00 00 	MOV        R4,R2
 200ccb4:	10 40 01 00 	AND        $256,R2
 200ccb8:	78 a8 00 4c 	BNZ        @0x0200cd08    // 200cd08 <_read_r+0x10c>
 200ccbc:	24 00 00 0d 	CMP        $13,R4
 200ccc0:	78 88 00 68 	BZ         @0x0200cd2c    // 200cd2c <_read_r+0x130>
 200ccc4:	24 00 00 0a 	CMP        $10,R4
 200ccc8:	78 88 00 c8 	BZ         @0x0200cd94    // 200cd94 <_read_r+0x198>
 200cccc:	2b 41 00 00 	MOV        R4,R5
 200ccd0:	28 40 00 ff 	AND        $255,R5
 200ccd4:	13 41 00 00 	MOV        R4,R2
 200ccd8:	10 40 00 ff 	AND        $255,R2
 200ccdc:	b7 e0 cf d0 	MOV        R12,R6        | MOV        R10,R9
 200cce0:	14 00 00 0a 	CMP        $10,R2
 200cce4:	78 88 00 4c 	BZ         @0x0200cd34    // 200cd34 <_read_r+0x138>
 200cce8:	14 84 c0 04 	LW         4(R3),R2
 200ccec:	10 41 00 00 	AND        $65536,R2
 200ccf0:	78 8b ff f4 	BZ         @0x0200cce8    // 200cce8 <_read_r+0xec>
 200ccf4:	2c c4 c0 0c 	SW         R5,$12(R3)
 200ccf8:	97 b8 92 88 	MOV        R7,R2         | ADD        R1,R2
 200ccfc:	25 c4 80 00 	SB         R4,(R2)
 200cd00:	8a 01 c3 88 	ADD        $1,R1         | CMP        R1,R8
 200cd04:	78 ab ff a4 	BNZ        @0x0200ccac    // 200ccac <_read_r+0xb0>
 200cd08:	4c 00 00 00 	CMP        $0,R9
 200cd0c:	78 88 00 04 	BZ         @0x0200cd14    // 200cd14 <_read_r+0x118>
 200cd10:	94 00 b5 90 	LW         (SP),R2       | SW         R6,(R2)
 200cd14:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 200cd18:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 200cd1c:	c4 14 cc 18 	LW         20(SP),R8     | LW         24(SP),R9
 200cd20:	d4 1c dc 20 	LW         28(SP),R10    | LW         32(SP),R11
 200cd24:	e4 24 ea 28 	LW         36(SP),R12    | ADD        $40,SP
 200cd28:	7b 40 00 00 	RTN
 200cd2c:	cf d0 b6 01 	MOV        R10,R9        | LDI        $1,R6
 200cd30:	af d8 a7 d8 	MOV        R11,R5        | MOV        R11,R4
 200cd34:	14 84 c0 04 	LW         4(R3),R2
 200cd38:	10 41 00 00 	AND        $65536,R2
 200cd3c:	78 8b ff f4 	BZ         @0x0200cd34    // 200cd34 <_read_r+0x138>
 200cd40:	16 00 00 0d 	LDI        $13,R2
 200cd44:	14 c4 c0 0c 	SW         R2,$12(R3)
 200cd48:	14 84 c0 04 	LW         4(R3),R2
 200cd4c:	10 41 00 00 	AND        $65536,R2
 200cd50:	78 8b ff 94 	BZ         @0x0200cce8    // 200cce8 <_read_r+0xec>
 200cd54:	78 83 ff 9c 	BRA        @0x0200ccf4    // 200ccf4 <_read_r+0xf8>
 200cd58:	a6 01 ce 01 	LDI        $1,R4         | LDI        $1,R9
 200cd5c:	1e 00 00 0a 	LDI        $10,R3
 200cd60:	12 00 03 00 	BREV       $768,R2
 200cd64:	0c 84 80 04 	LW         4(R2),R1
 200cd68:	08 41 00 00 	AND        $65536,R1
 200cd6c:	78 8b ff f4 	BZ         @0x0200cd64    // 200cd64 <_read_r+0x168>
 200cd70:	0e 00 00 0d 	LDI        $13,R1
 200cd74:	0c c4 80 0c 	SW         R1,$12(R2)
 200cd78:	af c8 ce 0a 	MOV        R9,R5         | LDI        $10,R9
 200cd7c:	12 00 03 00 	BREV       $768,R2
 200cd80:	78 83 fe ec 	BRA        @0x0200cc70    // 200cc70 <_read_r+0x74>
 200cd84:	4c 00 00 00 	CMP        $0,R9
 200cd88:	78 8b ff d0 	BZ         @0x0200cd5c    // 200cd5c <_read_r+0x160>
 200cd8c:	a7 d0 cf 98 	MOV        R10,R4        | MOV        R3,R9
 200cd90:	78 83 fe a0 	BRA        @0x0200cc34    // 200cc34 <_read_r+0x38>
 200cd94:	34 00 00 00 	CMP        $0,R6
 200cd98:	78 8b ff 94 	BZ         @0x0200cd30    // 200cd30 <_read_r+0x134>
 200cd9c:	9c 00 95 98 	LW         (SP),R3       | SW         R2,(R3)
 200cda0:	84 04 ac 08 	LW         4(SP),R0      | LW         8(SP),R5
 200cda4:	b4 0c bc 10 	LW         12(SP),R6     | LW         16(SP),R7
 200cda8:	c4 14 cc 18 	LW         20(SP),R8     | LW         24(SP),R9
 200cdac:	d4 1c dc 20 	LW         28(SP),R10    | LW         32(SP),R11
 200cdb0:	e4 24 ea 28 	LW         36(SP),R12    | ADD        $40,SP
 200cdb4:	7b 40 00 00 	RTN
 200cdb8:	87 fa fc f8 	JSR        0x0200ad4c     // 200ad4c <__errno>
 200cdbc:	02 00 ad 4c 
 200cdc0:	96 58 95 88 	LDI        $88,R2        | SW         R2,(R1)
 200cdc4:	8e ff 84 04 	LDI        $-1,R1        | LW         4(SP),R0
 200cdc8:	ac 08 b4 0c 	LW         8(SP),R5      | LW         12(SP),R6
 200cdcc:	bc 10 c4 14 	LW         16(SP),R7     | LW         20(SP),R8
 200cdd0:	cc 18 d4 1c 	LW         24(SP),R9     | LW         28(SP),R10
 200cdd4:	dc 20 e4 24 	LW         32(SP),R11    | LW         36(SP),R12
 200cdd8:	ea 28 ff 80 	ADD        $40,SP        | RTN
 200cddc:	cf a8 a6 01 	MOV        R5,R9         | LDI        $1,R4
 200cde0:	12 00 03 00 	BREV       $768,R2
 200cde4:	78 83 ff 7c 	BRA        @0x0200cd64    // 200cd64 <_read_r+0x168>

0200cde8 <_readlink_r>:
 200cde8:	96 58 95 88 	LDI        $88,R2        | SW         R2,(R1)
 200cdec:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cdf0 <_stat_r>:
 200cdf0:	96 05 95 88 	LDI        $5,R2         | SW         R2,(R1)
 200cdf4:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200cdf8 <_unlink_r>:
 200cdf8:	96 05 95 88 	LDI        $5,R2         | SW         R2,(R1)
 200cdfc:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200ce00 <_times>:
 200ce00:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 200ce04:	87 fa fc f8 	JSR        0x0200ad4c     // 200ad4c <__errno>
 200ce08:	02 00 ad 4c 
 200ce0c:	96 0d 95 88 	LDI        $13,R2        | SW         R2,(R1)
 200ce10:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200ce14:	ea 04 ff 80 	ADD        $4,SP         | RTN

0200ce18 <_write_r>:
 200ce18:	92 7f 93 02 	ADD        $-1,R2        | CMP        $2,R2
 200ce1c:	78 b8 00 70 	BNC        @0x0200ce90    // 200ce90 <_write_r+0x78>
 200ce20:	e8 08 ad 00 	SUB        $8,SP         | SW         R5,(SP)
 200ce24:	b5 04 b7 a0 	SW         R6,$4(SP)     | MOV        R4,R6
 200ce28:	24 00 00 00 	CMP        $0,R4
 200ce2c:	78 88 00 30 	BZ         @0x0200ce60    // 200ce60 <_write_r+0x48>
 200ce30:	8f 98 af 98 	MOV        R3,R1         | MOV        R3,R5
 200ce34:	28 85 00 00 	ADD        R4,R5
 200ce38:	1a 00 03 00 	BREV       $768,R3
 200ce3c:	25 84 40 00 	LB         (R1),R4
 200ce40:	24 00 00 0a 	CMP        $10,R4
 200ce44:	78 88 00 24 	BZ         @0x0200ce6c    // 200ce6c <_write_r+0x54>
 200ce48:	14 84 c0 04 	LW         4(R3),R2
 200ce4c:	10 41 00 00 	AND        $65536,R2
 200ce50:	78 8b ff f4 	BZ         @0x0200ce48    // 200ce48 <_write_r+0x30>
 200ce54:	24 c4 c0 0c 	SW         R4,$12(R3)
 200ce58:	8a 01 8b a8 	ADD        $1,R1         | CMP        R5,R1
 200ce5c:	78 ab ff dc 	BNZ        @0x0200ce3c    // 200ce3c <_write_r+0x24>
 200ce60:	8f b0 ac 00 	MOV        R6,R1         | LW         (SP),R5
 200ce64:	b4 04 ea 08 	LW         4(SP),R6      | ADD        $8,SP
 200ce68:	7b 40 00 00 	RTN
 200ce6c:	14 84 c0 04 	LW         4(R3),R2
 200ce70:	10 41 00 00 	AND        $65536,R2
 200ce74:	78 8b ff f4 	BZ         @0x0200ce6c    // 200ce6c <_write_r+0x54>
 200ce78:	16 00 00 0d 	LDI        $13,R2
 200ce7c:	14 c4 c0 0c 	SW         R2,$12(R3)
 200ce80:	14 84 c0 04 	LW         4(R3),R2
 200ce84:	10 41 00 00 	AND        $65536,R2
 200ce88:	78 8b ff bc 	BZ         @0x0200ce48    // 200ce48 <_write_r+0x30>
 200ce8c:	78 83 ff c4 	BRA        @0x0200ce54    // 200ce54 <_write_r+0x3c>
 200ce90:	96 09 95 88 	LDI        $9,R2         | SW         R2,(R1)
 200ce94:	8e ff ff 80 	LDI        $-1,R1        | RTN

0200ce98 <_wait>:
 200ce98:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 200ce9c:	87 fa fc f8 	JSR        0x0200ad4c     // 200ad4c <__errno>
 200cea0:	02 00 ad 4c 
 200cea4:	96 0a 95 88 	LDI        $10,R2        | SW         R2,(R1)
 200cea8:	8e ff 84 00 	LDI        $-1,R1        | LW         (SP),R0
 200ceac:	ea 04 ff 80 	ADD        $4,SP         | RTN

0200ceb0 <_sbrk_r>:
 200ceb0:	1a 03 00 40 	LDI        0x0200fde0,R3  // 200fde0 <heap>
 200ceb4:	1a 40 fd e0 
 200ceb8:	0c 84 c0 00 	LW         (R3),R1
 200cebc:	11 80 00 02 	LSL        $2,R2
 200cec0:	a7 88 a2 90 	MOV        R1,R4         | ADD        R2,R4
 200cec4:	a5 98 ff 80 	SW         R4,(R3)       | RTN

0200cec8 <_exit>:
 200cec8:	e8 04 85 00 	SUB        $4,SP         | SW         R0,(SP)
 200cecc:	1a 00 03 00 	BREV       $768,R3
 200ced0:	14 84 c0 0c 	LW         12(R3),R2
 200ced4:	10 40 01 00 	AND        $256,R2
 200ced8:	78 ab ff f4 	BNZ        @0x0200ced0    // 200ced0 <_exit+0x8>
 200cedc:	87 fa fc f8 	JSR        0x02000044     // 2000044 <_hw_shutdown>
 200cee0:	02 00 00 44 

0200cee4 <__adddf3>:
 200cee4:	68 00 00 70 	SUB        $112,SP
 200cee8:	04 c7 40 4c 	SW         R0,$76(SP)
 200ceec:	2c c7 40 50 	SW         R5,$80(SP)
 200cef0:	34 c7 40 54 	SW         R6,$84(SP)
 200cef4:	3c c7 40 58 	SW         R7,$88(SP)
 200cef8:	44 c7 40 5c 	SW         R8,$92(SP)
 200cefc:	4c c7 40 60 	SW         R9,$96(SP)
 200cf00:	54 c7 40 64 	SW         R10,$100(SP)
 200cf04:	5c c7 40 68 	SW         R11,$104(SP)
 200cf08:	64 c7 40 6c 	SW         R12,$108(SP)
 200cf0c:	8d 00 95 04 	SW         R1,(SP)       | SW         R2,$4(SP)
 200cf10:	9d 08 a5 0c 	SW         R3,$8(SP)     | SW         R4,$12(SP)
 200cf14:	13 43 40 10 	MOV        $16+SP,R2
 200cf18:	0b 43 40 00 	MOV        SP,R1
 200cf1c:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200cf20:	02 00 ea 68 
 200cf24:	13 43 40 24 	MOV        $36+SP,R2
 200cf28:	0b 43 40 08 	MOV        $8+SP,R1
 200cf2c:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200cf30:	02 00 ea 68 
 200cf34:	8c 10 8b 02 	LW         16(SP),R1     | CMP        $2,R1
 200cf38:	78 98 01 8c 	BC         @0x0200d0c8    // 200d0c8 <__adddf3+0x1e4>
 200cf3c:	94 24 93 02 	LW         36(SP),R2     | CMP        $2,R2
 200cf40:	78 98 01 bc 	BC         @0x0200d100    // 200d100 <__adddf3+0x21c>
 200cf44:	0c 00 00 04 	CMP        $4,R1
 200cf48:	78 88 03 68 	BZ         @0x0200d2b4    // 200d2b4 <__adddf3+0x3d0>
 200cf4c:	14 00 00 04 	CMP        $4,R2
 200cf50:	78 88 01 ac 	BZ         @0x0200d100    // 200d100 <__adddf3+0x21c>
 200cf54:	14 00 00 02 	CMP        $2,R2
 200cf58:	78 88 01 64 	BZ         @0x0200d0c0    // 200d0c0 <__adddf3+0x1dc>
 200cf5c:	0c 00 00 02 	CMP        $2,R1
 200cf60:	78 88 01 9c 	BZ         @0x0200d100    // 200d100 <__adddf3+0x21c>
 200cf64:	8c 18 94 2c 	LW         24(SP),R1     | LW         44(SP),R2
 200cf68:	b4 1c bc 20 	LW         28(SP),R6     | LW         32(SP),R7
 200cf6c:	a4 30 ac 34 	LW         48(SP),R4     | LW         52(SP),R5
 200cf70:	87 88 80 90 	MOV        R1,R0         | SUB        R2,R0
 200cf74:	78 90 02 14 	BLT        @0x0200d18c    // 200d18c <__adddf3+0x2a8>
 200cf78:	04 00 00 40 	CMP        $64,R0
 200cf7c:	78 b0 02 18 	BGE        @0x0200d198    // 200d198 <__adddf3+0x2b4>
 200cf80:	04 00 00 00 	CMP        $0,R0
 200cf84:	78 88 00 54 	BZ         @0x0200cfdc    // 200cfdc <__adddf3+0xf8>
 200cf88:	53 40 1f e0 	MOV        $-32+R0,R10
 200cf8c:	54 00 00 00 	CMP        $0,R10
 200cf90:	78 90 03 cc 	BLT        @0x0200d360    // 200d360 <__adddf3+0x47c>
 200cf94:	13 41 00 00 	MOV        R4,R2
 200cf98:	11 46 80 00 	LSR        R10,R2
 200cf9c:	cf 90 c6 00 	MOV        R2,R9         | CLR        R8
 200cfa0:	54 00 00 00 	CMP        $0,R10
 200cfa4:	78 90 03 e4 	BLT        @0x0200d38c    // 200d38c <__adddf3+0x4a8>
 200cfa8:	06 7f ff ff 	LDI        $-1,R0
 200cfac:	01 86 80 00 	LSL        R10,R0
 200cfb0:	97 80 9e 00 	MOV        R0,R2         | CLR        R3
 200cfb4:	19 03 ff ff 	XOR        $-1,R3
 200cfb8:	11 03 ff ff 	XOR        $-1,R2
 200cfbc:	a9 98 a1 90 	AND        R3,R5         | AND        R2,R4
 200cfc0:	03 41 00 00 	MOV        R4,R0
 200cfc4:	00 c5 40 00 	OR         R5,R0
 200cfc8:	06 00 00 00 	CLR        R0
 200cfcc:	00 e8 00 01 	OR.NZ      $1,R0
 200cfd0:	a6 00 af 80 	CLR        R4            | MOV        R0,R5
 200cfd4:	28 c6 40 00 	OR         R9,R5
 200cfd8:	20 c6 00 00 	OR         R8,R4
 200cfdc:	84 14 94 28 	LW         20(SP),R0     | LW         40(SP),R2
 200cfe0:	04 04 80 00 	CMP        R2,R0
 200cfe4:	78 88 01 c8 	BZ         @0x0200d1b0    // 200d1b0 <__adddf3+0x2cc>
 200cfe8:	97 a0 9f a8 	MOV        R4,R2         | MOV        R5,R3
 200cfec:	18 05 c0 00 	SUB        R7,R3
 200cff0:	10 18 00 01 	SUB.C      $1,R2
 200cff4:	90 b0 83 00 	SUB        R6,R2         | CMP        $0,R0
 200cff8:	78 a8 00 10 	BNZ        @0x0200d00c    // 200d00c <__adddf3+0x128>
 200cffc:	97 b0 9f b8 	MOV        R6,R2         | MOV        R7,R3
 200d000:	18 05 40 00 	SUB        R5,R3
 200d004:	10 18 00 01 	SUB.C      $1,R2
 200d008:	10 05 00 00 	SUB        R4,R2
 200d00c:	14 00 00 00 	CMP        $0,R2
 200d010:	78 90 02 4c 	BLT        @0x0200d260    // 200d260 <__adddf3+0x37c>
 200d014:	86 00 85 3c 	CLR        R0            | SW         R0,$60(SP)
 200d018:	0c c7 40 40 	SW         R1,$64(SP)
 200d01c:	14 c7 40 44 	SW         R2,$68(SP)
 200d020:	1c c7 40 48 	SW         R3,$72(SP)
 200d024:	b6 ff be ff 	LDI        $-1,R6        | LDI        $-1,R7
 200d028:	a7 90 af 98 	MOV        R2,R4         | MOV        R3,R5
 200d02c:	28 85 c0 00 	ADD        R7,R5
 200d030:	20 98 00 01 	ADD.C      $1,R4
 200d034:	20 85 80 00 	ADD        R6,R4
 200d038:	42 03 ff f0 	BREV       $-16,R8
 200d03c:	ce fe c3 a0 	LDI        $-2,R9        | CMP        R4,R8
 200d040:	4c 0d 40 00 	CMP.Z      R5,R9
 200d044:	78 98 01 88 	BC         @0x0200d1d0    // 200d1d0 <__adddf3+0x2ec>
 200d048:	18 84 c0 00 	ADD        R3,R3
 200d04c:	10 98 00 01 	ADD.C      $1,R2
 200d050:	92 90 8a 7f 	ADD        R2,R2         | ADD        $-1,R1
 200d054:	a7 90 af 98 	MOV        R2,R4         | MOV        R3,R5
 200d058:	28 85 c0 00 	ADD        R7,R5
 200d05c:	20 98 00 01 	ADD.C      $1,R4
 200d060:	20 85 80 00 	ADD        R6,R4
 200d064:	42 03 ff f0 	BREV       $-16,R8
 200d068:	ce fe c3 a0 	LDI        $-2,R9        | CMP        R4,R8
 200d06c:	78 98 00 08 	BC         @0x0200d078    // 200d078 <__adddf3+0x194>
 200d070:	4c 0d 40 00 	CMP.Z      R5,R9
 200d074:	78 bb ff d0 	BNC        @0x0200d048    // 200d048 <__adddf3+0x164>
 200d078:	14 c7 40 44 	SW         R2,$68(SP)
 200d07c:	1c c7 40 48 	SW         R3,$72(SP)
 200d080:	0c c7 40 40 	SW         R1,$64(SP)
 200d084:	86 03 85 38 	LDI        $3,R0         | SW         R0,$56(SP)
 200d088:	0b 43 40 38 	MOV        $56+SP,R1
 200d08c:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d090:	02 00 e6 6c 
 200d094:	04 87 40 4c 	LW         76(SP),R0
 200d098:	2c 87 40 50 	LW         80(SP),R5
 200d09c:	34 87 40 54 	LW         84(SP),R6
 200d0a0:	3c 87 40 58 	LW         88(SP),R7
 200d0a4:	44 87 40 5c 	LW         92(SP),R8
 200d0a8:	4c 87 40 60 	LW         96(SP),R9
 200d0ac:	54 87 40 64 	LW         100(SP),R10
 200d0b0:	5c 87 40 68 	LW         104(SP),R11
 200d0b4:	64 87 40 6c 	LW         108(SP),R12
 200d0b8:	68 80 00 70 	ADD        $112,SP
 200d0bc:	7b 40 00 00 	RTN
 200d0c0:	0c 00 00 02 	CMP        $2,R1
 200d0c4:	78 88 00 70 	BZ         @0x0200d138    // 200d138 <__adddf3+0x254>
 200d0c8:	0b 43 40 10 	MOV        $16+SP,R1
 200d0cc:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d0d0:	02 00 e6 6c 
 200d0d4:	04 87 40 4c 	LW         76(SP),R0
 200d0d8:	2c 87 40 50 	LW         80(SP),R5
 200d0dc:	34 87 40 54 	LW         84(SP),R6
 200d0e0:	3c 87 40 58 	LW         88(SP),R7
 200d0e4:	44 87 40 5c 	LW         92(SP),R8
 200d0e8:	4c 87 40 60 	LW         96(SP),R9
 200d0ec:	54 87 40 64 	LW         100(SP),R10
 200d0f0:	5c 87 40 68 	LW         104(SP),R11
 200d0f4:	64 87 40 6c 	LW         108(SP),R12
 200d0f8:	68 80 00 70 	ADD        $112,SP
 200d0fc:	7b 40 00 00 	RTN
 200d100:	0b 43 40 24 	MOV        $36+SP,R1
 200d104:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d108:	02 00 e6 6c 
 200d10c:	04 87 40 4c 	LW         76(SP),R0
 200d110:	2c 87 40 50 	LW         80(SP),R5
 200d114:	34 87 40 54 	LW         84(SP),R6
 200d118:	3c 87 40 58 	LW         88(SP),R7
 200d11c:	44 87 40 5c 	LW         92(SP),R8
 200d120:	4c 87 40 60 	LW         96(SP),R9
 200d124:	54 87 40 64 	LW         100(SP),R10
 200d128:	5c 87 40 68 	LW         104(SP),R11
 200d12c:	64 87 40 6c 	LW         108(SP),R12
 200d130:	68 80 00 70 	ADD        $112,SP
 200d134:	7b 40 00 00 	RTN
 200d138:	1e 00 00 14 	LDI        $20,R3
 200d13c:	13 43 40 10 	MOV        $16+SP,R2
 200d140:	0b 43 40 38 	MOV        $56+SP,R1
 200d144:	87 fa fc f8 	JSR        0x02007174     // 2007174 <memcpy>
 200d148:	02 00 71 74 
 200d14c:	84 14 8c 28 	LW         20(SP),R0     | LW         40(SP),R1
 200d150:	81 88 85 3c 	AND        R1,R0         | SW         R0,$60(SP)
 200d154:	0b 43 40 38 	MOV        $56+SP,R1
 200d158:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d15c:	02 00 e6 6c 
 200d160:	04 87 40 4c 	LW         76(SP),R0
 200d164:	2c 87 40 50 	LW         80(SP),R5
 200d168:	34 87 40 54 	LW         84(SP),R6
 200d16c:	3c 87 40 58 	LW         88(SP),R7
 200d170:	44 87 40 5c 	LW         92(SP),R8
 200d174:	4c 87 40 60 	LW         96(SP),R9
 200d178:	54 87 40 64 	LW         100(SP),R10
 200d17c:	5c 87 40 68 	LW         104(SP),R11
 200d180:	64 87 40 6c 	LW         108(SP),R12
 200d184:	68 80 00 70 	ADD        $112,SP
 200d188:	7b 40 00 00 	RTN
 200d18c:	9f 90 98 88 	MOV        R2,R3         | SUB        R1,R3
 200d190:	1c 00 00 40 	CMP        $64,R3
 200d194:	78 90 01 6c 	BLT        @0x0200d304    // 200d304 <__adddf3+0x420>
 200d198:	14 04 40 00 	CMP        R1,R2
 200d19c:	78 90 01 0c 	BLT        @0x0200d2ac    // 200d2ac <__adddf3+0x3c8>
 200d1a0:	8f 90 b6 00 	MOV        R2,R1         | CLR        R6
 200d1a4:	be 00 84 14 	CLR        R7            | LW         20(SP),R0
 200d1a8:	94 28 83 90 	LW         40(SP),R2     | CMP        R2,R0
 200d1ac:	78 ab fe 38 	BNZ        @0x0200cfe8    // 200cfe8 <__adddf3+0x104>
 200d1b0:	04 c7 40 3c 	SW         R0,$60(SP)
 200d1b4:	0c c7 40 40 	SW         R1,$64(SP)
 200d1b8:	97 a0 9f a8 	MOV        R4,R2         | MOV        R5,R3
 200d1bc:	18 85 c0 00 	ADD        R7,R3
 200d1c0:	10 98 00 01 	ADD.C      $1,R2
 200d1c4:	10 85 80 00 	ADD        R6,R2
 200d1c8:	14 c7 40 44 	SW         R2,$68(SP)
 200d1cc:	1c c7 40 48 	SW         R3,$72(SP)
 200d1d0:	86 03 85 38 	LDI        $3,R0         | SW         R0,$56(SP)
 200d1d4:	22 03 ff f8 	BREV       $-8,R4
 200d1d8:	ae ff a3 90 	LDI        $-1,R5        | CMP        R2,R4
 200d1dc:	78 98 00 08 	BC         @0x0200d1e8    // 200d1e8 <__adddf3+0x304>
 200d1e0:	2c 0c c0 00 	CMP.Z      R3,R5
 200d1e4:	78 b8 02 6c 	BNC        @0x0200d454    // 200d454 <__adddf3+0x570>
 200d1e8:	03 40 80 00 	MOV        R2,R0
 200d1ec:	01 80 00 1f 	LSL        $31,R0
 200d1f0:	33 40 c0 00 	MOV        R3,R6
 200d1f4:	31 40 00 01 	LSR        $1,R6
 200d1f8:	00 c5 80 00 	OR         R6,R0
 200d1fc:	af 80 87 90 	MOV        R0,R5         | MOV        R2,R0
 200d200:	01 40 00 01 	LSR        $1,R0
 200d204:	a7 80 b6 00 	MOV        R0,R4         | CLR        R6
 200d208:	be 01 99 b8 	LDI        $1,R7         | AND        R7,R3
 200d20c:	10 45 80 00 	AND        R6,R2
 200d210:	18 c5 40 00 	OR         R5,R3
 200d214:	10 c5 00 00 	OR         R4,R2
 200d218:	14 c7 40 44 	SW         R2,$68(SP)
 200d21c:	1c c7 40 48 	SW         R3,$72(SP)
 200d220:	08 80 00 01 	ADD        $1,R1
 200d224:	0c c7 40 40 	SW         R1,$64(SP)
 200d228:	0b 43 40 38 	MOV        $56+SP,R1
 200d22c:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d230:	02 00 e6 6c 
 200d234:	04 87 40 4c 	LW         76(SP),R0
 200d238:	2c 87 40 50 	LW         80(SP),R5
 200d23c:	34 87 40 54 	LW         84(SP),R6
 200d240:	3c 87 40 58 	LW         88(SP),R7
 200d244:	44 87 40 5c 	LW         92(SP),R8
 200d248:	4c 87 40 60 	LW         96(SP),R9
 200d24c:	54 87 40 64 	LW         100(SP),R10
 200d250:	5c 87 40 68 	LW         104(SP),R11
 200d254:	64 87 40 6c 	LW         108(SP),R12
 200d258:	68 80 00 70 	ADD        $112,SP
 200d25c:	7b 40 00 00 	RTN
 200d260:	86 01 85 3c 	LDI        $1,R0         | SW         R0,$60(SP)
 200d264:	0c c7 40 40 	SW         R1,$64(SP)
 200d268:	19 03 ff ff 	XOR        $-1,R3
 200d26c:	11 03 ff ff 	XOR        $-1,R2
 200d270:	18 80 00 01 	ADD        $1,R3
 200d274:	10 98 00 01 	ADD.C      $1,R2
 200d278:	14 c7 40 44 	SW         R2,$68(SP)
 200d27c:	1c c7 40 48 	SW         R3,$72(SP)
 200d280:	b6 ff be ff 	LDI        $-1,R6        | LDI        $-1,R7
 200d284:	a7 90 af 98 	MOV        R2,R4         | MOV        R3,R5
 200d288:	28 85 c0 00 	ADD        R7,R5
 200d28c:	20 98 00 01 	ADD.C      $1,R4
 200d290:	20 85 80 00 	ADD        R6,R4
 200d294:	42 03 ff f0 	BREV       $-16,R8
 200d298:	ce fe c3 a0 	LDI        $-2,R9        | CMP        R4,R8
 200d29c:	78 98 00 08 	BC         @0x0200d2a8    // 200d2a8 <__adddf3+0x3c4>
 200d2a0:	4c 0d 40 00 	CMP.Z      R5,R9
 200d2a4:	78 bb fd a0 	BNC        @0x0200d048    // 200d048 <__adddf3+0x164>
 200d2a8:	78 83 ff 24 	BRA        @0x0200d1d0    // 200d1d0 <__adddf3+0x2ec>
 200d2ac:	a6 00 ae 00 	CLR        R4            | CLR        R5
 200d2b0:	78 83 fd 28 	BRA        @0x0200cfdc    // 200cfdc <__adddf3+0xf8>
 200d2b4:	14 00 00 04 	CMP        $4,R2
 200d2b8:	78 ab fe 0c 	BNZ        @0x0200d0c8    // 200d0c8 <__adddf3+0x1e4>
 200d2bc:	8c 14 84 28 	LW         20(SP),R1     | LW         40(SP),R0
 200d2c0:	0c 04 00 00 	CMP        R0,R1
 200d2c4:	78 8b fe 00 	BZ         @0x0200d0c8    // 200d0c8 <__adddf3+0x1e4>
 200d2c8:	0a 03 00 40 	LDI        0x0200f318,R1  // 200f318 <__thenan_df>
 200d2cc:	0a 40 f3 18 
 200d2d0:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d2d4:	02 00 e6 6c 
 200d2d8:	04 87 40 4c 	LW         76(SP),R0
 200d2dc:	2c 87 40 50 	LW         80(SP),R5
 200d2e0:	34 87 40 54 	LW         84(SP),R6
 200d2e4:	3c 87 40 58 	LW         88(SP),R7
 200d2e8:	44 87 40 5c 	LW         92(SP),R8
 200d2ec:	4c 87 40 60 	LW         96(SP),R9
 200d2f0:	54 87 40 64 	LW         100(SP),R10
 200d2f4:	5c 87 40 68 	LW         104(SP),R11
 200d2f8:	64 87 40 6c 	LW         108(SP),R12
 200d2fc:	68 80 00 70 	ADD        $112,SP
 200d300:	7b 40 00 00 	RTN
 200d304:	53 40 df e0 	MOV        $-32+R3,R10
 200d308:	54 00 00 00 	CMP        $0,R10
 200d30c:	78 90 01 18 	BLT        @0x0200d428    // 200d428 <__adddf3+0x544>
 200d310:	03 41 80 00 	MOV        R6,R0
 200d314:	01 46 80 00 	LSR        R10,R0
 200d318:	cf 80 c6 00 	MOV        R0,R9         | CLR        R8
 200d31c:	54 00 00 00 	CMP        $0,R10
 200d320:	78 90 00 b4 	BLT        @0x0200d3d8    // 200d3d8 <__adddf3+0x4f4>
 200d324:	1e 7f ff ff 	LDI        $-1,R3
 200d328:	19 86 80 00 	LSL        R10,R3
 200d32c:	87 98 8e 00 	MOV        R3,R0         | CLR        R1
 200d330:	09 03 ff ff 	XOR        $-1,R1
 200d334:	01 03 ff ff 	XOR        $-1,R0
 200d338:	b9 88 b1 80 	AND        R1,R7         | AND        R0,R6
 200d33c:	03 41 80 00 	MOV        R6,R0
 200d340:	00 c5 c0 00 	OR         R7,R0
 200d344:	06 00 00 00 	CLR        R0
 200d348:	00 e8 00 01 	OR.NZ      $1,R0
 200d34c:	b6 00 bf 80 	CLR        R6            | MOV        R0,R7
 200d350:	38 c6 40 00 	OR         R9,R7
 200d354:	30 c6 00 00 	OR         R8,R6
 200d358:	0b 40 80 00 	MOV        R2,R1
 200d35c:	78 83 fc 7c 	BRA        @0x0200cfdc    // 200cfdc <__adddf3+0xf8>
 200d360:	13 41 00 00 	MOV        R4,R2
 200d364:	11 80 00 01 	LSL        $1,R2
 200d368:	9e 1f 98 80 	LDI        $31,R3        | SUB        R0,R3
 200d36c:	11 84 c0 00 	LSL        R3,R2
 200d370:	1b 41 40 00 	MOV        R5,R3
 200d374:	19 44 00 00 	LSR        R0,R3
 200d378:	10 c4 c0 00 	OR         R3,R2
 200d37c:	cf 90 97 a0 	MOV        R2,R9         | MOV        R4,R2
 200d380:	11 44 00 00 	LSR        R0,R2
 200d384:	43 40 80 00 	MOV        R2,R8
 200d388:	78 83 fc 14 	BRA        @0x0200cfa0    // 200cfa0 <__adddf3+0xbc>
 200d38c:	de ff 96 1f 	LDI        $-1,R11       | LDI        $31,R2
 200d390:	10 04 00 00 	SUB        R0,R2
 200d394:	52 03 ff fe 	BREV       $-2,R10
 200d398:	51 44 80 00 	LSR        R2,R10
 200d39c:	66 7f ff ff 	LDI        $-1,R12
 200d3a0:	61 84 00 00 	LSL        R0,R12
 200d3a4:	50 c7 00 00 	OR         R12,R10
 200d3a8:	97 d0 9f e0 	MOV        R10,R2        | MOV        R12,R3
 200d3ac:	19 03 ff ff 	XOR        $-1,R3
 200d3b0:	11 03 ff ff 	XOR        $-1,R2
 200d3b4:	a9 98 a1 90 	AND        R3,R5         | AND        R2,R4
 200d3b8:	03 41 00 00 	MOV        R4,R0
 200d3bc:	00 c5 40 00 	OR         R5,R0
 200d3c0:	06 00 00 00 	CLR        R0
 200d3c4:	00 e8 00 01 	OR.NZ      $1,R0
 200d3c8:	a6 00 af 80 	CLR        R4            | MOV        R0,R5
 200d3cc:	28 c6 40 00 	OR         R9,R5
 200d3d0:	20 c6 00 00 	OR         R8,R4
 200d3d4:	78 83 fc 04 	BRA        @0x0200cfdc    // 200cfdc <__adddf3+0xf8>
 200d3d8:	de ff 86 1f 	LDI        $-1,R11       | LDI        $31,R0
 200d3dc:	00 04 c0 00 	SUB        R3,R0
 200d3e0:	52 03 ff fe 	BREV       $-2,R10
 200d3e4:	51 44 00 00 	LSR        R0,R10
 200d3e8:	66 7f ff ff 	LDI        $-1,R12
 200d3ec:	61 84 c0 00 	LSL        R3,R12
 200d3f0:	50 c7 00 00 	OR         R12,R10
 200d3f4:	87 d0 8f e0 	MOV        R10,R0        | MOV        R12,R1
 200d3f8:	09 03 ff ff 	XOR        $-1,R1
 200d3fc:	01 03 ff ff 	XOR        $-1,R0
 200d400:	b9 88 b1 80 	AND        R1,R7         | AND        R0,R6
 200d404:	03 41 80 00 	MOV        R6,R0
 200d408:	00 c5 c0 00 	OR         R7,R0
 200d40c:	06 00 00 00 	CLR        R0
 200d410:	00 e8 00 01 	OR.NZ      $1,R0
 200d414:	b6 00 bf 80 	CLR        R6            | MOV        R0,R7
 200d418:	38 c6 40 00 	OR         R9,R7
 200d41c:	30 c6 00 00 	OR         R8,R6
 200d420:	0b 40 80 00 	MOV        R2,R1
 200d424:	78 83 fb b4 	BRA        @0x0200cfdc    // 200cfdc <__adddf3+0xf8>
 200d428:	03 41 80 00 	MOV        R6,R0
 200d42c:	01 80 00 01 	LSL        $1,R0
 200d430:	8e 1f 88 98 	LDI        $31,R1        | SUB        R3,R1
 200d434:	01 84 40 00 	LSL        R1,R0
 200d438:	0b 41 c0 00 	MOV        R7,R1
 200d43c:	09 44 c0 00 	LSR        R3,R1
 200d440:	00 c4 40 00 	OR         R1,R0
 200d444:	cf 80 87 b0 	MOV        R0,R9         | MOV        R6,R0
 200d448:	01 44 c0 00 	LSR        R3,R0
 200d44c:	43 40 00 00 	MOV        R0,R8
 200d450:	78 83 fe c8 	BRA        @0x0200d31c    // 200d31c <__adddf3+0x438>
 200d454:	0b 43 40 38 	MOV        $56+SP,R1
 200d458:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d45c:	02 00 e6 6c 
 200d460:	04 87 40 4c 	LW         76(SP),R0
 200d464:	2c 87 40 50 	LW         80(SP),R5
 200d468:	34 87 40 54 	LW         84(SP),R6
 200d46c:	3c 87 40 58 	LW         88(SP),R7
 200d470:	44 87 40 5c 	LW         92(SP),R8
 200d474:	4c 87 40 60 	LW         96(SP),R9
 200d478:	54 87 40 64 	LW         100(SP),R10
 200d47c:	5c 87 40 68 	LW         104(SP),R11
 200d480:	64 87 40 6c 	LW         108(SP),R12
 200d484:	68 80 00 70 	ADD        $112,SP
 200d488:	7b 40 00 00 	RTN

0200d48c <__subdf3>:
 200d48c:	68 00 00 74 	SUB        $116,SP
 200d490:	04 c7 40 50 	SW         R0,$80(SP)
 200d494:	2c c7 40 54 	SW         R5,$84(SP)
 200d498:	34 c7 40 58 	SW         R6,$88(SP)
 200d49c:	3c c7 40 5c 	SW         R7,$92(SP)
 200d4a0:	44 c7 40 60 	SW         R8,$96(SP)
 200d4a4:	4c c7 40 64 	SW         R9,$100(SP)
 200d4a8:	54 c7 40 68 	SW         R10,$104(SP)
 200d4ac:	5c c7 40 6c 	SW         R11,$108(SP)
 200d4b0:	64 c7 40 70 	SW         R12,$112(SP)
 200d4b4:	8d 04 95 08 	SW         R1,$4(SP)     | SW         R2,$8(SP)
 200d4b8:	9d 0c a5 10 	SW         R3,$12(SP)    | SW         R4,$16(SP)
 200d4bc:	13 43 40 14 	MOV        $20+SP,R2
 200d4c0:	0b 43 40 04 	MOV        $4+SP,R1
 200d4c4:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200d4c8:	02 00 ea 68 
 200d4cc:	13 43 40 28 	MOV        $40+SP,R2
 200d4d0:	0b 43 40 0c 	MOV        $12+SP,R1
 200d4d4:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200d4d8:	02 00 ea 68 
 200d4dc:	2c 87 40 2c 	LW         44(SP),R5
 200d4e0:	29 00 00 01 	XOR        $1,R5
 200d4e4:	ad 2c 84 14 	SW         R5,$44(SP)    | LW         20(SP),R0
 200d4e8:	04 00 00 02 	CMP        $2,R0
 200d4ec:	78 98 01 80 	BC         @0x0200d670    // 200d670 <__subdf3+0x1e4>
 200d4f0:	8c 28 8b 02 	LW         40(SP),R1     | CMP        $2,R1
 200d4f4:	78 98 01 b0 	BC         @0x0200d6a8    // 200d6a8 <__subdf3+0x21c>
 200d4f8:	04 00 00 04 	CMP        $4,R0
 200d4fc:	78 88 03 74 	BZ         @0x0200d874    // 200d874 <__subdf3+0x3e8>
 200d500:	0c 00 00 04 	CMP        $4,R1
 200d504:	78 88 01 a0 	BZ         @0x0200d6a8    // 200d6a8 <__subdf3+0x21c>
 200d508:	0c 00 00 02 	CMP        $2,R1
 200d50c:	78 88 01 58 	BZ         @0x0200d668    // 200d668 <__subdf3+0x1dc>
 200d510:	04 00 00 02 	CMP        $2,R0
 200d514:	78 88 01 90 	BZ         @0x0200d6a8    // 200d6a8 <__subdf3+0x21c>
 200d518:	a4 1c d4 30 	LW         28(SP),R4     | LW         48(SP),R10
 200d51c:	84 20 8c 24 	LW         32(SP),R0     | LW         36(SP),R1
 200d520:	94 34 9c 38 	LW         52(SP),R2     | LW         56(SP),R3
 200d524:	df a0 d8 d0 	MOV        R4,R11        | SUB        R10,R11
 200d528:	78 90 02 08 	BLT        @0x0200d734    // 200d734 <__subdf3+0x2a8>
 200d52c:	5c 00 00 40 	CMP        $64,R11
 200d530:	78 b0 02 0c 	BGE        @0x0200d740    // 200d740 <__subdf3+0x2b4>
 200d534:	5c 00 00 00 	CMP        $0,R11
 200d538:	78 88 00 54 	BZ         @0x0200d590    // 200d590 <__subdf3+0x104>
 200d53c:	53 42 df e0 	MOV        $-32+R11,R10
 200d540:	54 00 00 00 	CMP        $0,R10
 200d544:	78 90 03 d8 	BLT        @0x0200d920    // 200d920 <__subdf3+0x494>
 200d548:	33 40 80 00 	MOV        R2,R6
 200d54c:	31 46 80 00 	LSR        R10,R6
 200d550:	cf b0 c6 00 	MOV        R6,R9         | CLR        R8
 200d554:	54 00 00 00 	CMP        $0,R10
 200d558:	78 90 03 f0 	BLT        @0x0200d94c    // 200d94c <__subdf3+0x4c0>
 200d55c:	5e 7f ff ff 	LDI        $-1,R11
 200d560:	59 86 80 00 	LSL        R10,R11
 200d564:	b7 d8 be 00 	MOV        R11,R6        | CLR        R7
 200d568:	39 03 ff ff 	XOR        $-1,R7
 200d56c:	31 03 ff ff 	XOR        $-1,R6
 200d570:	b9 98 b1 90 	AND        R3,R7         | AND        R2,R6
 200d574:	13 41 80 00 	MOV        R6,R2
 200d578:	10 c5 c0 00 	OR         R7,R2
 200d57c:	36 00 00 00 	CLR        R6
 200d580:	30 e8 00 01 	OR.NZ      $1,R6
 200d584:	96 00 9f b0 	CLR        R2            | MOV        R6,R3
 200d588:	18 c6 40 00 	OR         R9,R3
 200d58c:	10 c6 00 00 	OR         R8,R2
 200d590:	b4 18 ab b0 	LW         24(SP),R6     | CMP        R6,R5
 200d594:	78 88 01 c0 	BZ         @0x0200d758    // 200d758 <__subdf3+0x2cc>
 200d598:	34 00 00 00 	CMP        $0,R6
 200d59c:	78 88 02 68 	BZ         @0x0200d808    // 200d808 <__subdf3+0x37c>
 200d5a0:	18 04 40 00 	SUB        R1,R3
 200d5a4:	10 18 00 01 	SUB.C      $1,R2
 200d5a8:	90 80 b7 90 	SUB        R0,R2         | MOV        R2,R6
 200d5ac:	3b 40 c0 00 	MOV        R3,R7
 200d5b0:	34 00 00 00 	CMP        $0,R6
 200d5b4:	78 90 02 64 	BLT        @0x0200d81c    // 200d81c <__subdf3+0x390>
 200d5b8:	06 00 00 00 	CLR        R0
 200d5bc:	04 c7 40 40 	SW         R0,$64(SP)
 200d5c0:	24 c7 40 44 	SW         R4,$68(SP)
 200d5c4:	34 c7 40 48 	SW         R6,$72(SP)
 200d5c8:	3c c7 40 4c 	SW         R7,$76(SP)
 200d5cc:	96 ff 9e ff 	LDI        $-1,R2        | LDI        $-1,R3
 200d5d0:	87 b0 8f b8 	MOV        R6,R0         | MOV        R7,R1
 200d5d4:	08 84 c0 00 	ADD        R3,R1
 200d5d8:	00 98 00 01 	ADD.C      $1,R0
 200d5dc:	00 84 80 00 	ADD        R2,R0
 200d5e0:	42 03 ff f0 	BREV       $-16,R8
 200d5e4:	ce fe c3 80 	LDI        $-2,R9        | CMP        R0,R8
 200d5e8:	4c 0c 40 00 	CMP.Z      R1,R9
 200d5ec:	78 98 01 88 	BC         @0x0200d778    // 200d778 <__subdf3+0x2ec>
 200d5f0:	38 85 c0 00 	ADD        R7,R7
 200d5f4:	30 98 00 01 	ADD.C      $1,R6
 200d5f8:	b2 b0 a2 7f 	ADD        R6,R6         | ADD        $-1,R4
 200d5fc:	87 b0 8f b8 	MOV        R6,R0         | MOV        R7,R1
 200d600:	08 84 c0 00 	ADD        R3,R1
 200d604:	00 98 00 01 	ADD.C      $1,R0
 200d608:	00 84 80 00 	ADD        R2,R0
 200d60c:	42 03 ff f0 	BREV       $-16,R8
 200d610:	ce fe c3 80 	LDI        $-2,R9        | CMP        R0,R8
 200d614:	78 98 00 08 	BC         @0x0200d620    // 200d620 <__subdf3+0x194>
 200d618:	4c 0c 40 00 	CMP.Z      R1,R9
 200d61c:	78 bb ff d0 	BNC        @0x0200d5f0    // 200d5f0 <__subdf3+0x164>
 200d620:	34 c7 40 48 	SW         R6,$72(SP)
 200d624:	3c c7 40 4c 	SW         R7,$76(SP)
 200d628:	24 c7 40 44 	SW         R4,$68(SP)
 200d62c:	86 03 85 3c 	LDI        $3,R0         | SW         R0,$60(SP)
 200d630:	0b 43 40 3c 	MOV        $60+SP,R1
 200d634:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d638:	02 00 e6 6c 
 200d63c:	04 87 40 50 	LW         80(SP),R0
 200d640:	2c 87 40 54 	LW         84(SP),R5
 200d644:	34 87 40 58 	LW         88(SP),R6
 200d648:	3c 87 40 5c 	LW         92(SP),R7
 200d64c:	44 87 40 60 	LW         96(SP),R8
 200d650:	4c 87 40 64 	LW         100(SP),R9
 200d654:	54 87 40 68 	LW         104(SP),R10
 200d658:	5c 87 40 6c 	LW         108(SP),R11
 200d65c:	64 87 40 70 	LW         112(SP),R12
 200d660:	68 80 00 74 	ADD        $116,SP
 200d664:	7b 40 00 00 	RTN
 200d668:	04 00 00 02 	CMP        $2,R0
 200d66c:	78 88 00 70 	BZ         @0x0200d6e0    // 200d6e0 <__subdf3+0x254>
 200d670:	0b 43 40 14 	MOV        $20+SP,R1
 200d674:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d678:	02 00 e6 6c 
 200d67c:	04 87 40 50 	LW         80(SP),R0
 200d680:	2c 87 40 54 	LW         84(SP),R5
 200d684:	34 87 40 58 	LW         88(SP),R6
 200d688:	3c 87 40 5c 	LW         92(SP),R7
 200d68c:	44 87 40 60 	LW         96(SP),R8
 200d690:	4c 87 40 64 	LW         100(SP),R9
 200d694:	54 87 40 68 	LW         104(SP),R10
 200d698:	5c 87 40 6c 	LW         108(SP),R11
 200d69c:	64 87 40 70 	LW         112(SP),R12
 200d6a0:	68 80 00 74 	ADD        $116,SP
 200d6a4:	7b 40 00 00 	RTN
 200d6a8:	0b 43 40 28 	MOV        $40+SP,R1
 200d6ac:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d6b0:	02 00 e6 6c 
 200d6b4:	04 87 40 50 	LW         80(SP),R0
 200d6b8:	2c 87 40 54 	LW         84(SP),R5
 200d6bc:	34 87 40 58 	LW         88(SP),R6
 200d6c0:	3c 87 40 5c 	LW         92(SP),R7
 200d6c4:	44 87 40 60 	LW         96(SP),R8
 200d6c8:	4c 87 40 64 	LW         100(SP),R9
 200d6cc:	54 87 40 68 	LW         104(SP),R10
 200d6d0:	5c 87 40 6c 	LW         108(SP),R11
 200d6d4:	64 87 40 70 	LW         112(SP),R12
 200d6d8:	68 80 00 74 	ADD        $116,SP
 200d6dc:	7b 40 00 00 	RTN
 200d6e0:	1e 00 00 14 	LDI        $20,R3
 200d6e4:	13 43 40 14 	MOV        $20+SP,R2
 200d6e8:	0b 43 40 3c 	MOV        $60+SP,R1
 200d6ec:	87 fa fc f8 	JSR        0x02007174     // 2007174 <memcpy>
 200d6f0:	02 00 71 74 
 200d6f4:	84 18 81 a8 	LW         24(SP),R0     | AND        R5,R0
 200d6f8:	04 c7 40 40 	SW         R0,$64(SP)
 200d6fc:	0b 43 40 3c 	MOV        $60+SP,R1
 200d700:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d704:	02 00 e6 6c 
 200d708:	04 87 40 50 	LW         80(SP),R0
 200d70c:	2c 87 40 54 	LW         84(SP),R5
 200d710:	34 87 40 58 	LW         88(SP),R6
 200d714:	3c 87 40 5c 	LW         92(SP),R7
 200d718:	44 87 40 60 	LW         96(SP),R8
 200d71c:	4c 87 40 64 	LW         100(SP),R9
 200d720:	54 87 40 68 	LW         104(SP),R10
 200d724:	5c 87 40 6c 	LW         108(SP),R11
 200d728:	64 87 40 70 	LW         112(SP),R12
 200d72c:	68 80 00 74 	ADD        $116,SP
 200d730:	7b 40 00 00 	RTN
 200d734:	df d0 d8 a0 	MOV        R10,R11       | SUB        R4,R11
 200d738:	5c 00 00 40 	CMP        $64,R11
 200d73c:	78 90 01 84 	BLT        @0x0200d8c4    // 200d8c4 <__subdf3+0x438>
 200d740:	54 05 00 00 	CMP        R4,R10
 200d744:	78 90 01 24 	BLT        @0x0200d86c    // 200d86c <__subdf3+0x3e0>
 200d748:	a7 d0 86 00 	MOV        R10,R4        | CLR        R0
 200d74c:	8e 00 b4 18 	CLR        R1            | LW         24(SP),R6
 200d750:	2c 05 80 00 	CMP        R6,R5
 200d754:	78 ab fe 40 	BNZ        @0x0200d598    // 200d598 <__subdf3+0x10c>
 200d758:	2c c7 40 40 	SW         R5,$64(SP)
 200d75c:	24 c7 40 44 	SW         R4,$68(SP)
 200d760:	18 84 40 00 	ADD        R1,R3
 200d764:	10 98 00 01 	ADD.C      $1,R2
 200d768:	92 80 b7 90 	ADD        R0,R2         | MOV        R2,R6
 200d76c:	3b 40 c0 00 	MOV        R3,R7
 200d770:	14 c7 40 48 	SW         R2,$72(SP)
 200d774:	1c c7 40 4c 	SW         R3,$76(SP)
 200d778:	86 03 85 3c 	LDI        $3,R0         | SW         R0,$60(SP)
 200d77c:	02 03 ff f8 	BREV       $-8,R0
 200d780:	8e ff 83 b0 	LDI        $-1,R1        | CMP        R6,R0
 200d784:	78 98 00 08 	BC         @0x0200d790    // 200d790 <__subdf3+0x304>
 200d788:	0c 0d c0 00 	CMP.Z      R7,R1
 200d78c:	78 b8 02 9c 	BNC        @0x0200da2c    // 200da2c <__subdf3+0x5a0>
 200d790:	13 41 80 00 	MOV        R6,R2
 200d794:	11 80 00 1f 	LSL        $31,R2
 200d798:	1b 41 c0 00 	MOV        R7,R3
 200d79c:	19 40 00 01 	LSR        $1,R3
 200d7a0:	10 c4 c0 00 	OR         R3,R2
 200d7a4:	8f 90 97 b0 	MOV        R2,R1         | MOV        R6,R2
 200d7a8:	11 40 00 01 	LSR        $1,R2
 200d7ac:	87 90 96 00 	MOV        R2,R0         | CLR        R2
 200d7b0:	9e 01 b9 98 	LDI        $1,R3         | AND        R3,R7
 200d7b4:	30 44 80 00 	AND        R2,R6
 200d7b8:	38 c4 40 00 	OR         R1,R7
 200d7bc:	30 c4 00 00 	OR         R0,R6
 200d7c0:	34 c7 40 48 	SW         R6,$72(SP)
 200d7c4:	3c c7 40 4c 	SW         R7,$76(SP)
 200d7c8:	20 80 00 01 	ADD        $1,R4
 200d7cc:	24 c7 40 44 	SW         R4,$68(SP)
 200d7d0:	0b 43 40 3c 	MOV        $60+SP,R1
 200d7d4:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d7d8:	02 00 e6 6c 
 200d7dc:	04 87 40 50 	LW         80(SP),R0
 200d7e0:	2c 87 40 54 	LW         84(SP),R5
 200d7e4:	34 87 40 58 	LW         88(SP),R6
 200d7e8:	3c 87 40 5c 	LW         92(SP),R7
 200d7ec:	44 87 40 60 	LW         96(SP),R8
 200d7f0:	4c 87 40 64 	LW         100(SP),R9
 200d7f4:	54 87 40 68 	LW         104(SP),R10
 200d7f8:	5c 87 40 6c 	LW         108(SP),R11
 200d7fc:	64 87 40 70 	LW         112(SP),R12
 200d800:	68 80 00 74 	ADD        $116,SP
 200d804:	7b 40 00 00 	RTN
 200d808:	08 04 c0 00 	SUB        R3,R1
 200d80c:	00 18 00 01 	SUB.C      $1,R0
 200d810:	80 90 b7 80 	SUB        R2,R0         | MOV        R0,R6
 200d814:	3b 40 40 00 	MOV        R1,R7
 200d818:	78 83 fd 94 	BRA        @0x0200d5b0    // 200d5b0 <__subdf3+0x124>
 200d81c:	06 00 00 01 	LDI        $1,R0
 200d820:	04 c7 40 40 	SW         R0,$64(SP)
 200d824:	24 c7 40 44 	SW         R4,$68(SP)
 200d828:	39 03 ff ff 	XOR        $-1,R7
 200d82c:	31 03 ff ff 	XOR        $-1,R6
 200d830:	38 80 00 01 	ADD        $1,R7
 200d834:	30 98 00 01 	ADD.C      $1,R6
 200d838:	34 c7 40 48 	SW         R6,$72(SP)
 200d83c:	3c c7 40 4c 	SW         R7,$76(SP)
 200d840:	96 ff 9e ff 	LDI        $-1,R2        | LDI        $-1,R3
 200d844:	87 b0 8f b8 	MOV        R6,R0         | MOV        R7,R1
 200d848:	08 84 c0 00 	ADD        R3,R1
 200d84c:	00 98 00 01 	ADD.C      $1,R0
 200d850:	00 84 80 00 	ADD        R2,R0
 200d854:	42 03 ff f0 	BREV       $-16,R8
 200d858:	ce fe c3 80 	LDI        $-2,R9        | CMP        R0,R8
 200d85c:	78 98 00 08 	BC         @0x0200d868    // 200d868 <__subdf3+0x3dc>
 200d860:	4c 0c 40 00 	CMP.Z      R1,R9
 200d864:	78 bb fd 88 	BNC        @0x0200d5f0    // 200d5f0 <__subdf3+0x164>
 200d868:	78 83 ff 0c 	BRA        @0x0200d778    // 200d778 <__subdf3+0x2ec>
 200d86c:	96 00 9e 00 	CLR        R2            | CLR        R3
 200d870:	78 83 fd 1c 	BRA        @0x0200d590    // 200d590 <__subdf3+0x104>
 200d874:	0c 00 00 04 	CMP        $4,R1
 200d878:	78 ab fd f4 	BNZ        @0x0200d670    // 200d670 <__subdf3+0x1e4>
 200d87c:	04 87 40 18 	LW         24(SP),R0
 200d880:	0a 03 00 40 	LDI        0x0200f318,R1  // 200f318 <__thenan_df>
 200d884:	0a 40 f3 18 
 200d888:	2c 04 00 00 	CMP        R0,R5
 200d88c:	78 8b fd e0 	BZ         @0x0200d670    // 200d670 <__subdf3+0x1e4>
 200d890:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200d894:	02 00 e6 6c 
 200d898:	04 87 40 50 	LW         80(SP),R0
 200d89c:	2c 87 40 54 	LW         84(SP),R5
 200d8a0:	34 87 40 58 	LW         88(SP),R6
 200d8a4:	3c 87 40 5c 	LW         92(SP),R7
 200d8a8:	44 87 40 60 	LW         96(SP),R8
 200d8ac:	4c 87 40 64 	LW         100(SP),R9
 200d8b0:	54 87 40 68 	LW         104(SP),R10
 200d8b4:	5c 87 40 6c 	LW         108(SP),R11
 200d8b8:	64 87 40 70 	LW         112(SP),R12
 200d8bc:	68 80 00 74 	ADD        $116,SP
 200d8c0:	7b 40 00 00 	RTN
 200d8c4:	23 42 df e0 	MOV        $-32+R11,R4
 200d8c8:	24 00 00 00 	CMP        $0,R4
 200d8cc:	78 90 01 30 	BLT        @0x0200da00    // 200da00 <__subdf3+0x574>
 200d8d0:	33 40 00 00 	MOV        R0,R6
 200d8d4:	31 45 00 00 	LSR        R4,R6
 200d8d8:	cf b0 c6 00 	MOV        R6,R9         | CLR        R8
 200d8dc:	24 00 00 00 	CMP        $0,R4
 200d8e0:	78 90 00 c0 	BLT        @0x0200d9a4    // 200d9a4 <__subdf3+0x518>
 200d8e4:	5e 7f ff ff 	LDI        $-1,R11
 200d8e8:	59 85 00 00 	LSL        R4,R11
 200d8ec:	b7 d8 be 00 	MOV        R11,R6        | CLR        R7
 200d8f0:	39 03 ff ff 	XOR        $-1,R7
 200d8f4:	31 03 ff ff 	XOR        $-1,R6
 200d8f8:	b9 88 b1 80 	AND        R1,R7         | AND        R0,R6
 200d8fc:	03 41 80 00 	MOV        R6,R0
 200d900:	00 c5 c0 00 	OR         R7,R0
 200d904:	26 00 00 00 	CLR        R4
 200d908:	20 e8 00 01 	OR.NZ      $1,R4
 200d90c:	86 00 8f a0 	CLR        R0            | MOV        R4,R1
 200d910:	08 c6 40 00 	OR         R9,R1
 200d914:	00 c6 00 00 	OR         R8,R0
 200d918:	23 42 80 00 	MOV        R10,R4
 200d91c:	78 83 fc 70 	BRA        @0x0200d590    // 200d590 <__subdf3+0x104>
 200d920:	33 40 80 00 	MOV        R2,R6
 200d924:	31 80 00 01 	LSL        $1,R6
 200d928:	be 1f b8 d8 	LDI        $31,R7        | SUB        R11,R7
 200d92c:	31 85 c0 00 	LSL        R7,R6
 200d930:	3b 40 c0 00 	MOV        R3,R7
 200d934:	39 46 c0 00 	LSR        R11,R7
 200d938:	30 c5 c0 00 	OR         R7,R6
 200d93c:	cf b0 b7 90 	MOV        R6,R9         | MOV        R2,R6
 200d940:	31 46 c0 00 	LSR        R11,R6
 200d944:	43 41 80 00 	MOV        R6,R8
 200d948:	78 83 fc 08 	BRA        @0x0200d554    // 200d554 <__subdf3+0xc8>
 200d94c:	e6 ff b6 1f 	LDI        $-1,R12       | LDI        $31,R6
 200d950:	30 06 c0 00 	SUB        R11,R6
 200d954:	52 03 ff fe 	BREV       $-2,R10
 200d958:	51 45 80 00 	LSR        R6,R10
 200d95c:	d5 00 d6 ff 	SW         R10,(SP)      | LDI        $-1,R10
 200d960:	51 86 c0 00 	LSL        R11,R10
 200d964:	b7 d0 d4 00 	MOV        R10,R6        | LW         (SP),R10
 200d968:	50 c5 80 00 	OR         R6,R10
 200d96c:	33 42 80 00 	MOV        R10,R6
 200d970:	61 86 c0 00 	LSL        R11,R12
 200d974:	3b 43 00 00 	MOV        R12,R7
 200d978:	39 03 ff ff 	XOR        $-1,R7
 200d97c:	31 03 ff ff 	XOR        $-1,R6
 200d980:	b9 98 b1 90 	AND        R3,R7         | AND        R2,R6
 200d984:	13 41 80 00 	MOV        R6,R2
 200d988:	10 c5 c0 00 	OR         R7,R2
 200d98c:	36 00 00 00 	CLR        R6
 200d990:	30 e8 00 01 	OR.NZ      $1,R6
 200d994:	96 00 9f b0 	CLR        R2            | MOV        R6,R3
 200d998:	18 c6 40 00 	OR         R9,R3
 200d99c:	10 c6 00 00 	OR         R8,R2
 200d9a0:	78 83 fb ec 	BRA        @0x0200d590    // 200d590 <__subdf3+0x104>
 200d9a4:	e6 ff b6 1f 	LDI        $-1,R12       | LDI        $31,R6
 200d9a8:	30 06 c0 00 	SUB        R11,R6
 200d9ac:	22 03 ff fe 	BREV       $-2,R4
 200d9b0:	21 45 80 00 	LSR        R6,R4
 200d9b4:	a5 00 a6 ff 	SW         R4,(SP)       | LDI        $-1,R4
 200d9b8:	21 86 c0 00 	LSL        R11,R4
 200d9bc:	b7 a0 a4 00 	MOV        R4,R6         | LW         (SP),R4
 200d9c0:	20 c5 80 00 	OR         R6,R4
 200d9c4:	33 41 00 00 	MOV        R4,R6
 200d9c8:	61 86 c0 00 	LSL        R11,R12
 200d9cc:	3b 43 00 00 	MOV        R12,R7
 200d9d0:	39 03 ff ff 	XOR        $-1,R7
 200d9d4:	31 03 ff ff 	XOR        $-1,R6
 200d9d8:	b9 88 b1 80 	AND        R1,R7         | AND        R0,R6
 200d9dc:	03 41 80 00 	MOV        R6,R0
 200d9e0:	00 c5 c0 00 	OR         R7,R0
 200d9e4:	26 00 00 00 	CLR        R4
 200d9e8:	20 e8 00 01 	OR.NZ      $1,R4
 200d9ec:	86 00 8f a0 	CLR        R0            | MOV        R4,R1
 200d9f0:	08 c6 40 00 	OR         R9,R1
 200d9f4:	00 c6 00 00 	OR         R8,R0
 200d9f8:	23 42 80 00 	MOV        R10,R4
 200d9fc:	78 83 fb 90 	BRA        @0x0200d590    // 200d590 <__subdf3+0x104>
 200da00:	33 40 00 00 	MOV        R0,R6
 200da04:	31 80 00 01 	LSL        $1,R6
 200da08:	be 1f b8 d8 	LDI        $31,R7        | SUB        R11,R7
 200da0c:	31 85 c0 00 	LSL        R7,R6
 200da10:	3b 40 40 00 	MOV        R1,R7
 200da14:	39 46 c0 00 	LSR        R11,R7
 200da18:	30 c5 c0 00 	OR         R7,R6
 200da1c:	cf b0 b7 80 	MOV        R6,R9         | MOV        R0,R6
 200da20:	31 46 c0 00 	LSR        R11,R6
 200da24:	43 41 80 00 	MOV        R6,R8
 200da28:	78 83 fe b0 	BRA        @0x0200d8dc    // 200d8dc <__subdf3+0x450>
 200da2c:	0b 43 40 3c 	MOV        $60+SP,R1
 200da30:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200da34:	02 00 e6 6c 
 200da38:	04 87 40 50 	LW         80(SP),R0
 200da3c:	2c 87 40 54 	LW         84(SP),R5
 200da40:	34 87 40 58 	LW         88(SP),R6
 200da44:	3c 87 40 5c 	LW         92(SP),R7
 200da48:	44 87 40 60 	LW         96(SP),R8
 200da4c:	4c 87 40 64 	LW         100(SP),R9
 200da50:	54 87 40 68 	LW         104(SP),R10
 200da54:	5c 87 40 6c 	LW         108(SP),R11
 200da58:	64 87 40 70 	LW         112(SP),R12
 200da5c:	68 80 00 74 	ADD        $116,SP
 200da60:	7b 40 00 00 	RTN

0200da64 <__muldf3>:
 200da64:	68 00 00 80 	SUB        $128,SP
 200da68:	04 c7 40 5c 	SW         R0,$92(SP)
 200da6c:	2c c7 40 60 	SW         R5,$96(SP)
 200da70:	34 c7 40 64 	SW         R6,$100(SP)
 200da74:	3c c7 40 68 	SW         R7,$104(SP)
 200da78:	44 c7 40 6c 	SW         R8,$108(SP)
 200da7c:	4c c7 40 70 	SW         R9,$112(SP)
 200da80:	54 c7 40 74 	SW         R10,$116(SP)
 200da84:	5c c7 40 78 	SW         R11,$120(SP)
 200da88:	64 c7 40 7c 	SW         R12,$124(SP)
 200da8c:	8d 10 95 14 	SW         R1,$16(SP)    | SW         R2,$20(SP)
 200da90:	9d 18 a5 1c 	SW         R3,$24(SP)    | SW         R4,$28(SP)
 200da94:	13 43 40 20 	MOV        $32+SP,R2
 200da98:	0b 43 40 10 	MOV        $16+SP,R1
 200da9c:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200daa0:	02 00 ea 68 
 200daa4:	13 43 40 34 	MOV        $52+SP,R2
 200daa8:	0b 43 40 18 	MOV        $24+SP,R1
 200daac:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200dab0:	02 00 ea 68 
 200dab4:	84 20 83 02 	LW         32(SP),R0     | CMP        $2,R0
 200dab8:	78 b8 00 48 	BNC        @0x0200db04    // 200db04 <__muldf3+0xa0>
 200dabc:	8c 24 84 38 	LW         36(SP),R1     | LW         56(SP),R0
 200dac0:	8b 80 86 00 	CMP        R0,R1         | CLR        R0
 200dac4:	00 e8 00 01 	OR.NZ      $1,R0
 200dac8:	04 c7 40 24 	SW         R0,$36(SP)
 200dacc:	0b 43 40 20 	MOV        $32+SP,R1
 200dad0:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200dad4:	02 00 e6 6c 
 200dad8:	04 87 40 5c 	LW         92(SP),R0
 200dadc:	2c 87 40 60 	LW         96(SP),R5
 200dae0:	34 87 40 64 	LW         100(SP),R6
 200dae4:	3c 87 40 68 	LW         104(SP),R7
 200dae8:	44 87 40 6c 	LW         108(SP),R8
 200daec:	4c 87 40 70 	LW         112(SP),R9
 200daf0:	54 87 40 74 	LW         116(SP),R10
 200daf4:	5c 87 40 78 	LW         120(SP),R11
 200daf8:	64 87 40 7c 	LW         124(SP),R12
 200dafc:	68 80 00 80 	ADD        $128,SP
 200db00:	7b 40 00 00 	RTN
 200db04:	8c 34 8b 02 	LW         52(SP),R1     | CMP        $2,R1
 200db08:	78 98 00 5c 	BC         @0x0200db68    // 200db68 <__muldf3+0x104>
 200db0c:	04 00 00 04 	CMP        $4,R0
 200db10:	78 a8 00 44 	BNZ        @0x0200db58    // 200db58 <__muldf3+0xf4>
 200db14:	0c 00 00 02 	CMP        $2,R1
 200db18:	78 ab ff a0 	BNZ        @0x0200dabc    // 200dabc <__muldf3+0x58>
 200db1c:	0a 03 00 40 	LDI        0x0200f318,R1  // 200f318 <__thenan_df>
 200db20:	0a 40 f3 18 
 200db24:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200db28:	02 00 e6 6c 
 200db2c:	04 87 40 5c 	LW         92(SP),R0
 200db30:	2c 87 40 60 	LW         96(SP),R5
 200db34:	34 87 40 64 	LW         100(SP),R6
 200db38:	3c 87 40 68 	LW         104(SP),R7
 200db3c:	44 87 40 6c 	LW         108(SP),R8
 200db40:	4c 87 40 70 	LW         112(SP),R9
 200db44:	54 87 40 74 	LW         116(SP),R10
 200db48:	5c 87 40 78 	LW         120(SP),R11
 200db4c:	64 87 40 7c 	LW         124(SP),R12
 200db50:	68 80 00 80 	ADD        $128,SP
 200db54:	7b 40 00 00 	RTN
 200db58:	0c 00 00 04 	CMP        $4,R1
 200db5c:	78 a8 00 50 	BNZ        @0x0200dbb0    // 200dbb0 <__muldf3+0x14c>
 200db60:	04 00 00 02 	CMP        $2,R0
 200db64:	78 8b ff b4 	BZ         @0x0200db1c    // 200db1c <__muldf3+0xb8>
 200db68:	8c 24 84 38 	LW         36(SP),R1     | LW         56(SP),R0
 200db6c:	8b 80 86 00 	CMP        R0,R1         | CLR        R0
 200db70:	00 e8 00 01 	OR.NZ      $1,R0
 200db74:	04 c7 40 38 	SW         R0,$56(SP)
 200db78:	0b 43 40 34 	MOV        $52+SP,R1
 200db7c:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200db80:	02 00 e6 6c 
 200db84:	04 87 40 5c 	LW         92(SP),R0
 200db88:	2c 87 40 60 	LW         96(SP),R5
 200db8c:	34 87 40 64 	LW         100(SP),R6
 200db90:	3c 87 40 68 	LW         104(SP),R7
 200db94:	44 87 40 6c 	LW         108(SP),R8
 200db98:	4c 87 40 70 	LW         112(SP),R9
 200db9c:	54 87 40 74 	LW         116(SP),R10
 200dba0:	5c 87 40 78 	LW         120(SP),R11
 200dba4:	64 87 40 7c 	LW         124(SP),R12
 200dba8:	68 80 00 80 	ADD        $128,SP
 200dbac:	7b 40 00 00 	RTN
 200dbb0:	9c 24 94 38 	LW         36(SP),R3     | LW         56(SP),R2
 200dbb4:	9b 90 a6 00 	CMP        R2,R3         | CLR        R4
 200dbb8:	56 00 00 00 	CLR        R10
 200dbbc:	50 e8 00 01 	OR.NZ      $1,R10
 200dbc0:	04 00 00 02 	CMP        $2,R0
 200dbc4:	78 88 02 c4 	BZ         @0x0200de8c    // 200de8c <__muldf3+0x428>
 200dbc8:	0c 00 00 02 	CMP        $2,R1
 200dbcc:	78 88 02 f8 	BZ         @0x0200dec8    // 200dec8 <__muldf3+0x464>
 200dbd0:	94 2c 9c 30 	LW         44(SP),R2     | LW         48(SP),R3
 200dbd4:	cf 90 c7 a0 	MOV        R2,R9         | MOV        R4,R8
 200dbd8:	34 87 40 40 	LW         64(SP),R6
 200dbdc:	3c 87 40 44 	LW         68(SP),R7
 200dbe0:	8f b0 87 a0 	MOV        R6,R1         | MOV        R4,R0
 200dbe4:	a6 00 ae ff 	CLR        R4            | LDI        $-1,R5
 200dbe8:	b9 a8 b1 a0 	AND        R5,R7         | AND        R4,R6
 200dbec:	99 a8 91 a0 	AND        R5,R3         | AND        R4,R2
 200dbf0:	33 04 c0 00 	MPY        R3,R6
 200dbf4:	13 05 c0 00 	MPY        R7,R2
 200dbf8:	af 98 a7 98 	MOV        R3,R5         | MOV        R3,R4
 200dbfc:	2b 05 c0 00 	MPY        R7,R5
 200dc00:	22 85 c0 00 	MPYUHI     R7,R4
 200dc04:	a2 90 a2 b0 	ADD        R2,R4         | ADD        R6,R4
 200dc08:	df a0 e7 a8 	MOV        R4,R11        | MOV        R5,R12
 200dc0c:	03 04 c0 00 	MPY        R3,R0
 200dc10:	13 04 40 00 	MPY        R1,R2
 200dc14:	af 98 a7 98 	MOV        R3,R5         | MOV        R3,R4
 200dc18:	2b 04 40 00 	MPY        R1,R5
 200dc1c:	22 84 40 00 	MPYUHI     R1,R4
 200dc20:	a2 90 a2 80 	ADD        R2,R4         | ADD        R0,R4
 200dc24:	43 04 40 00 	MPY        R1,R8
 200dc28:	03 06 40 00 	MPY        R9,R0
 200dc2c:	82 c0 c7 88 	ADD        R8,R0         | MOV        R1,R8
 200dc30:	0b 06 40 00 	MPY        R9,R1
 200dc34:	42 86 40 00 	MPYUHI     R9,R8
 200dc38:	82 c0 85 00 	ADD        R8,R0         | SW         R0,(SP)
 200dc3c:	0c c7 40 04 	SW         R1,$4(SP)
 200dc40:	43 05 c0 00 	MPY        R7,R8
 200dc44:	33 06 40 00 	MPY        R9,R6
 200dc48:	8f b8 87 b8 	MOV        R7,R1         | MOV        R7,R0
 200dc4c:	0b 06 40 00 	MPY        R9,R1
 200dc50:	02 86 40 00 	MPYUHI     R9,R0
 200dc54:	82 b0 82 c0 	ADD        R6,R0         | ADD        R8,R0
 200dc58:	08 85 40 00 	ADD        R5,R1
 200dc5c:	00 98 00 01 	ADD.C      $1,R0
 200dc60:	82 a0 83 a0 	ADD        R4,R0         | CMP        R4,R0
 200dc64:	78 98 00 08 	BC         @0x0200dc70    // 200dc70 <__muldf3+0x20c>
 200dc68:	0c 0d 40 00 	CMP.Z      R5,R1
 200dc6c:	78 b8 02 94 	BNC        @0x0200df04    // 200df04 <__muldf3+0x4a0>
 200dc70:	b6 01 be 01 	LDI        $1,R6         | LDI        $1,R7
 200dc74:	ae 01 a6 00 	LDI        $1,R5         | CLR        R4
 200dc78:	97 88 9e 00 	MOV        R1,R2         | CLR        R3
 200dc7c:	18 87 00 00 	ADD        R12,R3
 200dc80:	10 98 00 01 	ADD.C      $1,R2
 200dc84:	92 d8 93 d8 	ADD        R11,R2        | CMP        R11,R2
 200dc88:	1c 0f 00 00 	CMP.Z      R12,R3
 200dc8c:	78 98 00 04 	BC         @0x0200dc94    // 200dc94 <__muldf3+0x230>
 200dc90:	b7 a8 bf a0 	MOV        R5,R6         | MOV        R4,R7
 200dc94:	af 80 a6 00 	MOV        R0,R5         | CLR        R4
 200dc98:	86 00 8f a8 	CLR        R0            | MOV        R5,R1
 200dc9c:	a4 00 ac 04 	LW         (SP),R4       | LW         4(SP),R5
 200dca0:	08 85 40 00 	ADD        R5,R1
 200dca4:	00 98 00 01 	ADD.C      $1,R0
 200dca8:	82 a0 8a b8 	ADD        R4,R0         | ADD        R7,R1
 200dcac:	00 98 00 01 	ADD.C      $1,R0
 200dcb0:	82 b0 c4 28 	ADD        R6,R0         | LW         40(SP),R8
 200dcb4:	a4 3c c2 a0 	LW         60(SP),R4     | ADD        R4,R8
 200dcb8:	23 42 00 04 	MOV        $4+R8,R4
 200dcbc:	24 c7 40 50 	SW         R4,$80(SP)
 200dcc0:	54 c7 40 4c 	SW         R10,$76(SP)
 200dcc4:	22 03 ff f8 	BREV       $-8,R4
 200dcc8:	ae ff a3 80 	LDI        $-1,R5        | CMP        R0,R4
 200dccc:	78 98 00 08 	BC         @0x0200dcd8    // 200dcd8 <__muldf3+0x274>
 200dcd0:	2c 0c 40 00 	CMP.Z      R1,R5
 200dcd4:	78 b8 01 40 	BNC        @0x0200de18    // 200de18 <__muldf3+0x3b4>
 200dcd8:	c2 05 b6 00 	ADD        $5,R8         | CLR        R6
 200dcdc:	3e 00 00 01 	LDI        $1,R7
 200dce0:	cf c0 a7 80 	MOV        R8,R9         | MOV        R0,R4
 200dce4:	af 88 a9 b8 	MOV        R1,R5         | AND        R7,R5
 200dce8:	a1 b0 a3 00 	AND        R6,R4         | CMP        $0,R4
 200dcec:	2c 08 00 00 	CMP.Z      $0,R5
 200dcf0:	78 88 00 30 	BZ         @0x0200dd24    // 200dd24 <__muldf3+0x2c0>
 200dcf4:	23 40 80 00 	MOV        R2,R4
 200dcf8:	21 80 00 1f 	LSL        $31,R4
 200dcfc:	2b 40 c0 00 	MOV        R3,R5
 200dd00:	29 40 00 01 	LSR        $1,R5
 200dd04:	20 c5 40 00 	OR         R5,R4
 200dd08:	63 41 00 00 	MOV        R4,R12
 200dd0c:	11 40 00 01 	LSR        $1,R2
 200dd10:	5b 40 80 00 	MOV        R2,R11
 200dd14:	12 00 00 01 	BREV       $1,R2
 200dd18:	1e 00 00 00 	CLR        R3
 200dd1c:	18 c7 00 00 	OR         R12,R3
 200dd20:	10 c6 c0 00 	OR         R11,R2
 200dd24:	2b 40 00 00 	MOV        R0,R5
 200dd28:	29 80 00 1f 	LSL        $31,R5
 200dd2c:	23 40 40 00 	MOV        R1,R4
 200dd30:	21 40 00 01 	LSR        $1,R4
 200dd34:	53 40 00 00 	MOV        R0,R10
 200dd38:	51 40 00 01 	LSR        $1,R10
 200dd3c:	03 42 80 00 	MOV        R10,R0
 200dd40:	28 c5 00 00 	OR         R4,R5
 200dd44:	8f a8 c2 01 	MOV        R5,R1         | ADD        $1,R8
 200dd48:	22 03 ff f8 	BREV       $-8,R4
 200dd4c:	ae ff a3 80 	LDI        $-1,R5        | CMP        R0,R4
 200dd50:	2c 0c 40 00 	CMP.Z      R1,R5
 200dd54:	78 9b ff 88 	BC         @0x0200dce0    // 200dce0 <__muldf3+0x27c>
 200dd58:	4c c7 40 50 	SW         R9,$80(SP)
 200dd5c:	26 00 00 00 	CLR        R4
 200dd60:	2e 00 00 ff 	LDI        $255,R5
 200dd64:	a9 88 a1 80 	AND        R1,R5         | AND        R0,R4
 200dd68:	24 00 00 00 	CMP        $0,R4
 200dd6c:	2c 08 00 80 	CMP.Z      $128,R5
 200dd70:	78 88 00 48 	BZ         @0x0200ddbc    // 200ddbc <__muldf3+0x358>
 200dd74:	04 c7 40 54 	SW         R0,$84(SP)
 200dd78:	0c c7 40 58 	SW         R1,$88(SP)
 200dd7c:	06 00 00 03 	LDI        $3,R0
 200dd80:	04 c7 40 48 	SW         R0,$72(SP)
 200dd84:	0b 43 40 48 	MOV        $72+SP,R1
 200dd88:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200dd8c:	02 00 e6 6c 
 200dd90:	04 87 40 5c 	LW         92(SP),R0
 200dd94:	2c 87 40 60 	LW         96(SP),R5
 200dd98:	34 87 40 64 	LW         100(SP),R6
 200dd9c:	3c 87 40 68 	LW         104(SP),R7
 200dda0:	44 87 40 6c 	LW         108(SP),R8
 200dda4:	4c 87 40 70 	LW         112(SP),R9
 200dda8:	54 87 40 74 	LW         116(SP),R10
 200ddac:	5c 87 40 78 	LW         120(SP),R11
 200ddb0:	64 87 40 7c 	LW         124(SP),R12
 200ddb4:	68 80 00 80 	ADD        $128,SP
 200ddb8:	7b 40 00 00 	RTN
 200ddbc:	3b 40 00 00 	MOV        R0,R7
 200ddc0:	39 80 00 18 	LSL        $24,R7
 200ddc4:	33 40 40 00 	MOV        R1,R6
 200ddc8:	31 40 00 08 	LSR        $8,R6
 200ddcc:	38 c5 80 00 	OR         R6,R7
 200ddd0:	33 41 c0 00 	MOV        R7,R6
 200ddd4:	31 03 ff ff 	XOR        $-1,R6
 200ddd8:	10 c4 c0 00 	OR         R3,R2
 200dddc:	16 00 00 00 	CLR        R2
 200dde0:	10 e8 00 01 	OR.NZ      $1,R2
 200dde4:	30 44 80 00 	AND        R2,R6
 200dde8:	78 8b ff 88 	BZ         @0x0200dd74    // 200dd74 <__muldf3+0x310>
 200ddec:	08 85 40 00 	ADD        R5,R1
 200ddf0:	00 98 00 01 	ADD.C      $1,R0
 200ddf4:	82 a0 96 ff 	ADD        R4,R0         | LDI        $-1,R2
 200ddf8:	1e 7f ff 00 	LDI        $-256,R3
 200ddfc:	89 98 81 90 	AND        R3,R1         | AND        R2,R0
 200de00:	04 c7 40 54 	SW         R0,$84(SP)
 200de04:	0c c7 40 58 	SW         R1,$88(SP)
 200de08:	06 00 00 03 	LDI        $3,R0
 200de0c:	04 c7 40 48 	SW         R0,$72(SP)
 200de10:	0b 43 40 48 	MOV        $72+SP,R1
 200de14:	78 83 ff 70 	BRA        @0x0200dd88    // 200dd88 <__muldf3+0x324>
 200de18:	22 03 ff f0 	BREV       $-16,R4
 200de1c:	ae ff a3 80 	LDI        $-1,R5        | CMP        R0,R4
 200de20:	2c 0c 40 00 	CMP.Z      R1,R5
 200de24:	78 9b ff 34 	BC         @0x0200dd5c    // 200dd5c <__muldf3+0x2f8>
 200de28:	c2 03 b6 00 	ADD        $3,R8         | CLR        R6
 200de2c:	3e 00 00 01 	LDI        $1,R7
 200de30:	a7 c0 8a 88 	MOV        R8,R4         | ADD        R1,R1
 200de34:	00 98 00 01 	ADD.C      $1,R0
 200de38:	82 80 93 00 	ADD        R0,R0         | CMP        $0,R2
 200de3c:	78 90 00 40 	BLT        @0x0200de80    // 200de80 <__muldf3+0x41c>
 200de40:	18 84 c0 00 	ADD        R3,R3
 200de44:	10 98 00 01 	ADD.C      $1,R2
 200de48:	92 90 c2 7f 	ADD        R2,R2         | ADD        $-1,R8
 200de4c:	4a 03 ff f0 	BREV       $-16,R9
 200de50:	d6 ff cb 80 	LDI        $-1,R10       | CMP        R0,R9
 200de54:	78 98 00 08 	BC         @0x0200de60    // 200de60 <__muldf3+0x3fc>
 200de58:	54 0c 40 00 	CMP.Z      R1,R10
 200de5c:	78 bb ff d0 	BNC        @0x0200de30    // 200de30 <__muldf3+0x3cc>
 200de60:	24 c7 40 50 	SW         R4,$80(SP)
 200de64:	26 00 00 00 	CLR        R4
 200de68:	2e 00 00 ff 	LDI        $255,R5
 200de6c:	a9 88 a1 80 	AND        R1,R5         | AND        R0,R4
 200de70:	24 00 00 00 	CMP        $0,R4
 200de74:	2c 08 00 80 	CMP.Z      $128,R5
 200de78:	78 ab fe f8 	BNZ        @0x0200dd74    // 200dd74 <__muldf3+0x310>
 200de7c:	78 83 ff 3c 	BRA        @0x0200ddbc    // 200ddbc <__muldf3+0x358>
 200de80:	08 c5 c0 00 	OR         R7,R1
 200de84:	00 c5 80 00 	OR         R6,R0
 200de88:	78 83 ff b4 	BRA        @0x0200de40    // 200de40 <__muldf3+0x3dc>
 200de8c:	54 c7 40 24 	SW         R10,$36(SP)
 200de90:	0b 43 40 20 	MOV        $32+SP,R1
 200de94:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200de98:	02 00 e6 6c 
 200de9c:	04 87 40 5c 	LW         92(SP),R0
 200dea0:	2c 87 40 60 	LW         96(SP),R5
 200dea4:	34 87 40 64 	LW         100(SP),R6
 200dea8:	3c 87 40 68 	LW         104(SP),R7
 200deac:	44 87 40 6c 	LW         108(SP),R8
 200deb0:	4c 87 40 70 	LW         112(SP),R9
 200deb4:	54 87 40 74 	LW         116(SP),R10
 200deb8:	5c 87 40 78 	LW         120(SP),R11
 200debc:	64 87 40 7c 	LW         124(SP),R12
 200dec0:	68 80 00 80 	ADD        $128,SP
 200dec4:	7b 40 00 00 	RTN
 200dec8:	54 c7 40 38 	SW         R10,$56(SP)
 200decc:	0b 43 40 34 	MOV        $52+SP,R1
 200ded0:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200ded4:	02 00 e6 6c 
 200ded8:	04 87 40 5c 	LW         92(SP),R0
 200dedc:	2c 87 40 60 	LW         96(SP),R5
 200dee0:	34 87 40 64 	LW         100(SP),R6
 200dee4:	3c 87 40 68 	LW         104(SP),R7
 200dee8:	44 87 40 6c 	LW         108(SP),R8
 200deec:	4c 87 40 70 	LW         112(SP),R9
 200def0:	54 87 40 74 	LW         116(SP),R10
 200def4:	5c 87 40 78 	LW         120(SP),R11
 200def8:	64 87 40 7c 	LW         124(SP),R12
 200defc:	68 80 00 80 	ADD        $128,SP
 200df00:	7b 40 00 00 	RTN
 200df04:	b6 00 be 01 	CLR        R6            | LDI        $1,R7
 200df08:	ae 00 a6 00 	CLR        R5            | CLR        R4
 200df0c:	78 83 fd 68 	BRA        @0x0200dc78    // 200dc78 <__muldf3+0x214>

0200df10 <__divdf3>:
 200df10:	68 00 00 58 	SUB        $88,SP
 200df14:	85 38 ad 3c 	SW         R0,$56(SP)    | SW         R5,$60(SP)
 200df18:	34 c7 40 40 	SW         R6,$64(SP)
 200df1c:	3c c7 40 44 	SW         R7,$68(SP)
 200df20:	44 c7 40 48 	SW         R8,$72(SP)
 200df24:	4c c7 40 4c 	SW         R9,$76(SP)
 200df28:	54 c7 40 50 	SW         R10,$80(SP)
 200df2c:	5c c7 40 54 	SW         R11,$84(SP)
 200df30:	8d 00 95 04 	SW         R1,(SP)       | SW         R2,$4(SP)
 200df34:	9d 08 a5 0c 	SW         R3,$8(SP)     | SW         R4,$12(SP)
 200df38:	13 43 40 10 	MOV        $16+SP,R2
 200df3c:	0b 43 40 00 	MOV        SP,R1
 200df40:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200df44:	02 00 ea 68 
 200df48:	13 43 40 24 	MOV        $36+SP,R2
 200df4c:	0b 43 40 08 	MOV        $8+SP,R1
 200df50:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200df54:	02 00 ea 68 
 200df58:	84 10 83 02 	LW         16(SP),R0     | CMP        $2,R0
 200df5c:	78 b8 00 30 	BNC        @0x0200df90    // 200df90 <__divdf3+0x80>
 200df60:	0b 43 40 10 	MOV        $16+SP,R1
 200df64:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200df68:	02 00 e6 6c 
 200df6c:	84 38 ac 3c 	LW         56(SP),R0     | LW         60(SP),R5
 200df70:	34 87 40 40 	LW         64(SP),R6
 200df74:	3c 87 40 44 	LW         68(SP),R7
 200df78:	44 87 40 48 	LW         72(SP),R8
 200df7c:	4c 87 40 4c 	LW         76(SP),R9
 200df80:	54 87 40 50 	LW         80(SP),R10
 200df84:	5c 87 40 54 	LW         84(SP),R11
 200df88:	68 80 00 58 	ADD        $88,SP
 200df8c:	7b 40 00 00 	RTN
 200df90:	8c 24 8b 02 	LW         36(SP),R1     | CMP        $2,R1
 200df94:	78 98 00 58 	BC         @0x0200dff0    // 200dff0 <__divdf3+0xe0>
 200df98:	14 87 40 28 	LW         40(SP),R2
 200df9c:	7f 40 00 00 	LOCK
 200dfa0:	14 87 40 14 	LW         20(SP),R2
 200dfa4:	11 04 80 00 	XOR        R2,R2
 200dfa8:	95 14 97 86 	SW         R2,$20(SP)    | MOV        $-2+R0,R2
 200dfac:	10 43 ff fd 	AND        $-3,R2
 200dfb0:	78 a8 00 6c 	BNZ        @0x0200e020    // 200e020 <__divdf3+0x110>
 200dfb4:	04 04 40 00 	CMP        R1,R0
 200dfb8:	78 ab ff a4 	BNZ        @0x0200df60    // 200df60 <__divdf3+0x50>
 200dfbc:	0a 03 00 40 	LDI        0x0200f318,R1  // 200f318 <__thenan_df>
 200dfc0:	0a 40 f3 18 
 200dfc4:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200dfc8:	02 00 e6 6c 
 200dfcc:	84 38 ac 3c 	LW         56(SP),R0     | LW         60(SP),R5
 200dfd0:	34 87 40 40 	LW         64(SP),R6
 200dfd4:	3c 87 40 44 	LW         68(SP),R7
 200dfd8:	44 87 40 48 	LW         72(SP),R8
 200dfdc:	4c 87 40 4c 	LW         76(SP),R9
 200dfe0:	54 87 40 50 	LW         80(SP),R10
 200dfe4:	5c 87 40 54 	LW         84(SP),R11
 200dfe8:	68 80 00 58 	ADD        $88,SP
 200dfec:	7b 40 00 00 	RTN
 200dff0:	0b 43 40 24 	MOV        $36+SP,R1
 200dff4:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200dff8:	02 00 e6 6c 
 200dffc:	84 38 ac 3c 	LW         56(SP),R0     | LW         60(SP),R5
 200e000:	34 87 40 40 	LW         64(SP),R6
 200e004:	3c 87 40 44 	LW         68(SP),R7
 200e008:	44 87 40 48 	LW         72(SP),R8
 200e00c:	4c 87 40 4c 	LW         76(SP),R9
 200e010:	54 87 40 50 	LW         80(SP),R10
 200e014:	5c 87 40 54 	LW         84(SP),R11
 200e018:	68 80 00 58 	ADD        $88,SP
 200e01c:	7b 40 00 00 	RTN
 200e020:	0c 00 00 04 	CMP        $4,R1
 200e024:	78 88 01 08 	BZ         @0x0200e130    // 200e130 <__divdf3+0x220>
 200e028:	0c 00 00 02 	CMP        $2,R1
 200e02c:	78 88 01 3c 	BZ         @0x0200e16c    // 200e16c <__divdf3+0x25c>
 200e030:	94 18 84 2c 	LW         24(SP),R2     | LW         44(SP),R0
 200e034:	90 80 95 18 	SUB        R0,R2         | SW         R2,$24(SP)
 200e038:	84 1c 8c 20 	LW         28(SP),R0     | LW         32(SP),R1
 200e03c:	b4 30 bc 34 	LW         48(SP),R6     | LW         52(SP),R7
 200e040:	04 05 80 00 	CMP        R6,R0
 200e044:	78 98 00 08 	BC         @0x0200e050    // 200e050 <__divdf3+0x140>
 200e048:	0c 0d c0 00 	CMP.Z      R7,R1
 200e04c:	78 b8 00 10 	BNC        @0x0200e060    // 200e060 <__divdf3+0x150>
 200e050:	08 84 40 00 	ADD        R1,R1
 200e054:	00 98 00 01 	ADD.C      $1,R0
 200e058:	82 80 92 7f 	ADD        R0,R0         | ADD        $-1,R2
 200e05c:	14 c7 40 18 	SW         R2,$24(SP)
 200e060:	a6 3d c6 00 	LDI        $61,R4        | CLR        R8
 200e064:	4e 00 00 00 	CLR        R9
 200e068:	12 00 00 08 	BREV       $8,R2
 200e06c:	1e 00 00 00 	CLR        R3
 200e070:	04 05 80 00 	CMP        R6,R0
 200e074:	0c 0d c0 00 	CMP.Z      R7,R1
 200e078:	78 98 00 14 	BC         @0x0200e090    // 200e090 <__divdf3+0x180>
 200e07c:	48 c4 c0 00 	OR         R3,R9
 200e080:	40 c4 80 00 	OR         R2,R8
 200e084:	08 05 c0 00 	SUB        R7,R1
 200e088:	00 18 00 01 	SUB.C      $1,R0
 200e08c:	00 05 80 00 	SUB        R6,R0
 200e090:	53 40 80 00 	MOV        R2,R10
 200e094:	51 80 00 1f 	LSL        $31,R10
 200e098:	2b 40 c0 00 	MOV        R3,R5
 200e09c:	29 40 00 01 	LSR        $1,R5
 200e0a0:	5b 40 80 00 	MOV        R2,R11
 200e0a4:	59 40 00 01 	LSR        $1,R11
 200e0a8:	13 42 c0 00 	MOV        R11,R2
 200e0ac:	50 c5 40 00 	OR         R5,R10
 200e0b0:	9f d0 8a 88 	MOV        R10,R3        | ADD        R1,R1
 200e0b4:	00 98 00 01 	ADD.C      $1,R0
 200e0b8:	82 80 a2 7f 	ADD        R0,R0         | ADD        $-1,R4
 200e0bc:	78 ab ff b0 	BNZ        @0x0200e070    // 200e070 <__divdf3+0x160>
 200e0c0:	16 00 00 00 	CLR        R2
 200e0c4:	1e 00 00 ff 	LDI        $255,R3
 200e0c8:	99 c8 91 c0 	AND        R9,R3         | AND        R8,R2
 200e0cc:	14 00 00 00 	CMP        $0,R2
 200e0d0:	1c 08 00 80 	CMP.Z      $128,R3
 200e0d4:	78 88 00 0c 	BZ         @0x0200e0e4    // 200e0e4 <__divdf3+0x1d4>
 200e0d8:	c5 1c cd 20 	SW         R8,$28(SP)    | SW         R9,$32(SP)
 200e0dc:	0b 43 40 10 	MOV        $16+SP,R1
 200e0e0:	78 83 fe 80 	BRA        @0x0200df64    // 200df64 <__divdf3+0x54>
 200e0e4:	2b 42 00 00 	MOV        R8,R5
 200e0e8:	29 80 00 18 	LSL        $24,R5
 200e0ec:	23 42 40 00 	MOV        R9,R4
 200e0f0:	21 40 00 08 	LSR        $8,R4
 200e0f4:	28 c5 00 00 	OR         R4,R5
 200e0f8:	23 41 40 00 	MOV        R5,R4
 200e0fc:	21 03 ff ff 	XOR        $-1,R4
 200e100:	00 c4 40 00 	OR         R1,R0
 200e104:	06 00 00 00 	CLR        R0
 200e108:	00 e8 00 01 	OR.NZ      $1,R0
 200e10c:	20 44 00 00 	AND        R0,R4
 200e110:	78 8b ff c4 	BZ         @0x0200e0d8    // 200e0d8 <__divdf3+0x1c8>
 200e114:	48 84 c0 00 	ADD        R3,R9
 200e118:	40 98 00 01 	ADD.C      $1,R8
 200e11c:	c2 90 86 ff 	ADD        R2,R8         | LDI        $-1,R0
 200e120:	0e 7f ff 00 	LDI        $-256,R1
 200e124:	c9 88 c1 80 	AND        R1,R9         | AND        R0,R8
 200e128:	c5 1c cd 20 	SW         R8,$28(SP)    | SW         R9,$32(SP)
 200e12c:	78 83 ff ac 	BRA        @0x0200e0dc    // 200e0dc <__divdf3+0x1cc>
 200e130:	86 00 8e 00 	CLR        R0            | CLR        R1
 200e134:	85 1c 8d 20 	SW         R0,$28(SP)    | SW         R1,$32(SP)
 200e138:	86 00 85 18 	CLR        R0            | SW         R0,$24(SP)
 200e13c:	0b 43 40 10 	MOV        $16+SP,R1
 200e140:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200e144:	02 00 e6 6c 
 200e148:	84 38 ac 3c 	LW         56(SP),R0     | LW         60(SP),R5
 200e14c:	34 87 40 40 	LW         64(SP),R6
 200e150:	3c 87 40 44 	LW         68(SP),R7
 200e154:	44 87 40 48 	LW         72(SP),R8
 200e158:	4c 87 40 4c 	LW         76(SP),R9
 200e15c:	54 87 40 50 	LW         80(SP),R10
 200e160:	5c 87 40 54 	LW         84(SP),R11
 200e164:	68 80 00 58 	ADD        $88,SP
 200e168:	7b 40 00 00 	RTN
 200e16c:	86 04 85 10 	LDI        $4,R0         | SW         R0,$16(SP)
 200e170:	0b 43 40 10 	MOV        $16+SP,R1
 200e174:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200e178:	02 00 e6 6c 
 200e17c:	84 38 ac 3c 	LW         56(SP),R0     | LW         60(SP),R5
 200e180:	34 87 40 40 	LW         64(SP),R6
 200e184:	3c 87 40 44 	LW         68(SP),R7
 200e188:	44 87 40 48 	LW         72(SP),R8
 200e18c:	4c 87 40 4c 	LW         76(SP),R9
 200e190:	54 87 40 50 	LW         80(SP),R10
 200e194:	5c 87 40 54 	LW         84(SP),R11
 200e198:	68 80 00 58 	ADD        $88,SP
 200e19c:	7b 40 00 00 	RTN

0200e1a0 <__eqdf2>:
 200e1a0:	e8 3c 85 38 	SUB        $60,SP        | SW         R0,$56(SP)
 200e1a4:	8d 00 95 04 	SW         R1,(SP)       | SW         R2,$4(SP)
 200e1a8:	9d 08 a5 0c 	SW         R3,$8(SP)     | SW         R4,$12(SP)
 200e1ac:	13 43 40 10 	MOV        $16+SP,R2
 200e1b0:	0b 43 40 00 	MOV        SP,R1
 200e1b4:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e1b8:	02 00 ea 68 
 200e1bc:	13 43 40 24 	MOV        $36+SP,R2
 200e1c0:	0b 43 40 08 	MOV        $8+SP,R1
 200e1c4:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e1c8:	02 00 ea 68 
 200e1cc:	8c 10 8b 02 	LW         16(SP),R1     | CMP        $2,R1
 200e1d0:	78 98 00 20 	BC         @0x0200e1f4    // 200e1f4 <__eqdf2+0x54>
 200e1d4:	8c 24 8b 02 	LW         36(SP),R1     | CMP        $2,R1
 200e1d8:	78 98 00 18 	BC         @0x0200e1f4    // 200e1f4 <__eqdf2+0x54>
 200e1dc:	13 43 40 24 	MOV        $36+SP,R2
 200e1e0:	0b 43 40 10 	MOV        $16+SP,R1
 200e1e4:	87 fa fc f8 	JSR        0x0200ebe0     // 200ebe0 <__fpcmp_parts_d>
 200e1e8:	02 00 eb e0 
 200e1ec:	84 38 ea 3c 	LW         56(SP),R0     | ADD        $60,SP
 200e1f0:	7b 40 00 00 	RTN
 200e1f4:	8e 01 84 38 	LDI        $1,R1         | LW         56(SP),R0
 200e1f8:	ea 3c ff 80 	ADD        $60,SP        | RTN

0200e1fc <__nedf2>:
 200e1fc:	e8 3c 85 38 	SUB        $60,SP        | SW         R0,$56(SP)
 200e200:	8d 00 95 04 	SW         R1,(SP)       | SW         R2,$4(SP)
 200e204:	9d 08 a5 0c 	SW         R3,$8(SP)     | SW         R4,$12(SP)
 200e208:	13 43 40 10 	MOV        $16+SP,R2
 200e20c:	0b 43 40 00 	MOV        SP,R1
 200e210:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e214:	02 00 ea 68 
 200e218:	13 43 40 24 	MOV        $36+SP,R2
 200e21c:	0b 43 40 08 	MOV        $8+SP,R1
 200e220:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e224:	02 00 ea 68 
 200e228:	8c 10 8b 02 	LW         16(SP),R1     | CMP        $2,R1
 200e22c:	78 98 00 20 	BC         @0x0200e250    // 200e250 <__nedf2+0x54>
 200e230:	8c 24 8b 02 	LW         36(SP),R1     | CMP        $2,R1
 200e234:	78 98 00 18 	BC         @0x0200e250    // 200e250 <__nedf2+0x54>
 200e238:	13 43 40 24 	MOV        $36+SP,R2
 200e23c:	0b 43 40 10 	MOV        $16+SP,R1
 200e240:	87 fa fc f8 	JSR        0x0200ebe0     // 200ebe0 <__fpcmp_parts_d>
 200e244:	02 00 eb e0 
 200e248:	84 38 ea 3c 	LW         56(SP),R0     | ADD        $60,SP
 200e24c:	7b 40 00 00 	RTN
 200e250:	8e 01 84 38 	LDI        $1,R1         | LW         56(SP),R0
 200e254:	ea 3c ff 80 	ADD        $60,SP        | RTN

0200e258 <__gtdf2>:
 200e258:	e8 3c 85 38 	SUB        $60,SP        | SW         R0,$56(SP)
 200e25c:	8d 00 95 04 	SW         R1,(SP)       | SW         R2,$4(SP)
 200e260:	9d 08 a5 0c 	SW         R3,$8(SP)     | SW         R4,$12(SP)
 200e264:	13 43 40 10 	MOV        $16+SP,R2
 200e268:	0b 43 40 00 	MOV        SP,R1
 200e26c:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e270:	02 00 ea 68 
 200e274:	13 43 40 24 	MOV        $36+SP,R2
 200e278:	0b 43 40 08 	MOV        $8+SP,R1
 200e27c:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e280:	02 00 ea 68 
 200e284:	8c 10 8b 02 	LW         16(SP),R1     | CMP        $2,R1
 200e288:	78 98 00 20 	BC         @0x0200e2ac    // 200e2ac <__gtdf2+0x54>
 200e28c:	8c 24 8b 02 	LW         36(SP),R1     | CMP        $2,R1
 200e290:	78 98 00 18 	BC         @0x0200e2ac    // 200e2ac <__gtdf2+0x54>
 200e294:	13 43 40 24 	MOV        $36+SP,R2
 200e298:	0b 43 40 10 	MOV        $16+SP,R1
 200e29c:	87 fa fc f8 	JSR        0x0200ebe0     // 200ebe0 <__fpcmp_parts_d>
 200e2a0:	02 00 eb e0 
 200e2a4:	84 38 ea 3c 	LW         56(SP),R0     | ADD        $60,SP
 200e2a8:	7b 40 00 00 	RTN
 200e2ac:	8e ff 84 38 	LDI        $-1,R1        | LW         56(SP),R0
 200e2b0:	ea 3c ff 80 	ADD        $60,SP        | RTN

0200e2b4 <__ltdf2>:
 200e2b4:	e8 3c 85 38 	SUB        $60,SP        | SW         R0,$56(SP)
 200e2b8:	8d 00 95 04 	SW         R1,(SP)       | SW         R2,$4(SP)
 200e2bc:	9d 08 a5 0c 	SW         R3,$8(SP)     | SW         R4,$12(SP)
 200e2c0:	13 43 40 10 	MOV        $16+SP,R2
 200e2c4:	0b 43 40 00 	MOV        SP,R1
 200e2c8:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e2cc:	02 00 ea 68 
 200e2d0:	13 43 40 24 	MOV        $36+SP,R2
 200e2d4:	0b 43 40 08 	MOV        $8+SP,R1
 200e2d8:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e2dc:	02 00 ea 68 
 200e2e0:	8c 10 8b 02 	LW         16(SP),R1     | CMP        $2,R1
 200e2e4:	78 98 00 20 	BC         @0x0200e308    // 200e308 <__ltdf2+0x54>
 200e2e8:	8c 24 8b 02 	LW         36(SP),R1     | CMP        $2,R1
 200e2ec:	78 98 00 18 	BC         @0x0200e308    // 200e308 <__ltdf2+0x54>
 200e2f0:	13 43 40 24 	MOV        $36+SP,R2
 200e2f4:	0b 43 40 10 	MOV        $16+SP,R1
 200e2f8:	87 fa fc f8 	JSR        0x0200ebe0     // 200ebe0 <__fpcmp_parts_d>
 200e2fc:	02 00 eb e0 
 200e300:	84 38 ea 3c 	LW         56(SP),R0     | ADD        $60,SP
 200e304:	7b 40 00 00 	RTN
 200e308:	8e 01 84 38 	LDI        $1,R1         | LW         56(SP),R0
 200e30c:	ea 3c ff 80 	ADD        $60,SP        | RTN

0200e310 <__ledf2>:
 200e310:	e8 3c 85 38 	SUB        $60,SP        | SW         R0,$56(SP)
 200e314:	8d 00 95 04 	SW         R1,(SP)       | SW         R2,$4(SP)
 200e318:	9d 08 a5 0c 	SW         R3,$8(SP)     | SW         R4,$12(SP)
 200e31c:	13 43 40 10 	MOV        $16+SP,R2
 200e320:	0b 43 40 00 	MOV        SP,R1
 200e324:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e328:	02 00 ea 68 
 200e32c:	13 43 40 24 	MOV        $36+SP,R2
 200e330:	0b 43 40 08 	MOV        $8+SP,R1
 200e334:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e338:	02 00 ea 68 
 200e33c:	8c 10 8b 02 	LW         16(SP),R1     | CMP        $2,R1
 200e340:	78 98 00 20 	BC         @0x0200e364    // 200e364 <__ledf2+0x54>
 200e344:	8c 24 8b 02 	LW         36(SP),R1     | CMP        $2,R1
 200e348:	78 98 00 18 	BC         @0x0200e364    // 200e364 <__ledf2+0x54>
 200e34c:	13 43 40 24 	MOV        $36+SP,R2
 200e350:	0b 43 40 10 	MOV        $16+SP,R1
 200e354:	87 fa fc f8 	JSR        0x0200ebe0     // 200ebe0 <__fpcmp_parts_d>
 200e358:	02 00 eb e0 
 200e35c:	84 38 ea 3c 	LW         56(SP),R0     | ADD        $60,SP
 200e360:	7b 40 00 00 	RTN
 200e364:	8e 01 84 38 	LDI        $1,R1         | LW         56(SP),R0
 200e368:	ea 3c ff 80 	ADD        $60,SP        | RTN

0200e36c <__unorddf2>:
 200e36c:	e8 3c 85 38 	SUB        $60,SP        | SW         R0,$56(SP)
 200e370:	8d 00 95 04 	SW         R1,(SP)       | SW         R2,$4(SP)
 200e374:	9d 08 a5 0c 	SW         R3,$8(SP)     | SW         R4,$12(SP)
 200e378:	13 43 40 10 	MOV        $16+SP,R2
 200e37c:	0b 43 40 00 	MOV        SP,R1
 200e380:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e384:	02 00 ea 68 
 200e388:	13 43 40 24 	MOV        $36+SP,R2
 200e38c:	0b 43 40 08 	MOV        $8+SP,R1
 200e390:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e394:	02 00 ea 68 
 200e398:	8c 10 8b 02 	LW         16(SP),R1     | CMP        $2,R1
 200e39c:	78 98 00 14 	BC         @0x0200e3b4    // 200e3b4 <__unorddf2+0x48>
 200e3a0:	8c 24 8b 02 	LW         36(SP),R1     | CMP        $2,R1
 200e3a4:	0e 00 00 00 	CLR        R1
 200e3a8:	08 d8 00 01 	OR.C       $1,R1
 200e3ac:	84 38 ea 3c 	LW         56(SP),R0     | ADD        $60,SP
 200e3b0:	7b 40 00 00 	RTN
 200e3b4:	8e 01 84 38 	LDI        $1,R1         | LW         56(SP),R0
 200e3b8:	ea 3c ff 80 	ADD        $60,SP        | RTN

0200e3bc <__floatsidf>:
 200e3bc:	e8 1c 85 14 	SUB        $28,SP        | SW         R0,$20(SP)
 200e3c0:	ad 18 96 03 	SW         R5,$24(SP)    | LDI        $3,R2
 200e3c4:	95 00 97 88 	SW         R2,(SP)       | MOV        R1,R2
 200e3c8:	11 40 00 1f 	LSR        $31,R2
 200e3cc:	95 04 8b 00 	SW         R2,$4(SP)     | CMP        $0,R1
 200e3d0:	78 a8 00 18 	BNZ        @0x0200e3ec    // 200e3ec <__floatsidf+0x30>
 200e3d4:	86 02 85 00 	LDI        $2,R0         | SW         R0,(SP)
 200e3d8:	0b 43 40 00 	MOV        SP,R1
 200e3dc:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200e3e0:	02 00 e6 6c 
 200e3e4:	84 14 ac 18 	LW         20(SP),R0     | LW         24(SP),R5
 200e3e8:	ea 1c ff 80 	ADD        $28,SP        | RTN
 200e3ec:	78 b0 00 50 	BGE        @0x0200e440    // 200e440 <__floatsidf+0x84>
 200e3f0:	12 00 00 01 	BREV       $1,R2
 200e3f4:	2b 40 5f ff 	MOV        $-1+R1,R5
 200e3f8:	29 03 ff ff 	XOR        $-1,R5
 200e3fc:	0c 04 80 00 	CMP        R2,R1
 200e400:	78 88 00 78 	BZ         @0x0200e47c    // 200e47c <__floatsidf+0xc0>
 200e404:	0b 41 40 00 	MOV        R5,R1
 200e408:	87 fa fc f8 	JSR        0x0200e5e0     // 200e5e0 <__clzsi2>
 200e40c:	02 00 e5 e0 
 200e410:	1b 40 40 1d 	MOV        $29+R1,R3
 200e414:	97 8d 8f a8 	MOV        $-3+R1,R2     | MOV        R5,R1
 200e418:	14 00 00 00 	CMP        $0,R2
 200e41c:	78 90 00 3c 	BLT        @0x0200e45c    // 200e45c <__floatsidf+0xa0>
 200e420:	09 84 80 00 	LSL        R2,R1
 200e424:	8d 0c 86 00 	SW         R1,$12(SP)    | CLR        R0
 200e428:	85 10 8e 3c 	SW         R0,$16(SP)    | LDI        $60,R1
 200e42c:	88 98 8d 08 	SUB        R3,R1         | SW         R1,$8(SP)
 200e430:	0b 43 40 00 	MOV        SP,R1
 200e434:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200e438:	02 00 e6 6c 
 200e43c:	78 83 ff a4 	BRA        @0x0200e3e4    // 200e3e4 <__floatsidf+0x28>
 200e440:	af 88 8f a8 	MOV        R1,R5         | MOV        R5,R1
 200e444:	87 fa fc f8 	JSR        0x0200e5e0     // 200e5e0 <__clzsi2>
 200e448:	02 00 e5 e0 
 200e44c:	1b 40 40 1d 	MOV        $29+R1,R3
 200e450:	97 8d 8f a8 	MOV        $-3+R1,R2     | MOV        R5,R1
 200e454:	14 00 00 00 	CMP        $0,R2
 200e458:	78 b3 ff c4 	BGE        @0x0200e420    // 200e420 <__floatsidf+0x64>
 200e45c:	09 40 00 01 	LSR        $1,R1
 200e460:	96 1f 90 98 	LDI        $31,R2        | SUB        R3,R2
 200e464:	09 44 80 00 	LSR        R2,R1
 200e468:	8d 0c 8f a8 	SW         R1,$12(SP)    | MOV        R5,R1
 200e46c:	09 84 c0 00 	LSL        R3,R1
 200e470:	8d 10 8e 3c 	SW         R1,$16(SP)    | LDI        $60,R1
 200e474:	88 98 8d 08 	SUB        R3,R1         | SW         R1,$8(SP)
 200e478:	78 83 ff b4 	BRA        @0x0200e430    // 200e430 <__floatsidf+0x74>
 200e47c:	0a 00 07 83 	BREV       $1923,R1
 200e480:	96 00 84 14 	CLR        R2            | LW         20(SP),R0
 200e484:	ac 18 ea 1c 	LW         24(SP),R5     | ADD        $28,SP
 200e488:	7b 40 00 00 	RTN

0200e48c <__fixdfsi>:
 200e48c:	e8 20 85 1c 	SUB        $32,SP        | SW         R0,$28(SP)
 200e490:	8d 00 95 04 	SW         R1,(SP)       | SW         R2,$4(SP)
 200e494:	13 43 40 08 	MOV        $8+SP,R2
 200e498:	0b 43 40 00 	MOV        SP,R1
 200e49c:	87 fa fc f8 	JSR        0x0200ea68     // 200ea68 <__unpack_d>
 200e4a0:	02 00 ea 68 
 200e4a4:	8c 08 8b 03 	LW         8(SP),R1      | CMP        $3,R1
 200e4a8:	78 98 00 48 	BC         @0x0200e4f4    // 200e4f4 <__fixdfsi+0x68>
 200e4ac:	0c 00 00 04 	CMP        $4,R1
 200e4b0:	78 88 00 80 	BZ         @0x0200e534    // 200e534 <__fixdfsi+0xa8>
 200e4b4:	8c 10 8b 00 	LW         16(SP),R1     | CMP        $0,R1
 200e4b8:	78 90 00 38 	BLT        @0x0200e4f4    // 200e4f4 <__fixdfsi+0x68>
 200e4bc:	9c 0c 8b 1f 	LW         12(SP),R3     | CMP        $31,R1
 200e4c0:	78 b0 00 5c 	BGE        @0x0200e520    // 200e520 <__fixdfsi+0x94>
 200e4c4:	96 3c 90 88 	LDI        $60,R2        | SUB        R1,R2
 200e4c8:	23 40 9f e0 	MOV        $-32+R2,R4
 200e4cc:	24 00 00 00 	CMP        $0,R4
 200e4d0:	78 90 00 28 	BLT        @0x0200e4fc    // 200e4fc <__fixdfsi+0x70>
 200e4d4:	0c 87 40 14 	LW         20(SP),R1
 200e4d8:	09 45 00 00 	LSR        R4,R1
 200e4dc:	1c 00 00 00 	CMP        $0,R3
 200e4e0:	78 88 00 08 	BZ         @0x0200e4ec    // 200e4ec <__fixdfsi+0x60>
 200e4e4:	0b 40 5f ff 	MOV        $-1+R1,R1
 200e4e8:	09 03 ff ff 	XOR        $-1,R1
 200e4ec:	84 1c ea 20 	LW         28(SP),R0     | ADD        $32,SP
 200e4f0:	7b 40 00 00 	RTN
 200e4f4:	8e 00 84 1c 	CLR        R1            | LW         28(SP),R0
 200e4f8:	ea 20 ff 80 	ADD        $32,SP        | RTN
 200e4fc:	24 87 40 14 	LW         20(SP),R4
 200e500:	21 80 00 01 	LSL        $1,R4
 200e504:	8e 1f 88 90 	LDI        $31,R1        | SUB        R2,R1
 200e508:	21 84 40 00 	LSL        R1,R4
 200e50c:	0c 87 40 18 	LW         24(SP),R1
 200e510:	09 44 80 00 	LSR        R2,R1
 200e514:	20 c4 40 00 	OR         R1,R4
 200e518:	0b 41 00 00 	MOV        R4,R1
 200e51c:	78 83 ff bc 	BRA        @0x0200e4dc    // 200e4dc <__fixdfsi+0x50>
 200e520:	1c 00 00 00 	CMP        $0,R3
 200e524:	0a 00 00 01 	BREV       $1,R1
 200e528:	0a 0b ff fe 	BREV.Z     $-2,R1
 200e52c:	84 1c ea 20 	LW         28(SP),R0     | ADD        $32,SP
 200e530:	7b 40 00 00 	RTN
 200e534:	8c 0c 8b 00 	LW         12(SP),R1     | CMP        $0,R1
 200e538:	0a 00 00 01 	BREV       $1,R1
 200e53c:	0a 0b ff fe 	BREV.Z     $-2,R1
 200e540:	84 1c ea 20 	LW         28(SP),R0     | ADD        $32,SP
 200e544:	7b 40 00 00 	RTN

0200e548 <__floatunsidf>:
 200e548:	e8 20 85 14 	SUB        $32,SP        | SW         R0,$20(SP)
 200e54c:	ad 18 b5 1c 	SW         R5,$24(SP)    | SW         R6,$28(SP)
 200e550:	b6 00 b5 04 	CLR        R6            | SW         R6,$4(SP)
 200e554:	0c 05 80 00 	CMP        R6,R1
 200e558:	78 88 00 40 	BZ         @0x0200e59c    // 200e59c <__floatunsidf+0x54>
 200e55c:	2b 40 40 00 	MOV        R1,R5
 200e560:	87 fa fc f8 	JSR        0x0200e5e0     // 200e5e0 <__clzsi2>
 200e564:	02 00 e5 e0 
 200e568:	13 40 40 1d 	MOV        $29+R1,R2
 200e56c:	8a 7d 8b b0 	ADD        $-3,R1        | CMP        R6,R1
 200e570:	78 90 00 44 	BLT        @0x0200e5b8    // 200e5b8 <__floatunsidf+0x70>
 200e574:	29 84 40 00 	LSL        R1,R5
 200e578:	ad 0c b5 10 	SW         R5,$12(SP)    | SW         R6,$16(SP)
 200e57c:	8e 3c 88 90 	LDI        $60,R1        | SUB        R2,R1
 200e580:	8d 08 8e 03 	SW         R1,$8(SP)     | LDI        $3,R1
 200e584:	8d 00 8f e8 	SW         R1,(SP)       | MOV        SP,R1
 200e588:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200e58c:	02 00 e6 6c 
 200e590:	84 14 ac 18 	LW         20(SP),R0     | LW         24(SP),R5
 200e594:	b4 1c ea 20 	LW         28(SP),R6     | ADD        $32,SP
 200e598:	7b 40 00 00 	RTN
 200e59c:	8e 02 8d 00 	LDI        $2,R1         | SW         R1,(SP)
 200e5a0:	0b 43 40 00 	MOV        SP,R1
 200e5a4:	87 fa fc f8 	JSR        0x0200e66c     // 200e66c <__pack_d>
 200e5a8:	02 00 e6 6c 
 200e5ac:	84 14 ac 18 	LW         20(SP),R0     | LW         24(SP),R5
 200e5b0:	b4 1c ea 20 	LW         28(SP),R6     | ADD        $32,SP
 200e5b4:	7b 40 00 00 	RTN
 200e5b8:	0b 41 40 00 	MOV        R5,R1
 200e5bc:	09 40 00 01 	LSR        $1,R1
 200e5c0:	9e 1f 98 90 	LDI        $31,R3        | SUB        R2,R3
 200e5c4:	09 44 c0 00 	LSR        R3,R1
 200e5c8:	0c c7 40 0c 	SW         R1,$12(SP)
 200e5cc:	29 84 80 00 	LSL        R2,R5
 200e5d0:	ad 10 8e 3c 	SW         R5,$16(SP)    | LDI        $60,R1
 200e5d4:	88 90 8d 08 	SUB        R2,R1         | SW         R1,$8(SP)
 200e5d8:	0e 00 00 03 	LDI        $3,R1
 200e5dc:	78 83 ff a4 	BRA        @0x0200e584    // 200e584 <__floatunsidf+0x3c>

0200e5e0 <__clzsi2>:
 200e5e0:	13 40 40 00 	MOV        R1,R2
 200e5e4:	0c 01 00 00 	CMP        $65536,R1
 200e5e8:	78 b8 00 20 	BNC        @0x0200e60c    // 200e60c <__clzsi2+0x2c>
 200e5ec:	0e 00 00 20 	LDI        $32,R1
 200e5f0:	14 00 01 00 	CMP        $256,R2
 200e5f4:	78 b8 00 58 	BNC        @0x0200e650    // 200e650 <__clzsi2+0x70>
 200e5f8:	1a 03 00 40 	LDI        0x0200f32c,R3  // 200f32c <__clz_tab>
 200e5fc:	1a 40 f3 2c 
 200e600:	18 84 80 00 	ADD        R2,R3
 200e604:	15 84 c0 00 	LB         (R3),R2
 200e608:	88 90 ff 80 	SUB        R2,R1         | RTN
 200e60c:	0a 03 ff 00 	BREV       $-256,R1
 200e610:	0c 04 80 00 	CMP        R2,R1
 200e614:	78 98 00 1c 	BC         @0x0200e634    // 200e634 <__clzsi2+0x54>
 200e618:	11 40 00 10 	LSR        $16,R2
 200e61c:	0e 00 00 10 	LDI        $16,R1
 200e620:	1a 03 00 40 	LDI        0x0200f32c,R3  // 200f32c <__clz_tab>
 200e624:	1a 40 f3 2c 
 200e628:	18 84 80 00 	ADD        R2,R3
 200e62c:	15 84 c0 00 	LB         (R3),R2
 200e630:	88 90 ff 80 	SUB        R2,R1         | RTN
 200e634:	11 40 00 18 	LSR        $24,R2
 200e638:	0e 00 00 08 	LDI        $8,R1
 200e63c:	1a 03 00 40 	LDI        0x0200f32c,R3  // 200f32c <__clz_tab>
 200e640:	1a 40 f3 2c 
 200e644:	18 84 80 00 	ADD        R2,R3
 200e648:	15 84 c0 00 	LB         (R3),R2
 200e64c:	88 90 ff 80 	SUB        R2,R1         | RTN
 200e650:	11 40 00 08 	LSR        $8,R2
 200e654:	0e 00 00 18 	LDI        $24,R1
 200e658:	1a 03 00 40 	LDI        0x0200f32c,R3  // 200f32c <__clz_tab>
 200e65c:	1a 40 f3 2c 
 200e660:	18 84 80 00 	ADD        R2,R3
 200e664:	15 84 c0 00 	LB         (R3),R2
 200e668:	88 90 ff 80 	SUB        R2,R1         | RTN

0200e66c <__pack_d>:
 200e66c:	e8 1c ad 00 	SUB        $28,SP        | SW         R5,(SP)
 200e670:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 200e674:	c5 0c cd 10 	SW         R8,$12(SP)    | SW         R9,$16(SP)
 200e678:	d5 14 dd 18 	SW         R10,$20(SP)   | SW         R11,$24(SP)
 200e67c:	34 84 40 0c 	LW         12(R1),R6
 200e680:	3c 84 40 10 	LW         16(R1),R7
 200e684:	44 84 40 04 	LW         4(R1),R8
 200e688:	9c 88 9b 02 	LW         (R1),R3       | CMP        $2,R3
 200e68c:	78 98 01 d0 	BC         @0x0200e860    // 200e860 <__pack_d+0x1f4>
 200e690:	1c 00 00 04 	CMP        $4,R3
 200e694:	78 88 01 34 	BZ         @0x0200e7cc    // 200e7cc <__pack_d+0x160>
 200e698:	13 41 80 00 	MOV        R6,R2
 200e69c:	10 c5 c0 00 	OR         R7,R2
 200e6a0:	16 00 00 00 	CLR        R2
 200e6a4:	10 c8 00 01 	OR.Z       $1,R2
 200e6a8:	9b 02 9e 00 	CMP        $2,R3         | CLR        R3
 200e6ac:	18 c8 00 01 	OR.Z       $1,R3
 200e6b0:	10 c4 c0 00 	OR         R3,R2
 200e6b4:	78 88 00 38 	BZ         @0x0200e6f0    // 200e6f0 <__pack_d+0x84>
 200e6b8:	b6 00 be 00 	CLR        R6            | CLR        R7
 200e6bc:	a6 00 ae 00 	CLR        R4            | CLR        R5
 200e6c0:	41 80 00 1f 	LSL        $31,R8
 200e6c4:	97 c0 9e 00 	MOV        R8,R2         | CLR        R3
 200e6c8:	28 c5 c0 00 	OR         R7,R5
 200e6cc:	20 c5 80 00 	OR         R6,R4
 200e6d0:	18 c5 40 00 	OR         R5,R3
 200e6d4:	10 c5 00 00 	OR         R4,R2
 200e6d8:	8f 90 96 00 	MOV        R2,R1         | CLR        R2
 200e6dc:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200e6e0:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 200e6e4:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 200e6e8:	dc 18 ea 1c 	LW         24(SP),R11    | ADD        $28,SP
 200e6ec:	7b 40 00 00 	RTN
 200e6f0:	0c 84 40 08 	LW         8(R1),R1
 200e6f4:	0c 03 fc 02 	CMP        $-1022,R1
 200e6f8:	78 90 01 d4 	BLT        @0x0200e8d0    // 200e8d0 <__pack_d+0x264>
 200e6fc:	0c 00 04 00 	CMP        $1024,R1
 200e700:	78 b0 00 c8 	BGE        @0x0200e7cc    // 200e7cc <__pack_d+0x160>
 200e704:	16 00 00 00 	CLR        R2
 200e708:	1e 00 00 ff 	LDI        $255,R3
 200e70c:	99 b8 91 b0 	AND        R7,R3         | AND        R6,R2
 200e710:	14 00 00 00 	CMP        $0,R2
 200e714:	1c 08 00 80 	CMP.Z      $128,R3
 200e718:	78 88 00 88 	BZ         @0x0200e7a4    // 200e7a4 <__pack_d+0x138>
 200e71c:	96 00 9e 7f 	CLR        R2            | LDI        $127,R3
 200e720:	38 84 c0 00 	ADD        R3,R7
 200e724:	30 98 00 01 	ADD.C      $1,R6
 200e728:	30 84 80 00 	ADD        R2,R6
 200e72c:	12 03 ff f8 	BREV       $-8,R2
 200e730:	9e ff 93 b0 	LDI        $-1,R3        | CMP        R6,R2
 200e734:	1c 0d c0 00 	CMP.Z      R7,R3
 200e738:	78 98 00 cc 	BC         @0x0200e808    // 200e808 <__pack_d+0x19c>
 200e73c:	08 80 03 ff 	ADD        $1023,R1
 200e740:	23 41 80 00 	MOV        R6,R4
 200e744:	21 80 00 18 	LSL        $24,R4
 200e748:	2b 41 c0 00 	MOV        R7,R5
 200e74c:	29 40 00 08 	LSR        $8,R5
 200e750:	20 c5 40 00 	OR         R5,R4
 200e754:	9f a0 a7 b0 	MOV        R4,R3         | MOV        R6,R4
 200e758:	21 40 00 08 	LSR        $8,R4
 200e75c:	13 41 00 00 	MOV        R4,R2
 200e760:	26 0f ff ff 	LDI        $1048575,R4
 200e764:	ae ff a9 98 	LDI        $-1,R5        | AND        R3,R5
 200e768:	20 44 80 00 	AND        R2,R4
 200e76c:	09 80 00 14 	LSL        $20,R1
 200e770:	b7 88 be 00 	MOV        R1,R6         | CLR        R7
 200e774:	41 80 00 1f 	LSL        $31,R8
 200e778:	97 c0 9e 00 	MOV        R8,R2         | CLR        R3
 200e77c:	28 c5 c0 00 	OR         R7,R5
 200e780:	20 c5 80 00 	OR         R6,R4
 200e784:	18 c5 40 00 	OR         R5,R3
 200e788:	10 c5 00 00 	OR         R4,R2
 200e78c:	8f 90 97 98 	MOV        R2,R1         | MOV        R3,R2
 200e790:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200e794:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 200e798:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 200e79c:	dc 18 ea 1c 	LW         24(SP),R11    | ADD        $28,SP
 200e7a0:	7b 40 00 00 	RTN
 200e7a4:	26 00 00 00 	CLR        R4
 200e7a8:	2e 00 01 00 	LDI        $256,R5
 200e7ac:	a9 b8 a1 b0 	AND        R7,R5         | AND        R6,R4
 200e7b0:	24 00 00 00 	CMP        $0,R4
 200e7b4:	2c 08 00 00 	CMP.Z      $0,R5
 200e7b8:	78 8b ff 70 	BZ         @0x0200e72c    // 200e72c <__pack_d+0xc0>
 200e7bc:	38 84 c0 00 	ADD        R3,R7
 200e7c0:	30 98 00 01 	ADD.C      $1,R6
 200e7c4:	30 84 80 00 	ADD        R2,R6
 200e7c8:	78 83 ff 60 	BRA        @0x0200e72c    // 200e72c <__pack_d+0xc0>
 200e7cc:	32 00 0f fe 	BREV       $4094,R6
 200e7d0:	be 00 a6 00 	CLR        R7            | CLR        R4
 200e7d4:	2e 00 00 00 	CLR        R5
 200e7d8:	41 80 00 1f 	LSL        $31,R8
 200e7dc:	97 c0 9e 00 	MOV        R8,R2         | CLR        R3
 200e7e0:	28 c5 c0 00 	OR         R7,R5
 200e7e4:	20 c5 80 00 	OR         R6,R4
 200e7e8:	18 c5 40 00 	OR         R5,R3
 200e7ec:	10 c5 00 00 	OR         R4,R2
 200e7f0:	8f 90 96 00 	MOV        R2,R1         | CLR        R2
 200e7f4:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200e7f8:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 200e7fc:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 200e800:	dc 18 ea 1c 	LW         24(SP),R11    | ADD        $28,SP
 200e804:	7b 40 00 00 	RTN
 200e808:	1b 41 80 00 	MOV        R6,R3
 200e80c:	19 80 00 1f 	LSL        $31,R3
 200e810:	13 41 c0 00 	MOV        R7,R2
 200e814:	11 40 00 01 	LSR        $1,R2
 200e818:	23 41 80 00 	MOV        R6,R4
 200e81c:	21 40 00 01 	LSR        $1,R4
 200e820:	33 41 00 00 	MOV        R4,R6
 200e824:	18 c4 80 00 	OR         R2,R3
 200e828:	3b 40 c0 00 	MOV        R3,R7
 200e82c:	08 80 04 00 	ADD        $1024,R1
 200e830:	23 41 80 00 	MOV        R6,R4
 200e834:	21 80 00 18 	LSL        $24,R4
 200e838:	2b 41 c0 00 	MOV        R7,R5
 200e83c:	29 40 00 08 	LSR        $8,R5
 200e840:	20 c5 40 00 	OR         R5,R4
 200e844:	9f a0 a7 b0 	MOV        R4,R3         | MOV        R6,R4
 200e848:	21 40 00 08 	LSR        $8,R4
 200e84c:	13 41 00 00 	MOV        R4,R2
 200e850:	26 0f ff ff 	LDI        $1048575,R4
 200e854:	ae ff a9 98 	LDI        $-1,R5        | AND        R3,R5
 200e858:	20 44 80 00 	AND        R2,R4
 200e85c:	78 83 ff 0c 	BRA        @0x0200e76c    // 200e76c <__pack_d+0x100>
 200e860:	0b 41 80 00 	MOV        R6,R1
 200e864:	09 80 00 18 	LSL        $24,R1
 200e868:	13 41 c0 00 	MOV        R7,R2
 200e86c:	11 40 00 08 	LSR        $8,R2
 200e870:	08 c4 80 00 	OR         R2,R1
 200e874:	af 88 8f b0 	MOV        R1,R5         | MOV        R6,R1
 200e878:	09 40 00 08 	LSR        $8,R1
 200e87c:	23 40 40 00 	MOV        R1,R4
 200e880:	16 07 ff ff 	LDI        $524287,R2
 200e884:	9e ff a9 98 	LDI        $-1,R3        | AND        R3,R5
 200e888:	a1 90 97 91 	AND        R2,R4         | MOV        $1+R2,R2
 200e88c:	1e 00 00 00 	CLR        R3
 200e890:	28 c4 c0 00 	OR         R3,R5
 200e894:	20 c4 80 00 	OR         R2,R4
 200e898:	32 00 0f fe 	BREV       $4094,R6
 200e89c:	3e 00 00 00 	CLR        R7
 200e8a0:	41 80 00 1f 	LSL        $31,R8
 200e8a4:	97 c0 9e 00 	MOV        R8,R2         | CLR        R3
 200e8a8:	28 c5 c0 00 	OR         R7,R5
 200e8ac:	20 c5 80 00 	OR         R6,R4
 200e8b0:	18 c5 40 00 	OR         R5,R3
 200e8b4:	10 c5 00 00 	OR         R4,R2
 200e8b8:	8f 90 97 98 	MOV        R2,R1         | MOV        R3,R2
 200e8bc:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200e8c0:	bc 08 c4 0c 	LW         8(SP),R7      | LW         12(SP),R8
 200e8c4:	cc 10 d4 14 	LW         16(SP),R9     | LW         20(SP),R10
 200e8c8:	dc 18 ea 1c 	LW         24(SP),R11    | ADD        $28,SP
 200e8cc:	7b 40 00 00 	RTN
 200e8d0:	1e 7f fc 02 	LDI        $-1022,R3
 200e8d4:	98 88 9b 39 	SUB        R1,R3         | CMP        $57,R3
 200e8d8:	78 b3 fd dc 	BGE        @0x0200e6b8    // 200e6b8 <__pack_d+0x4c>
 200e8dc:	0b 40 df e0 	MOV        $-32+R3,R1
 200e8e0:	0c 00 00 00 	CMP        $0,R1
 200e8e4:	78 90 00 e4 	BLT        @0x0200e9cc    // 200e9cc <__pack_d+0x360>
 200e8e8:	4b 41 80 00 	MOV        R6,R9
 200e8ec:	49 44 40 00 	LSR        R1,R9
 200e8f0:	af c8 a7 90 	MOV        R9,R5         | MOV        R2,R4
 200e8f4:	0c 00 00 00 	CMP        $0,R1
 200e8f8:	78 90 00 ac 	BLT        @0x0200e9a8    // 200e9a8 <__pack_d+0x33c>
 200e8fc:	16 7f ff ff 	LDI        $-1,R2
 200e900:	11 84 40 00 	LSL        R1,R2
 200e904:	d7 90 de 00 	MOV        R2,R10        | CLR        R11
 200e908:	59 03 ff ff 	XOR        $-1,R11
 200e90c:	51 03 ff ff 	XOR        $-1,R10
 200e910:	b9 d8 b1 d0 	AND        R11,R7        | AND        R10,R6
 200e914:	0b 41 80 00 	MOV        R6,R1
 200e918:	08 c5 c0 00 	OR         R7,R1
 200e91c:	0e 00 00 00 	CLR        R1
 200e920:	08 e8 00 01 	OR.NZ      $1,R1
 200e924:	b6 00 d6 00 	CLR        R6            | CLR        R10
 200e928:	5b 40 40 00 	MOV        R1,R11
 200e92c:	58 c5 40 00 	OR         R5,R11
 200e930:	50 c5 00 00 	OR         R4,R10
 200e934:	16 00 00 00 	CLR        R2
 200e938:	1e 00 00 ff 	LDI        $255,R3
 200e93c:	99 d8 91 d0 	AND        R11,R3        | AND        R10,R2
 200e940:	14 00 00 00 	CMP        $0,R2
 200e944:	1c 08 00 80 	CMP.Z      $128,R3
 200e948:	78 88 00 ac 	BZ         @0x0200e9f8    // 200e9f8 <__pack_d+0x38c>
 200e94c:	a6 00 ae 7f 	CLR        R4            | LDI        $127,R5
 200e950:	97 d0 9f d8 	MOV        R10,R2        | MOV        R11,R3
 200e954:	18 85 40 00 	ADD        R5,R3
 200e958:	10 98 00 01 	ADD.C      $1,R2
 200e95c:	92 a0 8f 90 	ADD        R4,R2         | MOV        R2,R1
 200e960:	09 80 00 18 	LSL        $24,R1
 200e964:	3b 40 c0 00 	MOV        R3,R7
 200e968:	39 40 00 08 	LSR        $8,R7
 200e96c:	08 c5 c0 00 	OR         R7,R1
 200e970:	af 88 8f 90 	MOV        R1,R5         | MOV        R2,R1
 200e974:	09 40 00 08 	LSR        $8,R1
 200e978:	23 40 40 00 	MOV        R1,R4
 200e97c:	56 0f ff ff 	LDI        $1048575,R10
 200e980:	de ff a9 d8 	LDI        $-1,R11       | AND        R11,R5
 200e984:	a1 d0 8e 01 	AND        R10,R4        | LDI        $1,R1
 200e988:	4a 03 ff f0 	BREV       $-16,R9
 200e98c:	d6 ff cb 90 	LDI        $-1,R10       | CMP        R2,R9
 200e990:	54 0c c0 00 	CMP.Z      R3,R10
 200e994:	78 9b fd d4 	BC         @0x0200e76c    // 200e76c <__pack_d+0x100>
 200e998:	0b 41 80 00 	MOV        R6,R1
 200e99c:	09 80 00 14 	LSL        $20,R1
 200e9a0:	b7 88 be 00 	MOV        R1,R6         | CLR        R7
 200e9a4:	78 83 fd cc 	BRA        @0x0200e774    // 200e774 <__pack_d+0x108>
 200e9a8:	ce ff 96 1f 	LDI        $-1,R9        | LDI        $31,R2
 200e9ac:	10 04 c0 00 	SUB        R3,R2
 200e9b0:	0a 03 ff fe 	BREV       $-2,R1
 200e9b4:	09 44 80 00 	LSR        R2,R1
 200e9b8:	16 7f ff ff 	LDI        $-1,R2
 200e9bc:	11 84 c0 00 	LSL        R3,R2
 200e9c0:	08 c4 80 00 	OR         R2,R1
 200e9c4:	d7 88 df 90 	MOV        R1,R10        | MOV        R2,R11
 200e9c8:	78 83 ff 3c 	BRA        @0x0200e908    // 200e908 <__pack_d+0x29c>
 200e9cc:	13 41 80 00 	MOV        R6,R2
 200e9d0:	11 80 00 01 	LSL        $1,R2
 200e9d4:	a6 1f a0 98 	LDI        $31,R4        | SUB        R3,R4
 200e9d8:	11 85 00 00 	LSL        R4,R2
 200e9dc:	4b 41 c0 00 	MOV        R7,R9
 200e9e0:	49 44 c0 00 	LSR        R3,R9
 200e9e4:	10 c6 40 00 	OR         R9,R2
 200e9e8:	af 90 97 b0 	MOV        R2,R5         | MOV        R6,R2
 200e9ec:	11 44 c0 00 	LSR        R3,R2
 200e9f0:	23 40 80 00 	MOV        R2,R4
 200e9f4:	78 83 fe fc 	BRA        @0x0200e8f4    // 200e8f4 <__pack_d+0x288>
 200e9f8:	26 00 00 00 	CLR        R4
 200e9fc:	2e 00 01 00 	LDI        $256,R5
 200ea00:	a9 d8 a1 d0 	AND        R11,R5        | AND        R10,R4
 200ea04:	24 00 00 00 	CMP        $0,R4
 200ea08:	2c 08 00 00 	CMP.Z      $0,R5
 200ea0c:	78 88 00 0c 	BZ         @0x0200ea1c    // 200ea1c <__pack_d+0x3b0>
 200ea10:	58 84 c0 00 	ADD        R3,R11
 200ea14:	50 98 00 01 	ADD.C      $1,R10
 200ea18:	50 84 80 00 	ADD        R2,R10
 200ea1c:	0b 42 80 00 	MOV        R10,R1
 200ea20:	09 80 00 18 	LSL        $24,R1
 200ea24:	13 42 c0 00 	MOV        R11,R2
 200ea28:	11 40 00 08 	LSR        $8,R2
 200ea2c:	08 c4 80 00 	OR         R2,R1
 200ea30:	af 88 8f d0 	MOV        R1,R5         | MOV        R10,R1
 200ea34:	09 40 00 08 	LSR        $8,R1
 200ea38:	23 40 40 00 	MOV        R1,R4
 200ea3c:	16 0f ff ff 	LDI        $1048575,R2
 200ea40:	9e ff a9 98 	LDI        $-1,R3        | AND        R3,R5
 200ea44:	a1 90 8e 01 	AND        R2,R4         | LDI        $1,R1
 200ea48:	12 03 ff f0 	BREV       $-16,R2
 200ea4c:	9e ff 93 d0 	LDI        $-1,R3        | CMP        R10,R2
 200ea50:	78 98 00 08 	BC         @0x0200ea5c    // 200ea5c <__pack_d+0x3f0>
 200ea54:	1c 0e c0 00 	CMP.Z      R11,R3
 200ea58:	78 bb ff 3c 	BNC        @0x0200e998    // 200e998 <__pack_d+0x32c>
 200ea5c:	09 80 00 14 	LSL        $20,R1
 200ea60:	b7 88 be 00 	MOV        R1,R6         | CLR        R7
 200ea64:	78 83 fd 0c 	BRA        @0x0200e774    // 200e774 <__pack_d+0x108>

0200ea68 <__unpack_d>:
 200ea68:	e8 0c ad 00 	SUB        $12,SP        | SW         R5,(SP)
 200ea6c:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 200ea70:	24 84 40 00 	LW         (R1),R4
 200ea74:	2c 84 40 04 	LW         4(R1),R5
 200ea78:	36 0f ff ff 	LDI        $1048575,R6
 200ea7c:	be ff b9 a8 	LDI        $-1,R7        | AND        R5,R7
 200ea80:	b1 a0 8f a0 	AND        R4,R6         | MOV        R4,R1
 200ea84:	09 40 00 14 	LSR        $20,R1
 200ea88:	08 40 07 ff 	AND        $2047,R1
 200ea8c:	1b 41 00 00 	MOV        R4,R3
 200ea90:	19 40 00 1f 	LSR        $31,R3
 200ea94:	1c c4 80 04 	SW         R3,$4(R2)
 200ea98:	0c 00 00 00 	CMP        $0,R1
 200ea9c:	78 a8 00 1c 	BNZ        @0x0200eabc    // 200eabc <__unpack_d+0x54>
 200eaa0:	34 00 00 00 	CMP        $0,R6
 200eaa4:	3c 08 00 00 	CMP.Z      $0,R7
 200eaa8:	78 a8 00 68 	BNZ        @0x0200eb14    // 200eb14 <__unpack_d+0xac>
 200eaac:	8e 02 8d 90 	LDI        $2,R1         | SW         R1,(R2)
 200eab0:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200eab4:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200eab8:	7b 40 00 00 	RTN
 200eabc:	0c 00 07 ff 	CMP        $2047,R1
 200eac0:	78 88 00 b4 	BZ         @0x0200eb78    // 200eb78 <__unpack_d+0x110>
 200eac4:	08 83 fc 01 	ADD        $-1023,R1
 200eac8:	0c c4 80 08 	SW         R1,$8(R2)
 200eacc:	8e 03 8d 90 	LDI        $3,R1         | SW         R1,(R2)
 200ead0:	0b 41 c0 00 	MOV        R7,R1
 200ead4:	09 40 00 18 	LSR        $24,R1
 200ead8:	1b 41 80 00 	MOV        R6,R3
 200eadc:	19 80 00 08 	LSL        $8,R3
 200eae0:	08 c4 c0 00 	OR         R3,R1
 200eae4:	a7 88 8f b8 	MOV        R1,R4         | MOV        R7,R1
 200eae8:	09 80 00 08 	LSL        $8,R1
 200eaec:	2b 40 40 00 	MOV        R1,R5
 200eaf0:	32 00 00 08 	BREV       $8,R6
 200eaf4:	3e 00 00 00 	CLR        R7
 200eaf8:	28 c5 c0 00 	OR         R7,R5
 200eafc:	20 c5 80 00 	OR         R6,R4
 200eb00:	24 c4 80 0c 	SW         R4,$12(R2)
 200eb04:	2c c4 80 10 	SW         R5,$16(R2)
 200eb08:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200eb0c:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200eb10:	7b 40 00 00 	RTN
 200eb14:	0b 41 c0 00 	MOV        R7,R1
 200eb18:	09 40 00 18 	LSR        $24,R1
 200eb1c:	1b 41 80 00 	MOV        R6,R3
 200eb20:	19 80 00 08 	LSL        $8,R3
 200eb24:	08 c4 c0 00 	OR         R3,R1
 200eb28:	a7 88 8f b8 	MOV        R1,R4         | MOV        R7,R1
 200eb2c:	09 80 00 08 	LSL        $8,R1
 200eb30:	af 88 8e 03 	MOV        R1,R5         | LDI        $3,R1
 200eb34:	0c c4 80 00 	SW         R1,(R2)
 200eb38:	0e 7f fc 01 	LDI        $-1023,R1
 200eb3c:	28 85 40 00 	ADD        R5,R5
 200eb40:	20 98 00 01 	ADD.C      $1,R4
 200eb44:	a2 a0 9f 88 	ADD        R4,R4         | MOV        R1,R3
 200eb48:	08 83 ff ff 	ADD        $-1,R1
 200eb4c:	32 03 ff f0 	BREV       $-16,R6
 200eb50:	be ff b3 a0 	LDI        $-1,R7        | CMP        R4,R6
 200eb54:	78 98 00 08 	BC         @0x0200eb60    // 200eb60 <__unpack_d+0xf8>
 200eb58:	3c 0d 40 00 	CMP.Z      R5,R7
 200eb5c:	78 bb ff dc 	BNC        @0x0200eb3c    // 200eb3c <__unpack_d+0xd4>
 200eb60:	1c c4 80 08 	SW         R3,$8(R2)
 200eb64:	24 c4 80 0c 	SW         R4,$12(R2)
 200eb68:	2c c4 80 10 	SW         R5,$16(R2)
 200eb6c:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200eb70:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200eb74:	7b 40 00 00 	RTN
 200eb78:	34 00 00 00 	CMP        $0,R6
 200eb7c:	3c 08 00 00 	CMP.Z      $0,R7
 200eb80:	78 a8 00 10 	BNZ        @0x0200eb94    // 200eb94 <__unpack_d+0x12c>
 200eb84:	8e 04 8d 90 	LDI        $4,R1         | SW         R1,(R2)
 200eb88:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200eb8c:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200eb90:	7b 40 00 00 	RTN
 200eb94:	0b 41 00 00 	MOV        R4,R1
 200eb98:	09 40 00 13 	LSR        $19,R1
 200eb9c:	89 01 8d 90 	AND        $1,R1         | SW         R1,(R2)
 200eba0:	0b 41 40 00 	MOV        R5,R1
 200eba4:	09 40 00 18 	LSR        $24,R1
 200eba8:	1b 41 00 00 	MOV        R4,R3
 200ebac:	19 80 00 08 	LSL        $8,R3
 200ebb0:	08 c4 c0 00 	OR         R3,R1
 200ebb4:	b7 88 8f a8 	MOV        R1,R6         | MOV        R5,R1
 200ebb8:	09 80 00 08 	LSL        $8,R1
 200ebbc:	3b 40 40 00 	MOV        R1,R7
 200ebc0:	22 03 ff e0 	BREV       $-32,R4
 200ebc4:	2e 7f ff 00 	LDI        $-256,R5
 200ebc8:	b9 a8 b1 a0 	AND        R5,R7         | AND        R4,R6
 200ebcc:	34 c4 80 0c 	SW         R6,$12(R2)
 200ebd0:	3c c4 80 10 	SW         R7,$16(R2)
 200ebd4:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200ebd8:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200ebdc:	7b 40 00 00 	RTN

0200ebe0 <__fpcmp_parts_d>:
 200ebe0:	a4 88 a3 02 	LW         (R1),R4       | CMP        $2,R4
 200ebe4:	78 98 00 fc 	BC         @0x0200ece4    // 200ece4 <__fpcmp_parts_d+0x104>
 200ebe8:	e8 0c ad 00 	SUB        $12,SP        | SW         R5,(SP)
 200ebec:	b5 04 bd 08 	SW         R6,$4(SP)     | SW         R7,$8(SP)
 200ebf0:	ac 90 ab 02 	LW         (R2),R5       | CMP        $2,R5
 200ebf4:	78 98 00 f0 	BC         @0x0200ece8    // 200ece8 <__fpcmp_parts_d+0x108>
 200ebf8:	a3 04 9e 00 	CMP        $4,R4         | CLR        R3
 200ebfc:	18 c8 00 01 	OR.Z       $1,R3
 200ec00:	ab 04 b6 00 	CMP        $4,R5         | CLR        R6
 200ec04:	30 c8 00 01 	OR.Z       $1,R6
 200ec08:	18 45 80 00 	AND        R6,R3
 200ec0c:	78 a8 00 fc 	BNZ        @0x0200ed0c    // 200ed0c <__fpcmp_parts_d+0x12c>
 200ec10:	24 00 00 04 	CMP        $4,R4
 200ec14:	78 88 00 dc 	BZ         @0x0200ecf4    // 200ecf4 <__fpcmp_parts_d+0x114>
 200ec18:	2c 00 00 04 	CMP        $4,R5
 200ec1c:	78 88 00 98 	BZ         @0x0200ecb8    // 200ecb8 <__fpcmp_parts_d+0xd8>
 200ec20:	a3 02 b7 98 	CMP        $2,R4         | MOV        R3,R6
 200ec24:	30 c8 00 01 	OR.Z       $1,R6
 200ec28:	ab 02 bf 98 	CMP        $2,R5         | MOV        R3,R7
 200ec2c:	38 c8 00 01 	OR.Z       $1,R7
 200ec30:	30 45 c0 00 	AND        R7,R6
 200ec34:	78 a8 00 60 	BNZ        @0x0200ec98    // 200ec98 <__fpcmp_parts_d+0xb8>
 200ec38:	24 00 00 02 	CMP        $2,R4
 200ec3c:	78 88 00 78 	BZ         @0x0200ecb8    // 200ecb8 <__fpcmp_parts_d+0xd8>
 200ec40:	1c 84 40 04 	LW         4(R1),R3
 200ec44:	2c 00 00 02 	CMP        $2,R5
 200ec48:	78 88 00 58 	BZ         @0x0200eca4    // 200eca4 <__fpcmp_parts_d+0xc4>
 200ec4c:	24 84 80 04 	LW         4(R2),R4
 200ec50:	24 04 c0 00 	CMP        R3,R4
 200ec54:	78 a8 00 4c 	BNZ        @0x0200eca4    // 200eca4 <__fpcmp_parts_d+0xc4>
 200ec58:	2c 84 40 08 	LW         8(R1),R5
 200ec5c:	24 84 80 08 	LW         8(R2),R4
 200ec60:	24 05 40 00 	CMP        R5,R4
 200ec64:	78 90 00 3c 	BLT        @0x0200eca4    // 200eca4 <__fpcmp_parts_d+0xc4>
 200ec68:	2c 05 00 00 	CMP        R4,R5
 200ec6c:	78 90 00 60 	BLT        @0x0200ecd0    // 200ecd0 <__fpcmp_parts_d+0xf0>
 200ec70:	34 84 40 0c 	LW         12(R1),R6
 200ec74:	3c 84 40 10 	LW         16(R1),R7
 200ec78:	24 84 80 0c 	LW         12(R2),R4
 200ec7c:	2c 84 80 10 	LW         16(R2),R5
 200ec80:	24 05 80 00 	CMP        R6,R4
 200ec84:	2c 0d c0 00 	CMP.Z      R7,R5
 200ec88:	78 98 00 18 	BC         @0x0200eca4    // 200eca4 <__fpcmp_parts_d+0xc4>
 200ec8c:	34 05 00 00 	CMP        R4,R6
 200ec90:	3c 0d 40 00 	CMP.Z      R5,R7
 200ec94:	78 98 00 38 	BC         @0x0200ecd0    // 200ecd0 <__fpcmp_parts_d+0xf0>
 200ec98:	8e 00 ac 00 	CLR        R1            | LW         (SP),R5
 200ec9c:	b4 04 bc 08 	LW         4(SP),R6      | LW         8(SP),R7
 200eca0:	ea 0c ff 80 	ADD        $12,SP        | RTN
 200eca4:	9b 00 8e ff 	CMP        $0,R3         | LDI        $-1,R1
 200eca8:	0b 48 40 02 	MOV.Z      $2+R1,R1
 200ecac:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200ecb0:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200ecb4:	7b 40 00 00 	RTN
 200ecb8:	0c 84 80 04 	LW         4(R2),R1
 200ecbc:	8b 00 8e 01 	CMP        $0,R1         | LDI        $1,R1
 200ecc0:	0a 0b ff ff 	BREV.Z     $-1,R1
 200ecc4:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200ecc8:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200eccc:	7b 40 00 00 	RTN
 200ecd0:	9b 00 8e 01 	CMP        $0,R3         | LDI        $1,R1
 200ecd4:	0a 0b ff ff 	BREV.Z     $-1,R1
 200ecd8:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200ecdc:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200ece0:	7b 40 00 00 	RTN
 200ece4:	8e 01 ff 80 	LDI        $1,R1         | RTN
 200ece8:	8e 01 ac 00 	LDI        $1,R1         | LW         (SP),R5
 200ecec:	b4 04 bc 08 	LW         4(SP),R6      | LW         8(SP),R7
 200ecf0:	ea 0c ff 80 	ADD        $12,SP        | RTN
 200ecf4:	0c 84 40 04 	LW         4(R1),R1
 200ecf8:	8b 00 8e ff 	CMP        $0,R1         | LDI        $-1,R1
 200ecfc:	0b 48 40 02 	MOV.Z      $2+R1,R1
 200ed00:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200ed04:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200ed08:	7b 40 00 00 	RTN
 200ed0c:	1c 84 80 04 	LW         4(R2),R3
 200ed10:	14 84 40 04 	LW         4(R1),R2
 200ed14:	8f 98 88 90 	MOV        R3,R1         | SUB        R2,R1
 200ed18:	ac 00 b4 04 	LW         (SP),R5       | LW         4(SP),R6
 200ed1c:	bc 08 ea 0c 	LW         8(SP),R7      | ADD        $12,SP
 200ed20:	7b 40 00 00 	RTN

0200ed24 <exit>:
 200ed24:	e8 08 85 00 	SUB        $8,SP         | SW         R0,(SP)
 200ed28:	ad 04 af 88 	SW         R5,$4(SP)     | MOV        R1,R5
 200ed2c:	16 00 00 00 	CLR        R2
 200ed30:	87 fa fc f8 	JSR        0x0200ed60     // 200ed60 <__call_exitprocs>
 200ed34:	02 00 ed 60 
 200ed38:	0a 03 00 40 	LDI        0x0200f048,R1  // 200f048 <_global_impure_ptr>
 200ed3c:	0a 40 f0 48 
 200ed40:	0c 84 40 00 	LW         (R1),R1
 200ed44:	14 84 40 3c 	LW         60(R1),R2
 200ed48:	14 00 00 00 	CMP        $0,R2
 200ed4c:	78 88 00 04 	BZ         @0x0200ed54    // 200ed54 <exit+0x30>
 200ed50:	87 f9 ff 90 	JSR        R2
 200ed54:	0b 41 40 00 	MOV        R5,R1
 200ed58:	87 fa fc f8 	JSR        0x0200cec8     // 200cec8 <_exit>
 200ed5c:	02 00 ce c8 

0200ed60 <__call_exitprocs>:
 200ed60:	e8 24 85 00 	SUB        $36,SP        | SW         R0,(SP)
 200ed64:	ad 04 b5 08 	SW         R5,$4(SP)     | SW         R6,$8(SP)
 200ed68:	bd 0c c5 10 	SW         R7,$12(SP)    | SW         R8,$16(SP)
 200ed6c:	cd 14 d5 18 	SW         R9,$20(SP)    | SW         R10,$24(SP)
 200ed70:	dd 1c e5 20 	SW         R11,$28(SP)   | SW         R12,$32(SP)
 200ed74:	5b 40 40 00 	MOV        R1,R11
 200ed78:	0a 03 00 40 	LDI        0x0200f048,R1  // 200f048 <_global_impure_ptr>
 200ed7c:	0a 40 f0 48 
 200ed80:	4c 84 40 00 	LW         (R1),R9
 200ed84:	3c 86 41 48 	LW         328(R9),R7
 200ed88:	3c 00 00 00 	CMP        $0,R7
 200ed8c:	78 88 00 3c 	BZ         @0x0200edcc    // 200edcc <__call_exitprocs+0x6c>
 200ed90:	c7 90 d6 01 	MOV        R2,R8         | LDI        $1,R10
 200ed94:	0c 85 c0 04 	LW         4(R7),R1
 200ed98:	af 8f ab 00 	MOV        $-1+R1,R5     | CMP        $0,R5
 200ed9c:	78 90 00 2c 	BLT        @0x0200edcc    // 200edcc <__call_exitprocs+0x6c>
 200eda0:	44 00 00 00 	CMP        $0,R8
 200eda4:	78 88 00 d4 	BZ         @0x0200ee7c    // 200ee7c <__call_exitprocs+0x11c>
 200eda8:	08 80 00 01 	ADD        $1,R1
 200edac:	09 80 00 02 	LSL        $2,R1
 200edb0:	b7 b8 b2 88 	MOV        R7,R6         | ADD        R1,R6
 200edb4:	1c 85 81 00 	LW         256(R6),R3
 200edb8:	1c 06 00 00 	CMP        R8,R3
 200edbc:	78 88 00 24 	BZ         @0x0200ede4    // 200ede4 <__call_exitprocs+0x84>
 200edc0:	aa 7f b2 7c 	ADD        $-1,R5        | ADD        $-4,R6
 200edc4:	2c 03 ff ff 	CMP        $-1,R5
 200edc8:	78 ab ff e8 	BNZ        @0x0200edb4    // 200edb4 <__call_exitprocs+0x54>
 200edcc:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200edd0:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 200edd4:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 200edd8:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 200eddc:	e4 20 ea 24 	LW         32(SP),R12    | ADD        $36,SP
 200ede0:	7b 40 00 00 	RTN
 200ede4:	24 85 80 00 	LW         (R6),R4
 200ede8:	64 85 c0 04 	LW         4(R7),R12
 200edec:	8f e7 8b a8 	MOV        $-1+R12,R1    | CMP        R5,R1
 200edf0:	2c cd c0 04 	SW.Z       R5,$4(R7)
 200edf4:	63 49 40 00 	MOV.Z      R5,R12
 200edf8:	0a 28 00 00 	CLR.NZ     $0,R1
 200edfc:	0c ed 80 00 	SW.NZ      R1,(R6)
 200ee00:	24 00 00 00 	CMP        $0,R4
 200ee04:	78 8b ff b8 	BZ         @0x0200edc0    // 200edc0 <__call_exitprocs+0x60>
 200ee08:	1b 42 80 00 	MOV        R10,R3
 200ee0c:	19 85 40 00 	LSL        R5,R3
 200ee10:	14 85 c1 88 	LW         392(R7),R2
 200ee14:	8f 98 89 90 	MOV        R3,R1         | AND        R2,R1
 200ee18:	78 a8 00 3c 	BNZ        @0x0200ee58    // 200ee58 <__call_exitprocs+0xf8>
 200ee1c:	87 f9 ff a0 	JSR        R4
 200ee20:	14 86 41 48 	LW         328(R9),R2
 200ee24:	0c 85 c0 04 	LW         4(R7),R1
 200ee28:	0c 07 00 00 	CMP        R12,R1
 200ee2c:	78 a8 00 08 	BNZ        @0x0200ee38    // 200ee38 <__call_exitprocs+0xd8>
 200ee30:	3c 04 80 00 	CMP        R2,R7
 200ee34:	78 8b ff 88 	BZ         @0x0200edc0    // 200edc0 <__call_exitprocs+0x60>
 200ee38:	bf 90 93 00 	MOV        R2,R7         | CMP        $0,R2
 200ee3c:	78 ab ff 54 	BNZ        @0x0200ed94    // 200ed94 <__call_exitprocs+0x34>
 200ee40:	84 00 ac 04 	LW         (SP),R0       | LW         4(SP),R5
 200ee44:	b4 08 bc 0c 	LW         8(SP),R6      | LW         12(SP),R7
 200ee48:	c4 10 cc 14 	LW         16(SP),R8     | LW         20(SP),R9
 200ee4c:	d4 18 dc 1c 	LW         24(SP),R10    | LW         28(SP),R11
 200ee50:	e4 20 ea 24 	LW         32(SP),R12    | ADD        $36,SP
 200ee54:	7b 40 00 00 	RTN
 200ee58:	0c 85 80 80 	LW         128(R6),R1
 200ee5c:	14 85 c1 8c 	LW         396(R7),R2
 200ee60:	18 44 80 00 	AND        R2,R3
 200ee64:	78 a8 00 0c 	BNZ        @0x0200ee74    // 200ee74 <__call_exitprocs+0x114>
 200ee68:	97 88 8f d8 	MOV        R1,R2         | MOV        R11,R1
 200ee6c:	87 f9 ff a0 	JSR        R4
 200ee70:	78 83 ff ac 	BRA        @0x0200ee20    // 200ee20 <__call_exitprocs+0xc0>
 200ee74:	87 f9 ff a0 	JSR        R4
 200ee78:	78 83 ff a4 	BRA        @0x0200ee20    // 200ee20 <__call_exitprocs+0xc0>
 200ee7c:	13 40 40 01 	MOV        $1+R1,R2
 200ee80:	11 80 00 02 	LSL        $2,R2
 200ee84:	b7 b8 b2 90 	MOV        R7,R6         | ADD        R2,R6
 200ee88:	9c b0 e7 88 	LW         (R6),R3       | MOV        R1,R12
 200ee8c:	8f 8f 8b a8 	MOV        $-1+R1,R1     | CMP        R5,R1
 200ee90:	78 88 00 58 	BZ         @0x0200eeec    // 200eeec <__call_exitprocs+0x18c>
 200ee94:	8e 00 8d b0 	CLR        R1            | SW         R1,(R6)
 200ee98:	1c 00 00 00 	CMP        $0,R3
 200ee9c:	78 88 00 30 	BZ         @0x0200eed0    // 200eed0 <__call_exitprocs+0x170>
 200eea0:	23 42 80 00 	MOV        R10,R4
 200eea4:	21 85 40 00 	LSL        R5,R4
 200eea8:	14 85 c1 88 	LW         392(R7),R2
 200eeac:	8f a0 89 90 	MOV        R4,R1         | AND        R2,R1
 200eeb0:	78 a8 00 44 	BNZ        @0x0200eef8    // 200eef8 <__call_exitprocs+0x198>
 200eeb4:	87 f9 ff 98 	JSR        R3
 200eeb8:	14 86 41 48 	LW         328(R9),R2
 200eebc:	0c 85 c0 04 	LW         4(R7),R1
 200eec0:	0c 07 00 00 	CMP        R12,R1
 200eec4:	78 ab ff 70 	BNZ        @0x0200ee38    // 200ee38 <__call_exitprocs+0xd8>
 200eec8:	14 05 c0 00 	CMP        R7,R2
 200eecc:	78 ab ff 68 	BNZ        @0x0200ee38    // 200ee38 <__call_exitprocs+0xd8>
 200eed0:	aa 7f b2 7c 	ADD        $-1,R5        | ADD        $-4,R6
 200eed4:	2c 03 ff ff 	CMP        $-1,R5
 200eed8:	78 8b fe f0 	BZ         @0x0200edcc    // 200edcc <__call_exitprocs+0x6c>
 200eedc:	0c 85 c0 04 	LW         4(R7),R1
 200eee0:	9c b0 e7 88 	LW         (R6),R3       | MOV        R1,R12
 200eee4:	8f 8f 8b a8 	MOV        $-1+R1,R1     | CMP        R5,R1
 200eee8:	78 ab ff a8 	BNZ        @0x0200ee94    // 200ee94 <__call_exitprocs+0x134>
 200eeec:	2c c5 c0 04 	SW         R5,$4(R7)
 200eef0:	63 41 40 00 	MOV        R5,R12
 200eef4:	78 83 ff a0 	BRA        @0x0200ee98    // 200ee98 <__call_exitprocs+0x138>
 200eef8:	0c 85 80 80 	LW         128(R6),R1
 200eefc:	14 85 c1 8c 	LW         396(R7),R2
 200ef00:	20 44 80 00 	AND        R2,R4
 200ef04:	78 88 00 08 	BZ         @0x0200ef10    // 200ef10 <__call_exitprocs+0x1b0>
 200ef08:	87 f9 ff 98 	JSR        R3
 200ef0c:	78 83 ff a8 	BRA        @0x0200eeb8    // 200eeb8 <__call_exitprocs+0x158>
 200ef10:	97 88 8f d8 	MOV        R1,R2         | MOV        R11,R1
 200ef14:	87 f9 ff 98 	JSR        R3
 200ef18:	78 83 ff 9c 	BRA        @0x0200eeb8    // 200eeb8 <__call_exitprocs+0x158>
 200ef1c:	78 20 3d 20 	SUB.V      $15648,PC
 200ef20:	30 78 25 78 	AND.NC     $9592,R6
 200ef24:	20 73 70 20 	AND.GE     $-36832,R4
 200ef28:	3d 20 30 78 	LH.V       ($12408),R7
 200ef2c:	25 78 20 7a 	SH.NC      R4,($8314)
 200ef30:	20 3d 20 30 	SUB.NC     $-8144+R4,R4
 200ef34:	78 25 78 0a 	SUB.V      $-2038+R5,PC
 200ef38:	00 77 3d 25 	AND.GE     $-731+R12,R0
 200ef3c:	64 20 20 68 	CMP.V      $8296,R12
 200ef40:	3d 25 64 0a 	LH.V       -7158(R5),R7
 200ef44:	00 25 78 20 	SUB.V      $-2016+R5,R0
 200ef48:	25 64 20 0a 	SH.V       R4,$-8182(R0)
 200ef4c:	00 66 6c 61 	AND.V      $-5023+R9,R0
 200ef50:	67 20 25 64 	ILL 67202564
 200ef54:	20 30 78 25 	SUB.GE     $30757,R4
 200ef58:	78 0a 00 25 	SUB.Z      $-131035,PC
 200ef5c:	78 20 25 78 	SUB.V      $9592,PC
 200ef60:	20 0a 00 20 	SUB.Z      $-131040,R4
 200ef64:	70 74 72 73 	AND.GE     $-3469+R1,CC
 200ef68:	2e 61 6c 74 	LDI        $-2003852,R5
 200ef6c:	20 30 78 25 	SUB.GE     $30757,R4
 200ef70:	78 20 30 78 	SUB.V      $12408,PC
 200ef74:	25 78 0a 00 	SH.NC      R4,($2560)
 200ef78:	25 64 20 30 	SH.V       R4,$-8144(R0)
 200ef7c:	78 25 78 20 	SUB.V      $-2016+R5,PC
 200ef80:	30 78 25 78 	AND.NC     $9592,R6
 200ef84:	20 30 78 20 	SUB.GE     $30752,R4
 200ef88:	25 78 20 0a 	SH.NC      R4,($8202)
 200ef8c:	00 25 64 20 	SUB.V      $-7136+R5,R0
 200ef90:	20 0a 00 49 	SUB.Z      $-130999,R4
 200ef94:	4e 46 00 69 	LDI        $-3800983,R9
 200ef98:	6e 66 00 4e 	LDI        $-1703858,SP
 200ef9c:	41 4e 00 6e 	LSR.Z      $110+R8,R8
 200efa0:	61 6e 00 30 	LSR.NZ     $48+R8,R12
 200efa4:	31 32 33 34 	XOR.GE     $-117964,R6
 200efa8:	35 36 37 38 	LH.GE      -2248(R8),R6
 200efac:	39 61 62 63 	LSR.V      $90723,R7
 200efb0:	64 65 66 00 	TST.V      $-6656+R5,R12
 200efb4:	30 31 32 33 	SUB.GE     $78387,R6
 200efb8:	34 35 36 37 	CMP.GE     $-2505+R4,R6
 200efbc:	38 39 41 42 	SUB.NC     $82242,R7
 200efc0:	43 44 45 46 	MOV        $1350+R1,uR8
 200efc4:	00 28 6e 75 	SUB.NZ     $28277,R0
 200efc8:	6c 6c 29 00 	TST.NZ     $-5888+R0,SP
 200efcc:	30 00 30 30 	SUB        $0,R0

0200efce <zeroes.0>:
 200efce:	30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30     0000000000000000

0200efde <blanks.1>:
 200efde:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     
 200efee:	4e 61 4e 00 49 6e 66 69 6e 69 74 79 00 42 61 6c     NaN.Infinity.Bal
 200effe:	6c 6f 63 20 73 75 63 63 65 65 64 65 64 00 2e 2e     loc succeeded...
 200f00e:	2f 2e 2e 2f 2e 2e 2f 2e 2e 2f 2e 2e 2f 6e 65 77     /../../../../new
 200f01e:	6c 69 62 2d 34 2e 31 2e 30 2d 7a 69 70 2f 6e 65     lib-4.1.0-zip/ne
 200f02e:	77 6c 69 62 2f 6c 69 62 63 2f 73 74 64 6c 69 62     wlib/libc/stdlib
 200f03e:	2f 64 74 6f 61 2e 63 00 00 00                       /dtoa.c...

0200f048 <_global_impure_ptr>:
 200f048:	02 00 f8 44 43 00 50 4f 53 49 58 00 2e 00 2e 2e     ...DC.POSIX.....
 200f058:	2f 2e 2e 2f 2e 2e 2f 2e 2e 2f 2e 2e 2f 6e 65 77     /../../../../new
 200f068:	6c 69 62 2d 34 2e 31 2e 30 2d 7a 69 70 2f 6e 65     lib-4.1.0-zip/ne
 200f078:	77 6c 69 62 2f 6c 69 62 63 2f 73 74 64 6c 69 62     wlib/libc/stdlib
 200f088:	2f 6d 70 72 65 63 2e 63 00 00 00 00                 /mprec.c....

0200f094 <p05.0>:
 200f094:	00 00 00 05 00 00 00 19 00 00 00 7d                 ...........}

0200f0a0 <__mprec_tinytens>:
 200f0a0:	3c 9c d2 b2 97 d8 89 bc 39 49 f6 23 d5 a8 a7 33     <.......9I.#...3
 200f0b0:	32 a5 0f fd 44 f4 a7 3d 25 5b ba 08 cf 8c 97 9d     2...D..=%[......
 200f0c0:	0a c8 06 28 64 ac 6f 43                             ...(d.oC

0200f0c8 <__mprec_bigtens>:
 200f0c8:	43 41 c3 79 37 e0 80 00 46 93 b8 b5 b5 05 6e 17     CA.y7...F.....n.
 200f0d8:	4d 38 4f 03 e9 3f f9 f5 5a 82 77 48 f9 30 1d 32     M8O..?..Z.wH.0.2
 200f0e8:	75 15 4f dd 7f 73 bf 3c                             u.O..s.<

0200f0f0 <__mprec_tens>:
 200f0f0:	3f f0 00 00 00 00 00 00 40 24 00 00 00 00 00 00     ?.......@$......
 200f100:	40 59 00 00 00 00 00 00 40 8f 40 00 00 00 00 00     @Y......@.@.....
 200f110:	40 c3 88 00 00 00 00 00 40 f8 6a 00 00 00 00 00     @.......@.j.....
 200f120:	41 2e 84 80 00 00 00 00 41 63 12 d0 00 00 00 00     A.......Ac......
 200f130:	41 97 d7 84 00 00 00 00 41 cd cd 65 00 00 00 00     A.......A..e....
 200f140:	42 02 a0 5f 20 00 00 00 42 37 48 76 e8 00 00 00     B.._ ...B7Hv....
 200f150:	42 6d 1a 94 a2 00 00 00 42 a2 30 9c e5 40 00 00     Bm......B.0..@..
 200f160:	42 d6 bc c4 1e 90 00 00 43 0c 6b f5 26 34 00 00     B.......C.k.&4..
 200f170:	43 41 c3 79 37 e0 80 00 43 76 34 57 85 d8 a0 00     CA.y7...Cv4W....
 200f180:	43 ab c1 6d 67 4e c8 00 43 e1 58 e4 60 91 3d 00     C..mgN..C.X.`.=.
 200f190:	44 15 af 1d 78 b5 8c 40 44 4b 1a e4 d6 e2 ef 50     D...x..@DK.....P
 200f1a0:	44 80 f0 cf 06 4d d5 92 44 b5 2d 02 c7 e1 4a f6     D....M..D.-...J.
 200f1b0:	44 ea 78 43 79 d9 9d b4                             D.xCy...

0200f1b8 <zeroes.0>:
 200f1b8:	30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30     0000000000000000

0200f1c8 <blanks.1>:
 200f1c8:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     
 200f1d8:	2c 20 66 75 6e 63 74 69 6f 6e 3a 20 00 61 73 73     , function: .ass
 200f1e8:	65 72 74 69 6f 6e 20 22 25 73 22 20 66 61 69 6c     ertion "%s" fail
 200f1f8:	65 64 3a 20 66 69 6c 65 20 22 25 73 22 2c 20 6c     ed: file "%s", l
 200f208:	69 6e 65 20 25 64 25 73 25 73 0a 00                 ine %d%s%s..

0200f214 <_ctype_>:
 200f214:	00 20 20 20 20 20 20 20 20 20 28 28 28 28 28 20     .         ((((( 
 200f224:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     
 200f234:	20 88 10 10 10 10 10 10 10 10 10 10 10 10 10 10      ...............
 200f244:	10 04 04 04 04 04 04 04 04 04 04 10 10 10 10 10     ................
 200f254:	10 10 41 41 41 41 41 41 01 01 01 01 01 01 01 01     ..AAAAAA........
 200f264:	01 01 01 01 01 01 01 01 01 01 01 01 10 10 10 10     ................
 200f274:	10 10 42 42 42 42 42 42 02 02 02 02 02 02 02 02     ..BBBBBB........
 200f284:	02 02 02 02 02 02 02 02 02 02 02 02 10 10 10 10     ................
 200f294:	20 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00      ...............
	...

0200f318 <__thenan_df>:
	...

0200f32c <__clz_tab>:
 200f32c:	00 01 02 02 03 03 03 03 04 04 04 04 04 04 04 04     ................
 200f33c:	05 05 05 05 05 05 05 05 05 05 05 05 05 05 05 05     ................
 200f34c:	06 06 06 06 06 06 06 06 06 06 06 06 06 06 06 06     ................
 200f35c:	06 06 06 06 06 06 06 06 06 06 06 06 06 06 06 06     ................
 200f36c:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200f37c:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200f38c:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200f39c:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200f3ac:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200f3bc:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200f3cc:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200f3dc:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200f3ec:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200f3fc:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200f40c:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200f41c:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................

0200f42c <__malloc_sbrk_base>:
 200f42c:	ff ff ff ff                                         ....

0200f430 <__malloc_trim_threshold>:
 200f430:	00 00 00 00 00 02 00 00                             ........

0200f438 <__malloc_av_>:
	...
 200f440:	02 00 f4 38 02 00 f4 38 02 00 f4 40 02 00 f4 40     ...8...8...@...@
 200f450:	02 00 f4 48 02 00 f4 48 02 00 f4 50 02 00 f4 50     ...H...H...P...P
 200f460:	02 00 f4 58 02 00 f4 58 02 00 f4 60 02 00 f4 60     ...X...X...`...`
 200f470:	02 00 f4 68 02 00 f4 68 02 00 f4 70 02 00 f4 70     ...h...h...p...p
 200f480:	02 00 f4 78 02 00 f4 78 02 00 f4 80 02 00 f4 80     ...x...x........
 200f490:	02 00 f4 88 02 00 f4 88 02 00 f4 90 02 00 f4 90     ................
 200f4a0:	02 00 f4 98 02 00 f4 98 02 00 f4 a0 02 00 f4 a0     ................
 200f4b0:	02 00 f4 a8 02 00 f4 a8 02 00 f4 b0 02 00 f4 b0     ................
 200f4c0:	02 00 f4 b8 02 00 f4 b8 02 00 f4 c0 02 00 f4 c0     ................
 200f4d0:	02 00 f4 c8 02 00 f4 c8 02 00 f4 d0 02 00 f4 d0     ................
 200f4e0:	02 00 f4 d8 02 00 f4 d8 02 00 f4 e0 02 00 f4 e0     ................
 200f4f0:	02 00 f4 e8 02 00 f4 e8 02 00 f4 f0 02 00 f4 f0     ................
 200f500:	02 00 f4 f8 02 00 f4 f8 02 00 f5 00 02 00 f5 00     ................
 200f510:	02 00 f5 08 02 00 f5 08 02 00 f5 10 02 00 f5 10     ................
 200f520:	02 00 f5 18 02 00 f5 18 02 00 f5 20 02 00 f5 20     ........... ... 
 200f530:	02 00 f5 28 02 00 f5 28 02 00 f5 30 02 00 f5 30     ...(...(...0...0
 200f540:	02 00 f5 38 02 00 f5 38 02 00 f5 40 02 00 f5 40     ...8...8...@...@
 200f550:	02 00 f5 48 02 00 f5 48 02 00 f5 50 02 00 f5 50     ...H...H...P...P
 200f560:	02 00 f5 58 02 00 f5 58 02 00 f5 60 02 00 f5 60     ...X...X...`...`
 200f570:	02 00 f5 68 02 00 f5 68 02 00 f5 70 02 00 f5 70     ...h...h...p...p
 200f580:	02 00 f5 78 02 00 f5 78 02 00 f5 80 02 00 f5 80     ...x...x........
 200f590:	02 00 f5 88 02 00 f5 88 02 00 f5 90 02 00 f5 90     ................
 200f5a0:	02 00 f5 98 02 00 f5 98 02 00 f5 a0 02 00 f5 a0     ................
 200f5b0:	02 00 f5 a8 02 00 f5 a8 02 00 f5 b0 02 00 f5 b0     ................
 200f5c0:	02 00 f5 b8 02 00 f5 b8 02 00 f5 c0 02 00 f5 c0     ................
 200f5d0:	02 00 f5 c8 02 00 f5 c8 02 00 f5 d0 02 00 f5 d0     ................
 200f5e0:	02 00 f5 d8 02 00 f5 d8 02 00 f5 e0 02 00 f5 e0     ................
 200f5f0:	02 00 f5 e8 02 00 f5 e8 02 00 f5 f0 02 00 f5 f0     ................
 200f600:	02 00 f5 f8 02 00 f5 f8 02 00 f6 00 02 00 f6 00     ................
 200f610:	02 00 f6 08 02 00 f6 08 02 00 f6 10 02 00 f6 10     ................
 200f620:	02 00 f6 18 02 00 f6 18 02 00 f6 20 02 00 f6 20     ........... ... 
 200f630:	02 00 f6 28 02 00 f6 28 02 00 f6 30 02 00 f6 30     ...(...(...0...0
 200f640:	02 00 f6 38 02 00 f6 38 02 00 f6 40 02 00 f6 40     ...8...8...@...@
 200f650:	02 00 f6 48 02 00 f6 48 02 00 f6 50 02 00 f6 50     ...H...H...P...P
 200f660:	02 00 f6 58 02 00 f6 58 02 00 f6 60 02 00 f6 60     ...X...X...`...`
 200f670:	02 00 f6 68 02 00 f6 68 02 00 f6 70 02 00 f6 70     ...h...h...p...p
 200f680:	02 00 f6 78 02 00 f6 78 02 00 f6 80 02 00 f6 80     ...x...x........
 200f690:	02 00 f6 88 02 00 f6 88 02 00 f6 90 02 00 f6 90     ................
 200f6a0:	02 00 f6 98 02 00 f6 98 02 00 f6 a0 02 00 f6 a0     ................
 200f6b0:	02 00 f6 a8 02 00 f6 a8 02 00 f6 b0 02 00 f6 b0     ................
 200f6c0:	02 00 f6 b8 02 00 f6 b8 02 00 f6 c0 02 00 f6 c0     ................
 200f6d0:	02 00 f6 c8 02 00 f6 c8 02 00 f6 d0 02 00 f6 d0     ................
 200f6e0:	02 00 f6 d8 02 00 f6 d8 02 00 f6 e0 02 00 f6 e0     ................
 200f6f0:	02 00 f6 e8 02 00 f6 e8 02 00 f6 f0 02 00 f6 f0     ................
 200f700:	02 00 f6 f8 02 00 f6 f8 02 00 f7 00 02 00 f7 00     ................
 200f710:	02 00 f7 08 02 00 f7 08 02 00 f7 10 02 00 f7 10     ................
 200f720:	02 00 f7 18 02 00 f7 18 02 00 f7 20 02 00 f7 20     ........... ... 
 200f730:	02 00 f7 28 02 00 f7 28 02 00 f7 30 02 00 f7 30     ...(...(...0...0
 200f740:	02 00 f7 38 02 00 f7 38 02 00 f7 40 02 00 f7 40     ...8...8...@...@
 200f750:	02 00 f7 48 02 00 f7 48 02 00 f7 50 02 00 f7 50     ...H...H...P...P
 200f760:	02 00 f7 58 02 00 f7 58 02 00 f7 60 02 00 f7 60     ...X...X...`...`
 200f770:	02 00 f7 68 02 00 f7 68 02 00 f7 70 02 00 f7 70     ...h...h...p...p
 200f780:	02 00 f7 78 02 00 f7 78 02 00 f7 80 02 00 f7 80     ...x...x........
 200f790:	02 00 f7 88 02 00 f7 88 02 00 f7 90 02 00 f7 90     ................
 200f7a0:	02 00 f7 98 02 00 f7 98 02 00 f7 a0 02 00 f7 a0     ................
 200f7b0:	02 00 f7 a8 02 00 f7 a8 02 00 f7 b0 02 00 f7 b0     ................
 200f7c0:	02 00 f7 b8 02 00 f7 b8 02 00 f7 c0 02 00 f7 c0     ................
 200f7d0:	02 00 f7 c8 02 00 f7 c8 02 00 f7 d0 02 00 f7 d0     ................
 200f7e0:	02 00 f7 d8 02 00 f7 d8 02 00 f7 e0 02 00 f7 e0     ................
 200f7f0:	02 00 f7 e8 02 00 f7 e8 02 00 f7 f0 02 00 f7 f0     ................
 200f800:	02 00 f7 f8 02 00 f7 f8 02 00 f8 00 02 00 f8 00     ................
 200f810:	02 00 f8 08 02 00 f8 08 02 00 f8 10 02 00 f8 10     ................
 200f820:	02 00 f8 18 02 00 f8 18 02 00 f8 20 02 00 f8 20     ........... ... 
 200f830:	02 00 f8 28 02 00 f8 28 02 00 f8 30 02 00 f8 30     ...(...(...0...0

0200f840 <_impure_ptr>:
 200f840:	02 00 f8 44                                         ...D

0200f844 <impure_data>:
 200f844:	00 00 00 00 02 00 fb 30 02 00 fb 9c 02 00 fc 08     .......0........
	...
 200f8ec:	00 00 00 01 33 0e ab cd 12 34 e6 6d de ec 00 05     ....3....4.m....
 200f8fc:	00 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

0200fc74 <__global_locale>:
 200fc74:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200fc94:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200fcb4:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200fcd4:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200fcf4:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200fd14:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200fd34:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200fd54:	02 00 ab b0 02 00 6f d8 00 00 00 00 02 00 f2 14     ......o.........
 200fd64:	02 00 f0 54 02 00 ef 92 02 00 ef 92 02 00 ef 92     ...T............
 200fd74:	02 00 ef 92 02 00 ef 92 02 00 ef 92 02 00 ef 92     ................
 200fd84:	02 00 ef 92 02 00 ef 92 ff ff ff ff ff ff ff ff     ................
 200fd94:	ff ff ff ff ff ff 00 00 01 00 41 53 43 49 49 00     ..........ASCII.
	...
 200fdbc:	00 00 41 53 43 49 49 00 00 00 00 00 00 00 00 00     ..ASCII.........
	...

0200fde0 <heap>:
 200fde0:	02 04 fe 6c                                         ...l

0200fde4 <environ>:
 200fde4:	02 04 fe 64                                         ...d

0200fde8 <_ram_image_end>:
	...

0204fe20 <__malloc_current_mallinfo>:
	...

0204fe48 <__malloc_max_total_mem>:
	...

0204fe50 <__malloc_max_sbrked_mem>:
	...

0204fe58 <__malloc_top_pad>:
	...

0204fe60 <_PathLocale>:
 204fe60:	00 00 00 00                                         ....

0204fe64 <__env>:
 204fe64:	00 00 00 00                                         ....

0204fe68 <last_was_cr.0>:
 204fe68:	00 00 00 00                                         ....
