Running: /pkg/Cadence/installs/PVS141/tools.lnx86/pvs/bin/64bit/pvsvirt \
  -mode lvs \
  -global_log_file /home/pancha/ProjGe3D/lf150/LVSruns/pvsuilvs.log \
  -control /home/pancha/ProjGe3D/lf150/LVSruns/pvslvsctl \
  -df2_version 6.1.6.8 \
  -run_dir /home/pancha/ProjGe3D/lf150/LVSruns \
  -no_rules_check \
  -qrc_data \
  -schLibName cdnlive2016 \
  -schCellName inverter \
  -schViewName schematic \
  -simViewList auCdl\ schematic \
  -simStopList auCdl \
  -displayPinInfo \
  -source_cdl /home/pancha/ProjGe3D/lf150/LVSruns/inverter.cdl \
  -spice /home/pancha/ProjGe3D/lf150/LVSruns/inverter.spi \
  -layLibName cdnlive2016 \
  -layCellName inverter \
  -layViewName layout \
  -igds /home/pancha/ProjGe3D/lf150/LVSruns/inverter.gds \
  -layScale 0.001 \
  -layTechLib lf150_techLib \
  -convertPin geometry \
  -layHierDepth 32 \
  -layMaxVertices 2048 \
  -rulesFile /home/pancha/ProjGe3D/lf150/LVSruns/.technology.rul



Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.11s.
********************************************************************************
Product   : Virtuoso(R) XStream Out
Program   : @(#)$CDS: strmout version 6.1.6-64b 12/07/2015 20:15 (sjfnl008) $
          : sub-version  IC6.1.6-64b.500.14 
Started at: 14-Apr-2016  15:01:12
User Name : pancha
Host Name : s1632.it.kth.se
Directory : /home/pancha/ProjGe3D/lf150
CADENCE Design Systems, Inc.
********************************************************************************
Info: Cellview Rev Num:99,  Tech Rev Num:59

WARNING (XSTRM-20): Output Stream file '/home/pancha/ProjGe3D/lf150/LVSruns/inverter.gds' already exists. It will be overwritten.
INFO (XSTRM-288): The automatic layer mapping is done by StreamOut and the xStrmOut_layerMap.txt file is generated. This is because either the layer mapping is not provided or the XST_AUTO_LM value is used with the -layerMap option.
INFO (XSTRM-162): You have not used the viaMap option. If the OpenAccess design has native oaVia instances, use the -viaMap option for preserving oaVia instances in a Stream Out - Stream In round trip. Using the -viaMap option improves performance and VM usage of applications using the Streamed-In design.  For details on the viaMap option, refer to the "Design Data Translator's Reference" guide for XStream.

Summary of Options :
library                                 cdnlive2016
strmFile                                /home/pancha/ProjGe3D/lf150/LVSruns/inverter.gds
topCell                                 inverter
view                                    layout
runDir                                  /home/pancha/ProjGe3D/lf150/LVSruns
logFile                                 /home/pancha/ProjGe3D/lf150/LVSruns/PIPO1.LOG
techLib                                 lf150_techLib
hierDepth                               32
maxVertices                             2048
userSkillFile                           /home/pancha/ProjGe3D/lf150/LVSruns/strmout.il
labelDepth                              32
case                                    Preserve
convertDot                              node

*LF-INFO* Loading lf150/lf150.skill/lf150_cdfCbks.il   done
*LF-INFO* lf150 libInit.il loaded successfully. 
 *WARNING* (TECH-2000203): Technology library 'lf150' is attached to technology library 'lf150_techLib'.
 The local techDB takes precedence over property attachment in the new OA attachment policy.
*WARNING* (DB-220704): The Pcell super master: lf150/pmos_hs_4/layout is not a SKILL super master.
                       The usage of non-SKILL Pcells in Virtuoso is not a supported feature.
INFO (XSTRM-223): 1. Translating cellView lf150_techLib/M2_M3/layout as STRUCTURE M2_M3$$1
INFO (XSTRM-223): 2. Translating cellView lf150_techLib/M3_M4/layout as STRUCTURE M3_M4$$2
INFO (XSTRM-223): 3. Translating cellView lf150_techLib/M1_M2/layout as STRUCTURE M1_M2$$3
INFO (XSTRM-223): 4. Translating cellView lf150_techLib/M4_M5/layout as STRUCTURE M4_M5$$4
INFO (XSTRM-223): 5. Translating cellView lf150_techLib/M5_M1_top/layout as STRUCTURE M5_M1_top$$5
*WARNING* (DB-220704): The Pcell super master: lf150_techLib/Contact/layout is not a SKILL super master.
                       The usage of non-SKILL Pcells in Virtuoso is not a supported feature.
*WARNING* (DB-220704): The Pcell super master: lf150_techLib/AbutContact/layout is not a SKILL super master.
                       The usage of non-SKILL Pcells in Virtuoso is not a supported feature.
INFO (XSTRM-223): 6. Translating cellView lf150_techLib/AbutContact/layout as STRUCTURE AbutContact$$7
INFO (XSTRM-223): 7. Translating cellView lf150/pmos_hs_4/layout as STRUCTURE pmos_hs_4$$6
INFO (XSTRM-223): 8. Translating cellView lf150_top/nmos_hs_4_top/layout as STRUCTURE nmos_hs_4_top$$8
INFO (XSTRM-223): 9. Translating cellView cdnlive2016/inverter/layout as STRUCTURE inverter
INFO (XSTRM-180): You have not used the objectMap option. The design has instance(s) of at least one of following OpenAccess objects: oaBlockage, oaBoundary, oaRow, and oaMarker. Any information about these objects will not be translated into the generated stream file. Use the objectMap option to translate/preserve these objects using XStream. For details on the objectMap option, refer to the "Design Data Translator's Reference" guide for XStream.

Summary of Objects Translated:
	Scalar Instances:                       3
	Array Instances:                        0
	Polygons:                               0
	Paths:                                  0
	Rectangles:                             89
	Lines:                                  0
	Arcs:                                   0
	Donuts:                                 0
	Dots:                                   0
	Ellipses:                               0
	Boundaries:                             0
	Area Blockages:                         0
	Layer Blockages:                        0
	Area Halos:                             0
	Markers:                                0
	Rows:                                   0
	Standard Vias                           10
	Custom Vias:                            0
	CdsGen Vias:                            0
	Pathsegs:                               0
	Text:                                   4
	TextDisplay:                            0
	Cells:                                  9

Elapsed Time: 0.7s   User Time: 0.5s   CPU Time: 0.1s   Peak VM: 13888KB
INFO (XSTRM-234): Translation completed. '0' error(s) and '1' warning(s) found.

Creation of CDL for cdnlive2016/inverter/schematic is started
 si -batch /home/pancha/ProjGe3D/lf150/LVSruns/ >/home/pancha/ProjGe3D/lf150/LVSruns/SI.OUT 2>/home/pancha/ProjGe3D/lf150/LVSruns/SI.LOG 
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.11s.
*WARNING* (icLic-3) Could not get license Virtuoso_Schematic_Editor_L
*WARNING* (icLic-21) License Virtuoso_Schematic_Editor_L ("Schematics L") is not available to run Schematics L.
Trying to check out the license Virtuoso_Schematic_Editor_XL ("Schematics XL") instead.
*INFO* (icLic-25) License Virtuoso_Schematic_Editor_XL ("Schematics XL") was used to run Schematics L.

Running simulation in directory: "/home/pancha/ProjGe3D/lf150/LVSruns/".

Running Artist Hierarchical Netlisting ...
*LF-INFO* Loading lf150/lf150.skill/lf150_cdfCbks.il   done
*LF-INFO* lf150 libInit.il loaded successfully. 
 *WARNING* (TECH-2000203): Technology library 'lf150' is attached to technology library 'lf150_techLib'.
 The local techDB takes precedence over property attachment in the new OA attachment policy.
End netlisting Apr 14 15:01:13 2016

Running simin
*WARNING* (icLic-3) Could not get license Virtuoso_Schematic_Editor_L
*WARNING* (icLic-21) License Virtuoso_Schematic_Editor_L ("Schematics L") is not available to run Schematics L.
Trying to check out the license Virtuoso_Schematic_Editor_XL ("Schematics XL") instead.
*INFO* (icLic-25) License Virtuoso_Schematic_Editor_XL ("Schematics XL") was used to run Schematics L.

Running runSim()...


Running runsim with simulator: "auCdl"
Begin simulation:    Apr 14 15:01:13 2016

auCdl netlisting completed
End simulation:      Apr 14 15:01:13 2016
INFO (AUCDL-21): (Analog) CDL netlisting completed successfully.

********************************************************************************
pvs 14.14-s507 64 bit (Mon Mar 30 17:55:00 PDT 2015)
Build Ref No.: 507 (03-30-2015) [pvs_1414]

Copyright 2015 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     s1632.it.kth.se (Linux x86_64 2.6.18-407.el5)
Starting Time:   Thu Apr 14 15:01:17 2016 (Thu Apr 14 13:01:17 2016 GMT)
With parameters: -lvs -top_cell inverter -source_top_cell inverter -spice /home/pancha/ProjGe3D/lf150/LVSruns/inverter.spi -qrc_data -control /home/pancha/ProjGe3D/lf150/LVSruns/pvslvsctl -ui_data -gdb_data -ai /home/pancha/ProjGe3D/lf150/LVSruns/.technology.rul 
********************************************************************************


########################################################################
Get host info ...
########################################################################
CPU info:
    model name      :  Intel(R) Xeon(R) CPU           E5420  @ 2.50GHz
    cpu MHz         :  2000.000
    cache size      :  6144 KB
    physical cores  :  8
    logical cores   :  8

Memory info:
    9992M physical memory installed.

    MemTotal:     10232140 kB
    MemFree:       1256344 kB
    Buffers:        536748 kB
    Cached:        5123928 kB
    SwapCached:          0 kB
    Active:        3399104 kB
    Inactive:      3860096 kB
    HighTotal:           0 kB
    HighFree:            0 kB
    LowTotal:     10232140 kB
    LowFree:       1256344 kB
    SwapTotal:    12287992 kB
    SwapFree:     12287556 kB
    Dirty:            1448 kB
    Writeback:           0 kB
    AnonPages:     1587824 kB
    Mapped:         429392 kB
    Slab:          1635364 kB
    PageTables:      37172 kB
    NFS_Unstable:        0 kB
    Bounce:              0 kB
    CommitLimit:  17404060 kB
    Committed_AS:  2519092 kB
    VmallocTotal: 34359738367 kB
    VmallocUsed:    269676 kB
    VmallocChunk: 34359468279 kB
    HugePages_Total:     0
    HugePages_Free:      0
    HugePages_Rsvd:      0
    Hugepagesize:     2048 kB


########################################################################
Parsing Control File /home/pancha/ProjGe3D/lf150/LVSruns/pvslvsctl ...
########################################################################
TEXT_DEPTH -primary;
VIRTUAL_CONNECT -colon no;
VIRTUAL_CONNECT -semicolon yes;
VIRTUAL_CONNECT -report no;
VIRTUAL_CONNECT -depth -primary;
LVS_IGNORE_PORTS no;
LVS_COMPARE_PORT_NAMES no;
LVS_RECOGNIZE_GATES -all;
LVS_BREAK_AMBIG_MAX 32;
LVS_ABORT -softchk no;
LVS_FIND_SHORTS no;
SCONNECT_UPPER_SHAPE_COUNT no;
LVS_REPORT_FILE "inverter.rep";
LVS_REPORT_MAX 50 -mismatched_net_limit 100;
LVS_RUN_ERC_CHECKS yes;
LVS_REPORT_OPT -none;
REPORT_SUMMARY -erc "inverter.sum" -replace;
MAX_RESULTS -erc 1000;
RESULTS_DB -erc "/home/pancha/ProjGe3D/lf150/LVSruns/inverter.erc_errors.ascii" -ascii;
MASK_SVDB_DIR /home/pancha/ProjGe3D/lf150/LVSruns/svdb;
KEEP_LAYERS -none;
SCHEMATIC_FORMAT cdl;
SCHEMATIC_PATH "/home/pancha/ProjGe3D/lf150/LVSruns/inverter.cdl";
ABORT_ON_LAYOUT_ERROR yes;
LAYOUT_FORMAT gdsii;
LAYOUT_PATH "/home/pancha/ProjGe3D/lf150/LVSruns/inverter.gds";

########################################################################
Parsing Rule File /home/pancha/ProjGe3D/lf150/LVSruns/.technology.rul ...
########################################################################
TECHNOLOGY LF150 -ruleSet default -techLib /home/pancha/ProjGe3D/lf150/PDK_LF150i_V2_0_0/pv/pvtech.lib;
[INFO] TECHNOLOGY: Rules file /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/./pvlLVS.rul will be included after the remainder of the current rules are processed.
[INFO] TECHNOLOGY LF150 -techLib /home/pancha/ProjGe3D/lf150/PDK_LF150i_V2_0_0/pv/pvtech.lib: End of additions.
INPUT_SCALE 1000;
GRID 5;
UNIT -length u;
LAYOUT_PRESERVE_CASE -property yes;
LAYER_DEF diff 60000;
LAYER_MAP 1 -datatype 0 60000;
LAYER_DEF ncore 60001;
LAYER_MAP 9 -datatype 0 60001;
LAYER_DEF npoly_imp 60002;
LAYER_MAP 22 -datatype 0 60002;
LAYER_DEF poly 60003;
LAYER_MAP 25 -datatype 0 60003;
LAYER_DEF vt_nmin 60004;
LAYER_MAP 31 -datatype 0 60004;
LAYER_DEF nimp 60005;
LAYER_MAP 41 -datatype 0 60005;
LAYER_DEF cont 60006;
LAYER_MAP 44 -datatype 0 60006;
LAYER_DEF met1 60007;
LAYER_MAP 45 -datatype 0 60007;
LAYER_DEF cap 60008;
LAYER_MAP 19 -datatype 0 60008;
LAYER_DEF pwell 60009;
LAYER_MAP 5 -datatype 0 60009;
LAYER_DEF pimp 60010;
LAYER_MAP 40 -datatype 0 60010;
LAYER_DEF rfmark 60011;
LAYER_MAP 122 -datatype 0 60011;
LAYER_DEF met1_pin 60012;
LAYER_MAP 45 -texttype 251 60012;
TEXT_LAYER met1_pin;
PORT -text_layer met1_pin;
LAYER_DEF met2 60013;
LAYER_MAP 47 -datatype 0 60013;
LAYER_DEF met2_pin 60014;
LAYER_MAP 47 -texttype 251 60014;
TEXT_LAYER met2_pin;
PORT -text_layer met2_pin;
LAYER_DEF via1 60015;
LAYER_MAP 46 -datatype 0 60015;
LAYER_DEF nwell 60016;
LAYER_MAP 4 -datatype 0 60016;
LAYER_DEF pcore 60017;
LAYER_MAP 8 -datatype 0 60017;
LAYER_DEF vt_pmin 60018;
LAYER_MAP 30 -datatype 0 60018;
LAYER_DEF met3 60019;
LAYER_MAP 49 -datatype 0 60019;
LAYER_DEF met3_pin 60020;
LAYER_MAP 49 -texttype 251 60020;
TEXT_LAYER met3_pin;
PORT -text_layer met3_pin;
LAYER_DEF via2 60021;
LAYER_MAP 48 -datatype 0 60021;
LAYER_DEF via3 60022;
LAYER_MAP 50 -datatype 0 60022;
LAYER_DEF met4 60023;
LAYER_MAP 51 -datatype 0 60023;
LAYER_DEF met4_pin 60024;
LAYER_MAP 51 -texttype 251 60024;
TEXT_LAYER met4_pin;
PORT -text_layer met4_pin;
LAYER_DEF via4 60025;
LAYER_MAP 52 -datatype 0 60025;
LAYER_DEF met5 60026;
LAYER_MAP 53 -datatype 0 60026;
LAYER_DEF met5_pin 60027;
LAYER_MAP 53 -texttype 251 60027;
TEXT_LAYER met5_pin;
PORT -text_layer met5_pin;
LAYER_DEF miv 60028;
LAYER_MAP 134 -datatype 0 60028;
LAYER_DEF RES_mark 60062;
LAYER_MAP 100 -datatype 0 60062;
LAYER_DEF NO_salicide 60064;
LAYER_MAP 43 -datatype 0 60064;
LAYER_DEF diff_top 60029;
LAYER_MAP 400 -datatype 0 60029;
LAYER_DEF ncore_top 60030;
LAYER_MAP 409 -datatype 0 60030;
LAYER_DEF npoly_imp_top 60031;
LAYER_MAP 422 -datatype 0 60031;
LAYER_DEF poly_top 60032;
LAYER_MAP 425 -datatype 0 60032;
LAYER_DEF vt_nmin_top 60033;
LAYER_MAP 435 -datatype 0 60033;
LAYER_DEF nimp_top 60034;
LAYER_MAP 441 -datatype 0 60034;
LAYER_DEF cont_top 60035;
LAYER_MAP 135 -datatype 0 60035;
LAYER_DEF met1_top 60036;
LAYER_MAP 133 -datatype 0 60036;
LAYER_DEF pimp_top 60037;
LAYER_MAP 440 -datatype 0 60037;
LAYER_DEF met1_top_pin 60038;
LAYER_MAP 133 -texttype 251 60038;
TEXT_LAYER met1_top_pin;
PORT -text_layer met1_top_pin;
LAYER_DEF met2_top 60039;
LAYER_MAP 447 -datatype 0 60039;
LAYER_DEF met2_top_pin 60040;
LAYER_MAP 447 -texttype 251 60040;
TEXT_LAYER met2_top_pin;
PORT -text_layer met2_top_pin;
LAYER_DEF via1_top 60041;
LAYER_MAP 446 -datatype 0 60041;
LAYER_DEF pcore_top 60042;
LAYER_MAP 408 -datatype 0 60042;
LAYER_DEF vt_pmin_top 60043;
LAYER_MAP 430 -datatype 0 60043;
LAYER_DEF met3_top 60044;
LAYER_MAP 449 -datatype 0 60044;
LAYER_DEF met3_top_pin 60045;
LAYER_MAP 449 -texttype 251 60045;
TEXT_LAYER met3_top_pin;
PORT -text_layer met3_top_pin;
LAYER_DEF via2_top 60046;
LAYER_MAP 448 -datatype 0 60046;
LAYER_DEF via3_top 60047;
LAYER_MAP 450 -datatype 0 60047;
LAYER_DEF met4_top 60048;
LAYER_MAP 451 -datatype 0 60048;
LAYER_DEF met4_top_pin 60049;
LAYER_MAP 451 -texttype 251 60049;
TEXT_LAYER met4_top_pin;
PORT -text_layer met4_top_pin;
LAYER_DEF via4_top 60050;
LAYER_MAP 452 -datatype 0 60050;
LAYER_DEF met5_top 60051;
LAYER_MAP 553 -datatype 0 60051;
LAYER_DEF met5_top_pin 60052;
LAYER_MAP 553 -texttype 251 60052;
TEXT_LAYER met5_top_pin;
PORT -text_layer met5_top_pin;
LAYER_DEF viaF_top 60053;
LAYER_MAP 570 -datatype 0 60053;
LAYER_DEF metF_top 60054;
LAYER_MAP 571 -datatype 0 60054;
LAYER_DEF metF_top_pin 60055;
LAYER_MAP 571 -texttype 251 60055;
TEXT_LAYER metF_top_pin;
PORT -text_layer metF_top_pin;
LAYER_DEF viaT_top 60056;
LAYER_MAP 572 -datatype 0 60056;
LAYER_DEF metT_top 60057;
LAYER_MAP 573 -datatype 0 60057;
LAYER_DEF metT_top_pin 60058;
LAYER_MAP 573 -texttype 251 60058;
TEXT_LAYER metT_top_pin;
PORT -text_layer metT_top_pin;
LAYER_DEF MIM_top 60059;
LAYER_MAP 460 -datatype 0 60059;
LAYER_DEF MIM_mark 60060;
LAYER_MAP 103 -datatype 0 60060;
LAYER_DEF IND_mark 60061;
LAYER_MAP 123 -datatype 0 60061;
LAYER_DEF back_gate 60063;
LAYER_MAP 399 -datatype 0 60063;
AND poly diff gate_all;
NOT poly RES_mark poly_rout;
AND pimp diff pdiff;
AND nimp diff ndiff;
NOT pdiff pcore pdiff_bulk;
NOT ndiff ncore ndiff_bulk;
AND poly_top diff_top gate_all_top;
SELECT -outside poly_top gate_all poly_top_rout;
AND pimp_top diff_top pdiff_top;
AND nimp_top diff_top ndiff_top;
NOT pdiff_top pcore_top pdiff_bulk_top;
NOT ndiff_top ncore_top ndiff_bulk_top;
AND MIM_mark viaF_top via_MIM_top;
NOT viaF_top via_MIM_top via5_top;
NOT metT_top IND_mark metT_rout;
NOT viaT_top IND_mark viaT_rout;
AND metF_top IND_mark metF_ind1;
AND met5_top IND_mark met5_ind;
NOT metF_ind1 met5_ind metF_ind;
RECT_CHK metF_ind -orthogonal_only metF_ind_orth;
AND gate_all nimp ngate_all;
NOT ngate_all cap ngate_mos;
AND vt_nmin ncore vt_nmos18;
AND ngate_mos npoly_imp all_dualGate;
AND all_dualGate vt_nmos18 nmos18;
NOT nmos18 rfmark nmos_hs;
AND ndiff ncore ndiff_nmos;
NOT ndiff_nmos ngate_mos nsd;
AND gate_all_top nimp_top ngate_all_top;
NOT ngate_all_top cap ngate_mos_top;
AND vt_nmin_top ncore_top vt_nmos18_top;
AND ngate_mos_top npoly_imp_top all_dualGate_top;
AND all_dualGate_top vt_nmos18_top nmos18_top;
NOT nmos18_top rfmark nmos_hs_top;
AND ndiff_top ncore_top ndiff_nmos_top;
NOT ndiff_nmos_top ngate_mos_top nsd_top;
AND gate_all pimp pgate_all;
NOT pgate_all cap pgate_mos;
AND pcore vt_pmin vt_pmos18;
AND pgate_mos vt_pmos18 pmos18;
NOT pmos18 rfmark pmos_hs;
AND pdiff pcore pdiff_pmos;
NOT pdiff_pmos pgate_mos psd;
AND gate_all_top pimp_top pgate_all_top;
NOT pgate_all_top cap pgate_mos_top;
AND pcore_top vt_pmin_top vt_pmos18_top;
AND pgate_mos_top vt_pmos18_top pmos18_top;
NOT pmos18_top rfmark pmos_hs_top;
AND pdiff_top pcore_top pdiff_pmos_top;
NOT pdiff_pmos_top pgate_mos_top psd_top;
AND poly RES_mark poly_res;
AND poly_res nwell _ppoly_res;
NOT _ppoly_res NO_salicide ppoly_res;
AND _ppoly_res NO_salicide ppoly_res_h;
AND met5_top MIM_top met5_MIM_top;
AND met5_MIM_top MIM_mark mim_cap_top;
RECT_CHK IND_mark -eq 290.02 -by -eq 253.01 -orthogonal_only ind3n30;
RECT_CHK IND_mark -eq 313.82 -by -eq 284.33 -orthogonal_only ind3n60;
RECT_CHK IND_mark -eq 313.82 -by -eq 293.46 -orthogonal_only ind3n60_ct;
CONNECT met1 nsd -by cont;
CONNECT met1 psd -by cont;
CONNECT met1 poly_rout -by cont;
CONNECT pwell met1 -by pdiff_bulk;
CONNECT nwell met1 -by ndiff_bulk;
CONNECT met2 met1 -by via1;
CONNECT met3 met2 -by via2;
CONNECT met4 met3 -by via3;
CONNECT met5 met4 -by via4;
ATTACH met1_pin met1;
ATTACH met2_pin met2;
ATTACH met3_pin met3;
ATTACH met4_pin met4;
ATTACH met5_pin met5;
CONNECT met1_top nsd_top -by cont_top;
CONNECT met1_top psd_top -by cont_top;
CONNECT met1_top poly_top -by cont_top;
CONNECT back_gate nsd_top -by cont_top;
CONNECT met1_top met5 -by miv;
CONNECT met2_top met1_top -by via1_top;
CONNECT met3_top met2_top -by via2_top;
CONNECT met4_top met3_top -by via3_top;
CONNECT met5_top met4_top -by via4_top;
CONNECT metF_top met5_top -by via5_top;
CONNECT metF_top MIM_top -by via_MIM_top;
ATTACH met1_top_pin met1_top;
ATTACH met2_top_pin met2_top;
ATTACH met3_top_pin met3_top;
ATTACH met4_top_pin met4_top;
ATTACH met5_top_pin met5_top;
ATTACH metF_top_pin metF_top;
ATTACH metT_top_pin metT_top;
DEVICE MN ( nmos_hs ) nmos_hs poly_rout ( G ) nsd ( S ) nsd ( D ) pwell ( B ) [ 
 property w , l 
 w = perimeter_co ( nmos_hs , nsd ) *0.5 
 l = perimeter_out ( nmos_hs , nsd ) *0.5 
 ];
LVS_CHECK_PROPERTY MN ( nmos_hs ) w w -tolerance 3;
LVS_CHECK_PROPERTY MN ( nmos_hs ) l l -tolerance 3;
DEVICE MN ( nmos_hs_top ) nmos_hs_top poly_top ( G ) nsd_top ( S ) nsd_top ( D ) back_gate ( B ) [ 
 property W , L 
 W = perimeter_co ( nmos_hs_top , nsd_top ) *0.5 
 L = perimeter_out ( nmos_hs_top , nsd_top ) *0.5 
 ];
LVS_CHECK_PROPERTY MN ( nmos_hs_top ) W W -tolerance 3;
LVS_CHECK_PROPERTY MN ( nmos_hs_top ) L L -tolerance 3;
DEVICE MP ( pmos_hs ) pmos_hs poly_rout ( G ) psd ( S ) psd ( D ) nwell ( B ) [ 
 property w , l 
 w = perimeter_co ( pmos_hs , psd ) *0.5 
 l = perimeter_out ( pmos_hs , psd ) *0.5 
 ];
LVS_CHECK_PROPERTY MP ( pmos_hs ) w w -tolerance 3;
LVS_CHECK_PROPERTY MP ( pmos_hs ) l l -tolerance 3;
DEVICE MP ( pmos_hs_4_top ) pmos_hs_top poly_top ( G ) psd_top ( S ) psd_top ( D ) [ 
 property w , l 
 w = perimeter_co ( pmos_hs_top , psd_top ) *0.5 
 l = perimeter_out ( pmos_hs_top , psd_top ) *0.5 
 ];
LVS_CHECK_PROPERTY MP ( pmos_hs_4_top ) w w -tolerance 3;
LVS_CHECK_PROPERTY MP ( pmos_hs_4_top ) l l -tolerance 3;
DEVICE R ( resistor ) ppoly_res poly_rout ( PLUS ) poly_rout ( MINUS ) nwell ( B ) [ 
 property w , l , r 
 w = 0.25* ( perimeter ( ppoly_res ) - sqrt ( perimeter ( ppoly_res ) *perimeter ( ppoly_res ) - 16*area ( ppoly_res ) ) ) 
 l = area ( ppoly_res ) / w 
 r = 11.49*l / w 
 ];
LVS_CHECK_PROPERTY R ( resistor ) w w -tolerance 3;
LVS_CHECK_PROPERTY R ( resistor ) l l -tolerance 3;
LVS_CHECK_PROPERTY R ( resistor ) r r -tolerance 3;
DEVICE R ( resistor ) ppoly_res_h poly_rout ( PLUS ) poly_rout ( MINUS ) nwell ( B ) [ 
 property L , W , r 
 W = 0.25* ( perimeter ( ppoly_res_h ) - sqrt ( perimeter ( ppoly_res_h ) *perimeter ( ppoly_res_h ) - 16*area ( ppoly_res_h ) ) ) 
 L = area ( ppoly_res_h ) / w 
 r = 1950*l / w + 2150*1e-6 / w*2 
 ];
LVS_CHECK_PROPERTY R ( resistor ) W W -tolerance 3;
LVS_CHECK_PROPERTY R ( resistor ) L L -tolerance 3;
LVS_CHECK_PROPERTY R ( resistor ) r r -tolerance 3;
DEVICE C ( capacitor ) mim_cap_top MIM_top ( T ) met5_top ( B ) [ 
 property c 
 c = area ( mim_cap_top ) *1e+012*0.98e-015 + perimeter ( mim_cap_top ) *1e+006*0.11e-015 
 w = 0.25*perimeter ( mim_cap_top ) + 0.5*sqrt ( 0.25*perimeter ( mim_cap_top ) *perimeter ( mim_cap_top ) - 4*area ( mim_cap_top ) ) 
 l = 0.25*perimeter ( mim_cap_top ) - 0.5*sqrt ( 0.25*perimeter ( mim_cap_top ) *perimeter ( mim_cap_top ) - 4*area ( mim_cap_top ) ) 
 ];
LVS_CHECK_PROPERTY C ( capacitor ) c c -tolerance 1;
DEVICE L ( ind3n30a02g4 ) ind3n30 metF_ind_orth ( PLUS ) metF_ind_orth ( MINUS );
DEVICE L ( ind3n60a02g4 ) ind3n60 metF_ind_orth ( PLUS ) metF_ind_orth ( MINUS );
DEVICE ind3n60_1n80a2g4_CT ind3n60_ct metF_ind_orth ( PLUS ) metF_ind_orth ( MINUS ) met5_ind ( CT );
LVS_FILTER_DEVICE ind3n60_1n80a2g4_CT;

########################################################################
checkout PVS license ...
########################################################################
This mode requires 1 primary license.
Checking out SoftShare license Phys_Ver_Sys_LVS_XL 14.1 ... succeeded (1s).



########################################################################
Optimizing Rules ...
########################################################################
[WARN] Neither hcell nor -automatch option is specified.
Operation 'SELECT -outside' at line 257 in file /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/./pvlLVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 260 in file /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/./pvlLVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 261 in file /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/./pvlLVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 264 in file /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/./pvlLVS.rul is not selected for executing, remove it.
Operation 'NOT' at line 265 in file /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/./pvlLVS.rul is not selected for executing, remove it.

Time: cpu=0.08/0.08  real=0.18/0.18  Memory: 4.71/4.77/4.77


########################################################################
Loading Layout Data ...
########################################################################
Parsing Layer Mapping File inverter.lmap ...

GDSII Input Summary

Date: Thu Apr 14 15:01:17 2016
GDSII file: /home/pancha/ProjGe3D/lf150/LVSruns/inverter.gds
GDSII size: 8192
GDSII version: 5.0
GDSII library name: cdnlive2016
Last Modified: 15:0:40 4/14/2016
Last Accessed: 15:1:12 4/14/2016
data base unit in user units    : 0.001
physical size of data base unit : 1e-09
magnification: 1

loading cell M2_M3$$1 ...
loading cell M3_M4$$2 ...
loading cell M1_M2$$3 ...
loading cell M4_M5$$4 ...
loading cell M5_M1_top$$5 ...
loading cell AbutContact$$7 ...
loading cell pmos_hs_4$$6 ...
loading cell nmos_hs_4_top$$8 ...
loading cell inverter ...

Cell Summary:
----------------------------------------------------------------------------
    CELL                INSTANCE    GEOMETRY      LABELS        HREF        FREF
----------------------------------------------------------------------------
M2_M3$$1                       0           3           0           2           2
M3_M4$$2                       0           3           0           2           2
M1_M2$$3                       0           3           0           2           2
M4_M5$$4                       0           3           0           2           2
M5_M1_top$$5                   0           3           0           2           2
AbutContact$$7                 0           4           0           1           1
pmos_hs_4$$6                   1          28           0           1           1
nmos_hs_4_top$$8               0          25           0           1           1
inverter                      12          12           4           1           1
----------------------------------------------------------------------------
TOTAL CELL = 9;  INSTANCE = 13;  GEOMETRY = 84;  LABEL = 4

Layer Summary:
----------------------------------------------------------------------------
    LAYER               ID       HPN      HTC        FPN       FTC
----------------------------------------------------------------------------
diff                 60000         6         0         6         0
ncore                60001         0         0         0         0
npoly_imp            60002         0         0         0         0
poly                 60003         5         0         5         0
vt_nmin              60004         0         0         0         0
nimp                 60005         1         0         1         0
cont                 60006         9         0         9         0
met1                 60007        11         0        12         0
cap                  60008         0         0         0         0
pwell                60009         0         0         0         0
pimp                 60010         1         0         1         0
rfmark               60011         0         0         0         0
met1_pin             60012         0         3         0         3
met2                 60013         2         0         4         0
met2_pin             60014         0         0         0         0
via1                 60015         1         0         2         0
nwell                60016         4         0         4         0
pcore                60017         1         0         1         0
vt_pmin              60018         1         0         1         0
met3                 60019         2         0         4         0
met3_pin             60020         0         0         0         0
via2                 60021         1         0         2         0
via3                 60022         1         0         2         0
met4                 60023         2         0         4         0
met4_pin             60024         0         0         0         0
via4                 60025         1         0         2         0
met5                 60026         2         0         4         0
met5_pin             60027         0         0         0         0
miv                  60028         1         0         2         0
diff_top             60029         5         0         5         0
ncore_top            60030         1         0         1         0
npoly_imp_top        60031         1         0         1         0
poly_top             60032         2         0         2         0
vt_nmin_top          60033         1         0         1         0
nimp_top             60034         1         0         1         0
cont_top             60035         5         0         5         0
met1_top             60036        12         0        13         0
pimp_top             60037         0         0         0         0
met1_top_pin         60038         0         1         0         1
met2_top             60039         0         0         0         0
met2_top_pin         60040         0         0         0         0
via1_top             60041         0         0         0         0
pcore_top            60042         0         0         0         0
vt_pmin_top          60043         0         0         0         0
met3_top             60044         0         0         0         0
met3_top_pin         60045         0         0         0         0
via2_top             60046         0         0         0         0
via3_top             60047         0         0         0         0
met4_top             60048         0         0         0         0
met4_top_pin         60049         0         0         0         0
via4_top             60050         0         0         0         0
met5_top             60051         0         0         0         0
met5_top_pin         60052         0         0         0         0
viaF_top             60053         0         0         0         0
metF_top             60054         0         0         0         0
metF_top_pin         60055         0         0         0         0
metT_top_pin         60058         0         0         0         0
MIM_top              60059         0         0         0         0
MIM_mark             60060         0         0         0         0
IND_mark             60061         0         0         0         0
RES_mark             60062         0         0         0         0
back_gate            60063         4         0         4         0
NO_salicide          60064         0         0         0         0
----------------------------------------------------------------------------

CHIP EXTENT: 1150 2420 4140 6370


Time: cpu=0.00/0.08  real=0.00/0.18  Memory: 10.84/10.96/10.96


########################################################################
Preparing Hierarchical Database ...
########################################################################

Constructing Hierarchical Database ...
========================================================================

    AbutContact$$7 is expanded.

Time: cpu=0.00/0.08  real=0.00/0.18  Memory: 10.84/10.96/10.96


  REORGANIZE HIERARCHIES (1)...


Time: cpu=0.00/0.08  real=0.00/0.18  Memory: 10.84/10.96/10.96

  REORGANIZE HIERARCHIES (2)...


Time: cpu=0.00/0.08  real=0.00/0.18  Memory: 10.84/10.96/10.96


Cell Summary:
----------------------------------------------------------------------------
    CELL                INSTANCE    GEOMETRY      LABELS        HREF        FREF
----------------------------------------------------------------------------
M2_M3$$1                       0           3           0           2           2
M3_M4$$2                       0           3           0           2           2
M1_M2$$3                       0           3           0           2           2
M4_M5$$4                       0           3           0           2           2
M5_M1_top$$5                   0           3           0           2           2
nmos_hs_4_top$$8               0          25           0           1           1
inverter                      11          44           4           1           1
----------------------------------------------------------------------------
TOTAL CELL = 7;  INSTANCE = 11;  GEOMETRY = 84;  LABEL = 4

Layer Summary:
----------------------------------------------------------------------------
    LAYER               ID       HPN      HTC        FPN       FTC
----------------------------------------------------------------------------
diff                 60000         6         0         6         0
ncore                60001         0         0         0         0
npoly_imp            60002         0         0         0         0
poly                 60003         5         0         5         0
vt_nmin              60004         0         0         0         0
nimp                 60005         1         0         1         0
cont                 60006         9         0         9         0
met1                 60007        11         0        12         0
cap                  60008         0         0         0         0
pwell                60009         0         0         0         0
pimp                 60010         1         0         1         0
rfmark               60011         0         0         0         0
met1_pin             60012         0         3         0         3
met2                 60013         2         0         4         0
met2_pin             60014         0         0         0         0
via1                 60015         1         0         2         0
nwell                60016         4         0         4         0
pcore                60017         1         0         1         0
vt_pmin              60018         1         0         1         0
met3                 60019         2         0         4         0
met3_pin             60020         0         0         0         0
via2                 60021         1         0         2         0
via3                 60022         1         0         2         0
met4                 60023         2         0         4         0
met4_pin             60024         0         0         0         0
via4                 60025         1         0         2         0
met5                 60026         2         0         4         0
met5_pin             60027         0         0         0         0
miv                  60028         1         0         2         0
diff_top             60029         5         0         5         0
ncore_top            60030         1         0         1         0
npoly_imp_top        60031         1         0         1         0
poly_top             60032         2         0         2         0
vt_nmin_top          60033         1         0         1         0
nimp_top             60034         1         0         1         0
cont_top             60035         5         0         5         0
met1_top             60036        12         0        13         0
pimp_top             60037         0         0         0         0
met1_top_pin         60038         0         1         0         1
met2_top             60039         0         0         0         0
met2_top_pin         60040         0         0         0         0
via1_top             60041         0         0         0         0
pcore_top            60042         0         0         0         0
vt_pmin_top          60043         0         0         0         0
met3_top             60044         0         0         0         0
met3_top_pin         60045         0         0         0         0
via2_top             60046         0         0         0         0
via3_top             60047         0         0         0         0
met4_top             60048         0         0         0         0
met4_top_pin         60049         0         0         0         0
via4_top             60050         0         0         0         0
met5_top             60051         0         0         0         0
met5_top_pin         60052         0         0         0         0
viaF_top             60053         0         0         0         0
metF_top             60054         0         0         0         0
metF_top_pin         60055         0         0         0         0
metT_top_pin         60058         0         0         0         0
MIM_top              60059         0         0         0         0
MIM_mark             60060         0         0         0         0
IND_mark             60061         0         0         0         0
RES_mark             60062         0         0         0         0
back_gate            60063         4         0         4         0
NO_salicide          60064         0         0         0         0
----------------------------------------------------------------------------

Layer Summary(Texts For Connectivity):
----------------------------------------------------------------------------
    LAYER               ID       TEXTS
----------------------------------------------------------------------------
met1_pin             60012         3
met1_top_pin         60038         1
----------------------------------------------------------------------------

Layer Summary(Texts For With Text):
----------------------------------------------------------------------------
    LAYER               ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------

Layer Summary(Texts For Expand Text):
----------------------------------------------------------------------------
    LAYER               ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------

Time: cpu=0.00/0.08  real=0.01/0.19  Memory: 10.84/10.96/10.96


Compacting Hierarchy Library ...
========================================================================

Time: cpu=0.00/0.08  real=0.00/0.19  Memory: 6.80/6.93/10.96


Analyzing Cell Overlapings ...
========================================================================

Time: cpu=0.00/0.08  real=0.00/0.19  Memory: 6.80/6.93/10.96


Merge Layers ...
========================================================================
    diff = OR diff
    generate layer diff, HPN = 2, FPN = 2

    poly = OR poly
    generate layer poly, HPN = 1, FPN = 1

    nimp = OR nimp
    generate layer nimp, HPN = 1, FPN = 1

    cont = OR cont
    generate layer cont, HPN = 9, FPN = 9

    met1 = OR met1
    generate layer met1, HPN = 4, FPN = 5

    pimp = OR pimp
    generate layer pimp, HPN = 1, FPN = 1

    met2 = OR met2
    generate layer met2, HPN = 2, FPN = 4

    via1 = OR via1
    generate layer via1, HPN = 1, FPN = 2

    nwell = OR nwell
    generate layer nwell, HPN = 1, FPN = 1

    pcore = OR pcore
    generate layer pcore, HPN = 1, FPN = 1

    vt_pmin = OR vt_pmin
    generate layer vt_pmin, HPN = 1, FPN = 1

    met3 = OR met3
    generate layer met3, HPN = 2, FPN = 4

    via2 = OR via2
    generate layer via2, HPN = 1, FPN = 2

    via3 = OR via3
    generate layer via3, HPN = 1, FPN = 2

    met4 = OR met4
    generate layer met4, HPN = 2, FPN = 4

    via4 = OR via4
    generate layer via4, HPN = 1, FPN = 2

    met5 = OR met5
    generate layer met5, HPN = 2, FPN = 4

    miv = OR miv
    generate layer miv, HPN = 1, FPN = 2

    diff_top = OR diff_top
    generate layer diff_top, HPN = 1, FPN = 1

    ncore_top = OR ncore_top
    generate layer ncore_top, HPN = 1, FPN = 1

    npoly_imp_top = OR npoly_imp_top
    generate layer npoly_imp_top, HPN = 1, FPN = 1

    poly_top = OR poly_top
    generate layer poly_top, HPN = 1, FPN = 1

    vt_nmin_top = OR vt_nmin_top
    generate layer vt_nmin_top, HPN = 1, FPN = 1

    nimp_top = OR nimp_top
    generate layer nimp_top, HPN = 1, FPN = 1

    cont_top = OR cont_top
    generate layer cont_top, HPN = 5, FPN = 5

    met1_top = OR met1_top
    generate layer met1_top, HPN = 7, FPN = 8

    back_gate = OR back_gate
    generate layer back_gate, HPN = 2, FPN = 2


Time: cpu=0.02/0.10  real=0.02/0.20  Memory: 6.80/6.93/10.96


Ports ...
========================================================================

Texts For Connectivity ...
========================================================================
VDD (2.590, 5.670) 60012 inverter
OUTP (2.940, 4.510) 60012 inverter
INP (2.640, 2.920) 60012 inverter
VSS (2.670, 5.580) 60038 inverter

Texts For With Text ...
========================================================================

Texts For Expand Text ...
========================================================================

Texts For Device Text Model Layer ...
========================================================================

Texts For Device Text Property Layer ...
========================================================================

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.80/6.93/10.96


########################################################################
Execute Operations ...
########################################################################


operation group: 1/56
    ndiff = AND nimp diff
========================================================================
    generate layer ndiff, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96



operation group: 2/56
    ndiff_nmos = AND ndiff ncore
========================================================================
    generate layer ndiff_nmos, HPN = 0, FPN = 0

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96



operation group: 3/56
    gate_all = AND poly diff
========================================================================
    generate layer gate_all, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96



operation group: 4/56
    ngate_all = AND gate_all nimp
========================================================================
    layer ngate_all not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96

    delete layer nimp


operation group: 5/56
    ngate_mos = NOT ngate_all cap
========================================================================
    layer ngate_mos not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96

    delete layer ngate_all


operation group: 6/56
    nsd = NOT ndiff_nmos ngate_mos
========================================================================
    generate layer nsd, HPN = 0, FPN = 0

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96

    delete layer ndiff_nmos


operation group: 7/56
    pdiff = AND pimp diff
========================================================================
    generate layer pdiff, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96

    delete layer diff


operation group: 8/56
    pdiff_pmos = AND pdiff pcore
========================================================================
    generate layer pdiff_pmos, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96



operation group: 9/56
    pgate_all = AND gate_all pimp
========================================================================
    generate layer pgate_all, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96

    delete layer gate_all
    delete layer pimp


operation group: 10/56
    pgate_mos = NOT pgate_all cap
========================================================================
    generate layer pgate_mos, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96

    delete layer pgate_all


operation group: 11/56
    psd = NOT pdiff_pmos pgate_mos
========================================================================
    generate layer psd, HPN = 2, FPN = 2

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96

    delete layer pdiff_pmos


operation group: 12/56
    poly_rout = NOT poly RES_mark
========================================================================
    generate layer poly_rout, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96



operation group: 13/56
    pdiff_bulk = NOT pdiff pcore
========================================================================
    generate layer pdiff_bulk, HPN = 0, FPN = 0

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96

    delete layer pdiff


operation group: 14/56
    ndiff_bulk = NOT ndiff ncore
========================================================================
    generate layer ndiff_bulk, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.00/0.20  Memory: 6.81/6.93/10.96

    delete layer ndiff


operation group: 15/56
    ndiff_top = AND nimp_top diff_top
========================================================================
    generate layer ndiff_top, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.01/0.21  Memory: 6.81/6.93/10.96



operation group: 16/56
    ndiff_nmos_top = AND ndiff_top ncore_top
========================================================================
    generate layer ndiff_nmos_top, HPN = 1, FPN = 1

Time: cpu=0.00/0.10  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer ndiff_top


operation group: 17/56
    gate_all_top = AND poly_top diff_top
========================================================================
    generate layer gate_all_top, HPN = 1, FPN = 1

Time: cpu=0.01/0.11  real=0.01/0.21  Memory: 6.81/6.93/10.96



operation group: 18/56
    ngate_all_top = AND gate_all_top nimp_top
========================================================================
    generate layer ngate_all_top, HPN = 1, FPN = 1

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer nimp_top


operation group: 19/56
    ngate_mos_top = NOT ngate_all_top cap
========================================================================
    generate layer ngate_mos_top, HPN = 1, FPN = 1

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer ngate_all_top


operation group: 20/56
    nsd_top = NOT ndiff_nmos_top ngate_mos_top
========================================================================
    generate layer nsd_top, HPN = 2, FPN = 2

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer ndiff_nmos_top


operation group: 21/56
    pdiff_top = AND pimp_top diff_top
========================================================================
    generate layer pdiff_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer diff_top


operation group: 22/56
    pdiff_pmos_top = AND pdiff_top pcore_top
========================================================================
    generate layer pdiff_pmos_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer pdiff_top


operation group: 23/56
    pgate_all_top = AND gate_all_top pimp_top
========================================================================
    generate layer pgate_all_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer gate_all_top
    delete layer pimp_top


operation group: 24/56
    pgate_mos_top = NOT pgate_all_top cap
========================================================================
    generate layer pgate_mos_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer pgate_all_top
    delete layer cap


operation group: 25/56
    psd_top = NOT pdiff_pmos_top pgate_mos_top
========================================================================
    generate layer psd_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer pdiff_pmos_top


operation group: 26/56
    via_MIM_top = AND MIM_mark viaF_top
========================================================================
    generate layer via_MIM_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96



operation group: 27/56
    via5_top = NOT viaF_top via_MIM_top
========================================================================
    generate layer via5_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.11  real=0.00/0.21  Memory: 6.81/6.93/10.96

    delete layer viaF_top


operation group: 28/56
    CONNECT met1 nsd -by cont
    CONNECT met1 psd -by cont
    CONNECT met1 poly_rout -by cont
    CONNECT pwell met1 -by pdiff_bulk
    CONNECT nwell met1 -by ndiff_bulk
    CONNECT met2 met1 -by via1
    CONNECT met3 met2 -by via2
    CONNECT met4 met3 -by via3
    CONNECT met5 met4 -by via4
    CONNECT met1_top nsd_top -by cont_top
    CONNECT met1_top psd_top -by cont_top
    CONNECT met1_top poly_top -by cont_top
    CONNECT back_gate nsd_top -by cont_top
    CONNECT met1_top met5 -by miv
    CONNECT met2_top met1_top -by via1_top
    CONNECT met3_top met2_top -by via2_top
    CONNECT met4_top met3_top -by via3_top
    CONNECT met5_top met4_top -by via4_top
    CONNECT metF_top met5_top -by via5_top
    CONNECT metF_top MIM_top -by via_MIM_top
========================================================================

Time: cpu=0.01/0.12  real=0.02/0.23  Memory: 6.81/6.93/14.98

    delete layer cont
    delete layer pdiff_bulk
    delete layer ndiff_bulk
    delete layer via1
    delete layer met2
    delete layer via2
    delete layer met3
    delete layer via3
    delete layer met4
    delete layer via4
    delete layer cont_top
    delete layer met5
    delete layer miv
    delete layer via1_top
    delete layer via2_top
    delete layer via3_top
    delete layer via4_top
    delete layer via5_top
    delete layer via_MIM_top


operation group: 29/56
    all_dualGate = AND ngate_mos npoly_imp
========================================================================
    generate layer all_dualGate, HPN = 0, FPN = 0

Time: cpu=0.00/0.12  real=0.00/0.23  Memory: 6.81/6.93/14.98

    delete layer ngate_mos
    delete layer npoly_imp


operation group: 30/56
    vt_nmos18 = AND vt_nmin ncore
========================================================================
    generate layer vt_nmos18, HPN = 0, FPN = 0

Time: cpu=0.00/0.12  real=0.00/0.23  Memory: 6.81/6.93/14.98

    delete layer vt_nmin
    delete layer ncore


operation group: 31/56
    nmos18 = AND all_dualGate vt_nmos18
========================================================================
    generate layer nmos18, HPN = 0, FPN = 0

Time: cpu=0.00/0.12  real=0.00/0.23  Memory: 6.81/6.93/14.98

    delete layer all_dualGate
    delete layer vt_nmos18


operation group: 32/56
    nmos_hs = NOT nmos18 rfmark
========================================================================
    generate layer nmos_hs, HPN = 0, FPN = 0

Time: cpu=0.00/0.12  real=0.00/0.23  Memory: 6.81/6.93/14.98

    delete layer nmos18


operation group: 33/56
    all_dualGate_top = AND ngate_mos_top npoly_imp_top
========================================================================
    generate layer all_dualGate_top, HPN = 1, FPN = 1

Time: cpu=0.00/0.12  real=0.00/0.23  Memory: 6.81/6.93/14.98

    delete layer ngate_mos_top
    delete layer npoly_imp_top


operation group: 34/56
    vt_nmos18_top = AND vt_nmin_top ncore_top
========================================================================
    generate layer vt_nmos18_top, HPN = 1, FPN = 1

Time: cpu=0.00/0.12  real=0.00/0.23  Memory: 6.81/6.93/14.98

    delete layer vt_nmin_top
    delete layer ncore_top


operation group: 35/56
    nmos18_top = AND all_dualGate_top vt_nmos18_top
========================================================================
    generate layer nmos18_top, HPN = 1, FPN = 1

Time: cpu=0.01/0.13  real=0.01/0.24  Memory: 6.81/6.93/14.98

    delete layer all_dualGate_top
    delete layer vt_nmos18_top


operation group: 36/56
    nmos_hs_top = NOT nmos18_top rfmark
========================================================================
    generate layer nmos_hs_top, HPN = 1, FPN = 1

Time: cpu=0.00/0.13  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer nmos18_top


operation group: 37/56
    vt_pmos18 = AND pcore vt_pmin
========================================================================
    generate layer vt_pmos18, HPN = 1, FPN = 1

Time: cpu=0.01/0.14  real=0.01/0.24  Memory: 6.81/6.93/14.98

    delete layer pcore
    delete layer vt_pmin


operation group: 38/56
    pmos18 = AND pgate_mos vt_pmos18
========================================================================
    generate layer pmos18, HPN = 1, FPN = 1

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer pgate_mos
    delete layer vt_pmos18


operation group: 39/56
    pmos_hs = NOT pmos18 rfmark
========================================================================
    generate layer pmos_hs, HPN = 1, FPN = 1

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer pmos18


operation group: 40/56
    vt_pmos18_top = AND pcore_top vt_pmin_top
========================================================================
    generate layer vt_pmos18_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer pcore_top
    delete layer vt_pmin_top


operation group: 41/56
    pmos18_top = AND pgate_mos_top vt_pmos18_top
========================================================================
    generate layer pmos18_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer pgate_mos_top
    delete layer vt_pmos18_top


operation group: 42/56
    pmos_hs_top = NOT pmos18_top rfmark
========================================================================
    generate layer pmos_hs_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer pmos18_top
    delete layer rfmark


operation group: 43/56
    poly_res = AND poly RES_mark
========================================================================
    generate layer poly_res, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer poly
    delete layer RES_mark


operation group: 44/56
    _ppoly_res = AND poly_res nwell
========================================================================
    generate layer _ppoly_res, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer poly_res


operation group: 45/56
    ppoly_res = NOT _ppoly_res NO_salicide
========================================================================
    generate layer ppoly_res, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98



operation group: 46/56
    ppoly_res_h = AND _ppoly_res NO_salicide
========================================================================
    generate layer ppoly_res_h, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer _ppoly_res
    delete layer NO_salicide


operation group: 47/56
    met5_MIM_top = AND met5_top MIM_top
========================================================================
    generate layer met5_MIM_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98



operation group: 48/56
    mim_cap_top = AND met5_MIM_top MIM_mark
========================================================================
    generate layer mim_cap_top, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer met5_MIM_top
    delete layer MIM_mark


operation group: 49/56
    ind3n30 = RECT_CHK IND_mark -eq 290.02 -by eq 253.01 -orthogonal_only
========================================================================
    generate layer ind3n30, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98



operation group: 50/56
    metF_ind1 = AND metF_top IND_mark
========================================================================
    generate layer metF_ind1, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98



operation group: 51/56
    met5_ind = AND met5_top IND_mark
========================================================================
    generate layer met5_ind, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98



operation group: 52/56
    metF_ind = NOT metF_ind1 met5_ind
========================================================================
    generate layer metF_ind, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer metF_ind1


operation group: 53/56
    metF_ind_orth = RECT_CHK metF_ind -orthogonal_only
========================================================================
    generate layer metF_ind_orth, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer metF_ind


operation group: 54/56
    ind3n60 = RECT_CHK IND_mark -eq 313.82 -by eq 284.33 -orthogonal_only
========================================================================
    generate layer ind3n60, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98



operation group: 55/56
    ind3n60_ct = RECT_CHK IND_mark -eq 313.82 -by eq 293.46 -orthogonal_only
========================================================================
    generate layer ind3n60_ct, HPN = 0, FPN = 0

Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/6.93/14.98

    delete layer IND_mark


operation group: 56/56
    DEVICE MN( nmos_hs) nmos_hs poly_rout( G) nsd( S) nsd( D) pwell( B) [
		w = (perim_co(nmos_hs, nsd) * 0.5)
		l = (perim_out(nmos_hs, nsd) * 0.5)
	]

    DEVICE MN( nmos_hs_top) nmos_hs_top poly_top( G) nsd_top( S) nsd_top( D) back_gate( B) [
		W = (perim_co(nmos_hs_top, nsd_top) * 0.5)
		L = (perim_out(nmos_hs_top, nsd_top) * 0.5)
	]

    DEVICE MP( pmos_hs) pmos_hs poly_rout( G) psd( S) psd( D) nwell( B) [
		w = (perim_co(pmos_hs, psd) * 0.5)
		l = (perim_out(pmos_hs, psd) * 0.5)
	]

    DEVICE MP( pmos_hs_4_top) pmos_hs_top poly_top( G) psd_top( S) psd_top( D) [
		w = (perim_co(pmos_hs_top, psd_top) * 0.5)
		l = (perim_out(pmos_hs_top, psd_top) * 0.5)
	]

    DEVICE R( resistor) ppoly_res poly_rout( PLUS) poly_rout( MINUS) nwell( B) [
		w = (0.25 * (perim(ppoly_res) - sqrt(((perim(ppoly_res) * perim(ppoly_res)) - (16 * area(ppoly_res))))))
		l = (area(ppoly_res) / w)
		r = ((11.49 * l) / w)
	]

    DEVICE R( resistor) ppoly_res_h poly_rout( PLUS) poly_rout( MINUS) nwell( B) [
		W = (0.25 * (perim(ppoly_res_h) - sqrt(((perim(ppoly_res_h) * perim(ppoly_res_h)) - (16 * area(ppoly_res_h))))))
		L = (area(ppoly_res_h) / w)
		r = (((1950 * l) / w) + (((2150 * 1e-06) / w) * 2))
	]

    DEVICE C( capacitor) mim_cap_top MIM_top( T) met5_top( B) [
		c = (((area(mim_cap_top) * 1000000000000) * 9.8e-16) + ((perim(mim_cap_top) * 1000000) * 1.1e-16))
		w = ((0.25 * perim(mim_cap_top)) + (0.5 * sqrt((((0.25 * perim(mim_cap_top)) * perim(mim_cap_top)) - (4 * area(mim_cap_top))))))
		l = ((0.25 * perim(mim_cap_top)) - (0.5 * sqrt((((0.25 * perim(mim_cap_top)) * perim(mim_cap_top)) - (4 * area(mim_cap_top))))))
	]

    DEVICE L( ind3n30a02g4) ind3n30 metF_ind_orth( PLUS) metF_ind_orth( MINUS)
    DEVICE L( ind3n60a02g4) ind3n60 metF_ind_orth( PLUS) metF_ind_orth( MINUS)
    DEVICE ind3n60_1n80a2g4_CT ind3n60_ct metF_ind_orth( PLUS) metF_ind_orth( MINUS) met5_ind( CT)
========================================================================


DEVICE RECOGNITION ... 
    delete layer _EPTMPL65634

    delete layer _EPTMPL65635

Write DEVICES ... 


Time: cpu=0.00/0.14  real=0.00/0.24  Memory: 6.81/7.04/14.98

    delete layer nmos_hs
    delete layer nmos_hs_top
    delete layer nsd_top
    delete layer back_gate
    delete layer pmos_hs
    delete layer psd
    delete layer pmos_hs_top
    delete layer poly_top
    delete layer ppoly_res
    delete layer ppoly_res_h
    delete layer poly_rout
    delete layer nwell
    delete layer mim_cap_top
    delete layer ind3n30
    delete layer ind3n60
    delete layer ind3n60_ct
    delete layer metF_ind_orth
    delete layer met5_ind


########################################################################
Outputting Results ...
########################################################################

   ONE LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
   TWO LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
                SIZE: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
               STAMP: Cumulative Time CPU =        0(s) REAL =        0(s)
       ONE LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
       TWO LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
            NET AREA: Cumulative Time CPU =        0(s) REAL =        0(s)
             DENSITY: Cumulative Time CPU =        0(s) REAL =        0(s)
       MISCELLANEOUS: Cumulative Time CPU =        0(s) REAL =        0(s)
             CONNECT: Cumulative Time CPU =        0(s) REAL =        0(s)
              DEVICE: Cumulative Time CPU =        0(s) REAL =        0(s)
                 ERC: Cumulative Time CPU =        0(s) REAL =        0(s)
       PATTERN_MATCH: Cumulative Time CPU =        0(s) REAL =        0(s)


Total CPU Time                    : 0(s)
Total Real Time                   : 0(s)
Peak Memory Used                  : 15(M)
Total Original Geometry           : 84(99)
Total ERC RuleChecks              : 0
Total ERC Results                 : 0 (0)
Summary can be found in file inverter.sum


Creating annotated GDS ...
********************************************************************************
db2gds 14.14-s507 64 bit (Mon Mar 30 17:43:50 PDT 2015)
Build Ref No.: 507 (03-30-2015) [pvs_1414]

Copyright 2015 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     s1632.it.kth.se (Linux x86_64 2.6.18-407.el5)
Starting Time:   Thu Apr 14 15:01:17 2016 (Thu Apr 14 13:01:17 2016 GMT)
With parameters: inverter_27371 /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.agf inverter -lmap lmapAgMfnO -netmap /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.lnn -property_nqrc -gds_scale 1000 -vircolon 
********************************************************************************

Library name: inverter_27371
GDSII file name: /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.agf
Cells to be written out: inverter
Source Library: inverter_27371
Layer mapping file(GDS <- DMC): lmapAgMfnO
    12 (dt:0 tt:0) <- 12
    13 (dt:0 tt:0) <- 13
    14 (dt:0 tt:0) <- 14
    19 (dt:0 tt:0) <- 19
    21 (dt:0 tt:0) <- 21
    22 (dt:0 tt:0) <- 22
    24 (dt:0 tt:0) <- 24
    27 (dt:0 tt:0) <- 27
    28 (dt:0 tt:0) <- 28
    30 (dt:0 tt:0) <- 30
    33 (dt:0 tt:0) <- 33
    36 (dt:0 tt:0) <- 36
    41 (dt:0 tt:0) <- 41
    44 (dt:0 tt:0) <- 44
    45 (dt:0 tt:0) <- 45
    47 (dt:0 tt:0) <- 47
    50 (dt:0 tt:0) <- 50
    53 (dt:0 tt:0) <- 53
    55 (dt:0 tt:0) <- 55
    57 (dt:0 tt:0) <- 57
    58 (dt:0 tt:0) <- 58
    59 (dt:0 tt:0) <- 59
    2 (dt:0 tt:0) <- 2
    4 (dt:0 tt:0) <- 4
    6 (dt:0 tt:0) <- 6
    11 (dt:0 tt:0) <- 11
    15 (dt:0 tt:0) <- 15
    34 (dt:0 tt:0) <- 34
    39 (dt:0 tt:0) <- 39
    42 (dt:0 tt:0) <- 42
    46 (dt:0 tt:0) <- 46
    48 (dt:0 tt:0) <- 48
    3 (dt:0 tt:0) <- 3
    10 (dt:0 tt:0) <- 10
    18 (dt:0 tt:0) <- 18
    25 (dt:0 tt:0) <- 25
    52 (dt:0 tt:0) <- 52
    54 (dt:0 tt:0) <- 54
    0 (dt:0 tt:0) <- 0
    8 (dt:0 tt:0) <- 8
    16 (dt:0 tt:0) <- 16
    23 (dt:0 tt:0) <- 23
    29 (dt:0 tt:0) <- 29
    32 (dt:0 tt:0) <- 32
    35 (dt:0 tt:0) <- 35
    38 (dt:0 tt:0) <- 38
    40 (dt:0 tt:0) <- 40
    43 (dt:0 tt:0) <- 43
Cell name case: PRESERVE
Option: output object property for new qrc flow


                Object Statistics of Cells                            
Cell Name         Box  Polygon     Path   Label Instance Array    Total
----------------------------------------------------------------------
inverter           17        5        0       0    11      0        33
M2_M3$$1            3        0        0       0     0      0         3
M3_M4$$2            3        0        0       0     0      0         3
M1_M2$$3            3        0        0       0     0      0         3
M4_M5$$4            3        0        0       0     0      0         3
M5_M1_top$$5        3        0        0       0     0      0         3
nmos_hs_4_top$$8       11        2        0       0     0      0        13
----------------------------------------------------------------------

Object Statistics of Layers
Layer   Objects
----------------
   8           1
  10           2
  12           9
  13           4
  15           2
  16           1
  18           2
  19           2
  21           1
  22           1
  24           2
  27           1
  28           1
  30           2
  33           1
  34           1
  36           2
  41           1
  42           1
  44           1
  45           5
  47           7
----------------

Object Summary
------------------
     Box        43
 Polygon         7
    Path         0
   Label         0
Instance        11
   Array         0
------------------
   Total        61


Output property: 61
Total CPU Time          : 0(s)
Total Real Time         : 0(s)
Peak Memory Used        : 3(M)
Log files db2gds.log and db2gds.log.2 can be found in the run directory


Creating extracted connectivity database ...
CmdLine: /pkg/Cadence/installs/PVS141/tools.lnx86/pvs/bin/64bit/edbToEcdb -kf -edb inverter_27371.db -ecdb ./ -topcell inverter -netlist /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.net -layermap /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.ecdbmap -textmap /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.ports -lvsfile /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.lvsfile -saveFloatingNets .inverter.info.softchk 
Legend for cell operations:
   C - Cells
   P - Pins
   N - Net
   D - Device
   I - Insts
   S - Shapes
   X - Delete cell memory
Opening layer file 'inverter_27371.db/__layer'...
Loading layer map file '/home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.ecdbmap'...
Loading text map file '/home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.ports'...
Opening output file './/.inverter.ecdb'...
Writing db header information...(0s)
Transfering cdl structures to ecdb structures...
Cell(0): ind3n60_1n80a2g4_CT convert...edb data not found...(0s)
Cell(1): L convert...edb data not found...(0s)
Cell(2): M2_M3$$1 convert...Link SIDN...Save IPLNX...Done...(0s)
Cell(3): M3_M4$$2 convert...Link SIDN...Save IPLNX...Done...(0s)
Cell(4): M1_M2$$3 convert...Link SIDN...Save IPLNX...Done...(0s)
Cell(5): M4_M5$$4 convert...Link SIDN...Save IPLNX...Done...(0s)
Cell(6): M5_M1_top$$5 convert...Link SIDN...Save IPLNX...Done...(0s)
Cell(7): nmos_hs_4_top$$8 convert...Link SIDN...Save IPLNX...Done...(0s)
Cell(8): inverter convert...Link SIDN...Save IPLNX...Done...(0s)
Cells creation time: (0s)
Write netlist items...(0s)
Saving name table to db...Save device templates to the db...
Save connect rules to the db...
Write calculated header information to the top of file...Erasing cdl subckts...
(0s)
edb created...TOTAL TIME: (0s)
Total CPU Time      : 0(s)
Total Real Time     : 0(s)
Peak Memory Used    : 65.65(M)

edbToEcdb Header Information:
  ECDB file version   : 21
  DevTmpl offset      : 74114
  Connect offset      : 74518
  NameTable offset    : 8578
  Layer Map offset    : 105
  Cell Hdr offset     : 8124
  Scale               : 4000
  File size           : 74762
  Cell count          : 9
  ECDB create time    : 0
  EDB info            : 10
  EDB info (Trans)    : WRITTEN_64 W_NOT_NET_ORDER 

edbToEcdb Sizes written to disk (MB):
  NameTbl             :     0.065536
  Layers              :     0.001641
  Shapes              :     0.001847
  XYTree              :     0.002670
  LookUpTbls          :     0.000691
  Cells               :     0.000542
  Insts               :     0.001286
  Labels              :     0.000212
  Nets                :     0.000156
  Pins                :     0.000076
  Header              :     0.000105
---------------------------------
  Total               :     0.074762

edbToEcdb Done


Creating extraction database (pvsextdb -license_timeout 300 inverter.rep REPORTDB) ...
********************************************************************************
pvsextdb 14.14-s507 64 bit (Mon Mar 30 18:09:08 PDT 2015)
Build Ref No.: 507 (03-30-2015) [pvs_1414]

Copyright 2015 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     s1632.it.kth.se (Linux x86_64 2.6.18-407.el5)
Starting Time:   Thu Apr 14 15:01:17 2016 (Thu Apr 14 13:01:17 2016 GMT)
With parameters: -license_timeout 300 inverter.rep REPORTDB 
********************************************************************************

Processing file inverter.rep
Completed creation of REPORTDB


Netlist Extraction Finished Normally. Thu Apr 14 15:01:17 2016




Comparing netlists ...
********************************************************************************
pvsnvn 14.14-s507 64 bit (Mon Mar 30 18:08:10 PDT 2015)
Build Ref No.: 507 (03-30-2015) [pvs_1414]

Copyright 2015 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     s1632.it.kth.se (Linux x86_64 2.6.18-407.el5)
Starting Time:   Thu Apr 14 15:01:17 2016 (Thu Apr 14 13:01:17 2016 GMT)
With parameters: -ai .technology.rul.rsf 
********************************************************************************

Reading schematic network
 inputting cdl netlist /home/pancha/ProjGe3D/lf150/LVSruns/netlist...
  WARNING (NVN-13002): *.BIPOLAR is not supported.
  WARNING (NVN-13002): *.RESI is not supported.
  WARNING (NVN-13002): *.RESVAL is not supported.
  WARNING (NVN-13002): *.CAPVAL is not supported.
  WARNING (NVN-13002): *.DIOPERI is not supported.
  WARNING (NVN-13002): *.DIOAREA is not supported.
  WARNING (NVN-13002): *.EQUATION is not supported.
WARNING (NVN-13003): "*.SCALE" is not supported. Use ".OPTION SCALE" instead or specify  'lvs_cdn_flow_options -cdl_use_scale' in the rule file.
 finished loading cdl netlist /home/pancha/ProjGe3D/lf150/LVSruns/netlist (0s)
 commit cdl netlist(s)...
 finished committing cdl netlists (0s)
Reading layout network
 inputting cdl netlist /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.net...
 finished loading cdl netlist /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter.net (0s)
 commit cdl netlist(s)...
 finished committing cdl netlists (0s)
Preprocessing schematic network phase 1
Preprocessing layout network phase 1
Preprocessing schematic network phase 2
Preprocessing layout network phase 2
WARNING (NVN-15002): Rule 'lvs_recognize_gates -all' was set, but either
the power net or the ground net (or both) was missing as follows.
    schematic power
    schematic ground
    layout power
    layout ground
Rule 'lvs_recognize_gates -all' requires both power and ground nets to operate.
These can be identified using rules 'lvs_power_name' and 'lvs_ground_name'.
Resetting rule to 'lvs_recognize_gates -simple'

Cell comparison output format:
   <Comparing|Top Cell> <Layout Cell> vs <Schematic Cell>
      <Layout instances> insts vs <Schematic instances> insts  (<Time>)-<Status>

Top Cell  inverter vs inverter
   2 insts vs 2 insts . . . . . . . . . . . . . . . . . . . . . . . . (0s)-match

Generating the LVS report...

Extraction Run Summary
Total CPU Time        : 0(s)
Total Real Time       : 0(s)
Peak Memory Used      : 15.00(M)


NVN Run Summary
Total CPU Time        : 0(s)
Total Real Time       : 0(s)
Peak Memory Used      : 211.27(M)


LVS Summary
Total CPU Time        : 0(s)
Total Real Time       : 0(s)
Peak Memory Used      : 211.27(M)

    ########################################################
    #                                                      #
    # Run Result             : MATCH                       #
    #                                                      #
    # Run Summary            : [INFO]  ERC Results: Empty  #
    #                        : [INFO]  Extraction Clean    #
    #                                                      #
    # ERC Summary File       : inverter.sum                #
    # Extraction Report File : inverter.rep                #
    # Comparison Report File : inverter.rep.cls            #
    #                                                      #
    ########################################################



Netlist Comparison Finished Normally. Thu Apr 14 15:01:17 2016



Creating cross reference ...
********************************************************************************
pvs_RCXxref 14.14-s507 64 bit (Mon Mar 30 17:58:01 PDT 2015)
Build Ref No.: 507 (03-30-2015) [pvs_1414]

Copyright 2015 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     s1632.it.kth.se (Linux x86_64 2.6.18-407.el5)
Starting Time:   Thu Apr 14 15:01:18 2016 (Thu Apr 14 13:01:18 2016 GMT)
With parameters: -format C /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter inverter.rep 
********************************************************************************

Total CPU Time    : 0(s)
Total Real Time   : 0(s)
Memory Used       : 45.85(M)

pvs_RCXxref Done
Checking in all SoftShare licenses.


