Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 13 17:55:09 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (92)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (7319)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (92)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: iRst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7319)
---------------------------------
 There are 7319 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.651        0.000                      0                 7429        0.025        0.000                      0                 7429        2.000        0.000                       0                  7325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         21.651        0.000                      0                 7429        0.186        0.000                      0                 7429       19.500        0.000                       0                  7321  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       21.664        0.000                      0                 7429        0.186        0.000                      0                 7429       19.500        0.000                       0                  7321  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         21.651        0.000                      0                 7429        0.025        0.000                      0                 7429  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       21.651        0.000                      0                 7429        0.025        0.000                      0                 7429  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.651ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 1.089ns (6.010%)  route 17.031ns (93.990%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        15.033    16.798    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X93Y1          LUT4 (Prop_lut4_I0_O)        0.327    17.125 r  design_1_i/ScreenBufferMem_0/inst/rMem[183][6]_i_1/O
                         net (fo=1, routed)           0.000    17.125    design_1_i/ScreenBufferMem_0/inst/rMem[183][6]_i_1_n_0
    SLICE_X93Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.623    38.455    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.160    38.747    
    SLICE_X93Y1          FDRE (Setup_fdre_C_D)        0.029    38.776    design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                         -17.125    
  -------------------------------------------------------------------
                         slack                                 21.651    

Slack (MET) :             21.706ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 1.089ns (6.012%)  route 17.026ns (93.988%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        15.028    16.793    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X94Y0          LUT4 (Prop_lut4_I0_O)        0.327    17.120 r  design_1_i/ScreenBufferMem_0/inst/rMem[176][6]_i_1/O
                         net (fo=1, routed)           0.000    17.120    design_1_i/ScreenBufferMem_0/inst/rMem[176][6]_i_1_n_0
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X94Y0          FDRE (Setup_fdre_C_D)        0.077    38.826    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                         -17.120    
  -------------------------------------------------------------------
                         slack                                 21.706    

Slack (MET) :             21.846ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.926ns  (logic 1.089ns (6.075%)  route 16.837ns (93.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.838    16.603    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X93Y2          LUT6 (Prop_lut6_I1_O)        0.327    16.930 r  design_1_i/ScreenBufferMem_0/inst/rMem[191][6]_i_1/O
                         net (fo=1, routed)           0.000    16.930    design_1_i/ScreenBufferMem_0/inst/rMem[191][6]_i_1_n_0
    SLICE_X93Y2          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.623    38.455    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y2          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.160    38.747    
    SLICE_X93Y2          FDRE (Setup_fdre_C_D)        0.029    38.776    design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                         -16.930    
  -------------------------------------------------------------------
                         slack                                 21.846    

Slack (MET) :             22.092ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 1.089ns (6.158%)  route 16.594ns (93.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.596    16.361    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.688 r  design_1_i/ScreenBufferMem_0/inst/rMem[182][6]_i_1/O
                         net (fo=1, routed)           0.000    16.688    design_1_i/ScreenBufferMem_0/inst/rMem[182][6]_i_1_n_0
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y0          FDRE (Setup_fdre_C_D)        0.031    38.780    design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -16.688    
  -------------------------------------------------------------------
                         slack                                 22.092    

Slack (MET) :             22.172ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.603ns  (logic 1.089ns (6.186%)  route 16.514ns (93.814%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.516    16.281    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.608 r  design_1_i/ScreenBufferMem_0/inst/rMem[186][6]_i_1/O
                         net (fo=1, routed)           0.000    16.608    design_1_i/ScreenBufferMem_0/inst/rMem[186][6]_i_1_n_0
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y0          FDRE (Setup_fdre_C_D)        0.031    38.780    design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -16.608    
  -------------------------------------------------------------------
                         slack                                 22.172    

Slack (MET) :             22.203ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.617ns  (logic 1.089ns (6.181%)  route 16.528ns (93.819%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.530    16.295    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X96Y5          LUT4 (Prop_lut4_I0_O)        0.327    16.622 r  design_1_i/ScreenBufferMem_0/inst/rMem[150][6]_i_1/O
                         net (fo=1, routed)           0.000    16.622    design_1_i/ScreenBufferMem_0/inst/rMem[150][6]_i_1_n_0
    SLICE_X96Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.624    38.456    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X96Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/C
                         clock pessimism              0.452    38.908    
                         clock uncertainty           -0.160    38.748    
    SLICE_X96Y5          FDRE (Setup_fdre_C_D)        0.077    38.825    design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                         -16.622    
  -------------------------------------------------------------------
                         slack                                 22.203    

Slack (MET) :             22.208ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.615ns  (logic 1.089ns (6.182%)  route 16.526ns (93.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.528    16.293    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X94Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.620 r  design_1_i/ScreenBufferMem_0/inst/rMem[180][6]_i_1/O
                         net (fo=1, routed)           0.000    16.620    design_1_i/ScreenBufferMem_0/inst/rMem[180][6]_i_1_n_0
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X94Y0          FDRE (Setup_fdre_C_D)        0.079    38.828    design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                         -16.620    
  -------------------------------------------------------------------
                         slack                                 22.208    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.480ns  (logic 1.089ns (6.230%)  route 16.391ns (93.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.393    16.158    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y5          LUT4 (Prop_lut4_I0_O)        0.327    16.485 r  design_1_i/ScreenBufferMem_0/inst/rMem[156][6]_i_1/O
                         net (fo=1, routed)           0.000    16.485    design_1_i/ScreenBufferMem_0/inst/rMem[156][6]_i_1_n_0
    SLICE_X95Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.624    38.456    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/C
                         clock pessimism              0.452    38.908    
                         clock uncertainty           -0.160    38.748    
    SLICE_X95Y5          FDRE (Setup_fdre_C_D)        0.029    38.777    design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.326ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.450ns  (logic 1.089ns (6.241%)  route 16.361ns (93.759%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.363    16.128    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y1          LUT4 (Prop_lut4_I0_O)        0.327    16.455 r  design_1_i/ScreenBufferMem_0/inst/rMem[190][6]_i_1/O
                         net (fo=1, routed)           0.000    16.455    design_1_i/ScreenBufferMem_0/inst/rMem[190][6]_i_1_n_0
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y1          FDRE (Setup_fdre_C_D)        0.032    38.781    design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                         -16.455    
  -------------------------------------------------------------------
                         slack                                 22.326    

Slack (MET) :             22.330ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 1.089ns (6.242%)  route 16.356ns (93.758%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.358    16.123    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y1          LUT4 (Prop_lut4_I0_O)        0.327    16.450 r  design_1_i/ScreenBufferMem_0/inst/rMem[179][6]_i_1/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/ScreenBufferMem_0/inst/rMem[179][6]_i_1_n_0
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y1          FDRE (Setup_fdre_C_D)        0.031    38.780    design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 22.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y49         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.301    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]
    SLICE_X86Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.111 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.111    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.058 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_7
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/C
                         clock pessimism              0.509    -0.377    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.134    -0.243    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.420ns (70.470%)  route 0.176ns (29.530%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y49         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.301    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]
    SLICE_X86Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.111 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.111    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.045 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/C
                         clock pessimism              0.509    -0.377    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.134    -0.243    design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.428%)  route 0.112ns (37.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.589    -0.643    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/Q
                         net (fo=2, routed)           0.112    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[14][6]
    SLICE_X73Y0          LUT4 (Prop_lut4_I2_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[14][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[14][6]_i_1_n_0
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.856    -0.884    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
                         clock pessimism              0.241    -0.643    
    SLICE_X73Y0          FDRE (Hold_fdre_C_D)         0.092    -0.551    design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.197%)  route 0.113ns (37.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.615    -0.617    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/Q
                         net (fo=2, routed)           0.113    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[140][8]
    SLICE_X105Y0         LUT4 (Prop_lut4_I2_O)        0.045    -0.317 r  design_1_i/ScreenBufferMem_0/inst/rMem[140][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    design_1_i/ScreenBufferMem_0/inst/rMem[140][8]_i_1_n_0
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.885    -0.855    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X105Y0         FDRE (Hold_fdre_C_D)         0.092    -0.525    design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.186%)  route 0.113ns (37.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.590    -0.642    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/Q
                         net (fo=2, routed)           0.113    -0.387    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[190][0]
    SLICE_X85Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.342 r  design_1_i/ScreenBufferMem_0/inst/rMem[190][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem[190][0]_i_1_n_0
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
                         clock pessimism              0.239    -0.642    
    SLICE_X85Y0          FDRE (Hold_fdre_C_D)         0.092    -0.550    design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.477 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/Q
                         net (fo=2, routed)           0.120    -0.356    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[185][3]
    SLICE_X86Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.311 r  design_1_i/ScreenBufferMem_0/inst/rMem[185][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/ScreenBufferMem_0/inst/rMem[185][3]_i_1_n_0
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
                         clock pessimism              0.240    -0.641    
    SLICE_X86Y0          FDRE (Hold_fdre_C_D)         0.121    -0.520    design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.590    -0.642    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.478 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/Q
                         net (fo=2, routed)           0.120    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[217][3]
    SLICE_X82Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.312 r  design_1_i/ScreenBufferMem_0/inst/rMem[217][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/ScreenBufferMem_0/inst/rMem[217][3]_i_1_n_0
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
                         clock pessimism              0.239    -0.642    
    SLICE_X82Y0          FDRE (Hold_fdre_C_D)         0.121    -0.521    design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/Q
                         net (fo=2, routed)           0.120    -0.361    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[6][11]
    SLICE_X66Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.316 r  design_1_i/ScreenBufferMem_0/inst/rMem[6][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/ScreenBufferMem_0/inst/rMem[6][11]_i_1_n_0
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
                         clock pessimism              0.240    -0.646    
    SLICE_X66Y0          FDRE (Hold_fdre_C_D)         0.121    -0.525    design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/Q
                         net (fo=2, routed)           0.114    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[246][7]
    SLICE_X87Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[246][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[246][7]_i_1_n_0
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
                         clock pessimism              0.241    -0.646    
    SLICE_X87Y13         FDRE (Hold_fdre_C_D)         0.091    -0.555    design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.585    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/Q
                         net (fo=2, routed)           0.114    -0.391    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[290][5]
    SLICE_X89Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  design_1_i/ScreenBufferMem_0/inst/rMem[290][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    design_1_i/ScreenBufferMem_0/inst/rMem[290][5]_i_1_n_0
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.851    -0.889    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
                         clock pessimism              0.242    -0.647    
    SLICE_X89Y33         FDRE (Hold_fdre_C_D)         0.091    -0.556    design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y0      design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y1      design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y1      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y1      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y5      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X71Y2      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X71Y5      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y0     design_1_i/ScreenBufferMem_0/inst/rMem_reg[130][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y1      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y5      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y5      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y4     design_1_i/ScreenBufferMem_0/inst/rMem_reg[130][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y4     design_1_i/ScreenBufferMem_0/inst/rMem_reg[130][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y3     design_1_i/ScreenBufferMem_0/inst/rMem_reg[130][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y13    design_1_i/ScreenBufferMem_0/inst/rMem_reg[205][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[205][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y13    design_1_i/ScreenBufferMem_0/inst/rMem_reg[205][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[206][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y30    design_1_i/ScreenBufferMem_0/inst/rMem_reg[358][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y28    design_1_i/ScreenBufferMem_0/inst/rMem_reg[358][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y29    design_1_i/ScreenBufferMem_0/inst/rMem_reg[358][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y29    design_1_i/ScreenBufferMem_0/inst/rMem_reg[358][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[359][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y30    design_1_i/ScreenBufferMem_0/inst/rMem_reg[359][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[359][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y42     design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.664ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 1.089ns (6.010%)  route 17.031ns (93.990%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        15.033    16.798    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X93Y1          LUT4 (Prop_lut4_I0_O)        0.327    17.125 r  design_1_i/ScreenBufferMem_0/inst/rMem[183][6]_i_1/O
                         net (fo=1, routed)           0.000    17.125    design_1_i/ScreenBufferMem_0/inst/rMem[183][6]_i_1_n_0
    SLICE_X93Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.623    38.455    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.147    38.760    
    SLICE_X93Y1          FDRE (Setup_fdre_C_D)        0.029    38.789    design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                         -17.125    
  -------------------------------------------------------------------
                         slack                                 21.664    

Slack (MET) :             21.719ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 1.089ns (6.012%)  route 17.026ns (93.988%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        15.028    16.793    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X94Y0          LUT4 (Prop_lut4_I0_O)        0.327    17.120 r  design_1_i/ScreenBufferMem_0/inst/rMem[176][6]_i_1/O
                         net (fo=1, routed)           0.000    17.120    design_1_i/ScreenBufferMem_0/inst/rMem[176][6]_i_1_n_0
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.147    38.762    
    SLICE_X94Y0          FDRE (Setup_fdre_C_D)        0.077    38.839    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]
  -------------------------------------------------------------------
                         required time                         38.839    
                         arrival time                         -17.120    
  -------------------------------------------------------------------
                         slack                                 21.719    

Slack (MET) :             21.858ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.926ns  (logic 1.089ns (6.075%)  route 16.837ns (93.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.838    16.603    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X93Y2          LUT6 (Prop_lut6_I1_O)        0.327    16.930 r  design_1_i/ScreenBufferMem_0/inst/rMem[191][6]_i_1/O
                         net (fo=1, routed)           0.000    16.930    design_1_i/ScreenBufferMem_0/inst/rMem[191][6]_i_1_n_0
    SLICE_X93Y2          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.623    38.455    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y2          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.147    38.760    
    SLICE_X93Y2          FDRE (Setup_fdre_C_D)        0.029    38.789    design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                         -16.930    
  -------------------------------------------------------------------
                         slack                                 21.858    

Slack (MET) :             22.105ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 1.089ns (6.158%)  route 16.594ns (93.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.596    16.361    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.688 r  design_1_i/ScreenBufferMem_0/inst/rMem[182][6]_i_1/O
                         net (fo=1, routed)           0.000    16.688    design_1_i/ScreenBufferMem_0/inst/rMem[182][6]_i_1_n_0
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.147    38.762    
    SLICE_X95Y0          FDRE (Setup_fdre_C_D)        0.031    38.793    design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                         -16.688    
  -------------------------------------------------------------------
                         slack                                 22.105    

Slack (MET) :             22.185ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.603ns  (logic 1.089ns (6.186%)  route 16.514ns (93.814%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.516    16.281    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.608 r  design_1_i/ScreenBufferMem_0/inst/rMem[186][6]_i_1/O
                         net (fo=1, routed)           0.000    16.608    design_1_i/ScreenBufferMem_0/inst/rMem[186][6]_i_1_n_0
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.147    38.762    
    SLICE_X95Y0          FDRE (Setup_fdre_C_D)        0.031    38.793    design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                         -16.608    
  -------------------------------------------------------------------
                         slack                                 22.185    

Slack (MET) :             22.216ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.617ns  (logic 1.089ns (6.181%)  route 16.528ns (93.819%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.530    16.295    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X96Y5          LUT4 (Prop_lut4_I0_O)        0.327    16.622 r  design_1_i/ScreenBufferMem_0/inst/rMem[150][6]_i_1/O
                         net (fo=1, routed)           0.000    16.622    design_1_i/ScreenBufferMem_0/inst/rMem[150][6]_i_1_n_0
    SLICE_X96Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.624    38.456    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X96Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/C
                         clock pessimism              0.452    38.908    
                         clock uncertainty           -0.147    38.761    
    SLICE_X96Y5          FDRE (Setup_fdre_C_D)        0.077    38.838    design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                         -16.622    
  -------------------------------------------------------------------
                         slack                                 22.216    

Slack (MET) :             22.221ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.615ns  (logic 1.089ns (6.182%)  route 16.526ns (93.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.528    16.293    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X94Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.620 r  design_1_i/ScreenBufferMem_0/inst/rMem[180][6]_i_1/O
                         net (fo=1, routed)           0.000    16.620    design_1_i/ScreenBufferMem_0/inst/rMem[180][6]_i_1_n_0
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.147    38.762    
    SLICE_X94Y0          FDRE (Setup_fdre_C_D)        0.079    38.841    design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                         -16.620    
  -------------------------------------------------------------------
                         slack                                 22.221    

Slack (MET) :             22.305ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.480ns  (logic 1.089ns (6.230%)  route 16.391ns (93.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.393    16.158    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y5          LUT4 (Prop_lut4_I0_O)        0.327    16.485 r  design_1_i/ScreenBufferMem_0/inst/rMem[156][6]_i_1/O
                         net (fo=1, routed)           0.000    16.485    design_1_i/ScreenBufferMem_0/inst/rMem[156][6]_i_1_n_0
    SLICE_X95Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.624    38.456    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/C
                         clock pessimism              0.452    38.908    
                         clock uncertainty           -0.147    38.761    
    SLICE_X95Y5          FDRE (Setup_fdre_C_D)        0.029    38.790    design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                 22.305    

Slack (MET) :             22.339ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.450ns  (logic 1.089ns (6.241%)  route 16.361ns (93.759%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.363    16.128    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y1          LUT4 (Prop_lut4_I0_O)        0.327    16.455 r  design_1_i/ScreenBufferMem_0/inst/rMem[190][6]_i_1/O
                         net (fo=1, routed)           0.000    16.455    design_1_i/ScreenBufferMem_0/inst/rMem[190][6]_i_1_n_0
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.147    38.762    
    SLICE_X95Y1          FDRE (Setup_fdre_C_D)        0.032    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -16.455    
  -------------------------------------------------------------------
                         slack                                 22.339    

Slack (MET) :             22.343ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 1.089ns (6.242%)  route 16.356ns (93.758%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.358    16.123    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y1          LUT4 (Prop_lut4_I0_O)        0.327    16.450 r  design_1_i/ScreenBufferMem_0/inst/rMem[179][6]_i_1/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/ScreenBufferMem_0/inst/rMem[179][6]_i_1_n_0
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.147    38.762    
    SLICE_X95Y1          FDRE (Setup_fdre_C_D)        0.031    38.793    design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 22.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y49         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.301    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]
    SLICE_X86Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.111 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.111    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.058 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_7
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/C
                         clock pessimism              0.509    -0.377    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.134    -0.243    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.420ns (70.470%)  route 0.176ns (29.530%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y49         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.301    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]
    SLICE_X86Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.111 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.111    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.045 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/C
                         clock pessimism              0.509    -0.377    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.134    -0.243    design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.428%)  route 0.112ns (37.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.589    -0.643    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/Q
                         net (fo=2, routed)           0.112    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[14][6]
    SLICE_X73Y0          LUT4 (Prop_lut4_I2_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[14][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[14][6]_i_1_n_0
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.856    -0.884    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
                         clock pessimism              0.241    -0.643    
    SLICE_X73Y0          FDRE (Hold_fdre_C_D)         0.092    -0.551    design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.197%)  route 0.113ns (37.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.615    -0.617    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/Q
                         net (fo=2, routed)           0.113    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[140][8]
    SLICE_X105Y0         LUT4 (Prop_lut4_I2_O)        0.045    -0.317 r  design_1_i/ScreenBufferMem_0/inst/rMem[140][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    design_1_i/ScreenBufferMem_0/inst/rMem[140][8]_i_1_n_0
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.885    -0.855    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X105Y0         FDRE (Hold_fdre_C_D)         0.092    -0.525    design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.186%)  route 0.113ns (37.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.590    -0.642    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/Q
                         net (fo=2, routed)           0.113    -0.387    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[190][0]
    SLICE_X85Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.342 r  design_1_i/ScreenBufferMem_0/inst/rMem[190][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem[190][0]_i_1_n_0
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
                         clock pessimism              0.239    -0.642    
    SLICE_X85Y0          FDRE (Hold_fdre_C_D)         0.092    -0.550    design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.477 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/Q
                         net (fo=2, routed)           0.120    -0.356    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[185][3]
    SLICE_X86Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.311 r  design_1_i/ScreenBufferMem_0/inst/rMem[185][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/ScreenBufferMem_0/inst/rMem[185][3]_i_1_n_0
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
                         clock pessimism              0.240    -0.641    
    SLICE_X86Y0          FDRE (Hold_fdre_C_D)         0.121    -0.520    design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.590    -0.642    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.478 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/Q
                         net (fo=2, routed)           0.120    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[217][3]
    SLICE_X82Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.312 r  design_1_i/ScreenBufferMem_0/inst/rMem[217][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/ScreenBufferMem_0/inst/rMem[217][3]_i_1_n_0
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
                         clock pessimism              0.239    -0.642    
    SLICE_X82Y0          FDRE (Hold_fdre_C_D)         0.121    -0.521    design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/Q
                         net (fo=2, routed)           0.120    -0.361    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[6][11]
    SLICE_X66Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.316 r  design_1_i/ScreenBufferMem_0/inst/rMem[6][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/ScreenBufferMem_0/inst/rMem[6][11]_i_1_n_0
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
                         clock pessimism              0.240    -0.646    
    SLICE_X66Y0          FDRE (Hold_fdre_C_D)         0.121    -0.525    design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/Q
                         net (fo=2, routed)           0.114    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[246][7]
    SLICE_X87Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[246][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[246][7]_i_1_n_0
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
                         clock pessimism              0.241    -0.646    
    SLICE_X87Y13         FDRE (Hold_fdre_C_D)         0.091    -0.555    design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.585    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/Q
                         net (fo=2, routed)           0.114    -0.391    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[290][5]
    SLICE_X89Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  design_1_i/ScreenBufferMem_0/inst/rMem[290][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    design_1_i/ScreenBufferMem_0/inst/rMem[290][5]_i_1_n_0
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.851    -0.889    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
                         clock pessimism              0.242    -0.647    
    SLICE_X89Y33         FDRE (Hold_fdre_C_D)         0.091    -0.556    design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y0      design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y1      design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y1      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y1      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y5      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X71Y2      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X71Y5      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y0     design_1_i/ScreenBufferMem_0/inst/rMem_reg[130][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y1      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y5      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y5      design_1_i/ScreenBufferMem_0/inst/rMem_reg[12][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y4     design_1_i/ScreenBufferMem_0/inst/rMem_reg[130][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y4     design_1_i/ScreenBufferMem_0/inst/rMem_reg[130][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y3     design_1_i/ScreenBufferMem_0/inst/rMem_reg[130][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y13    design_1_i/ScreenBufferMem_0/inst/rMem_reg[205][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[205][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X101Y13    design_1_i/ScreenBufferMem_0/inst/rMem_reg[205][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y10     design_1_i/ScreenBufferMem_0/inst/rMem_reg[206][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y30    design_1_i/ScreenBufferMem_0/inst/rMem_reg[358][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y28    design_1_i/ScreenBufferMem_0/inst/rMem_reg[358][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y29    design_1_i/ScreenBufferMem_0/inst/rMem_reg[358][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y29    design_1_i/ScreenBufferMem_0/inst/rMem_reg[358][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[359][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y30    design_1_i/ScreenBufferMem_0/inst/rMem_reg[359][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[359][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y42     design_1_i/ScreenBufferMem_0/inst/rMem_reg[432][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.651ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 1.089ns (6.010%)  route 17.031ns (93.990%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        15.033    16.798    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X93Y1          LUT4 (Prop_lut4_I0_O)        0.327    17.125 r  design_1_i/ScreenBufferMem_0/inst/rMem[183][6]_i_1/O
                         net (fo=1, routed)           0.000    17.125    design_1_i/ScreenBufferMem_0/inst/rMem[183][6]_i_1_n_0
    SLICE_X93Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.623    38.455    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.160    38.747    
    SLICE_X93Y1          FDRE (Setup_fdre_C_D)        0.029    38.776    design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                         -17.125    
  -------------------------------------------------------------------
                         slack                                 21.651    

Slack (MET) :             21.706ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 1.089ns (6.012%)  route 17.026ns (93.988%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        15.028    16.793    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X94Y0          LUT4 (Prop_lut4_I0_O)        0.327    17.120 r  design_1_i/ScreenBufferMem_0/inst/rMem[176][6]_i_1/O
                         net (fo=1, routed)           0.000    17.120    design_1_i/ScreenBufferMem_0/inst/rMem[176][6]_i_1_n_0
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X94Y0          FDRE (Setup_fdre_C_D)        0.077    38.826    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                         -17.120    
  -------------------------------------------------------------------
                         slack                                 21.706    

Slack (MET) :             21.846ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.926ns  (logic 1.089ns (6.075%)  route 16.837ns (93.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.838    16.603    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X93Y2          LUT6 (Prop_lut6_I1_O)        0.327    16.930 r  design_1_i/ScreenBufferMem_0/inst/rMem[191][6]_i_1/O
                         net (fo=1, routed)           0.000    16.930    design_1_i/ScreenBufferMem_0/inst/rMem[191][6]_i_1_n_0
    SLICE_X93Y2          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.623    38.455    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y2          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.160    38.747    
    SLICE_X93Y2          FDRE (Setup_fdre_C_D)        0.029    38.776    design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                         -16.930    
  -------------------------------------------------------------------
                         slack                                 21.846    

Slack (MET) :             22.092ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 1.089ns (6.158%)  route 16.594ns (93.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.596    16.361    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.688 r  design_1_i/ScreenBufferMem_0/inst/rMem[182][6]_i_1/O
                         net (fo=1, routed)           0.000    16.688    design_1_i/ScreenBufferMem_0/inst/rMem[182][6]_i_1_n_0
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y0          FDRE (Setup_fdre_C_D)        0.031    38.780    design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -16.688    
  -------------------------------------------------------------------
                         slack                                 22.092    

Slack (MET) :             22.172ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.603ns  (logic 1.089ns (6.186%)  route 16.514ns (93.814%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.516    16.281    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.608 r  design_1_i/ScreenBufferMem_0/inst/rMem[186][6]_i_1/O
                         net (fo=1, routed)           0.000    16.608    design_1_i/ScreenBufferMem_0/inst/rMem[186][6]_i_1_n_0
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y0          FDRE (Setup_fdre_C_D)        0.031    38.780    design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -16.608    
  -------------------------------------------------------------------
                         slack                                 22.172    

Slack (MET) :             22.203ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.617ns  (logic 1.089ns (6.181%)  route 16.528ns (93.819%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.530    16.295    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X96Y5          LUT4 (Prop_lut4_I0_O)        0.327    16.622 r  design_1_i/ScreenBufferMem_0/inst/rMem[150][6]_i_1/O
                         net (fo=1, routed)           0.000    16.622    design_1_i/ScreenBufferMem_0/inst/rMem[150][6]_i_1_n_0
    SLICE_X96Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.624    38.456    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X96Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/C
                         clock pessimism              0.452    38.908    
                         clock uncertainty           -0.160    38.748    
    SLICE_X96Y5          FDRE (Setup_fdre_C_D)        0.077    38.825    design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                         -16.622    
  -------------------------------------------------------------------
                         slack                                 22.203    

Slack (MET) :             22.208ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.615ns  (logic 1.089ns (6.182%)  route 16.526ns (93.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.528    16.293    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X94Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.620 r  design_1_i/ScreenBufferMem_0/inst/rMem[180][6]_i_1/O
                         net (fo=1, routed)           0.000    16.620    design_1_i/ScreenBufferMem_0/inst/rMem[180][6]_i_1_n_0
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X94Y0          FDRE (Setup_fdre_C_D)        0.079    38.828    design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                         -16.620    
  -------------------------------------------------------------------
                         slack                                 22.208    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.480ns  (logic 1.089ns (6.230%)  route 16.391ns (93.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.393    16.158    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y5          LUT4 (Prop_lut4_I0_O)        0.327    16.485 r  design_1_i/ScreenBufferMem_0/inst/rMem[156][6]_i_1/O
                         net (fo=1, routed)           0.000    16.485    design_1_i/ScreenBufferMem_0/inst/rMem[156][6]_i_1_n_0
    SLICE_X95Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.624    38.456    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/C
                         clock pessimism              0.452    38.908    
                         clock uncertainty           -0.160    38.748    
    SLICE_X95Y5          FDRE (Setup_fdre_C_D)        0.029    38.777    design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.326ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.450ns  (logic 1.089ns (6.241%)  route 16.361ns (93.759%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.363    16.128    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y1          LUT4 (Prop_lut4_I0_O)        0.327    16.455 r  design_1_i/ScreenBufferMem_0/inst/rMem[190][6]_i_1/O
                         net (fo=1, routed)           0.000    16.455    design_1_i/ScreenBufferMem_0/inst/rMem[190][6]_i_1_n_0
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y1          FDRE (Setup_fdre_C_D)        0.032    38.781    design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                         -16.455    
  -------------------------------------------------------------------
                         slack                                 22.326    

Slack (MET) :             22.330ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 1.089ns (6.242%)  route 16.356ns (93.758%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.358    16.123    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y1          LUT4 (Prop_lut4_I0_O)        0.327    16.450 r  design_1_i/ScreenBufferMem_0/inst/rMem[179][6]_i_1/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/ScreenBufferMem_0/inst/rMem[179][6]_i_1_n_0
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y1          FDRE (Setup_fdre_C_D)        0.031    38.780    design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 22.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y49         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.301    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]
    SLICE_X86Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.111 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.111    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.058 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_7
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/C
                         clock pessimism              0.509    -0.377    
                         clock uncertainty            0.160    -0.217    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.134    -0.083    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.420ns (70.470%)  route 0.176ns (29.530%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y49         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.301    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]
    SLICE_X86Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.111 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.111    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.045 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/C
                         clock pessimism              0.509    -0.377    
                         clock uncertainty            0.160    -0.217    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.134    -0.083    design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.428%)  route 0.112ns (37.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.589    -0.643    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/Q
                         net (fo=2, routed)           0.112    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[14][6]
    SLICE_X73Y0          LUT4 (Prop_lut4_I2_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[14][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[14][6]_i_1_n_0
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.856    -0.884    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
                         clock pessimism              0.241    -0.643    
                         clock uncertainty            0.160    -0.482    
    SLICE_X73Y0          FDRE (Hold_fdre_C_D)         0.092    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.197%)  route 0.113ns (37.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.615    -0.617    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/Q
                         net (fo=2, routed)           0.113    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[140][8]
    SLICE_X105Y0         LUT4 (Prop_lut4_I2_O)        0.045    -0.317 r  design_1_i/ScreenBufferMem_0/inst/rMem[140][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    design_1_i/ScreenBufferMem_0/inst/rMem[140][8]_i_1_n_0
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.885    -0.855    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.160    -0.456    
    SLICE_X105Y0         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.186%)  route 0.113ns (37.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.590    -0.642    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/Q
                         net (fo=2, routed)           0.113    -0.387    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[190][0]
    SLICE_X85Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.342 r  design_1_i/ScreenBufferMem_0/inst/rMem[190][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem[190][0]_i_1_n_0
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
                         clock pessimism              0.239    -0.642    
                         clock uncertainty            0.160    -0.481    
    SLICE_X85Y0          FDRE (Hold_fdre_C_D)         0.092    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.477 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/Q
                         net (fo=2, routed)           0.120    -0.356    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[185][3]
    SLICE_X86Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.311 r  design_1_i/ScreenBufferMem_0/inst/rMem[185][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/ScreenBufferMem_0/inst/rMem[185][3]_i_1_n_0
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
                         clock pessimism              0.240    -0.641    
                         clock uncertainty            0.160    -0.480    
    SLICE_X86Y0          FDRE (Hold_fdre_C_D)         0.121    -0.359    design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.590    -0.642    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.478 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/Q
                         net (fo=2, routed)           0.120    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[217][3]
    SLICE_X82Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.312 r  design_1_i/ScreenBufferMem_0/inst/rMem[217][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/ScreenBufferMem_0/inst/rMem[217][3]_i_1_n_0
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
                         clock pessimism              0.239    -0.642    
                         clock uncertainty            0.160    -0.481    
    SLICE_X82Y0          FDRE (Hold_fdre_C_D)         0.121    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/Q
                         net (fo=2, routed)           0.120    -0.361    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[6][11]
    SLICE_X66Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.316 r  design_1_i/ScreenBufferMem_0/inst/rMem[6][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/ScreenBufferMem_0/inst/rMem[6][11]_i_1_n_0
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
                         clock pessimism              0.240    -0.646    
                         clock uncertainty            0.160    -0.485    
    SLICE_X66Y0          FDRE (Hold_fdre_C_D)         0.121    -0.364    design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/Q
                         net (fo=2, routed)           0.114    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[246][7]
    SLICE_X87Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[246][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[246][7]_i_1_n_0
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
                         clock pessimism              0.241    -0.646    
                         clock uncertainty            0.160    -0.485    
    SLICE_X87Y13         FDRE (Hold_fdre_C_D)         0.091    -0.394    design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.585    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/Q
                         net (fo=2, routed)           0.114    -0.391    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[290][5]
    SLICE_X89Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  design_1_i/ScreenBufferMem_0/inst/rMem[290][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    design_1_i/ScreenBufferMem_0/inst/rMem[290][5]_i_1_n_0
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.851    -0.889    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
                         clock pessimism              0.242    -0.647    
                         clock uncertainty            0.160    -0.486    
    SLICE_X89Y33         FDRE (Hold_fdre_C_D)         0.091    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.651ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 1.089ns (6.010%)  route 17.031ns (93.990%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        15.033    16.798    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X93Y1          LUT4 (Prop_lut4_I0_O)        0.327    17.125 r  design_1_i/ScreenBufferMem_0/inst/rMem[183][6]_i_1/O
                         net (fo=1, routed)           0.000    17.125    design_1_i/ScreenBufferMem_0/inst/rMem[183][6]_i_1_n_0
    SLICE_X93Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.623    38.455    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.160    38.747    
    SLICE_X93Y1          FDRE (Setup_fdre_C_D)        0.029    38.776    design_1_i/ScreenBufferMem_0/inst/rMem_reg[183][6]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                         -17.125    
  -------------------------------------------------------------------
                         slack                                 21.651    

Slack (MET) :             21.706ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 1.089ns (6.012%)  route 17.026ns (93.988%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        15.028    16.793    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X94Y0          LUT4 (Prop_lut4_I0_O)        0.327    17.120 r  design_1_i/ScreenBufferMem_0/inst/rMem[176][6]_i_1/O
                         net (fo=1, routed)           0.000    17.120    design_1_i/ScreenBufferMem_0/inst/rMem[176][6]_i_1_n_0
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X94Y0          FDRE (Setup_fdre_C_D)        0.077    38.826    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][6]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                         -17.120    
  -------------------------------------------------------------------
                         slack                                 21.706    

Slack (MET) :             21.846ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.926ns  (logic 1.089ns (6.075%)  route 16.837ns (93.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.838    16.603    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X93Y2          LUT6 (Prop_lut6_I1_O)        0.327    16.930 r  design_1_i/ScreenBufferMem_0/inst/rMem[191][6]_i_1/O
                         net (fo=1, routed)           0.000    16.930    design_1_i/ScreenBufferMem_0/inst/rMem[191][6]_i_1_n_0
    SLICE_X93Y2          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.623    38.455    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y2          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.160    38.747    
    SLICE_X93Y2          FDRE (Setup_fdre_C_D)        0.029    38.776    design_1_i/ScreenBufferMem_0/inst/rMem_reg[191][6]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                         -16.930    
  -------------------------------------------------------------------
                         slack                                 21.846    

Slack (MET) :             22.092ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 1.089ns (6.158%)  route 16.594ns (93.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.596    16.361    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.688 r  design_1_i/ScreenBufferMem_0/inst/rMem[182][6]_i_1/O
                         net (fo=1, routed)           0.000    16.688    design_1_i/ScreenBufferMem_0/inst/rMem[182][6]_i_1_n_0
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y0          FDRE (Setup_fdre_C_D)        0.031    38.780    design_1_i/ScreenBufferMem_0/inst/rMem_reg[182][6]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -16.688    
  -------------------------------------------------------------------
                         slack                                 22.092    

Slack (MET) :             22.172ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.603ns  (logic 1.089ns (6.186%)  route 16.514ns (93.814%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.516    16.281    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.608 r  design_1_i/ScreenBufferMem_0/inst/rMem[186][6]_i_1/O
                         net (fo=1, routed)           0.000    16.608    design_1_i/ScreenBufferMem_0/inst/rMem[186][6]_i_1_n_0
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y0          FDRE (Setup_fdre_C_D)        0.031    38.780    design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][6]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -16.608    
  -------------------------------------------------------------------
                         slack                                 22.172    

Slack (MET) :             22.203ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.617ns  (logic 1.089ns (6.181%)  route 16.528ns (93.819%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.530    16.295    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X96Y5          LUT4 (Prop_lut4_I0_O)        0.327    16.622 r  design_1_i/ScreenBufferMem_0/inst/rMem[150][6]_i_1/O
                         net (fo=1, routed)           0.000    16.622    design_1_i/ScreenBufferMem_0/inst/rMem[150][6]_i_1_n_0
    SLICE_X96Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.624    38.456    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X96Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]/C
                         clock pessimism              0.452    38.908    
                         clock uncertainty           -0.160    38.748    
    SLICE_X96Y5          FDRE (Setup_fdre_C_D)        0.077    38.825    design_1_i/ScreenBufferMem_0/inst/rMem_reg[150][6]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                         -16.622    
  -------------------------------------------------------------------
                         slack                                 22.203    

Slack (MET) :             22.208ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.615ns  (logic 1.089ns (6.182%)  route 16.526ns (93.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.528    16.293    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X94Y0          LUT4 (Prop_lut4_I0_O)        0.327    16.620 r  design_1_i/ScreenBufferMem_0/inst/rMem[180][6]_i_1/O
                         net (fo=1, routed)           0.000    16.620    design_1_i/ScreenBufferMem_0/inst/rMem[180][6]_i_1_n_0
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X94Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X94Y0          FDRE (Setup_fdre_C_D)        0.079    38.828    design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][6]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                         -16.620    
  -------------------------------------------------------------------
                         slack                                 22.208    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.480ns  (logic 1.089ns (6.230%)  route 16.391ns (93.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.393    16.158    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y5          LUT4 (Prop_lut4_I0_O)        0.327    16.485 r  design_1_i/ScreenBufferMem_0/inst/rMem[156][6]_i_1/O
                         net (fo=1, routed)           0.000    16.485    design_1_i/ScreenBufferMem_0/inst/rMem[156][6]_i_1_n_0
    SLICE_X95Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.624    38.456    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y5          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]/C
                         clock pessimism              0.452    38.908    
                         clock uncertainty           -0.160    38.748    
    SLICE_X95Y5          FDRE (Setup_fdre_C_D)        0.029    38.777    design_1_i/ScreenBufferMem_0/inst/rMem_reg[156][6]
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.326ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.450ns  (logic 1.089ns (6.241%)  route 16.361ns (93.759%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.363    16.128    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y1          LUT4 (Prop_lut4_I0_O)        0.327    16.455 r  design_1_i/ScreenBufferMem_0/inst/rMem[190][6]_i_1/O
                         net (fo=1, routed)           0.000    16.455    design_1_i/ScreenBufferMem_0/inst/rMem[190][6]_i_1_n_0
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y1          FDRE (Setup_fdre_C_D)        0.032    38.781    design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][6]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                         -16.455    
  -------------------------------------------------------------------
                         slack                                 22.326    

Slack (MET) :             22.330ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 1.089ns (6.242%)  route 16.356ns (93.758%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.721    -0.995    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X82Y53         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.477 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=24, routed)          1.532     1.055    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.124     1.179 r  design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1/O
                         net (fo=6, routed)           0.466     1.645    design_1_i/num_capture_4bit_0/inst/oData[10]_INST_0_i_1_n_0
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.120     1.765 r  design_1_i/num_capture_4bit_0/inst/oData[6]_INST_0/O
                         net (fo=600, routed)        14.358    16.123    design_1_i/ScreenBufferMem_0/inst/iDataB[6]
    SLICE_X95Y1          LUT4 (Prop_lut4_I0_O)        0.327    16.450 r  design_1_i/ScreenBufferMem_0/inst/rMem[179][6]_i_1/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/ScreenBufferMem_0/inst/rMem[179][6]_i_1_n_0
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        1.625    38.457    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X95Y1          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]/C
                         clock pessimism              0.452    38.909    
                         clock uncertainty           -0.160    38.749    
    SLICE_X95Y1          FDRE (Setup_fdre_C_D)        0.031    38.780    design_1_i/ScreenBufferMem_0/inst/rMem_reg[179][6]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 22.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y49         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.301    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]
    SLICE_X86Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.111 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.111    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.058 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_7
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/C
                         clock pessimism              0.509    -0.377    
                         clock uncertainty            0.160    -0.217    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.134    -0.083    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.420ns (70.470%)  route 0.176ns (29.530%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y49         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.301    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]
    SLICE_X86Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.256 r  design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/Debounce_Switch_1/inst/r_Count[0]_i_5_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.111 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.111    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.045 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y50         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]/C
                         clock pessimism              0.509    -0.377    
                         clock uncertainty            0.160    -0.217    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.134    -0.083    design_1_i/Debounce_Switch_1/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.428%)  route 0.112ns (37.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.589    -0.643    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/Q
                         net (fo=2, routed)           0.112    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[14][6]
    SLICE_X73Y0          LUT4 (Prop_lut4_I2_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[14][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[14][6]_i_1_n_0
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.856    -0.884    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]/C
                         clock pessimism              0.241    -0.643    
                         clock uncertainty            0.160    -0.482    
    SLICE_X73Y0          FDRE (Hold_fdre_C_D)         0.092    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg[14][6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.197%)  route 0.113ns (37.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.615    -0.617    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/Q
                         net (fo=2, routed)           0.113    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[140][8]
    SLICE_X105Y0         LUT4 (Prop_lut4_I2_O)        0.045    -0.317 r  design_1_i/ScreenBufferMem_0/inst/rMem[140][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    design_1_i/ScreenBufferMem_0/inst/rMem[140][8]_i_1_n_0
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.885    -0.855    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y0         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.160    -0.456    
    SLICE_X105Y0         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/ScreenBufferMem_0/inst/rMem_reg[140][8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.186%)  route 0.113ns (37.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.590    -0.642    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/Q
                         net (fo=2, routed)           0.113    -0.387    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[190][0]
    SLICE_X85Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.342 r  design_1_i/ScreenBufferMem_0/inst/rMem[190][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem[190][0]_i_1_n_0
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]/C
                         clock pessimism              0.239    -0.642    
                         clock uncertainty            0.160    -0.481    
    SLICE_X85Y0          FDRE (Hold_fdre_C_D)         0.092    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg[190][0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.591    -0.641    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.477 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/Q
                         net (fo=2, routed)           0.120    -0.356    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[185][3]
    SLICE_X86Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.311 r  design_1_i/ScreenBufferMem_0/inst/rMem[185][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/ScreenBufferMem_0/inst/rMem[185][3]_i_1_n_0
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]/C
                         clock pessimism              0.240    -0.641    
                         clock uncertainty            0.160    -0.480    
    SLICE_X86Y0          FDRE (Hold_fdre_C_D)         0.121    -0.359    design_1_i/ScreenBufferMem_0/inst/rMem_reg[185][3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.590    -0.642    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.478 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/Q
                         net (fo=2, routed)           0.120    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[217][3]
    SLICE_X82Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.312 r  design_1_i/ScreenBufferMem_0/inst/rMem[217][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/ScreenBufferMem_0/inst/rMem[217][3]_i_1_n_0
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.859    -0.881    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]/C
                         clock pessimism              0.239    -0.642    
                         clock uncertainty            0.160    -0.481    
    SLICE_X82Y0          FDRE (Hold_fdre_C_D)         0.121    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem_reg[217][3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/Q
                         net (fo=2, routed)           0.120    -0.361    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[6][11]
    SLICE_X66Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.316 r  design_1_i/ScreenBufferMem_0/inst/rMem[6][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/ScreenBufferMem_0/inst/rMem[6][11]_i_1_n_0
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.854    -0.886    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X66Y0          FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]/C
                         clock pessimism              0.240    -0.646    
                         clock uncertainty            0.160    -0.485    
    SLICE_X66Y0          FDRE (Hold_fdre_C_D)         0.121    -0.364    design_1_i/ScreenBufferMem_0/inst/rMem_reg[6][11]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/Q
                         net (fo=2, routed)           0.114    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[246][7]
    SLICE_X87Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[246][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[246][7]_i_1_n_0
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y13         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]/C
                         clock pessimism              0.241    -0.646    
                         clock uncertainty            0.160    -0.485    
    SLICE_X87Y13         FDRE (Hold_fdre_C_D)         0.091    -0.394    design_1_i/ScreenBufferMem_0/inst/rMem_reg[246][7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.585    -0.647    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/Q
                         net (fo=2, routed)           0.114    -0.391    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[290][5]
    SLICE_X89Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  design_1_i/ScreenBufferMem_0/inst/rMem[290][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    design_1_i/ScreenBufferMem_0/inst/rMem[290][5]_i_1_n_0
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7319, routed)        0.851    -0.889    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]/C
                         clock pessimism              0.242    -0.647    
                         clock uncertainty            0.160    -0.486    
    SLICE_X89Y33         FDRE (Hold_fdre_C_D)         0.091    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg[290][5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.049    





