

================================================================
== Vitis HLS Report for 'constraint_layer_top'
================================================================
* Date:           Fri Jul 26 22:40:00 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        constraint_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.017 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%encoded_input_0_read = read i16 @_ssdm_op_Read.ap_hs.i16P0A, i16 %encoded_input_0" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 24 'read' 'encoded_input_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %encoded_input_0_read" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 25 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%encoded_input_1_read = read i16 @_ssdm_op_Read.ap_hs.i16P0A, i16 %encoded_input_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 26 'read' 'encoded_input_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [3/3] (1.45ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13 = mul i26 %sext_ln13, i26 %sext_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 27 'mul' 'mul_ln13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %encoded_input_1_read" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 28 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/3] (1.45ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13 = mul i26 %sext_ln13, i26 %sext_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 29 'mul' 'mul_ln13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (5.57ns)   --->   "%mul_ln13_1 = mul i26 %sext_ln13_1, i26 %sext_ln13_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 30 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13 = mul i26 %sext_ln13, i26 %sext_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 31 'mul' 'mul_ln13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln13 = add i26 %mul_ln13_1, i26 %mul_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 32 'add' 'add_ln13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 33 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln13 = add i26 %mul_ln13_1, i26 %mul_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 33 'add' 'add_ln13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i26.i32.i32, i26 %add_ln13, i32 18, i32 25" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %tmp" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 35 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.11ns)   --->   "%add_ln91 = add i9 %zext_ln91, i9 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 36 'add' 'add_ln91' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln91, i32 8" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 37 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.97ns)   --->   "%xor_ln91 = xor i1 %bit_sel, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 38 'xor' 'xor_ln91' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln91, i32 1, i32 7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 39 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 %xor_ln91, i7 %tmp_2, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.12ns)   --->   "%s = add i10 %shl_ln, i10 384" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 41 'add' 's' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node q_1_2_in_in_i)   --->   "%q = select i1 %bit_sel, i2 3, i2 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 42 'select' 'q' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node q_1_2_in_in_i)   --->   "%q_star = select i1 %bit_sel, i2 2, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 43 'select' 'q_star' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 44 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln95 = shl i10 %s, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 45 'shl' 'shl_ln95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%and_ln91_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln91, i9 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 46 'bitconcatenate' 'and_ln91_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln91_2 = add i10 %and_ln91_1, i10 832" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 47 'add' 'add_ln91_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (3.76ns) (root node of TernaryAdder)   --->   "%s_1 = sub i10 %shl_ln95, i10 %add_ln91_2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 48 'sub' 's_1' <Predicate = true> <Delay = 3.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95 = add i10 %shl_ln95, i10 704" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 49 'add' 'add_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (3.76ns) (root node of TernaryAdder)   --->   "%s_2 = add i10 %add_ln95, i10 %and_ln91_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 50 'add' 's_2' <Predicate = true> <Delay = 3.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (0.99ns) (out node of the LUT)   --->   "%q_1_2_in_in_i = select i1 %tmp_1, i2 %q_star, i2 %q" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 51 'select' 'q_1_2_in_in_i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.12ns)   --->   "%s_3 = select i1 %tmp_1, i10 %s_2, i10 %s_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 52 'select' 's_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_3, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 53 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.49>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln95_1 = shl i10 %s_3, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 54 'shl' 'shl_ln95_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %q_1_2_in_in_i, i8 160" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.12ns)   --->   "%s_4 = sub i10 %shl_ln95_1, i10 %or_ln" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 56 'sub' 's_4' <Predicate = (!tmp_3)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%q_star_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %q_1_2_in_in_i, i2 2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:92->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 57 'bitconcatenate' 'q_star_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %q_1_2_in_in_i, i8 96" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 58 'bitconcatenate' 'or_ln1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (2.12ns)   --->   "%s_5 = add i10 %or_ln1, i10 %shl_ln95_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 59 'add' 's_5' <Predicate = (tmp_3)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%q_star_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %q_1_2_in_in_i, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:97->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 60 'bitconcatenate' 'q_star_2' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.99ns)   --->   "%q_star_3 = select i1 %tmp_3, i4 %q_star_2, i4 %q_star_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 61 'select' 'q_star_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.12ns)   --->   "%s_6 = select i1 %tmp_3, i10 %s_5, i10 %s_4" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 62 'select' 's_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %q_star_3, i32 1, i32 3" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 63 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%q_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_5, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 64 'bitconcatenate' 'q_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_6, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 65 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln95_2 = shl i10 %s_6, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 66 'shl' 'shl_ln95_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln91_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_5, i7 80" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 67 'bitconcatenate' 'or_ln91_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.12ns)   --->   "%s_7 = sub i10 %shl_ln95_2, i10 %or_ln91_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 68 'sub' 's_7' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln96_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %q_star_3, i6 48" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 69 'bitconcatenate' 'or_ln96_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.12ns)   --->   "%s_8 = add i10 %or_ln96_1, i10 %shl_ln95_2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 70 'add' 's_8' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.99ns)   --->   "%q_1_4_in_in_i = select i1 %tmp_4, i4 %q_star_3, i4 %q_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 71 'select' 'q_1_4_in_in_i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.12ns)   --->   "%s_9 = select i1 %tmp_4, i10 %s_8, i10 %s_7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 72 'select' 's_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_9, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 73 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.49>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln95_3 = shl i10 %s_9, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 74 'shl' 'shl_ln95_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln91_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %q_1_4_in_in_i, i6 40" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 75 'bitconcatenate' 'or_ln91_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.12ns)   --->   "%s_10 = sub i10 %shl_ln95_3, i10 %or_ln91_2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 76 'sub' 's_10' <Predicate = (!tmp_6)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%q_star_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %q_1_4_in_in_i, i2 2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:92->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 77 'bitconcatenate' 'q_star_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln96_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %q_1_4_in_in_i, i6 24" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 78 'bitconcatenate' 'or_ln96_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.12ns)   --->   "%s_11 = add i10 %or_ln96_2, i10 %shl_ln95_3" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 79 'add' 's_11' <Predicate = (tmp_6)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%q_star_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %q_1_4_in_in_i, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:97->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 80 'bitconcatenate' 'q_star_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.66ns)   --->   "%q_star_6 = select i1 %tmp_6, i6 %q_star_5, i6 %q_star_4" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 81 'select' 'q_star_6' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.12ns)   --->   "%s_12 = select i1 %tmp_6, i10 %s_11, i10 %s_10" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 82 'select' 's_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %q_star_6, i32 1, i32 5" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 83 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%q_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_8, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 84 'bitconcatenate' 'q_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_12, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 85 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln95_4 = shl i10 %s_12, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 86 'shl' 'shl_ln95_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln91_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_8, i5 20" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 87 'bitconcatenate' 'or_ln91_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.12ns)   --->   "%s_13 = sub i10 %shl_ln95_4, i10 %or_ln91_3" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 88 'sub' 's_13' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln96_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %q_star_6, i4 12" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 89 'bitconcatenate' 'or_ln96_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (2.12ns)   --->   "%s_14 = add i10 %or_ln96_3, i10 %shl_ln95_4" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 90 'add' 's_14' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.66ns)   --->   "%q_1_6_in_in_i = select i1 %tmp_7, i6 %q_star_6, i6 %q_2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 91 'select' 'q_1_6_in_in_i' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (1.12ns)   --->   "%s_15 = select i1 %tmp_7, i10 %s_14, i10 %s_13" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 92 'select' 's_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_15, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 93 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.37>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln95_5 = shl i10 %s_15, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 94 'shl' 'shl_ln95_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln91_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %q_1_6_in_in_i, i4 10" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 95 'bitconcatenate' 'or_ln91_4' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (2.12ns)   --->   "%s_16 = sub i10 %shl_ln95_5, i10 %or_ln91_4" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 96 'sub' 's_16' <Predicate = (!tmp_9)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%q_star_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %q_1_6_in_in_i, i2 2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:92->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 97 'bitconcatenate' 'q_star_7' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln96_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %q_1_6_in_in_i, i4 6" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 98 'bitconcatenate' 'or_ln96_4' <Predicate = (tmp_9)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.12ns)   --->   "%s_17 = add i10 %or_ln96_4, i10 %shl_ln95_5" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 99 'add' 's_17' <Predicate = (tmp_9)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%q_star_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %q_1_6_in_in_i, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:97->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 100 'bitconcatenate' 'q_star_8' <Predicate = (tmp_9)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.04ns)   --->   "%q_star_9 = select i1 %tmp_9, i8 %q_star_8, i8 %q_star_7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 101 'select' 'q_star_9' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.12ns)   --->   "%s_18 = select i1 %tmp_9, i10 %s_17, i10 %s_16" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 102 'select' 's_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %q_star_9, i32 1, i32 7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 103 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %q_star_9, i32 1, i32 6" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 104 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln80_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_10, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 105 'bitconcatenate' 'or_ln80_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_18, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 106 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln91 = shl i10 %s_18, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 107 'shl' 'shl_ln91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln91_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_s, i3 5" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 108 'bitconcatenate' 'or_ln91_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (2.12ns)   --->   "%s_19 = sub i10 %shl_ln91, i10 %or_ln91_5" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 109 'sub' 's_19' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln96_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %q_star_9, i2 3" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 110 'bitconcatenate' 'or_ln96_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (2.12ns)   --->   "%s_20 = add i10 %or_ln96_5, i10 %shl_ln91" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 111 'add' 's_20' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i8 %q_star_9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:97->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 112 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.99ns)   --->   "%empty = select i1 %tmp_11, i7 %trunc_ln97, i7 %or_ln80_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 113 'select' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.67>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln102)   --->   "%s_21 = select i1 %tmp_11, i10 %s_20, i10 %s_19" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 114 'select' 's_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%q_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %empty, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 115 'bitconcatenate' 'q_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (2.12ns) (out node of the LUT)   --->   "%icmp_ln102 = icmp_sgt  i10 %s_21, i10 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 116 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (2.11ns)   --->   "%add_ln103 = add i8 %q_3, i8 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:103->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 117 'add' 'add_ln103' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln103, i32 1, i32 7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:105->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 118 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.99ns)   --->   "%select_ln102 = select i1 %icmp_ln102, i7 %tmp_12, i7 %empty" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 119 'select' 'select_ln102' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %select_ln102" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 120 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [13/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 121 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.56>
ST_10 : Operation 122 [12/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 122 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.56>
ST_11 : Operation 123 [11/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 123 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.56>
ST_12 : Operation 124 [10/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 124 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.56>
ST_13 : Operation 125 [9/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 125 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.56>
ST_14 : Operation 126 [8/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 126 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.56>
ST_15 : Operation 127 [7/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 127 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.56>
ST_16 : Operation 128 [6/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 128 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.56>
ST_17 : Operation 129 [5/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 129 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.56>
ST_18 : Operation 130 [4/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 130 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.56>
ST_19 : Operation 131 [3/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 131 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.56>
ST_20 : Operation 132 [2/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 132 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.56>
ST_21 : Operation 133 [1/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 133 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i8 %udiv_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 134 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln17, i6 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 135 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i14 %shl_ln2" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 136 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (5.57ns)   --->   "%mul_ln17 = mul i26 %zext_ln17, i26 %sext_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 137 'mul' 'mul_ln17' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln17, i32 10, i32 25" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 138 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (5.57ns)   --->   "%mul_ln19 = mul i26 %zext_ln17, i26 %sext_ln13_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19]   --->   Operation 139 'mul' 'mul_ln19' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln19, i32 10, i32 25" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19]   --->   Operation 140 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [2/2] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_0, i16 %trunc_ln" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 141 'write' 'write_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [2/2] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_1, i16 %trunc_ln1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19]   --->   Operation 142 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9]   --->   Operation 143 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4]   --->   Operation 144 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_input_0"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_input_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_input_1"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_input_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_output_0"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_output_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_output_1"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_output_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/2] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_0, i16 %trunc_ln" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 153 'write' 'write_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/2] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_1, i16 %trunc_ln1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19]   --->   Operation 154 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:20]   --->   Operation 155 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.450ns
The critical path consists of the following:
	wire read operation ('encoded_input_0_read', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13) on port 'encoded_input_0' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13) [15]  (0.000 ns)
	'mul' operation 26 bit of DSP[21] ('mul_ln13', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13) [19]  (1.450 ns)

 <State 2>: 5.570ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln13_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13) [20]  (5.570 ns)

 <State 3>: 2.100ns
The critical path consists of the following:
	'mul' operation 26 bit of DSP[21] ('mul_ln13', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13) [19]  (0.000 ns)
	'add' operation 26 bit of DSP[21] ('add_ln13', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13) [21]  (2.100 ns)

 <State 4>: 5.193ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[21] ('add_ln13', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13) [21]  (2.100 ns)
	'add' operation 9 bit ('add_ln91', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [24]  (2.115 ns)
	'xor' operation 1 bit ('xor_ln91', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [26]  (0.978 ns)

 <State 5>: 7.017ns
The critical path consists of the following:
	'add' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [29]  (2.123 ns)
	'shl' operation 10 bit ('shl_ln95', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [33]  (0.000 ns)
	'sub' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [36]  (3.768 ns)
	'select' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [40]  (1.127 ns)

 <State 6>: 6.499ns
The critical path consists of the following:
	'shl' operation 10 bit ('shl_ln95_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [42]  (0.000 ns)
	'sub' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [44]  (2.123 ns)
	'select' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [50]  (1.127 ns)
	'shl' operation 10 bit ('shl_ln95_2', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [54]  (0.000 ns)
	'add' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [58]  (2.123 ns)
	'select' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [60]  (1.127 ns)

 <State 7>: 6.499ns
The critical path consists of the following:
	'shl' operation 10 bit ('shl_ln95_3', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [62]  (0.000 ns)
	'sub' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [64]  (2.123 ns)
	'select' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [70]  (1.127 ns)
	'shl' operation 10 bit ('shl_ln95_4', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [74]  (0.000 ns)
	'sub' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [76]  (2.123 ns)
	'select' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [80]  (1.127 ns)

 <State 8>: 5.372ns
The critical path consists of the following:
	'shl' operation 10 bit ('shl_ln95_5', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [82]  (0.000 ns)
	'sub' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [84]  (2.123 ns)
	'select' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [90]  (1.127 ns)
	'shl' operation 10 bit ('shl_ln91', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [95]  (0.000 ns)
	'sub' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [97]  (2.123 ns)

 <State 9>: 6.678ns
The critical path consists of the following:
	'select' operation 10 bit ('s', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [100]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln102', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [104]  (2.123 ns)
	'select' operation 7 bit ('select_ln102', ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [107]  (0.990 ns)
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 10>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 11>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 12>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 13>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 14>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 15>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 16>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 17>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 18>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 19>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 20>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 21>: 3.565ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln15', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) [109]  (3.565 ns)

 <State 22>: 5.570ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln17', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17) [113]  (5.570 ns)

 <State 23>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
