/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Sep  1 14:32:39 2016
 *                 Full Compile MD5 Checksum  6fb3c439bf5a497d10d0a09493b41526
 *                     (minus title and desc)
 *                 MD5 Checksum               c7e6f0a8e19df692ab31ede29db92393
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1105
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_CMP_0_H__
#define BCHP_CMP_0_H__

/***************************************************************************
 *CMP_0 - Video Compositor 0 Registers
 ***************************************************************************/
#define BCHP_CMP_0_REVISION                      0x0002b000 /* [RO][32] Compositor Revision ID */
#define BCHP_CMP_0_HW_CONFIGURATION              0x0002b004 /* [RO][32] Compositor HW Configuration */
#define BCHP_CMP_0_CANVAS_CTRL                   0x0002b008 /* [XRW][32] Canvas control */
#define BCHP_CMP_0_CANVAS_SIZE                   0x0002b00c /* [RW][32] Canvas Vertical and Horizontal Size */
#define BCHP_CMP_0_BG_COLOR                      0x0002b010 /* [RW][32] Background color register */
#define BCHP_CMP_0_BLEND_0_CTRL                  0x0002b014 /* [RW][32] Blending Control for First stage Blender */
#define BCHP_CMP_0_BLEND_1_CTRL                  0x0002b018 /* [RW][32] Blending Control for Second stage Blender */
#define BCHP_CMP_0_BLEND_2_CTRL                  0x0002b01c /* [RW][32] Blending Control for Third stage Blender */
#define BCHP_CMP_0_CMP_CTRL                      0x0002b028 /* [RW][32] Compositor Control */
#define BCHP_CMP_0_COLOR_CLIP_CTRL               0x0002b02c /* [RW][32] Color Clip Block Control */
#define BCHP_CMP_0_CB_LUMA_SLOPE                 0x0002b030 /* [RW][32] Color Clip Legal Space Cb_Luma Slope */
#define BCHP_CMP_0_CR_LUMA_SLOPE                 0x0002b034 /* [RW][32] Color Clip Legal Space Cr_Luma Slope */
#define BCHP_CMP_0_CB_CR_SLOPE_JOINT             0x0002b038 /* [RW][32] Color Clip Legal Space Cr_Luma Slope */
#define BCHP_CMP_0_COLOR_CLIP_COUNT              0x0002b03c /* [RO][32] Color Clip Count */
#define BCHP_CMP_0_CMP_OUT_CTRL                  0x0002b040 /* [RW][32] Compositor Output Control */
#define BCHP_CMP_0_CRC_CTRL                      0x0002b044 /* [RW][32] BVN CRC Control Register */
#define BCHP_CMP_0_CRC_Y_STATUS                  0x0002b048 /* [RO][32] BVN CRC Luma Status Register */
#define BCHP_CMP_0_CRC_CB_STATUS                 0x0002b04c /* [RO][32] BVN CRC Chroma(Cb) Status Register */
#define BCHP_CMP_0_CRC_CR_STATUS                 0x0002b050 /* [RO][32] BVN CRC Chroma(Cr) Status Register */
#define BCHP_CMP_0_READBACK_POSITION             0x0002b054 /* [RW][32] Compositor Position For CMP Output Readback */
#define BCHP_CMP_0_READBACK_VALUE                0x0002b058 /* [RO][64] Compositor Readback Y Value at Specified Position */
#define BCHP_CMP_0_CSC_DEMO_SETTING              0x0002b060 /* [RW][32] Compositor Color Space Converter Demo Setting */
#define BCHP_CMP_0_SCRATCH_REGISTER              0x0002b064 /* [RW][32] Compositor Scratch Register */
#define BCHP_CMP_0_TEST_REGISTER                 0x0002b06c /* [RW][32] Compositor Test Register */
#define BCHP_CMP_0_TEST_REGISTER1                0x0002b070 /* [RO][32] Compositor Test Register1 */
#define BCHP_CMP_0_CMP_STATUS_CLEAR              0x0002b080 /* [WO][32] CMP Status Clear */
#define BCHP_CMP_0_CMP_STATUS                    0x0002b084 /* [RO][32] CMP Status */
#define BCHP_CMP_0_G0_SURFACE_SIZE               0x0002b180 /* [RW][32] Graphics Surface 0 Vertical and Horizontal Size */
#define BCHP_CMP_0_G0_SURFACE_OFFSET             0x0002b184 /* [RW][32] Graphics Surface 0 Vertical and Horizontal Offset */
#define BCHP_CMP_0_G0_DISPLAY_SIZE               0x0002b188 /* [RW][32] Graphics Surface 0 Display Vertical and Horizontal Size1 */
#define BCHP_CMP_0_G0_CANVAS_OFFSET              0x0002b18c /* [RW][32] Graphics Surface 0 Canvas Vertical and Horizontal Offset */
#define BCHP_CMP_0_G0_CANVAS_X_OFFSET_R          0x0002b190 /* [RW][32] Graphics Surface 0 Canvas Horizontal Offset For Right or Under Window in 3D mode */
#define BCHP_CMP_0_G0_SURFACE_CTRL               0x0002b194 /* [RW][32] Graphics Surface 0 Control */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR        0x0002b198 /* [WO][32] Graphics Surface 0 BVB Input Status Clear */
#define BCHP_CMP_0_G0_BVB_IN_STATUS              0x0002b19c /* [RO][32] Graphics Surface 0 BVB Input Status */
#define BCHP_CMP_0_V0_SURFACE_SIZE               0x0002b200 /* [RW][32] Video Surface 0 Vertical and Horizontal Size */
#define BCHP_CMP_0_V0_SURFACE_OFFSET             0x0002b204 /* [RW][32] Video Surface 0 Vertical and Horizontal Offset */
#define BCHP_CMP_0_V0_DISPLAY_SIZE               0x0002b208 /* [RW][32] Video Surface 0 Display Vertical and Horizontal Size */
#define BCHP_CMP_0_V0_CANVAS_OFFSET              0x0002b20c /* [RW][32] Video Surface 0 Canvas Vertical and Horizontal Offset */
#define BCHP_CMP_0_V0_CANVAS_X_OFFSET_R          0x0002b210 /* [RW][32] Video Surface 0 Canvas Horizontal Offset For Right or Under Window in 3D mode */
#define BCHP_CMP_0_V0_SURFACE_CTRL               0x0002b214 /* [RW][32] Video Surface 0 Control */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR        0x0002b218 /* [WO][32] Video Surface 0 BVB Input Status Clear */
#define BCHP_CMP_0_V0_BVB_IN_STATUS              0x0002b21c /* [RO][32] Video Surface 0 BVB Input Status */
#define BCHP_CMP_0_V0_CONST_COLOR                0x0002b220 /* [RW][32] Video Surface 0 Constant Color Register */
#define BCHP_CMP_0_V0_CB_KEYING                  0x0002b224 /* [RW][32] Video Surface 0 Chroma (Blue) Key */
#define BCHP_CMP_0_V0_CR_KEYING                  0x0002b228 /* [RW][32] Video Surface 0 Chroma (Red) Key */
#define BCHP_CMP_0_V0_LUMA_KEYING                0x0002b22c /* [RW][32] Video Surface 0 Luma Key */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0           0x0002b230 /* [RW][32] Video Surface 0 rectangle CSC index 0 */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1           0x0002b234 /* [RW][32] Video Surface 0 rectangle CSC index 1 */
#define BCHP_CMP_0_V0_RECT_COLOR                 0x0002b238 /* [RW][32] Video Surface 0 Rectangle Function Color Register */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL              0x0002b23c /* [RW][32] Video Surface 0 Top Level Rectangle Control for Mosaic or See Through. */
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK           0x0002b240 /* [RW][32] Video Surface 0 Rectangle Function Enable Mask */
#define BCHP_CMP_0_V0_NL_CSC_CTRL                0x0002b2d0 /* [RW][32] Video Surface 0 Nonconstant Luminance CSC Control (NOT available, replaced by HDR) */
#define BCHP_CMP_0_V0_REV_CCA_CTRL               0x0002b2d4 /* [RW][32] Video Surface 0 Reverse CCA Control (NOT available, replaced by HDR) */
#define BCHP_CMP_0_V0_R0_MC_COEFF_LSHF           0x0002b500 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient left shift */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00            0x0002b504 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c00 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01            0x0002b508 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c01 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02            0x0002b50c /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c02 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03            0x0002b510 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c03 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10            0x0002b514 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c10 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11            0x0002b518 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c11 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12            0x0002b51c /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c12 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13            0x0002b520 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c13 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20            0x0002b524 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c20 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21            0x0002b528 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c21 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22            0x0002b52c /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c22 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23            0x0002b530 /* [RW][32] Video Surface 0 Color Matrix C R0 coefficient c23 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_LSHF           0x0002b534 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient left shift */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00            0x0002b538 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c00 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01            0x0002b53c /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c01 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02            0x0002b540 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c02 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03            0x0002b544 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c03 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10            0x0002b548 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c10 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11            0x0002b54c /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c11 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12            0x0002b550 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c12 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13            0x0002b554 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c13 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20            0x0002b558 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c20 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21            0x0002b55c /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c21 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22            0x0002b560 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c22 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23            0x0002b564 /* [RW][32] Video Surface 0 Color Matrix C R1 coefficient c23 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_LSHF           0x0002b568 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient left shift */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00            0x0002b56c /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c00 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01            0x0002b570 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c01 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02            0x0002b574 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c02 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03            0x0002b578 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c03 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10            0x0002b57c /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c10 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11            0x0002b580 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c11 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12            0x0002b584 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c12 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13            0x0002b588 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c13 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20            0x0002b58c /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c20 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21            0x0002b590 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c21 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22            0x0002b594 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c22 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23            0x0002b598 /* [RW][32] Video Surface 0 Color Matrix C R2 coefficient c23 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_LSHF           0x0002b59c /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient left shift */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00            0x0002b5a0 /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c00 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01            0x0002b5a4 /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c01 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02            0x0002b5a8 /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c02 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03            0x0002b5ac /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c03 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10            0x0002b5b0 /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c10 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11            0x0002b5b4 /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c11 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12            0x0002b5b8 /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c12 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13            0x0002b5bc /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c13 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20            0x0002b5c0 /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c20 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21            0x0002b5c4 /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c21 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22            0x0002b5c8 /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c22 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23            0x0002b5cc /* [RW][32] Video Surface 0 Color Matrix C R3 coefficient c23 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_LSHF           0x0002b5d0 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient left shift */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00            0x0002b5d4 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c00 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01            0x0002b5d8 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c01 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02            0x0002b5dc /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c02 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03            0x0002b5e0 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c03 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10            0x0002b5e4 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c10 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11            0x0002b5e8 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c11 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12            0x0002b5ec /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c12 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13            0x0002b5f0 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c13 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20            0x0002b5f4 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c20 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21            0x0002b5f8 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c21 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22            0x0002b5fc /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c22 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23            0x0002b600 /* [RW][32] Video Surface 0 Color Matrix C R4 coefficient c23 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_LSHF           0x0002b604 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient left shift */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C00            0x0002b608 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c00 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C01            0x0002b60c /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c01 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C02            0x0002b610 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c02 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C03            0x0002b614 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c03 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C10            0x0002b618 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c10 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C11            0x0002b61c /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c11 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C12            0x0002b620 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c12 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C13            0x0002b624 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c13 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C20            0x0002b628 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c20 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C21            0x0002b62c /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c21 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C22            0x0002b630 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c22 */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C23            0x0002b634 /* [RW][32] Video Surface 0 Color Matrix C R5 coefficient c23 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_LSHF           0x0002b638 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient left shift */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C00            0x0002b63c /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c00 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C01            0x0002b640 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c01 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C02            0x0002b644 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c02 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C03            0x0002b648 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c03 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C10            0x0002b64c /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c10 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C11            0x0002b650 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c11 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C12            0x0002b654 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c12 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C13            0x0002b658 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c13 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C20            0x0002b65c /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c20 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C21            0x0002b660 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c21 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C22            0x0002b664 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c22 */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C23            0x0002b668 /* [RW][32] Video Surface 0 Color Matrix C R6 coefficient c23 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_LSHF           0x0002b66c /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient left shift */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C00            0x0002b670 /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c00 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C01            0x0002b674 /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c01 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C02            0x0002b678 /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c02 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C03            0x0002b67c /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c03 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C10            0x0002b680 /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c10 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C11            0x0002b684 /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c11 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C12            0x0002b688 /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c12 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C13            0x0002b68c /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c13 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C20            0x0002b690 /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c20 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C21            0x0002b694 /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c21 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C22            0x0002b698 /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c22 */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C23            0x0002b69c /* [RW][32] Video Surface 0 Color Matrix C R7 coefficient c23 */
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL            0x0002b6a0 /* [RW][32] Video Surface 0 Color Matrix C Dither CTRL */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT       0x0002b6a4 /* [RW][32] Video Surface 0 Color Matrix C Dither LFSR Init value and control */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL       0x0002b6a8 /* [RW][32] Video Surface 0 Color Matrix C Dither LFSR control */
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL         0x0002b6ac /* [RW][32] Video Surface 0 In Dither CTRL (10 to 8 bits conversion) */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT        0x0002b6b0 /* [RW][32] Video Surface 0 Input Dither LFSR Init value and control (10 to 8 bits conversion) */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL        0x0002b6b4 /* [RW][32] Video Surface 0 Input Dither LFSR control (10 to 8 bits conversion) */
#define BCHP_CMP_0_V1_SURFACE_SIZE               0x0002b700 /* [RW][32] Video Surface 1 Vertical and Horizontal Size */
#define BCHP_CMP_0_V1_SURFACE_OFFSET             0x0002b704 /* [RW][32] Video Surface 1 Vertical and Horizontal Offset */
#define BCHP_CMP_0_V1_DISPLAY_SIZE               0x0002b708 /* [RW][32] Video Surface 1 Display Vertical and Horizontal Size */
#define BCHP_CMP_0_V1_CANVAS_OFFSET              0x0002b70c /* [RW][32] Video Surface 1 Canvas Vertical and Horizontal Offset */
#define BCHP_CMP_0_V1_CANVAS_X_OFFSET_R          0x0002b710 /* [RW][32] Video Surface 1 Canvas Horizontal Offset For Right or Under Window in 3D mode */
#define BCHP_CMP_0_V1_SURFACE_CTRL               0x0002b714 /* [RW][32] Video Surface 1 Control */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR        0x0002b718 /* [WO][32] Video Surface 1 BVB Input Status Clear */
#define BCHP_CMP_0_V1_BVB_IN_STATUS              0x0002b71c /* [RO][32] Video Surface 1 BVB Input Status */
#define BCHP_CMP_0_V1_CONST_COLOR                0x0002b720 /* [RW][32] Video Surface 1 Constant Color Register */
#define BCHP_CMP_0_V1_CB_KEYING                  0x0002b724 /* [RW][32] Video Surface 1 Chroma (Blue) Key */
#define BCHP_CMP_0_V1_CR_KEYING                  0x0002b728 /* [RW][32] Video Surface 1 Chroma (Red) Key */
#define BCHP_CMP_0_V1_LUMA_KEYING                0x0002b72c /* [RW][32] Video Surface 1 Luma Key */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0           0x0002b730 /* [RW][32] Video Surface 1 rectangle CSC index 0 */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1           0x0002b734 /* [RW][32] Video Surface 1 rectangle CSC index 1 */
#define BCHP_CMP_0_V1_RECT_COLOR                 0x0002b738 /* [RW][32] Video Surface 1 Rectangle Function Color Register */
#define BCHP_CMP_0_V1_RECT_TOP_CTRL              0x0002b73c /* [RW][32] Video Surface 1 Top Level Rectangle Control for Mosaic or See Through. */
#define BCHP_CMP_0_V1_RECT_ENABLE_MASK           0x0002b740 /* [RW][32] Video Surface 1 Rectangle Function Enable Mask */
#define BCHP_CMP_0_V1_NL_CSC_CTRL                0x0002b7d0 /* [RW][32] Video Surface 1 Nonconstant Luminance CSC Control (NOT available, replaced by HDR) */
#define BCHP_CMP_0_V1_REV_CCA_CTRL               0x0002b7d4 /* [RW][32] Video Surface 1 Reverse CCA Control (NOT available, replaced by HDR) */
#define BCHP_CMP_0_V1_R0_MC_COEFF_LSHF           0x0002ba00 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient left shift */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C00            0x0002ba04 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c00 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C01            0x0002ba08 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c01 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C02            0x0002ba0c /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c02 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C03            0x0002ba10 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c03 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C10            0x0002ba14 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c10 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C11            0x0002ba18 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c11 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C12            0x0002ba1c /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c12 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C13            0x0002ba20 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c13 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C20            0x0002ba24 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c20 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C21            0x0002ba28 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c21 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C22            0x0002ba2c /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c22 */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C23            0x0002ba30 /* [RW][32] Video Surface 1 Color Matrix C R0 coefficient c23 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_LSHF           0x0002ba34 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient left shift */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C00            0x0002ba38 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c00 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C01            0x0002ba3c /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c01 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C02            0x0002ba40 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c02 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C03            0x0002ba44 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c03 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C10            0x0002ba48 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c10 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C11            0x0002ba4c /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c11 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C12            0x0002ba50 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c12 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C13            0x0002ba54 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c13 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C20            0x0002ba58 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c20 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C21            0x0002ba5c /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c21 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C22            0x0002ba60 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c22 */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C23            0x0002ba64 /* [RW][32] Video Surface 1 Color Matrix C R1 coefficient c23 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_LSHF           0x0002ba68 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient left shift */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C00            0x0002ba6c /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c00 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C01            0x0002ba70 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c01 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C02            0x0002ba74 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c02 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C03            0x0002ba78 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c03 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C10            0x0002ba7c /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c10 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C11            0x0002ba80 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c11 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C12            0x0002ba84 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c12 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C13            0x0002ba88 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c13 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C20            0x0002ba8c /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c20 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C21            0x0002ba90 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c21 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C22            0x0002ba94 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c22 */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C23            0x0002ba98 /* [RW][32] Video Surface 1 Color Matrix C R2 coefficient c23 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_LSHF           0x0002ba9c /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient left shift */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C00            0x0002baa0 /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c00 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C01            0x0002baa4 /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c01 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C02            0x0002baa8 /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c02 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C03            0x0002baac /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c03 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C10            0x0002bab0 /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c10 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C11            0x0002bab4 /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c11 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C12            0x0002bab8 /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c12 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C13            0x0002babc /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c13 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C20            0x0002bac0 /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c20 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C21            0x0002bac4 /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c21 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C22            0x0002bac8 /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c22 */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C23            0x0002bacc /* [RW][32] Video Surface 1 Color Matrix C R3 coefficient c23 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_LSHF           0x0002bad0 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient left shift */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C00            0x0002bad4 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c00 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C01            0x0002bad8 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c01 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C02            0x0002badc /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c02 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C03            0x0002bae0 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c03 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C10            0x0002bae4 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c10 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C11            0x0002bae8 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c11 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C12            0x0002baec /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c12 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C13            0x0002baf0 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c13 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C20            0x0002baf4 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c20 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C21            0x0002baf8 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c21 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C22            0x0002bafc /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c22 */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C23            0x0002bb00 /* [RW][32] Video Surface 1 Color Matrix C R4 coefficient c23 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_LSHF           0x0002bb04 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient left shift */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C00            0x0002bb08 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c00 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C01            0x0002bb0c /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c01 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C02            0x0002bb10 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c02 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C03            0x0002bb14 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c03 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C10            0x0002bb18 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c10 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C11            0x0002bb1c /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c11 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C12            0x0002bb20 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c12 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C13            0x0002bb24 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c13 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C20            0x0002bb28 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c20 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C21            0x0002bb2c /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c21 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C22            0x0002bb30 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c22 */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C23            0x0002bb34 /* [RW][32] Video Surface 1 Color Matrix C R5 coefficient c23 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_LSHF           0x0002bb38 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient left shift */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C00            0x0002bb3c /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c00 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C01            0x0002bb40 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c01 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C02            0x0002bb44 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c02 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C03            0x0002bb48 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c03 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C10            0x0002bb4c /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c10 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C11            0x0002bb50 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c11 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C12            0x0002bb54 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c12 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C13            0x0002bb58 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c13 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C20            0x0002bb5c /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c20 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C21            0x0002bb60 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c21 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C22            0x0002bb64 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c22 */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C23            0x0002bb68 /* [RW][32] Video Surface 1 Color Matrix C R6 coefficient c23 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_LSHF           0x0002bb6c /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient left shift */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C00            0x0002bb70 /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c00 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C01            0x0002bb74 /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c01 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C02            0x0002bb78 /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c02 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C03            0x0002bb7c /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c03 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C10            0x0002bb80 /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c10 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C11            0x0002bb84 /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c11 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C12            0x0002bb88 /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c12 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C13            0x0002bb8c /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c13 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C20            0x0002bb90 /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c20 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C21            0x0002bb94 /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c21 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C22            0x0002bb98 /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c22 */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C23            0x0002bb9c /* [RW][32] Video Surface 1 Color Matrix C R7 coefficient c23 */
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL            0x0002bba0 /* [RW][32] Video Surface 1 Color Matrix C Dither CTRL */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT       0x0002bba4 /* [RW][32] Video Surface 1 Color Matrix C Dither LFSR Init value and control */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL       0x0002bba8 /* [RW][32] Video Surface 1 Color Matrix C Dither LFSR control */
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL         0x0002bbac /* [RW][32] Video Surface 1 In Dither CTRL (10 to 8 bits conversion) */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT        0x0002bbb0 /* [RW][32] Video Surface 1 Input Dither LFSR Init value and control (10 to 8 bits conversion) */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL        0x0002bbb4 /* [RW][32] Video Surface 1 Input Dither LFSR control (10 to 8 bits conversion) */

/***************************************************************************
 *REVISION - Compositor Revision ID
 ***************************************************************************/
/* CMP_0 :: REVISION :: reserved0 [31:20] */
#define BCHP_CMP_0_REVISION_reserved0_MASK                         0xfff00000
#define BCHP_CMP_0_REVISION_reserved0_SHIFT                        20

/* CMP_0 :: REVISION :: MAJOR [19:08] */
#define BCHP_CMP_0_REVISION_MAJOR_MASK                             0x000fff00
#define BCHP_CMP_0_REVISION_MAJOR_SHIFT                            8
#define BCHP_CMP_0_REVISION_MAJOR_DEFAULT                          0x00000140

/* CMP_0 :: REVISION :: MINOR [07:00] */
#define BCHP_CMP_0_REVISION_MINOR_MASK                             0x000000ff
#define BCHP_CMP_0_REVISION_MINOR_SHIFT                            0
#define BCHP_CMP_0_REVISION_MINOR_DEFAULT                          0x0000000e

/***************************************************************************
 *HW_CONFIGURATION - Compositor HW Configuration
 ***************************************************************************/
/* CMP_0 :: HW_CONFIGURATION :: reserved0 [31:26] */
#define BCHP_CMP_0_HW_CONFIGURATION_reserved0_MASK                 0xfc000000
#define BCHP_CMP_0_HW_CONFIGURATION_reserved0_SHIFT                26

/* CMP_0 :: HW_CONFIGURATION :: VIN_DITHER_Present [25:25] */
#define BCHP_CMP_0_HW_CONFIGURATION_VIN_DITHER_Present_MASK        0x02000000
#define BCHP_CMP_0_HW_CONFIGURATION_VIN_DITHER_Present_SHIFT       25
#define BCHP_CMP_0_HW_CONFIGURATION_VIN_DITHER_Present_DEFAULT     0x00000000
#define BCHP_CMP_0_HW_CONFIGURATION_VIN_DITHER_Present_VIDEO_IN_DITHER_NOT_PRESENT 0
#define BCHP_CMP_0_HW_CONFIGURATION_VIN_DITHER_Present_VIDEO_IN_DITHER_PRESENT 1

/* CMP_0 :: HW_CONFIGURATION :: V1_TN2TH_Present [24:24] */
#define BCHP_CMP_0_HW_CONFIGURATION_V1_TN2TH_Present_MASK          0x01000000
#define BCHP_CMP_0_HW_CONFIGURATION_V1_TN2TH_Present_SHIFT         24
#define BCHP_CMP_0_HW_CONFIGURATION_V1_TN2TH_Present_DEFAULT       0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_V1_TN2TH_Present_NO_TN2TH      0
#define BCHP_CMP_0_HW_CONFIGURATION_V1_TN2TH_Present_TN2TH_PRESENT 1

/* CMP_0 :: HW_CONFIGURATION :: LAB_Present [23:23] */
#define BCHP_CMP_0_HW_CONFIGURATION_LAB_Present_MASK               0x00800000
#define BCHP_CMP_0_HW_CONFIGURATION_LAB_Present_SHIFT              23
#define BCHP_CMP_0_HW_CONFIGURATION_LAB_Present_DEFAULT            0x00000000
#define BCHP_CMP_0_HW_CONFIGURATION_LAB_Present_NO_LAB             0
#define BCHP_CMP_0_HW_CONFIGURATION_LAB_Present_LAB_PRESENT        1

/* CMP_0 :: HW_CONFIGURATION :: CMP_OUT_BPC [22:21] */
#define BCHP_CMP_0_HW_CONFIGURATION_CMP_OUT_BPC_MASK               0x00600000
#define BCHP_CMP_0_HW_CONFIGURATION_CMP_OUT_BPC_SHIFT              21
#define BCHP_CMP_0_HW_CONFIGURATION_CMP_OUT_BPC_DEFAULT            0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_CMP_OUT_BPC_BPC_10             0
#define BCHP_CMP_0_HW_CONFIGURATION_CMP_OUT_BPC_BPC_12_PLUS_1      1

/* CMP_0 :: HW_CONFIGURATION :: HDR_Present [20:20] */
#define BCHP_CMP_0_HW_CONFIGURATION_HDR_Present_MASK               0x00100000
#define BCHP_CMP_0_HW_CONFIGURATION_HDR_Present_SHIFT              20
#define BCHP_CMP_0_HW_CONFIGURATION_HDR_Present_DEFAULT            0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_HDR_Present_NO_HDR             0
#define BCHP_CMP_0_HW_CONFIGURATION_HDR_Present_HDR_PRESENT        1

/* CMP_0 :: HW_CONFIGURATION :: V1_Ma_CSC_Present [19:19] */
#define BCHP_CMP_0_HW_CONFIGURATION_V1_Ma_CSC_Present_MASK         0x00080000
#define BCHP_CMP_0_HW_CONFIGURATION_V1_Ma_CSC_Present_SHIFT        19
#define BCHP_CMP_0_HW_CONFIGURATION_V1_Ma_CSC_Present_DEFAULT      0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_V1_Ma_CSC_Present_Ma_CSC_NOT_PRESENT 0
#define BCHP_CMP_0_HW_CONFIGURATION_V1_Ma_CSC_Present_Ma_CSC_PRESENT 1

/* CMP_0 :: HW_CONFIGURATION :: V1_NL_LUT_Present [18:18] */
#define BCHP_CMP_0_HW_CONFIGURATION_V1_NL_LUT_Present_MASK         0x00040000
#define BCHP_CMP_0_HW_CONFIGURATION_V1_NL_LUT_Present_SHIFT        18
#define BCHP_CMP_0_HW_CONFIGURATION_V1_NL_LUT_Present_DEFAULT      0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_V1_NL_LUT_Present_NL_LUT_NOT_PRESENT 0
#define BCHP_CMP_0_HW_CONFIGURATION_V1_NL_LUT_Present_NL_LUT_PRESENT 1

/* CMP_0 :: HW_CONFIGURATION :: V0_Ma_CSC_Present [17:17] */
#define BCHP_CMP_0_HW_CONFIGURATION_V0_Ma_CSC_Present_MASK         0x00020000
#define BCHP_CMP_0_HW_CONFIGURATION_V0_Ma_CSC_Present_SHIFT        17
#define BCHP_CMP_0_HW_CONFIGURATION_V0_Ma_CSC_Present_DEFAULT      0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_V0_Ma_CSC_Present_Ma_CSC_NOT_PRESENT 0
#define BCHP_CMP_0_HW_CONFIGURATION_V0_Ma_CSC_Present_Ma_CSC_PRESENT 1

/* CMP_0 :: HW_CONFIGURATION :: V0_NL_LUT_Present [16:16] */
#define BCHP_CMP_0_HW_CONFIGURATION_V0_NL_LUT_Present_MASK         0x00010000
#define BCHP_CMP_0_HW_CONFIGURATION_V0_NL_LUT_Present_SHIFT        16
#define BCHP_CMP_0_HW_CONFIGURATION_V0_NL_LUT_Present_DEFAULT      0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_V0_NL_LUT_Present_NL_LUT_NOT_PRESENT 0
#define BCHP_CMP_0_HW_CONFIGURATION_V0_NL_LUT_Present_NL_LUT_PRESENT 1

/* CMP_0 :: HW_CONFIGURATION :: reserved1 [15:15] */
#define BCHP_CMP_0_HW_CONFIGURATION_reserved1_MASK                 0x00008000
#define BCHP_CMP_0_HW_CONFIGURATION_reserved1_SHIFT                15

/* CMP_0 :: HW_CONFIGURATION :: SUPPORTS_4K_422 [14:14] */
#define BCHP_CMP_0_HW_CONFIGURATION_SUPPORTS_4K_422_MASK           0x00004000
#define BCHP_CMP_0_HW_CONFIGURATION_SUPPORTS_4K_422_SHIFT          14
#define BCHP_CMP_0_HW_CONFIGURATION_SUPPORTS_4K_422_DEFAULT        0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_SUPPORTS_4K_422_NO_4K_422_SUPPORT 0
#define BCHP_CMP_0_HW_CONFIGURATION_SUPPORTS_4K_422_SUPPORT_4K_422 1

/* CMP_0 :: HW_CONFIGURATION :: CORE_BVB_WIDTH_10 [13:13] */
#define BCHP_CMP_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_MASK         0x00002000
#define BCHP_CMP_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_SHIFT        13
#define BCHP_CMP_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_DEFAULT      0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_CORE_8_BITS  0
#define BCHP_CMP_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_CORE_10_BITS 1

/* CMP_0 :: HW_CONFIGURATION :: PROC_CLK_IS_2X [12:12] */
#define BCHP_CMP_0_HW_CONFIGURATION_PROC_CLK_IS_2X_MASK            0x00001000
#define BCHP_CMP_0_HW_CONFIGURATION_PROC_CLK_IS_2X_SHIFT           12
#define BCHP_CMP_0_HW_CONFIGURATION_PROC_CLK_IS_2X_DEFAULT         0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_PROC_CLK_IS_2X_PROC_1X_BVB     0
#define BCHP_CMP_0_HW_CONFIGURATION_PROC_CLK_IS_2X_PROC_2X_BVB     1

/* CMP_0 :: HW_CONFIGURATION :: BOND_PIP_ENABLE [11:11] */
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_PIP_ENABLE_MASK           0x00000800
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_PIP_ENABLE_SHIFT          11
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_PIP_ENABLE_DEFAULT        0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_PIP_ENABLE_PIP_DISABLE    0
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_PIP_ENABLE_PIP_ENABLE     1

/* CMP_0 :: HW_CONFIGURATION :: BOND_HD_ENABLE [10:10] */
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_HD_ENABLE_MASK            0x00000400
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_HD_ENABLE_SHIFT           10
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_HD_ENABLE_DEFAULT         0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_HD_ENABLE_HD_DISABLE      0
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_HD_ENABLE_HD_ENABLE       1

/* CMP_0 :: HW_CONFIGURATION :: MOSAIC_Present [09:09] */
#define BCHP_CMP_0_HW_CONFIGURATION_MOSAIC_Present_MASK            0x00000200
#define BCHP_CMP_0_HW_CONFIGURATION_MOSAIC_Present_SHIFT           9
#define BCHP_CMP_0_HW_CONFIGURATION_MOSAIC_Present_DEFAULT         0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_MOSAIC_Present_NO_MOSAIC       0
#define BCHP_CMP_0_HW_CONFIGURATION_MOSAIC_Present_MOSAIC_PRESENT  1

/* CMP_0 :: HW_CONFIGURATION :: CAB_Present [08:08] */
#define BCHP_CMP_0_HW_CONFIGURATION_CAB_Present_MASK               0x00000100
#define BCHP_CMP_0_HW_CONFIGURATION_CAB_Present_SHIFT              8
#define BCHP_CMP_0_HW_CONFIGURATION_CAB_Present_DEFAULT            0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_CAB_Present_NO_CAB             0
#define BCHP_CMP_0_HW_CONFIGURATION_CAB_Present_CAB_PRESENT        1

/* CMP_0 :: HW_CONFIGURATION :: TN2TH_Present [07:07] */
#define BCHP_CMP_0_HW_CONFIGURATION_TN2TH_Present_MASK             0x00000080
#define BCHP_CMP_0_HW_CONFIGURATION_TN2TH_Present_SHIFT            7
#define BCHP_CMP_0_HW_CONFIGURATION_TN2TH_Present_DEFAULT          0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_TN2TH_Present_NO_TN2TH         0
#define BCHP_CMP_0_HW_CONFIGURATION_TN2TH_Present_TN2TH_PRESENT    1

/* CMP_0 :: HW_CONFIGURATION :: MASK_Present [06:06] */
#define BCHP_CMP_0_HW_CONFIGURATION_MASK_Present_MASK              0x00000040
#define BCHP_CMP_0_HW_CONFIGURATION_MASK_Present_SHIFT             6
#define BCHP_CMP_0_HW_CONFIGURATION_MASK_Present_DEFAULT           0x00000000
#define BCHP_CMP_0_HW_CONFIGURATION_MASK_Present_NO_MASK           0
#define BCHP_CMP_0_HW_CONFIGURATION_MASK_Present_MASK_PRESENT      1

/* CMP_0 :: HW_CONFIGURATION :: Video_Configuration [05:03] */
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Configuration_MASK       0x00000038
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Configuration_SHIFT      3
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Configuration_DEFAULT    0x00000002
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Configuration_ONE_VIDEO_SURFACE 1
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Configuration_TWO_VIDEO_SURFACE 2

/* CMP_0 :: HW_CONFIGURATION :: Video_Format [02:00] */
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_MASK              0x00000007
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_SHIFT             0
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_DEFAULT           0x00000001
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_CMP_8_BITS_422    0
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_CMP_10_BITS_422   1
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_CMP_10_BITS_444   2

/***************************************************************************
 *CANVAS_CTRL - Canvas control
 ***************************************************************************/
/* CMP_0 :: CANVAS_CTRL :: reserved0 [31:02] */
#define BCHP_CMP_0_CANVAS_CTRL_reserved0_MASK                      0xfffffffc
#define BCHP_CMP_0_CANVAS_CTRL_reserved0_SHIFT                     2

/* CMP_0 :: CANVAS_CTRL :: ENABLE_CTRL [01:01] */
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_CTRL_MASK                    0x00000002
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_CTRL_SHIFT                   1
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_CTRL_DEFAULT                 0x00000000
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_CTRL_STOP_ON_FIELD_COMPLETION 0
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_CTRL_CONTINUOUS_FOR_TEST     1

/* CMP_0 :: CANVAS_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_MASK                         0x00000001
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_SHIFT                        0
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_DEFAULT                      0x00000000
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_DISABLE                      0
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_ENABLE                       1

/***************************************************************************
 *CANVAS_SIZE - Canvas Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: CANVAS_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_0_CANVAS_SIZE_reserved0_MASK                      0xe0000000
#define BCHP_CMP_0_CANVAS_SIZE_reserved0_SHIFT                     29

/* CMP_0 :: CANVAS_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_0_CANVAS_SIZE_HSIZE_MASK                          0x1fff0000
#define BCHP_CMP_0_CANVAS_SIZE_HSIZE_SHIFT                         16
#define BCHP_CMP_0_CANVAS_SIZE_HSIZE_DEFAULT                       0x00000000

/* CMP_0 :: CANVAS_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_0_CANVAS_SIZE_reserved1_MASK                      0x0000f000
#define BCHP_CMP_0_CANVAS_SIZE_reserved1_SHIFT                     12

/* CMP_0 :: CANVAS_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_0_CANVAS_SIZE_VSIZE_MASK                          0x00000fff
#define BCHP_CMP_0_CANVAS_SIZE_VSIZE_SHIFT                         0
#define BCHP_CMP_0_CANVAS_SIZE_VSIZE_DEFAULT                       0x00000000

/***************************************************************************
 *BG_COLOR - Background color register
 ***************************************************************************/
/* CMP_0 :: BG_COLOR :: reserved0 [31:24] */
#define BCHP_CMP_0_BG_COLOR_reserved0_MASK                         0xff000000
#define BCHP_CMP_0_BG_COLOR_reserved0_SHIFT                        24

/* CMP_0 :: BG_COLOR :: Y [23:16] */
#define BCHP_CMP_0_BG_COLOR_Y_MASK                                 0x00ff0000
#define BCHP_CMP_0_BG_COLOR_Y_SHIFT                                16
#define BCHP_CMP_0_BG_COLOR_Y_DEFAULT                              0x00000000

/* CMP_0 :: BG_COLOR :: CB [15:08] */
#define BCHP_CMP_0_BG_COLOR_CB_MASK                                0x0000ff00
#define BCHP_CMP_0_BG_COLOR_CB_SHIFT                               8
#define BCHP_CMP_0_BG_COLOR_CB_DEFAULT                             0x00000000

/* CMP_0 :: BG_COLOR :: CR [07:00] */
#define BCHP_CMP_0_BG_COLOR_CR_MASK                                0x000000ff
#define BCHP_CMP_0_BG_COLOR_CR_SHIFT                               0
#define BCHP_CMP_0_BG_COLOR_CR_DEFAULT                             0x00000000

/***************************************************************************
 *BLEND_0_CTRL - Blending Control for First stage Blender
 ***************************************************************************/
/* CMP_0 :: BLEND_0_CTRL :: reserved0 [31:20] */
#define BCHP_CMP_0_BLEND_0_CTRL_reserved0_MASK                     0xfff00000
#define BCHP_CMP_0_BLEND_0_CTRL_reserved0_SHIFT                    20

/* CMP_0 :: BLEND_0_CTRL :: BLEND_SOURCE [19:16] */
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_MASK                  0x000f0000
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_SHIFT                 16
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_DEFAULT               0x0000000f
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_SURFACE_V0            0
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_SURFACE_V1            1
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_SURFACE_G0            2
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_BACKGROUND_BYPASS     15

/* CMP_0 :: BLEND_0_CTRL :: CONSTANT_ALPHA [15:08] */
#define BCHP_CMP_0_BLEND_0_CTRL_CONSTANT_ALPHA_MASK                0x0000ff00
#define BCHP_CMP_0_BLEND_0_CTRL_CONSTANT_ALPHA_SHIFT               8
#define BCHP_CMP_0_BLEND_0_CTRL_CONSTANT_ALPHA_DEFAULT             0x00000000

/* CMP_0 :: BLEND_0_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_0_BLEND_0_CTRL_reserved1_MASK                     0x00000080
#define BCHP_CMP_0_BLEND_0_CTRL_reserved1_SHIFT                    7

/* CMP_0 :: BLEND_0_CTRL :: BACK_COLOR_BLEND_FACTOR [06:04] */
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_MASK       0x00000070
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_SHIFT      4
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_DEFAULT    0x00000000
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ZERO       0
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ONE        1
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/* CMP_0 :: BLEND_0_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_0_BLEND_0_CTRL_reserved2_MASK                     0x00000008
#define BCHP_CMP_0_BLEND_0_CTRL_reserved2_SHIFT                    3

/* CMP_0 :: BLEND_0_CTRL :: FRONT_COLOR_BLEND_FACTOR [02:00] */
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_MASK      0x00000007
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_SHIFT     0
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_DEFAULT   0x00000000
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ZERO      0
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE       1
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/***************************************************************************
 *BLEND_1_CTRL - Blending Control for Second stage Blender
 ***************************************************************************/
/* CMP_0 :: BLEND_1_CTRL :: reserved0 [31:20] */
#define BCHP_CMP_0_BLEND_1_CTRL_reserved0_MASK                     0xfff00000
#define BCHP_CMP_0_BLEND_1_CTRL_reserved0_SHIFT                    20

/* CMP_0 :: BLEND_1_CTRL :: BLEND_SOURCE [19:16] */
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_MASK                  0x000f0000
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_SHIFT                 16
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_DEFAULT               0x0000000f
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_SURFACE_V0            0
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_SURFACE_V1            1
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_SURFACE_G0            2
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_BACKGROUND_BYPASS     15

/* CMP_0 :: BLEND_1_CTRL :: CONSTANT_ALPHA [15:08] */
#define BCHP_CMP_0_BLEND_1_CTRL_CONSTANT_ALPHA_MASK                0x0000ff00
#define BCHP_CMP_0_BLEND_1_CTRL_CONSTANT_ALPHA_SHIFT               8
#define BCHP_CMP_0_BLEND_1_CTRL_CONSTANT_ALPHA_DEFAULT             0x00000000

/* CMP_0 :: BLEND_1_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_0_BLEND_1_CTRL_reserved1_MASK                     0x00000080
#define BCHP_CMP_0_BLEND_1_CTRL_reserved1_SHIFT                    7

/* CMP_0 :: BLEND_1_CTRL :: BACK_COLOR_BLEND_FACTOR [06:04] */
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_MASK       0x00000070
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_SHIFT      4
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_DEFAULT    0x00000000
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_ZERO       0
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_ONE        1
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/* CMP_0 :: BLEND_1_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_0_BLEND_1_CTRL_reserved2_MASK                     0x00000008
#define BCHP_CMP_0_BLEND_1_CTRL_reserved2_SHIFT                    3

/* CMP_0 :: BLEND_1_CTRL :: FRONT_COLOR_BLEND_FACTOR [02:00] */
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_MASK      0x00000007
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_SHIFT     0
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_DEFAULT   0x00000000
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_ZERO      0
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE       1
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/***************************************************************************
 *BLEND_2_CTRL - Blending Control for Third stage Blender
 ***************************************************************************/
/* CMP_0 :: BLEND_2_CTRL :: reserved0 [31:20] */
#define BCHP_CMP_0_BLEND_2_CTRL_reserved0_MASK                     0xfff00000
#define BCHP_CMP_0_BLEND_2_CTRL_reserved0_SHIFT                    20

/* CMP_0 :: BLEND_2_CTRL :: BLEND_SOURCE [19:16] */
#define BCHP_CMP_0_BLEND_2_CTRL_BLEND_SOURCE_MASK                  0x000f0000
#define BCHP_CMP_0_BLEND_2_CTRL_BLEND_SOURCE_SHIFT                 16
#define BCHP_CMP_0_BLEND_2_CTRL_BLEND_SOURCE_DEFAULT               0x0000000f
#define BCHP_CMP_0_BLEND_2_CTRL_BLEND_SOURCE_SURFACE_V0            0
#define BCHP_CMP_0_BLEND_2_CTRL_BLEND_SOURCE_SURFACE_V1            1
#define BCHP_CMP_0_BLEND_2_CTRL_BLEND_SOURCE_SURFACE_G0            2
#define BCHP_CMP_0_BLEND_2_CTRL_BLEND_SOURCE_BACKGROUND_BYPASS     15

/* CMP_0 :: BLEND_2_CTRL :: CONSTANT_ALPHA [15:08] */
#define BCHP_CMP_0_BLEND_2_CTRL_CONSTANT_ALPHA_MASK                0x0000ff00
#define BCHP_CMP_0_BLEND_2_CTRL_CONSTANT_ALPHA_SHIFT               8
#define BCHP_CMP_0_BLEND_2_CTRL_CONSTANT_ALPHA_DEFAULT             0x00000000

/* CMP_0 :: BLEND_2_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_0_BLEND_2_CTRL_reserved1_MASK                     0x00000080
#define BCHP_CMP_0_BLEND_2_CTRL_reserved1_SHIFT                    7

/* CMP_0 :: BLEND_2_CTRL :: BACK_COLOR_BLEND_FACTOR [06:04] */
#define BCHP_CMP_0_BLEND_2_CTRL_BACK_COLOR_BLEND_FACTOR_MASK       0x00000070
#define BCHP_CMP_0_BLEND_2_CTRL_BACK_COLOR_BLEND_FACTOR_SHIFT      4
#define BCHP_CMP_0_BLEND_2_CTRL_BACK_COLOR_BLEND_FACTOR_DEFAULT    0x00000000
#define BCHP_CMP_0_BLEND_2_CTRL_BACK_COLOR_BLEND_FACTOR_ZERO       0
#define BCHP_CMP_0_BLEND_2_CTRL_BACK_COLOR_BLEND_FACTOR_ONE        1
#define BCHP_CMP_0_BLEND_2_CTRL_BACK_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_2_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_2_CTRL_BACK_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_2_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/* CMP_0 :: BLEND_2_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_0_BLEND_2_CTRL_reserved2_MASK                     0x00000008
#define BCHP_CMP_0_BLEND_2_CTRL_reserved2_SHIFT                    3

/* CMP_0 :: BLEND_2_CTRL :: FRONT_COLOR_BLEND_FACTOR [02:00] */
#define BCHP_CMP_0_BLEND_2_CTRL_FRONT_COLOR_BLEND_FACTOR_MASK      0x00000007
#define BCHP_CMP_0_BLEND_2_CTRL_FRONT_COLOR_BLEND_FACTOR_SHIFT     0
#define BCHP_CMP_0_BLEND_2_CTRL_FRONT_COLOR_BLEND_FACTOR_DEFAULT   0x00000000
#define BCHP_CMP_0_BLEND_2_CTRL_FRONT_COLOR_BLEND_FACTOR_ZERO      0
#define BCHP_CMP_0_BLEND_2_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE       1
#define BCHP_CMP_0_BLEND_2_CTRL_FRONT_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_2_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_2_CTRL_FRONT_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_2_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/***************************************************************************
 *CMP_CTRL - Compositor Control
 ***************************************************************************/
/* CMP_0 :: CMP_CTRL :: reserved0 [31:02] */
#define BCHP_CMP_0_CMP_CTRL_reserved0_MASK                         0xfffffffc
#define BCHP_CMP_0_CMP_CTRL_reserved0_SHIFT                        2

/* CMP_0 :: CMP_CTRL :: BVB_VIDEO [01:00] */
#define BCHP_CMP_0_CMP_CTRL_BVB_VIDEO_MASK                         0x00000003
#define BCHP_CMP_0_CMP_CTRL_BVB_VIDEO_SHIFT                        0
#define BCHP_CMP_0_CMP_CTRL_BVB_VIDEO_DEFAULT                      0x00000000
#define BCHP_CMP_0_CMP_CTRL_BVB_VIDEO_MODE_2D                      0
#define BCHP_CMP_0_CMP_CTRL_BVB_VIDEO_MODE_3D_LEFT_RIGHT           1
#define BCHP_CMP_0_CMP_CTRL_BVB_VIDEO_MODE_3D_OVER_UNDER           2

/***************************************************************************
 *COLOR_CLIP_CTRL - Color Clip Block Control
 ***************************************************************************/
/* CMP_0 :: COLOR_CLIP_CTRL :: reserved0 [31:06] */
#define BCHP_CMP_0_COLOR_CLIP_CTRL_reserved0_MASK                  0xffffffc0
#define BCHP_CMP_0_COLOR_CLIP_CTRL_reserved0_SHIFT                 6

/* CMP_0 :: COLOR_CLIP_CTRL :: EXTENDED_BLACK_RANGE [05:05] */
#define BCHP_CMP_0_COLOR_CLIP_CTRL_EXTENDED_BLACK_RANGE_MASK       0x00000020
#define BCHP_CMP_0_COLOR_CLIP_CTRL_EXTENDED_BLACK_RANGE_SHIFT      5
#define BCHP_CMP_0_COLOR_CLIP_CTRL_EXTENDED_BLACK_RANGE_DEFAULT    0x00000000

/* CMP_0 :: COLOR_CLIP_CTRL :: EXTENDED_WHITE_RANGE [04:04] */
#define BCHP_CMP_0_COLOR_CLIP_CTRL_EXTENDED_WHITE_RANGE_MASK       0x00000010
#define BCHP_CMP_0_COLOR_CLIP_CTRL_EXTENDED_WHITE_RANGE_SHIFT      4
#define BCHP_CMP_0_COLOR_CLIP_CTRL_EXTENDED_WHITE_RANGE_DEFAULT    0x00000000

/* CMP_0 :: COLOR_CLIP_CTRL :: BLACK_DISABLE [03:03] */
#define BCHP_CMP_0_COLOR_CLIP_CTRL_BLACK_DISABLE_MASK              0x00000008
#define BCHP_CMP_0_COLOR_CLIP_CTRL_BLACK_DISABLE_SHIFT             3
#define BCHP_CMP_0_COLOR_CLIP_CTRL_BLACK_DISABLE_DEFAULT           0x00000000

/* CMP_0 :: COLOR_CLIP_CTRL :: WHITE_DISABLE [02:02] */
#define BCHP_CMP_0_COLOR_CLIP_CTRL_WHITE_DISABLE_MASK              0x00000004
#define BCHP_CMP_0_COLOR_CLIP_CTRL_WHITE_DISABLE_SHIFT             2
#define BCHP_CMP_0_COLOR_CLIP_CTRL_WHITE_DISABLE_DEFAULT           0x00000000

/* CMP_0 :: COLOR_CLIP_CTRL :: CLIP_COUNT_RESET [01:01] */
#define BCHP_CMP_0_COLOR_CLIP_CTRL_CLIP_COUNT_RESET_MASK           0x00000002
#define BCHP_CMP_0_COLOR_CLIP_CTRL_CLIP_COUNT_RESET_SHIFT          1
#define BCHP_CMP_0_COLOR_CLIP_CTRL_CLIP_COUNT_RESET_DEFAULT        0x00000000

/* CMP_0 :: COLOR_CLIP_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_0_COLOR_CLIP_CTRL_ENABLE_MASK                     0x00000001
#define BCHP_CMP_0_COLOR_CLIP_CTRL_ENABLE_SHIFT                    0
#define BCHP_CMP_0_COLOR_CLIP_CTRL_ENABLE_DEFAULT                  0x00000000

/***************************************************************************
 *CB_LUMA_SLOPE - Color Clip Legal Space Cb_Luma Slope
 ***************************************************************************/
/* CMP_0 :: CB_LUMA_SLOPE :: reserved0 [31:28] */
#define BCHP_CMP_0_CB_LUMA_SLOPE_reserved0_MASK                    0xf0000000
#define BCHP_CMP_0_CB_LUMA_SLOPE_reserved0_SHIFT                   28

/* CMP_0 :: CB_LUMA_SLOPE :: SLOPE_B [27:16] */
#define BCHP_CMP_0_CB_LUMA_SLOPE_SLOPE_B_MASK                      0x0fff0000
#define BCHP_CMP_0_CB_LUMA_SLOPE_SLOPE_B_SHIFT                     16
#define BCHP_CMP_0_CB_LUMA_SLOPE_SLOPE_B_DEFAULT                   0x00000000

/* CMP_0 :: CB_LUMA_SLOPE :: reserved1 [15:12] */
#define BCHP_CMP_0_CB_LUMA_SLOPE_reserved1_MASK                    0x0000f000
#define BCHP_CMP_0_CB_LUMA_SLOPE_reserved1_SHIFT                   12

/* CMP_0 :: CB_LUMA_SLOPE :: SLOPE_A [11:00] */
#define BCHP_CMP_0_CB_LUMA_SLOPE_SLOPE_A_MASK                      0x00000fff
#define BCHP_CMP_0_CB_LUMA_SLOPE_SLOPE_A_SHIFT                     0
#define BCHP_CMP_0_CB_LUMA_SLOPE_SLOPE_A_DEFAULT                   0x00000000

/***************************************************************************
 *CR_LUMA_SLOPE - Color Clip Legal Space Cr_Luma Slope
 ***************************************************************************/
/* CMP_0 :: CR_LUMA_SLOPE :: reserved0 [31:28] */
#define BCHP_CMP_0_CR_LUMA_SLOPE_reserved0_MASK                    0xf0000000
#define BCHP_CMP_0_CR_LUMA_SLOPE_reserved0_SHIFT                   28

/* CMP_0 :: CR_LUMA_SLOPE :: SLOPE_B [27:16] */
#define BCHP_CMP_0_CR_LUMA_SLOPE_SLOPE_B_MASK                      0x0fff0000
#define BCHP_CMP_0_CR_LUMA_SLOPE_SLOPE_B_SHIFT                     16
#define BCHP_CMP_0_CR_LUMA_SLOPE_SLOPE_B_DEFAULT                   0x00000000

/* CMP_0 :: CR_LUMA_SLOPE :: reserved1 [15:12] */
#define BCHP_CMP_0_CR_LUMA_SLOPE_reserved1_MASK                    0x0000f000
#define BCHP_CMP_0_CR_LUMA_SLOPE_reserved1_SHIFT                   12

/* CMP_0 :: CR_LUMA_SLOPE :: SLOPE_A [11:00] */
#define BCHP_CMP_0_CR_LUMA_SLOPE_SLOPE_A_MASK                      0x00000fff
#define BCHP_CMP_0_CR_LUMA_SLOPE_SLOPE_A_SHIFT                     0
#define BCHP_CMP_0_CR_LUMA_SLOPE_SLOPE_A_DEFAULT                   0x00000000

/***************************************************************************
 *CB_CR_SLOPE_JOINT - Color Clip Legal Space Cr_Luma Slope
 ***************************************************************************/
/* CMP_0 :: CB_CR_SLOPE_JOINT :: reserved0 [31:16] */
#define BCHP_CMP_0_CB_CR_SLOPE_JOINT_reserved0_MASK                0xffff0000
#define BCHP_CMP_0_CB_CR_SLOPE_JOINT_reserved0_SHIFT               16

/* CMP_0 :: CB_CR_SLOPE_JOINT :: CB_SLOPE_JOINT [15:08] */
#define BCHP_CMP_0_CB_CR_SLOPE_JOINT_CB_SLOPE_JOINT_MASK           0x0000ff00
#define BCHP_CMP_0_CB_CR_SLOPE_JOINT_CB_SLOPE_JOINT_SHIFT          8
#define BCHP_CMP_0_CB_CR_SLOPE_JOINT_CB_SLOPE_JOINT_DEFAULT        0x00000000

/* CMP_0 :: CB_CR_SLOPE_JOINT :: CR_SLOPE_JOINT [07:00] */
#define BCHP_CMP_0_CB_CR_SLOPE_JOINT_CR_SLOPE_JOINT_MASK           0x000000ff
#define BCHP_CMP_0_CB_CR_SLOPE_JOINT_CR_SLOPE_JOINT_SHIFT          0
#define BCHP_CMP_0_CB_CR_SLOPE_JOINT_CR_SLOPE_JOINT_DEFAULT        0x00000000

/***************************************************************************
 *COLOR_CLIP_COUNT - Color Clip Count
 ***************************************************************************/
/* CMP_0 :: COLOR_CLIP_COUNT :: reserved0 [31:25] */
#define BCHP_CMP_0_COLOR_CLIP_COUNT_reserved0_MASK                 0xfe000000
#define BCHP_CMP_0_COLOR_CLIP_COUNT_reserved0_SHIFT                25

/* CMP_0 :: COLOR_CLIP_COUNT :: CB_COUNT_OVERFLOW [24:24] */
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CB_COUNT_OVERFLOW_MASK         0x01000000
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CB_COUNT_OVERFLOW_SHIFT        24
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CB_COUNT_OVERFLOW_DEFAULT      0x00000000

/* CMP_0 :: COLOR_CLIP_COUNT :: CB_CLIP_COUNT [23:16] */
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CB_CLIP_COUNT_MASK             0x00ff0000
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CB_CLIP_COUNT_SHIFT            16
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CB_CLIP_COUNT_DEFAULT          0x00000000

/* CMP_0 :: COLOR_CLIP_COUNT :: reserved1 [15:09] */
#define BCHP_CMP_0_COLOR_CLIP_COUNT_reserved1_MASK                 0x0000fe00
#define BCHP_CMP_0_COLOR_CLIP_COUNT_reserved1_SHIFT                9

/* CMP_0 :: COLOR_CLIP_COUNT :: CR_COUNT_OVERFLOW [08:08] */
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CR_COUNT_OVERFLOW_MASK         0x00000100
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CR_COUNT_OVERFLOW_SHIFT        8
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CR_COUNT_OVERFLOW_DEFAULT      0x00000000

/* CMP_0 :: COLOR_CLIP_COUNT :: CR_CLIP_COUNT [07:00] */
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CR_CLIP_COUNT_MASK             0x000000ff
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CR_CLIP_COUNT_SHIFT            0
#define BCHP_CMP_0_COLOR_CLIP_COUNT_CR_CLIP_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *CMP_OUT_CTRL - Compositor Output Control
 ***************************************************************************/
/* CMP_0 :: CMP_OUT_CTRL :: reserved0 [31:10] */
#define BCHP_CMP_0_CMP_OUT_CTRL_reserved0_MASK                     0xfffffc00
#define BCHP_CMP_0_CMP_OUT_CTRL_reserved0_SHIFT                    10

/* CMP_0 :: CMP_OUT_CTRL :: OUT_TO_DS_CTRL [09:09] */
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_DS_CTRL_MASK                0x00000200
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_DS_CTRL_SHIFT               9
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_DS_CTRL_DEFAULT             0x00000001
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_DS_CTRL_ENABLE              1
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_DS_CTRL_DISABLE             0

/* CMP_0 :: CMP_OUT_CTRL :: OUT_TO_VEC_CTRL [08:08] */
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_MASK               0x00000100
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_SHIFT              8
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_DEFAULT            0x00000001
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_ENABLE             1
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_DISABLE            0

/* CMP_0 :: CMP_OUT_CTRL :: reserved1 [07:01] */
#define BCHP_CMP_0_CMP_OUT_CTRL_reserved1_MASK                     0x000000fe
#define BCHP_CMP_0_CMP_OUT_CTRL_reserved1_SHIFT                    1

/* CMP_0 :: CMP_OUT_CTRL :: CLIP_CTRL [00:00] */
#define BCHP_CMP_0_CMP_OUT_CTRL_CLIP_CTRL_MASK                     0x00000001
#define BCHP_CMP_0_CMP_OUT_CTRL_CLIP_CTRL_SHIFT                    0
#define BCHP_CMP_0_CMP_OUT_CTRL_CLIP_CTRL_DEFAULT                  0x00000001
#define BCHP_CMP_0_CMP_OUT_CTRL_CLIP_CTRL_ENABLE                   1
#define BCHP_CMP_0_CMP_OUT_CTRL_CLIP_CTRL_DISABLE                  0

/***************************************************************************
 *CRC_CTRL - BVN CRC Control Register
 ***************************************************************************/
/* CMP_0 :: CRC_CTRL :: INIT_VALUE [31:16] */
#define BCHP_CMP_0_CRC_CTRL_INIT_VALUE_MASK                        0xffff0000
#define BCHP_CMP_0_CRC_CTRL_INIT_VALUE_SHIFT                       16
#define BCHP_CMP_0_CRC_CTRL_INIT_VALUE_DEFAULT                     0x00000000

/* CMP_0 :: CRC_CTRL :: reserved0 [15:09] */
#define BCHP_CMP_0_CRC_CTRL_reserved0_MASK                         0x0000fe00
#define BCHP_CMP_0_CRC_CTRL_reserved0_SHIFT                        9

/* CMP_0 :: CRC_CTRL :: MODE_8BIT [08:08] */
#define BCHP_CMP_0_CRC_CTRL_MODE_8BIT_MASK                         0x00000100
#define BCHP_CMP_0_CRC_CTRL_MODE_8BIT_SHIFT                        8
#define BCHP_CMP_0_CRC_CTRL_MODE_8BIT_DEFAULT                      0x00000000

/* CMP_0 :: CRC_CTRL :: PROBE_RATE [07:04] */
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_MASK                        0x000000f0
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_SHIFT                       4
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_DEFAULT                     0x00000001
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_ERROR_PICTURE_PERIOD        0
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_ONE_PICTURE_PERIOD          1
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_TWO_PICTURE_PERIOD          2
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_THREE_PICTURE_PERIOD        3
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_FOUR_PICTURE_PERIOD         4
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_FIVE_PICTURE_PERIOD         5
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_SIX_PICTURE_PERIOD          6
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_SEVEN_PICTURE_PERIOD        7
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_EIGHT_PICTURE_PERIOD        8
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_NINE_PICTURE_PERIOD         9
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_TEN_PICTURE_PERIOD          10
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_ELEVEN_PICTURE_PERIOD       11
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_TWELVE_PICTURE_PERIOD       12
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_THIRTEEN_PICTURE_PERIOD     13
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_FOURTEEN_PICTURE_PERIOD     14
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_FIFTEEN_PICTURE_PERIOD      15

/* CMP_0 :: CRC_CTRL :: reserved1 [03:02] */
#define BCHP_CMP_0_CRC_CTRL_reserved1_MASK                         0x0000000c
#define BCHP_CMP_0_CRC_CTRL_reserved1_SHIFT                        2

/* CMP_0 :: CRC_CTRL :: CLEAR [01:01] */
#define BCHP_CMP_0_CRC_CTRL_CLEAR_MASK                             0x00000002
#define BCHP_CMP_0_CRC_CTRL_CLEAR_SHIFT                            1
#define BCHP_CMP_0_CRC_CTRL_CLEAR_DEFAULT                          0x00000001
#define BCHP_CMP_0_CRC_CTRL_CLEAR_CLEAR                            1
#define BCHP_CMP_0_CRC_CTRL_CLEAR_NORMAL                           0

/* CMP_0 :: CRC_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_0_CRC_CTRL_ENABLE_MASK                            0x00000001
#define BCHP_CMP_0_CRC_CTRL_ENABLE_SHIFT                           0
#define BCHP_CMP_0_CRC_CTRL_ENABLE_DEFAULT                         0x00000000
#define BCHP_CMP_0_CRC_CTRL_ENABLE_ON                              1
#define BCHP_CMP_0_CRC_CTRL_ENABLE_OFF                             0

/***************************************************************************
 *CRC_Y_STATUS - BVN CRC Luma Status Register
 ***************************************************************************/
/* CMP_0 :: CRC_Y_STATUS :: reserved0 [31:16] */
#define BCHP_CMP_0_CRC_Y_STATUS_reserved0_MASK                     0xffff0000
#define BCHP_CMP_0_CRC_Y_STATUS_reserved0_SHIFT                    16

/* CMP_0 :: CRC_Y_STATUS :: VALUE [15:00] */
#define BCHP_CMP_0_CRC_Y_STATUS_VALUE_MASK                         0x0000ffff
#define BCHP_CMP_0_CRC_Y_STATUS_VALUE_SHIFT                        0

/***************************************************************************
 *CRC_CB_STATUS - BVN CRC Chroma(Cb) Status Register
 ***************************************************************************/
/* CMP_0 :: CRC_CB_STATUS :: reserved0 [31:16] */
#define BCHP_CMP_0_CRC_CB_STATUS_reserved0_MASK                    0xffff0000
#define BCHP_CMP_0_CRC_CB_STATUS_reserved0_SHIFT                   16

/* CMP_0 :: CRC_CB_STATUS :: VALUE [15:00] */
#define BCHP_CMP_0_CRC_CB_STATUS_VALUE_MASK                        0x0000ffff
#define BCHP_CMP_0_CRC_CB_STATUS_VALUE_SHIFT                       0

/***************************************************************************
 *CRC_CR_STATUS - BVN CRC Chroma(Cr) Status Register
 ***************************************************************************/
/* CMP_0 :: CRC_CR_STATUS :: reserved0 [31:16] */
#define BCHP_CMP_0_CRC_CR_STATUS_reserved0_MASK                    0xffff0000
#define BCHP_CMP_0_CRC_CR_STATUS_reserved0_SHIFT                   16

/* CMP_0 :: CRC_CR_STATUS :: VALUE [15:00] */
#define BCHP_CMP_0_CRC_CR_STATUS_VALUE_MASK                        0x0000ffff
#define BCHP_CMP_0_CRC_CR_STATUS_VALUE_SHIFT                       0

/***************************************************************************
 *READBACK_POSITION - Compositor Position For CMP Output Readback
 ***************************************************************************/
/* CMP_0 :: READBACK_POSITION :: reserved0 [31:28] */
#define BCHP_CMP_0_READBACK_POSITION_reserved0_MASK                0xf0000000
#define BCHP_CMP_0_READBACK_POSITION_reserved0_SHIFT               28

/* CMP_0 :: READBACK_POSITION :: CMP_Y_POS [27:16] */
#define BCHP_CMP_0_READBACK_POSITION_CMP_Y_POS_MASK                0x0fff0000
#define BCHP_CMP_0_READBACK_POSITION_CMP_Y_POS_SHIFT               16
#define BCHP_CMP_0_READBACK_POSITION_CMP_Y_POS_DEFAULT             0x00000000

/* CMP_0 :: READBACK_POSITION :: reserved1 [15:13] */
#define BCHP_CMP_0_READBACK_POSITION_reserved1_MASK                0x0000e000
#define BCHP_CMP_0_READBACK_POSITION_reserved1_SHIFT               13

/* CMP_0 :: READBACK_POSITION :: CMP_X_POS [12:00] */
#define BCHP_CMP_0_READBACK_POSITION_CMP_X_POS_MASK                0x00001fff
#define BCHP_CMP_0_READBACK_POSITION_CMP_X_POS_SHIFT               0
#define BCHP_CMP_0_READBACK_POSITION_CMP_X_POS_DEFAULT             0x00000000

/***************************************************************************
 *READBACK_VALUE - Compositor Readback Y Value at Specified Position
 ***************************************************************************/
/* CMP_0 :: READBACK_VALUE :: reserved0 [63:36] */
#define BCHP_CMP_0_READBACK_VALUE_reserved0_MASK                   BCHP_UINT64_C(0xfffffff0, 0x00000000)
#define BCHP_CMP_0_READBACK_VALUE_reserved0_SHIFT                  36

/* CMP_0 :: READBACK_VALUE :: CMP_VALUE_Y [35:24] */
#define BCHP_CMP_0_READBACK_VALUE_CMP_VALUE_Y_MASK                 BCHP_UINT64_C(0x0000000f, 0xff000000)
#define BCHP_CMP_0_READBACK_VALUE_CMP_VALUE_Y_SHIFT                24

/* CMP_0 :: READBACK_VALUE :: CMP_VALUE_CB [23:12] */
#define BCHP_CMP_0_READBACK_VALUE_CMP_VALUE_CB_MASK                BCHP_UINT64_C(0x00000000, 0x00fff000)
#define BCHP_CMP_0_READBACK_VALUE_CMP_VALUE_CB_SHIFT               12

/* CMP_0 :: READBACK_VALUE :: CMP_VALUE_CR [11:00] */
#define BCHP_CMP_0_READBACK_VALUE_CMP_VALUE_CR_MASK                BCHP_UINT64_C(0x00000000, 0x00000fff)
#define BCHP_CMP_0_READBACK_VALUE_CMP_VALUE_CR_SHIFT               0

/***************************************************************************
 *CSC_DEMO_SETTING - Compositor Color Space Converter Demo Setting
 ***************************************************************************/
/* CMP_0 :: CSC_DEMO_SETTING :: reserved0 [31:17] */
#define BCHP_CMP_0_CSC_DEMO_SETTING_reserved0_MASK                 0xfffe0000
#define BCHP_CMP_0_CSC_DEMO_SETTING_reserved0_SHIFT                17

/* CMP_0 :: CSC_DEMO_SETTING :: DEMO_CSC_L_R [16:16] */
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_L_R_MASK              0x00010000
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_L_R_SHIFT             16
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_L_R_DEFAULT           0x00000000
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_L_R_LEFT              1
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_L_R_RIGHT             0

/* CMP_0 :: CSC_DEMO_SETTING :: reserved1 [15:13] */
#define BCHP_CMP_0_CSC_DEMO_SETTING_reserved1_MASK                 0x0000e000
#define BCHP_CMP_0_CSC_DEMO_SETTING_reserved1_SHIFT                13

/* CMP_0 :: CSC_DEMO_SETTING :: DEMO_CSC_BOUNDARY [12:00] */
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_BOUNDARY_MASK         0x00001fff
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_BOUNDARY_SHIFT        0
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_BOUNDARY_DEFAULT      0x00000168

/***************************************************************************
 *SCRATCH_REGISTER - Compositor Scratch Register
 ***************************************************************************/
/* CMP_0 :: SCRATCH_REGISTER :: VALUE [31:00] */
#define BCHP_CMP_0_SCRATCH_REGISTER_VALUE_MASK                     0xffffffff
#define BCHP_CMP_0_SCRATCH_REGISTER_VALUE_SHIFT                    0
#define BCHP_CMP_0_SCRATCH_REGISTER_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *TEST_REGISTER - Compositor Test Register
 ***************************************************************************/
/* CMP_0 :: TEST_REGISTER :: reserved0 [31:09] */
#define BCHP_CMP_0_TEST_REGISTER_reserved0_MASK                    0xfffffe00
#define BCHP_CMP_0_TEST_REGISTER_reserved0_SHIFT                   9

/* CMP_0 :: TEST_REGISTER :: DIS_PDA_CTRL [08:08] */
#define BCHP_CMP_0_TEST_REGISTER_DIS_PDA_CTRL_MASK                 0x00000100
#define BCHP_CMP_0_TEST_REGISTER_DIS_PDA_CTRL_SHIFT                8
#define BCHP_CMP_0_TEST_REGISTER_DIS_PDA_CTRL_DEFAULT              0x00000000

/* CMP_0 :: TEST_REGISTER :: DIS_CLK_GATE [07:07] */
#define BCHP_CMP_0_TEST_REGISTER_DIS_CLK_GATE_MASK                 0x00000080
#define BCHP_CMP_0_TEST_REGISTER_DIS_CLK_GATE_SHIFT                7
#define BCHP_CMP_0_TEST_REGISTER_DIS_CLK_GATE_DEFAULT              0x00000000

/* CMP_0 :: TEST_REGISTER :: SEG_RUL_DISABLE [06:06] */
#define BCHP_CMP_0_TEST_REGISTER_SEG_RUL_DISABLE_MASK              0x00000040
#define BCHP_CMP_0_TEST_REGISTER_SEG_RUL_DISABLE_SHIFT             6
#define BCHP_CMP_0_TEST_REGISTER_SEG_RUL_DISABLE_DEFAULT           0x00000000

/* CMP_0 :: TEST_REGISTER :: CTRL_CLK_GATE_CST [05:05] */
#define BCHP_CMP_0_TEST_REGISTER_CTRL_CLK_GATE_CST_MASK            0x00000020
#define BCHP_CMP_0_TEST_REGISTER_CTRL_CLK_GATE_CST_SHIFT           5
#define BCHP_CMP_0_TEST_REGISTER_CTRL_CLK_GATE_CST_DEFAULT         0x00000000

/* CMP_0 :: TEST_REGISTER :: CTRL_SURF_NO_DELAY [04:04] */
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_NO_DELAY_MASK           0x00000010
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_NO_DELAY_SHIFT          4
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_NO_DELAY_DEFAULT        0x00000000

/* CMP_0 :: TEST_REGISTER :: CTRL_SURF_ON_DIS [03:03] */
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_ON_DIS_MASK             0x00000008
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_ON_DIS_SHIFT            3
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_ON_DIS_DEFAULT          0x00000000

/* CMP_0 :: TEST_REGISTER :: TNT_MEM_CS [02:02] */
#define BCHP_CMP_0_TEST_REGISTER_TNT_MEM_CS_MASK                   0x00000004
#define BCHP_CMP_0_TEST_REGISTER_TNT_MEM_CS_SHIFT                  2
#define BCHP_CMP_0_TEST_REGISTER_TNT_MEM_CS_DEFAULT                0x00000000

/* CMP_0 :: TEST_REGISTER :: PEP_LAB_MEM_CS [01:01] */
#define BCHP_CMP_0_TEST_REGISTER_PEP_LAB_MEM_CS_MASK               0x00000002
#define BCHP_CMP_0_TEST_REGISTER_PEP_LAB_MEM_CS_SHIFT              1
#define BCHP_CMP_0_TEST_REGISTER_PEP_LAB_MEM_CS_DEFAULT            0x00000000

/* CMP_0 :: TEST_REGISTER :: PEP_CAB_MEM_CS [00:00] */
#define BCHP_CMP_0_TEST_REGISTER_PEP_CAB_MEM_CS_MASK               0x00000001
#define BCHP_CMP_0_TEST_REGISTER_PEP_CAB_MEM_CS_SHIFT              0
#define BCHP_CMP_0_TEST_REGISTER_PEP_CAB_MEM_CS_DEFAULT            0x00000000

/***************************************************************************
 *TEST_REGISTER1 - Compositor Test Register1
 ***************************************************************************/
/* CMP_0 :: TEST_REGISTER1 :: reserved0 [31:28] */
#define BCHP_CMP_0_TEST_REGISTER1_reserved0_MASK                   0xf0000000
#define BCHP_CMP_0_TEST_REGISTER1_reserved0_SHIFT                  28

/* CMP_0 :: TEST_REGISTER1 :: CMP_OUT_VCNT [27:16] */
#define BCHP_CMP_0_TEST_REGISTER1_CMP_OUT_VCNT_MASK                0x0fff0000
#define BCHP_CMP_0_TEST_REGISTER1_CMP_OUT_VCNT_SHIFT               16

/* CMP_0 :: TEST_REGISTER1 :: reserved1 [15:11] */
#define BCHP_CMP_0_TEST_REGISTER1_reserved1_MASK                   0x0000f800
#define BCHP_CMP_0_TEST_REGISTER1_reserved1_SHIFT                  11

/* CMP_0 :: TEST_REGISTER1 :: CLK_STATE [10:08] */
#define BCHP_CMP_0_TEST_REGISTER1_CLK_STATE_MASK                   0x00000700
#define BCHP_CMP_0_TEST_REGISTER1_CLK_STATE_SHIFT                  8

/* CMP_0 :: TEST_REGISTER1 :: CMP_I_ACCEPT [07:07] */
#define BCHP_CMP_0_TEST_REGISTER1_CMP_I_ACCEPT_MASK                0x00000080
#define BCHP_CMP_0_TEST_REGISTER1_CMP_I_ACCEPT_SHIFT               7

/* CMP_0 :: TEST_REGISTER1 :: CMP_O_READY [06:06] */
#define BCHP_CMP_0_TEST_REGISTER1_CMP_O_READY_MASK                 0x00000040
#define BCHP_CMP_0_TEST_REGISTER1_CMP_O_READY_SHIFT                6

/* CMP_0 :: TEST_REGISTER1 :: G0_O_ACCEPT [05:05] */
#define BCHP_CMP_0_TEST_REGISTER1_G0_O_ACCEPT_MASK                 0x00000020
#define BCHP_CMP_0_TEST_REGISTER1_G0_O_ACCEPT_SHIFT                5

/* CMP_0 :: TEST_REGISTER1 :: G0_I_READY [04:04] */
#define BCHP_CMP_0_TEST_REGISTER1_G0_I_READY_MASK                  0x00000010
#define BCHP_CMP_0_TEST_REGISTER1_G0_I_READY_SHIFT                 4

/* CMP_0 :: TEST_REGISTER1 :: V1_O_ACCEPT [03:03] */
#define BCHP_CMP_0_TEST_REGISTER1_V1_O_ACCEPT_MASK                 0x00000008
#define BCHP_CMP_0_TEST_REGISTER1_V1_O_ACCEPT_SHIFT                3

/* CMP_0 :: TEST_REGISTER1 :: V1_I_READY [02:02] */
#define BCHP_CMP_0_TEST_REGISTER1_V1_I_READY_MASK                  0x00000004
#define BCHP_CMP_0_TEST_REGISTER1_V1_I_READY_SHIFT                 2

/* CMP_0 :: TEST_REGISTER1 :: V0_O_ACCEPT [01:01] */
#define BCHP_CMP_0_TEST_REGISTER1_V0_O_ACCEPT_MASK                 0x00000002
#define BCHP_CMP_0_TEST_REGISTER1_V0_O_ACCEPT_SHIFT                1

/* CMP_0 :: TEST_REGISTER1 :: V0_I_READY [00:00] */
#define BCHP_CMP_0_TEST_REGISTER1_V0_I_READY_MASK                  0x00000001
#define BCHP_CMP_0_TEST_REGISTER1_V0_I_READY_SHIFT                 0

/***************************************************************************
 *CMP_STATUS_CLEAR - CMP Status Clear
 ***************************************************************************/
/* CMP_0 :: CMP_STATUS_CLEAR :: reserved0 [31:03] */
#define BCHP_CMP_0_CMP_STATUS_CLEAR_reserved0_MASK                 0xfffffff8
#define BCHP_CMP_0_CMP_STATUS_CLEAR_reserved0_SHIFT                3

/* CMP_0 :: CMP_STATUS_CLEAR :: HDR_SCB_LUT_SIZE_ERR [02:02] */
#define BCHP_CMP_0_CMP_STATUS_CLEAR_HDR_SCB_LUT_SIZE_ERR_MASK      0x00000004
#define BCHP_CMP_0_CMP_STATUS_CLEAR_HDR_SCB_LUT_SIZE_ERR_SHIFT     2
#define BCHP_CMP_0_CMP_STATUS_CLEAR_HDR_SCB_LUT_SIZE_ERR_DEFAULT   0x00000000

/* CMP_0 :: CMP_STATUS_CLEAR :: HDR_SCB_OP_CODE_ERR [01:01] */
#define BCHP_CMP_0_CMP_STATUS_CLEAR_HDR_SCB_OP_CODE_ERR_MASK       0x00000002
#define BCHP_CMP_0_CMP_STATUS_CLEAR_HDR_SCB_OP_CODE_ERR_SHIFT      1
#define BCHP_CMP_0_CMP_STATUS_CLEAR_HDR_SCB_OP_CODE_ERR_DEFAULT    0x00000000

/* CMP_0 :: CMP_STATUS_CLEAR :: ENABLE_ERROR [00:00] */
#define BCHP_CMP_0_CMP_STATUS_CLEAR_ENABLE_ERROR_MASK              0x00000001
#define BCHP_CMP_0_CMP_STATUS_CLEAR_ENABLE_ERROR_SHIFT             0
#define BCHP_CMP_0_CMP_STATUS_CLEAR_ENABLE_ERROR_DEFAULT           0x00000000

/***************************************************************************
 *CMP_STATUS - CMP Status
 ***************************************************************************/
/* CMP_0 :: CMP_STATUS :: reserved0 [31:03] */
#define BCHP_CMP_0_CMP_STATUS_reserved0_MASK                       0xfffffff8
#define BCHP_CMP_0_CMP_STATUS_reserved0_SHIFT                      3

/* CMP_0 :: CMP_STATUS :: HDR_SCB_LUT_SIZE_ERR [02:02] */
#define BCHP_CMP_0_CMP_STATUS_HDR_SCB_LUT_SIZE_ERR_MASK            0x00000004
#define BCHP_CMP_0_CMP_STATUS_HDR_SCB_LUT_SIZE_ERR_SHIFT           2

/* CMP_0 :: CMP_STATUS :: HDR_SCB_OP_CODE_ERR [01:01] */
#define BCHP_CMP_0_CMP_STATUS_HDR_SCB_OP_CODE_ERR_MASK             0x00000002
#define BCHP_CMP_0_CMP_STATUS_HDR_SCB_OP_CODE_ERR_SHIFT            1

/* CMP_0 :: CMP_STATUS :: ENABLE_ERROR [00:00] */
#define BCHP_CMP_0_CMP_STATUS_ENABLE_ERROR_MASK                    0x00000001
#define BCHP_CMP_0_CMP_STATUS_ENABLE_ERROR_SHIFT                   0

/***************************************************************************
 *G0_SURFACE_SIZE - Graphics Surface 0 Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: G0_SURFACE_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_0_G0_SURFACE_SIZE_reserved0_MASK                  0xe0000000
#define BCHP_CMP_0_G0_SURFACE_SIZE_reserved0_SHIFT                 29

/* CMP_0 :: G0_SURFACE_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_0_G0_SURFACE_SIZE_HSIZE_MASK                      0x1fff0000
#define BCHP_CMP_0_G0_SURFACE_SIZE_HSIZE_SHIFT                     16
#define BCHP_CMP_0_G0_SURFACE_SIZE_HSIZE_DEFAULT                   0x00000000

/* CMP_0 :: G0_SURFACE_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_0_G0_SURFACE_SIZE_reserved1_MASK                  0x0000f000
#define BCHP_CMP_0_G0_SURFACE_SIZE_reserved1_SHIFT                 12

/* CMP_0 :: G0_SURFACE_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_0_G0_SURFACE_SIZE_VSIZE_MASK                      0x00000fff
#define BCHP_CMP_0_G0_SURFACE_SIZE_VSIZE_SHIFT                     0
#define BCHP_CMP_0_G0_SURFACE_SIZE_VSIZE_DEFAULT                   0x00000000

/***************************************************************************
 *G0_SURFACE_OFFSET - Graphics Surface 0 Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: G0_SURFACE_OFFSET :: reserved0 [31:29] */
#define BCHP_CMP_0_G0_SURFACE_OFFSET_reserved0_MASK                0xe0000000
#define BCHP_CMP_0_G0_SURFACE_OFFSET_reserved0_SHIFT               29

/* CMP_0 :: G0_SURFACE_OFFSET :: X_OFFSET [28:16] */
#define BCHP_CMP_0_G0_SURFACE_OFFSET_X_OFFSET_MASK                 0x1fff0000
#define BCHP_CMP_0_G0_SURFACE_OFFSET_X_OFFSET_SHIFT                16
#define BCHP_CMP_0_G0_SURFACE_OFFSET_X_OFFSET_DEFAULT              0x00000000

/* CMP_0 :: G0_SURFACE_OFFSET :: reserved1 [15:12] */
#define BCHP_CMP_0_G0_SURFACE_OFFSET_reserved1_MASK                0x0000f000
#define BCHP_CMP_0_G0_SURFACE_OFFSET_reserved1_SHIFT               12

/* CMP_0 :: G0_SURFACE_OFFSET :: Y_OFFSET [11:00] */
#define BCHP_CMP_0_G0_SURFACE_OFFSET_Y_OFFSET_MASK                 0x00000fff
#define BCHP_CMP_0_G0_SURFACE_OFFSET_Y_OFFSET_SHIFT                0
#define BCHP_CMP_0_G0_SURFACE_OFFSET_Y_OFFSET_DEFAULT              0x00000000

/***************************************************************************
 *G0_DISPLAY_SIZE - Graphics Surface 0 Display Vertical and Horizontal Size1
 ***************************************************************************/
/* CMP_0 :: G0_DISPLAY_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_0_G0_DISPLAY_SIZE_reserved0_MASK                  0xe0000000
#define BCHP_CMP_0_G0_DISPLAY_SIZE_reserved0_SHIFT                 29

/* CMP_0 :: G0_DISPLAY_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_0_G0_DISPLAY_SIZE_HSIZE_MASK                      0x1fff0000
#define BCHP_CMP_0_G0_DISPLAY_SIZE_HSIZE_SHIFT                     16
#define BCHP_CMP_0_G0_DISPLAY_SIZE_HSIZE_DEFAULT                   0x00000000

/* CMP_0 :: G0_DISPLAY_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_0_G0_DISPLAY_SIZE_reserved1_MASK                  0x0000f000
#define BCHP_CMP_0_G0_DISPLAY_SIZE_reserved1_SHIFT                 12

/* CMP_0 :: G0_DISPLAY_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_0_G0_DISPLAY_SIZE_VSIZE_MASK                      0x00000fff
#define BCHP_CMP_0_G0_DISPLAY_SIZE_VSIZE_SHIFT                     0
#define BCHP_CMP_0_G0_DISPLAY_SIZE_VSIZE_DEFAULT                   0x00000000

/***************************************************************************
 *G0_CANVAS_OFFSET - Graphics Surface 0 Canvas Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: G0_CANVAS_OFFSET :: reserved0 [31:29] */
#define BCHP_CMP_0_G0_CANVAS_OFFSET_reserved0_MASK                 0xe0000000
#define BCHP_CMP_0_G0_CANVAS_OFFSET_reserved0_SHIFT                29

/* CMP_0 :: G0_CANVAS_OFFSET :: X_OFFSET [28:16] */
#define BCHP_CMP_0_G0_CANVAS_OFFSET_X_OFFSET_MASK                  0x1fff0000
#define BCHP_CMP_0_G0_CANVAS_OFFSET_X_OFFSET_SHIFT                 16
#define BCHP_CMP_0_G0_CANVAS_OFFSET_X_OFFSET_DEFAULT               0x00000000

/* CMP_0 :: G0_CANVAS_OFFSET :: reserved1 [15:12] */
#define BCHP_CMP_0_G0_CANVAS_OFFSET_reserved1_MASK                 0x0000f000
#define BCHP_CMP_0_G0_CANVAS_OFFSET_reserved1_SHIFT                12

/* CMP_0 :: G0_CANVAS_OFFSET :: Y_OFFSET [11:00] */
#define BCHP_CMP_0_G0_CANVAS_OFFSET_Y_OFFSET_MASK                  0x00000fff
#define BCHP_CMP_0_G0_CANVAS_OFFSET_Y_OFFSET_SHIFT                 0
#define BCHP_CMP_0_G0_CANVAS_OFFSET_Y_OFFSET_DEFAULT               0x00000000

/***************************************************************************
 *G0_CANVAS_X_OFFSET_R - Graphics Surface 0 Canvas Horizontal Offset For Right or Under Window in 3D mode
 ***************************************************************************/
/* CMP_0 :: G0_CANVAS_X_OFFSET_R :: reserved0 [31:13] */
#define BCHP_CMP_0_G0_CANVAS_X_OFFSET_R_reserved0_MASK             0xffffe000
#define BCHP_CMP_0_G0_CANVAS_X_OFFSET_R_reserved0_SHIFT            13

/* CMP_0 :: G0_CANVAS_X_OFFSET_R :: X_OFFSET [12:00] */
#define BCHP_CMP_0_G0_CANVAS_X_OFFSET_R_X_OFFSET_MASK              0x00001fff
#define BCHP_CMP_0_G0_CANVAS_X_OFFSET_R_X_OFFSET_SHIFT             0
#define BCHP_CMP_0_G0_CANVAS_X_OFFSET_R_X_OFFSET_DEFAULT           0x00000000

/***************************************************************************
 *G0_SURFACE_CTRL - Graphics Surface 0 Control
 ***************************************************************************/
/* CMP_0 :: G0_SURFACE_CTRL :: reserved0 [31:01] */
#define BCHP_CMP_0_G0_SURFACE_CTRL_reserved0_MASK                  0xfffffffe
#define BCHP_CMP_0_G0_SURFACE_CTRL_reserved0_SHIFT                 1

/* CMP_0 :: G0_SURFACE_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_0_G0_SURFACE_CTRL_ENABLE_MASK                     0x00000001
#define BCHP_CMP_0_G0_SURFACE_CTRL_ENABLE_SHIFT                    0
#define BCHP_CMP_0_G0_SURFACE_CTRL_ENABLE_DEFAULT                  0x00000000

/***************************************************************************
 *G0_BVB_IN_STATUS_CLEAR - Graphics Surface 0 BVB Input Status Clear
 ***************************************************************************/
/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_reserved0_MASK           0xffffffe0
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_reserved0_SHIFT          5

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_MASK        0x00000010
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_SHIFT       4
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_DEFAULT     0x00000000

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_MASK         0x00000008
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_SHIFT        3
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_DEFAULT      0x00000000

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_MASK        0x00000004
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_SHIFT       2
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_DEFAULT     0x00000000

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_LINE_MASK           0x00000002
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_LINE_SHIFT          1
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_LINE_DEFAULT        0x00000000

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_LINE_MASK          0x00000001
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_LINE_SHIFT         0
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_LINE_DEFAULT       0x00000000

/***************************************************************************
 *G0_BVB_IN_STATUS - Graphics Surface 0 BVB Input Status
 ***************************************************************************/
/* CMP_0 :: G0_BVB_IN_STATUS :: reserved0 [31:05] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_reserved0_MASK                 0xffffffe0
#define BCHP_CMP_0_G0_BVB_IN_STATUS_reserved0_SHIFT                5

/* CMP_0 :: G0_BVB_IN_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_MISSING_SYNC_MASK              0x00000010
#define BCHP_CMP_0_G0_BVB_IN_STATUS_MISSING_SYNC_SHIFT             4

/* CMP_0 :: G0_BVB_IN_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_LONG_SOURCE_MASK               0x00000008
#define BCHP_CMP_0_G0_BVB_IN_STATUS_LONG_SOURCE_SHIFT              3

/* CMP_0 :: G0_BVB_IN_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_SHORT_SOURCE_MASK              0x00000004
#define BCHP_CMP_0_G0_BVB_IN_STATUS_SHORT_SOURCE_SHIFT             2

/* CMP_0 :: G0_BVB_IN_STATUS :: LONG_LINE [01:01] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_LONG_LINE_MASK                 0x00000002
#define BCHP_CMP_0_G0_BVB_IN_STATUS_LONG_LINE_SHIFT                1

/* CMP_0 :: G0_BVB_IN_STATUS :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_SHORT_LINE_MASK                0x00000001
#define BCHP_CMP_0_G0_BVB_IN_STATUS_SHORT_LINE_SHIFT               0

/***************************************************************************
 *V0_SURFACE_SIZE - Video Surface 0 Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: V0_SURFACE_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_0_V0_SURFACE_SIZE_reserved0_MASK                  0xe0000000
#define BCHP_CMP_0_V0_SURFACE_SIZE_reserved0_SHIFT                 29

/* CMP_0 :: V0_SURFACE_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_0_V0_SURFACE_SIZE_HSIZE_MASK                      0x1fff0000
#define BCHP_CMP_0_V0_SURFACE_SIZE_HSIZE_SHIFT                     16
#define BCHP_CMP_0_V0_SURFACE_SIZE_HSIZE_DEFAULT                   0x00000000

/* CMP_0 :: V0_SURFACE_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_0_V0_SURFACE_SIZE_reserved1_MASK                  0x0000f000
#define BCHP_CMP_0_V0_SURFACE_SIZE_reserved1_SHIFT                 12

/* CMP_0 :: V0_SURFACE_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_0_V0_SURFACE_SIZE_VSIZE_MASK                      0x00000fff
#define BCHP_CMP_0_V0_SURFACE_SIZE_VSIZE_SHIFT                     0
#define BCHP_CMP_0_V0_SURFACE_SIZE_VSIZE_DEFAULT                   0x00000000

/***************************************************************************
 *V0_SURFACE_OFFSET - Video Surface 0 Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: V0_SURFACE_OFFSET :: reserved0 [31:29] */
#define BCHP_CMP_0_V0_SURFACE_OFFSET_reserved0_MASK                0xe0000000
#define BCHP_CMP_0_V0_SURFACE_OFFSET_reserved0_SHIFT               29

/* CMP_0 :: V0_SURFACE_OFFSET :: X_OFFSET [28:16] */
#define BCHP_CMP_0_V0_SURFACE_OFFSET_X_OFFSET_MASK                 0x1fff0000
#define BCHP_CMP_0_V0_SURFACE_OFFSET_X_OFFSET_SHIFT                16
#define BCHP_CMP_0_V0_SURFACE_OFFSET_X_OFFSET_DEFAULT              0x00000000

/* CMP_0 :: V0_SURFACE_OFFSET :: reserved1 [15:12] */
#define BCHP_CMP_0_V0_SURFACE_OFFSET_reserved1_MASK                0x0000f000
#define BCHP_CMP_0_V0_SURFACE_OFFSET_reserved1_SHIFT               12

/* CMP_0 :: V0_SURFACE_OFFSET :: Y_OFFSET [11:00] */
#define BCHP_CMP_0_V0_SURFACE_OFFSET_Y_OFFSET_MASK                 0x00000fff
#define BCHP_CMP_0_V0_SURFACE_OFFSET_Y_OFFSET_SHIFT                0
#define BCHP_CMP_0_V0_SURFACE_OFFSET_Y_OFFSET_DEFAULT              0x00000000

/***************************************************************************
 *V0_DISPLAY_SIZE - Video Surface 0 Display Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: V0_DISPLAY_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_0_V0_DISPLAY_SIZE_reserved0_MASK                  0xe0000000
#define BCHP_CMP_0_V0_DISPLAY_SIZE_reserved0_SHIFT                 29

/* CMP_0 :: V0_DISPLAY_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_0_V0_DISPLAY_SIZE_HSIZE_MASK                      0x1fff0000
#define BCHP_CMP_0_V0_DISPLAY_SIZE_HSIZE_SHIFT                     16
#define BCHP_CMP_0_V0_DISPLAY_SIZE_HSIZE_DEFAULT                   0x00000000

/* CMP_0 :: V0_DISPLAY_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_0_V0_DISPLAY_SIZE_reserved1_MASK                  0x0000f000
#define BCHP_CMP_0_V0_DISPLAY_SIZE_reserved1_SHIFT                 12

/* CMP_0 :: V0_DISPLAY_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_0_V0_DISPLAY_SIZE_VSIZE_MASK                      0x00000fff
#define BCHP_CMP_0_V0_DISPLAY_SIZE_VSIZE_SHIFT                     0
#define BCHP_CMP_0_V0_DISPLAY_SIZE_VSIZE_DEFAULT                   0x00000000

/***************************************************************************
 *V0_CANVAS_OFFSET - Video Surface 0 Canvas Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: V0_CANVAS_OFFSET :: reserved0 [31:29] */
#define BCHP_CMP_0_V0_CANVAS_OFFSET_reserved0_MASK                 0xe0000000
#define BCHP_CMP_0_V0_CANVAS_OFFSET_reserved0_SHIFT                29

/* CMP_0 :: V0_CANVAS_OFFSET :: X_OFFSET [28:16] */
#define BCHP_CMP_0_V0_CANVAS_OFFSET_X_OFFSET_MASK                  0x1fff0000
#define BCHP_CMP_0_V0_CANVAS_OFFSET_X_OFFSET_SHIFT                 16
#define BCHP_CMP_0_V0_CANVAS_OFFSET_X_OFFSET_DEFAULT               0x00000000

/* CMP_0 :: V0_CANVAS_OFFSET :: reserved1 [15:12] */
#define BCHP_CMP_0_V0_CANVAS_OFFSET_reserved1_MASK                 0x0000f000
#define BCHP_CMP_0_V0_CANVAS_OFFSET_reserved1_SHIFT                12

/* CMP_0 :: V0_CANVAS_OFFSET :: Y_OFFSET [11:00] */
#define BCHP_CMP_0_V0_CANVAS_OFFSET_Y_OFFSET_MASK                  0x00000fff
#define BCHP_CMP_0_V0_CANVAS_OFFSET_Y_OFFSET_SHIFT                 0
#define BCHP_CMP_0_V0_CANVAS_OFFSET_Y_OFFSET_DEFAULT               0x00000000

/***************************************************************************
 *V0_CANVAS_X_OFFSET_R - Video Surface 0 Canvas Horizontal Offset For Right or Under Window in 3D mode
 ***************************************************************************/
/* CMP_0 :: V0_CANVAS_X_OFFSET_R :: reserved0 [31:13] */
#define BCHP_CMP_0_V0_CANVAS_X_OFFSET_R_reserved0_MASK             0xffffe000
#define BCHP_CMP_0_V0_CANVAS_X_OFFSET_R_reserved0_SHIFT            13

/* CMP_0 :: V0_CANVAS_X_OFFSET_R :: X_OFFSET [12:00] */
#define BCHP_CMP_0_V0_CANVAS_X_OFFSET_R_X_OFFSET_MASK              0x00001fff
#define BCHP_CMP_0_V0_CANVAS_X_OFFSET_R_X_OFFSET_SHIFT             0
#define BCHP_CMP_0_V0_CANVAS_X_OFFSET_R_X_OFFSET_DEFAULT           0x00000000

/***************************************************************************
 *V0_SURFACE_CTRL - Video Surface 0 Control
 ***************************************************************************/
/* CMP_0 :: V0_SURFACE_CTRL :: reserved0 [31:18] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_reserved0_MASK                  0xfffc0000
#define BCHP_CMP_0_V0_SURFACE_CTRL_reserved0_SHIFT                 18

/* CMP_0 :: V0_SURFACE_CTRL :: MA_COLOR_CONV_ENABLE [17:17] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_MA_COLOR_CONV_ENABLE_MASK       0x00020000
#define BCHP_CMP_0_V0_SURFACE_CTRL_MA_COLOR_CONV_ENABLE_SHIFT      17
#define BCHP_CMP_0_V0_SURFACE_CTRL_MA_COLOR_CONV_ENABLE_DEFAULT    0x00000000

/* CMP_0 :: V0_SURFACE_CTRL :: CONST_COLOR_ENABLE [16:16] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_CONST_COLOR_ENABLE_MASK         0x00010000
#define BCHP_CMP_0_V0_SURFACE_CTRL_CONST_COLOR_ENABLE_SHIFT        16
#define BCHP_CMP_0_V0_SURFACE_CTRL_CONST_COLOR_ENABLE_DEFAULT      0x00000000

/* CMP_0 :: V0_SURFACE_CTRL :: VWIN_ALPHA [15:08] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_VWIN_ALPHA_MASK                 0x0000ff00
#define BCHP_CMP_0_V0_SURFACE_CTRL_VWIN_ALPHA_SHIFT                8
#define BCHP_CMP_0_V0_SURFACE_CTRL_VWIN_ALPHA_DEFAULT              0x000000ff

/* CMP_0 :: V0_SURFACE_CTRL :: reserved_for_eco1 [07:07] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_reserved_for_eco1_MASK          0x00000080
#define BCHP_CMP_0_V0_SURFACE_CTRL_reserved_for_eco1_SHIFT         7
#define BCHP_CMP_0_V0_SURFACE_CTRL_reserved_for_eco1_DEFAULT       0x00000000

/* CMP_0 :: V0_SURFACE_CTRL :: DERING_EN [06:06] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_DERING_EN_MASK                  0x00000040
#define BCHP_CMP_0_V0_SURFACE_CTRL_DERING_EN_SHIFT                 6
#define BCHP_CMP_0_V0_SURFACE_CTRL_DERING_EN_DEFAULT               0x00000000
#define BCHP_CMP_0_V0_SURFACE_CTRL_DERING_EN_ENABLE                1
#define BCHP_CMP_0_V0_SURFACE_CTRL_DERING_EN_DISABLE               0

/* CMP_0 :: V0_SURFACE_CTRL :: UNBIASED_ROUND_ENABLE [05:05] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_UNBIASED_ROUND_ENABLE_MASK      0x00000020
#define BCHP_CMP_0_V0_SURFACE_CTRL_UNBIASED_ROUND_ENABLE_SHIFT     5
#define BCHP_CMP_0_V0_SURFACE_CTRL_UNBIASED_ROUND_ENABLE_DEFAULT   0x00000000

/* CMP_0 :: V0_SURFACE_CTRL :: COLOR_CONV_DEMO_ENABLE [04:04] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_DEMO_ENABLE_MASK     0x00000010
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_DEMO_ENABLE_SHIFT    4
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_DEMO_ENABLE_DEFAULT  0x00000000

/* CMP_0 :: V0_SURFACE_CTRL :: COLOR_CONV_ENABLE [03:03] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_ENABLE_MASK          0x00000008
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_ENABLE_SHIFT         3
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_ENABLE_DEFAULT       0x00000000

/* CMP_0 :: V0_SURFACE_CTRL :: FILT_CTRL [02:01] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_MASK                  0x00000006
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_SHIFT                 1
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_DEFAULT               0x00000000
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_LINEAR_INTERPOLATION  0
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_MULTI_TAPS_FILTERING  1
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_CHROMA_DUPLICATION    2
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_TEN_TAPS_FILTERING    3

/* CMP_0 :: V0_SURFACE_CTRL :: SURFACE_ENABLE [00:00] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_SURFACE_ENABLE_MASK             0x00000001
#define BCHP_CMP_0_V0_SURFACE_CTRL_SURFACE_ENABLE_SHIFT            0
#define BCHP_CMP_0_V0_SURFACE_CTRL_SURFACE_ENABLE_DEFAULT          0x00000000

/***************************************************************************
 *V0_BVB_IN_STATUS_CLEAR - Video Surface 0 BVB Input Status Clear
 ***************************************************************************/
/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_reserved0_MASK           0xffffffe0
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_reserved0_SHIFT          5

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_MASK        0x00000010
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_SHIFT       4
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_DEFAULT     0x00000000

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_MASK         0x00000008
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_SHIFT        3
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_DEFAULT      0x00000000

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_MASK        0x00000004
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_SHIFT       2
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_DEFAULT     0x00000000

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_LINE_MASK           0x00000002
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_LINE_SHIFT          1
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_LINE_DEFAULT        0x00000000

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_LINE_MASK          0x00000001
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_LINE_SHIFT         0
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_LINE_DEFAULT       0x00000000

/***************************************************************************
 *V0_BVB_IN_STATUS - Video Surface 0 BVB Input Status
 ***************************************************************************/
/* CMP_0 :: V0_BVB_IN_STATUS :: reserved0 [31:05] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_reserved0_MASK                 0xffffffe0
#define BCHP_CMP_0_V0_BVB_IN_STATUS_reserved0_SHIFT                5

/* CMP_0 :: V0_BVB_IN_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_MISSING_SYNC_MASK              0x00000010
#define BCHP_CMP_0_V0_BVB_IN_STATUS_MISSING_SYNC_SHIFT             4

/* CMP_0 :: V0_BVB_IN_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_LONG_SOURCE_MASK               0x00000008
#define BCHP_CMP_0_V0_BVB_IN_STATUS_LONG_SOURCE_SHIFT              3

/* CMP_0 :: V0_BVB_IN_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_SHORT_SOURCE_MASK              0x00000004
#define BCHP_CMP_0_V0_BVB_IN_STATUS_SHORT_SOURCE_SHIFT             2

/* CMP_0 :: V0_BVB_IN_STATUS :: LONG_LINE [01:01] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_LONG_LINE_MASK                 0x00000002
#define BCHP_CMP_0_V0_BVB_IN_STATUS_LONG_LINE_SHIFT                1

/* CMP_0 :: V0_BVB_IN_STATUS :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_SHORT_LINE_MASK                0x00000001
#define BCHP_CMP_0_V0_BVB_IN_STATUS_SHORT_LINE_SHIFT               0

/***************************************************************************
 *V0_CONST_COLOR - Video Surface 0 Constant Color Register
 ***************************************************************************/
/* CMP_0 :: V0_CONST_COLOR :: reserved0 [31:24] */
#define BCHP_CMP_0_V0_CONST_COLOR_reserved0_MASK                   0xff000000
#define BCHP_CMP_0_V0_CONST_COLOR_reserved0_SHIFT                  24

/* CMP_0 :: V0_CONST_COLOR :: Y [23:16] */
#define BCHP_CMP_0_V0_CONST_COLOR_Y_MASK                           0x00ff0000
#define BCHP_CMP_0_V0_CONST_COLOR_Y_SHIFT                          16
#define BCHP_CMP_0_V0_CONST_COLOR_Y_DEFAULT                        0x00000000

/* CMP_0 :: V0_CONST_COLOR :: CB [15:08] */
#define BCHP_CMP_0_V0_CONST_COLOR_CB_MASK                          0x0000ff00
#define BCHP_CMP_0_V0_CONST_COLOR_CB_SHIFT                         8
#define BCHP_CMP_0_V0_CONST_COLOR_CB_DEFAULT                       0x00000000

/* CMP_0 :: V0_CONST_COLOR :: CR [07:00] */
#define BCHP_CMP_0_V0_CONST_COLOR_CR_MASK                          0x000000ff
#define BCHP_CMP_0_V0_CONST_COLOR_CR_SHIFT                         0
#define BCHP_CMP_0_V0_CONST_COLOR_CR_DEFAULT                       0x00000000

/***************************************************************************
 *V0_CB_KEYING - Video Surface 0 Chroma (Blue) Key
 ***************************************************************************/
/* CMP_0 :: V0_CB_KEYING :: ENABLE [31:31] */
#define BCHP_CMP_0_V0_CB_KEYING_ENABLE_MASK                        0x80000000
#define BCHP_CMP_0_V0_CB_KEYING_ENABLE_SHIFT                       31
#define BCHP_CMP_0_V0_CB_KEYING_ENABLE_DEFAULT                     0x00000000

/* CMP_0 :: V0_CB_KEYING :: reserved0 [30:24] */
#define BCHP_CMP_0_V0_CB_KEYING_reserved0_MASK                     0x7f000000
#define BCHP_CMP_0_V0_CB_KEYING_reserved0_SHIFT                    24

/* CMP_0 :: V0_CB_KEYING :: C_MASK [23:16] */
#define BCHP_CMP_0_V0_CB_KEYING_C_MASK_MASK                        0x00ff0000
#define BCHP_CMP_0_V0_CB_KEYING_C_MASK_SHIFT                       16
#define BCHP_CMP_0_V0_CB_KEYING_C_MASK_DEFAULT                     0x00000000

/* CMP_0 :: V0_CB_KEYING :: C_HIGH [15:08] */
#define BCHP_CMP_0_V0_CB_KEYING_C_HIGH_MASK                        0x0000ff00
#define BCHP_CMP_0_V0_CB_KEYING_C_HIGH_SHIFT                       8
#define BCHP_CMP_0_V0_CB_KEYING_C_HIGH_DEFAULT                     0x000000ff

/* CMP_0 :: V0_CB_KEYING :: C_LOW [07:00] */
#define BCHP_CMP_0_V0_CB_KEYING_C_LOW_MASK                         0x000000ff
#define BCHP_CMP_0_V0_CB_KEYING_C_LOW_SHIFT                        0
#define BCHP_CMP_0_V0_CB_KEYING_C_LOW_DEFAULT                      0x00000000

/***************************************************************************
 *V0_CR_KEYING - Video Surface 0 Chroma (Red) Key
 ***************************************************************************/
/* CMP_0 :: V0_CR_KEYING :: ENABLE [31:31] */
#define BCHP_CMP_0_V0_CR_KEYING_ENABLE_MASK                        0x80000000
#define BCHP_CMP_0_V0_CR_KEYING_ENABLE_SHIFT                       31
#define BCHP_CMP_0_V0_CR_KEYING_ENABLE_DEFAULT                     0x00000000

/* CMP_0 :: V0_CR_KEYING :: reserved0 [30:24] */
#define BCHP_CMP_0_V0_CR_KEYING_reserved0_MASK                     0x7f000000
#define BCHP_CMP_0_V0_CR_KEYING_reserved0_SHIFT                    24

/* CMP_0 :: V0_CR_KEYING :: C_MASK [23:16] */
#define BCHP_CMP_0_V0_CR_KEYING_C_MASK_MASK                        0x00ff0000
#define BCHP_CMP_0_V0_CR_KEYING_C_MASK_SHIFT                       16
#define BCHP_CMP_0_V0_CR_KEYING_C_MASK_DEFAULT                     0x00000000

/* CMP_0 :: V0_CR_KEYING :: C_HIGH [15:08] */
#define BCHP_CMP_0_V0_CR_KEYING_C_HIGH_MASK                        0x0000ff00
#define BCHP_CMP_0_V0_CR_KEYING_C_HIGH_SHIFT                       8
#define BCHP_CMP_0_V0_CR_KEYING_C_HIGH_DEFAULT                     0x000000ff

/* CMP_0 :: V0_CR_KEYING :: C_LOW [07:00] */
#define BCHP_CMP_0_V0_CR_KEYING_C_LOW_MASK                         0x000000ff
#define BCHP_CMP_0_V0_CR_KEYING_C_LOW_SHIFT                        0
#define BCHP_CMP_0_V0_CR_KEYING_C_LOW_DEFAULT                      0x00000000

/***************************************************************************
 *V0_LUMA_KEYING - Video Surface 0 Luma Key
 ***************************************************************************/
/* CMP_0 :: V0_LUMA_KEYING :: ENABLE [31:31] */
#define BCHP_CMP_0_V0_LUMA_KEYING_ENABLE_MASK                      0x80000000
#define BCHP_CMP_0_V0_LUMA_KEYING_ENABLE_SHIFT                     31
#define BCHP_CMP_0_V0_LUMA_KEYING_ENABLE_DEFAULT                   0x00000000

/* CMP_0 :: V0_LUMA_KEYING :: reserved0 [30:24] */
#define BCHP_CMP_0_V0_LUMA_KEYING_reserved0_MASK                   0x7f000000
#define BCHP_CMP_0_V0_LUMA_KEYING_reserved0_SHIFT                  24

/* CMP_0 :: V0_LUMA_KEYING :: Y_MASK [23:16] */
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_MASK_MASK                      0x00ff0000
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_MASK_SHIFT                     16
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_MASK_DEFAULT                   0x00000000

/* CMP_0 :: V0_LUMA_KEYING :: Y_HIGH [15:08] */
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_HIGH_MASK                      0x0000ff00
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_HIGH_SHIFT                     8
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_HIGH_DEFAULT                   0x000000ff

/* CMP_0 :: V0_LUMA_KEYING :: Y_LOW [07:00] */
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_LOW_MASK                       0x000000ff
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_LOW_SHIFT                      0
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_LOW_DEFAULT                    0x00000000

/***************************************************************************
 *V0_RECT_CSC_INDEX_0 - Video Surface 0 rectangle CSC index 0
 ***************************************************************************/
/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT7 [31:28] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_MASK  0xf0000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_SHIFT 28
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT6 [27:24] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_MASK  0x0f000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_SHIFT 24
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT5 [23:20] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_MASK  0x00f00000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_SHIFT 20
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT4 [19:16] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_MASK  0x000f0000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_SHIFT 16
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT3 [15:12] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_MASK  0x0000f000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_SHIFT 12
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT2 [11:08] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_MASK  0x00000f00
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_SHIFT 8
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT1 [07:04] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_MASK  0x000000f0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_SHIFT 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT0 [03:00] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_MASK  0x0000000f
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_SHIFT 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_DISABLE 8

/***************************************************************************
 *V0_RECT_CSC_INDEX_1 - Video Surface 0 rectangle CSC index 1
 ***************************************************************************/
/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT15 [31:28] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_MASK 0xf0000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_SHIFT 28
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT14 [27:24] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_MASK 0x0f000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_SHIFT 24
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT13 [23:20] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_MASK 0x00f00000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_SHIFT 20
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT12 [19:16] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_MASK 0x000f0000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_SHIFT 16
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT11 [15:12] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_MASK 0x0000f000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_SHIFT 12
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT10 [11:08] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_MASK 0x00000f00
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_SHIFT 8
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT9 [07:04] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_MASK  0x000000f0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_SHIFT 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_DISABLE 8

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT8 [03:00] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_MASK  0x0000000f
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_SHIFT 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_DEFAULT 0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R0 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R5 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R6 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R7 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_DISABLE 8

/***************************************************************************
 *V0_RECT_COLOR - Video Surface 0 Rectangle Function Color Register
 ***************************************************************************/
/* CMP_0 :: V0_RECT_COLOR :: reserved0 [31:24] */
#define BCHP_CMP_0_V0_RECT_COLOR_reserved0_MASK                    0xff000000
#define BCHP_CMP_0_V0_RECT_COLOR_reserved0_SHIFT                   24

/* CMP_0 :: V0_RECT_COLOR :: Y [23:16] */
#define BCHP_CMP_0_V0_RECT_COLOR_Y_MASK                            0x00ff0000
#define BCHP_CMP_0_V0_RECT_COLOR_Y_SHIFT                           16
#define BCHP_CMP_0_V0_RECT_COLOR_Y_DEFAULT                         0x00000000

/* CMP_0 :: V0_RECT_COLOR :: CB [15:08] */
#define BCHP_CMP_0_V0_RECT_COLOR_CB_MASK                           0x0000ff00
#define BCHP_CMP_0_V0_RECT_COLOR_CB_SHIFT                          8
#define BCHP_CMP_0_V0_RECT_COLOR_CB_DEFAULT                        0x00000000

/* CMP_0 :: V0_RECT_COLOR :: CR [07:00] */
#define BCHP_CMP_0_V0_RECT_COLOR_CR_MASK                           0x000000ff
#define BCHP_CMP_0_V0_RECT_COLOR_CR_SHIFT                          0
#define BCHP_CMP_0_V0_RECT_COLOR_CR_DEFAULT                        0x00000000

/***************************************************************************
 *V0_RECT_TOP_CTRL - Video Surface 0 Top Level Rectangle Control for Mosaic or See Through.
 ***************************************************************************/
/* CMP_0 :: V0_RECT_TOP_CTRL :: RECT_ENABLE [31:31] */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_ENABLE_MASK               0x80000000
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_ENABLE_SHIFT              31
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_ENABLE_DEFAULT            0x00000000
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_ENABLE_DISABLE            0
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_ENABLE_ENABLE             1

/* CMP_0 :: V0_RECT_TOP_CTRL :: RECT_CONFIG [30:30] */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_CONFIG_MASK               0x40000000
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_CONFIG_SHIFT              30
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_CONFIG_DEFAULT            0x00000000
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_CONFIG_INSIDE             0
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_CONFIG_OUTSIDE            1

/* CMP_0 :: V0_RECT_TOP_CTRL :: RECT_COLOR_SRC [29:29] */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_COLOR_SRC_MASK            0x20000000
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_COLOR_SRC_SHIFT           29
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_COLOR_SRC_DEFAULT         0x00000000

/* CMP_0 :: V0_RECT_TOP_CTRL :: reserved0 [28:08] */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_reserved0_MASK                 0x1fffff00
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_reserved0_SHIFT                8

/* CMP_0 :: V0_RECT_TOP_CTRL :: RECT_KEY_VALUE [07:00] */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_KEY_VALUE_MASK            0x000000ff
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_KEY_VALUE_SHIFT           0
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_KEY_VALUE_DEFAULT         0x00000000

/***************************************************************************
 *V0_RECT_ENABLE_MASK - Video Surface 0 Rectangle Function Enable Mask
 ***************************************************************************/
/* CMP_0 :: V0_RECT_ENABLE_MASK :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK_reserved0_MASK              0xffff0000
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK_reserved0_SHIFT             16

/* CMP_0 :: V0_RECT_ENABLE_MASK :: RECT_ENABLE_MASK [15:00] */
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK_RECT_ENABLE_MASK_MASK       0x0000ffff
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK_RECT_ENABLE_MASK_SHIFT      0
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK_RECT_ENABLE_MASK_DEFAULT    0x00000000

/***************************************************************************
 *V0_RECT_SIZE%i - Rectangle Vertical and Horizontal Size.
 ***************************************************************************/
#define BCHP_CMP_0_V0_RECT_SIZEi_ARRAY_BASE                        0x0002b250
#define BCHP_CMP_0_V0_RECT_SIZEi_ARRAY_START                       0
#define BCHP_CMP_0_V0_RECT_SIZEi_ARRAY_END                         15
#define BCHP_CMP_0_V0_RECT_SIZEi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *V0_RECT_SIZE%i - Rectangle Vertical and Horizontal Size.
 ***************************************************************************/
/* CMP_0 :: V0_RECT_SIZEi :: reserved0 [31:29] */
#define BCHP_CMP_0_V0_RECT_SIZEi_reserved0_MASK                    0xe0000000
#define BCHP_CMP_0_V0_RECT_SIZEi_reserved0_SHIFT                   29

/* CMP_0 :: V0_RECT_SIZEi :: HSIZE [28:16] */
#define BCHP_CMP_0_V0_RECT_SIZEi_HSIZE_MASK                        0x1fff0000
#define BCHP_CMP_0_V0_RECT_SIZEi_HSIZE_SHIFT                       16
#define BCHP_CMP_0_V0_RECT_SIZEi_HSIZE_DEFAULT                     0x00000000

/* CMP_0 :: V0_RECT_SIZEi :: reserved1 [15:12] */
#define BCHP_CMP_0_V0_RECT_SIZEi_reserved1_MASK                    0x0000f000
#define BCHP_CMP_0_V0_RECT_SIZEi_reserved1_SHIFT                   12

/* CMP_0 :: V0_RECT_SIZEi :: VSIZE [11:00] */
#define BCHP_CMP_0_V0_RECT_SIZEi_VSIZE_MASK                        0x00000fff
#define BCHP_CMP_0_V0_RECT_SIZEi_VSIZE_SHIFT                       0
#define BCHP_CMP_0_V0_RECT_SIZEi_VSIZE_DEFAULT                     0x00000000


/***************************************************************************
 *V0_RECT_OFFSET%i - Rectangle Starting Point Offset from Surface Origin.
 ***************************************************************************/
#define BCHP_CMP_0_V0_RECT_OFFSETi_ARRAY_BASE                      0x0002b290
#define BCHP_CMP_0_V0_RECT_OFFSETi_ARRAY_START                     0
#define BCHP_CMP_0_V0_RECT_OFFSETi_ARRAY_END                       15
#define BCHP_CMP_0_V0_RECT_OFFSETi_ARRAY_ELEMENT_SIZE              32

/***************************************************************************
 *V0_RECT_OFFSET%i - Rectangle Starting Point Offset from Surface Origin.
 ***************************************************************************/
/* CMP_0 :: V0_RECT_OFFSETi :: reserved0 [31:29] */
#define BCHP_CMP_0_V0_RECT_OFFSETi_reserved0_MASK                  0xe0000000
#define BCHP_CMP_0_V0_RECT_OFFSETi_reserved0_SHIFT                 29

/* CMP_0 :: V0_RECT_OFFSETi :: X_OFFSET [28:16] */
#define BCHP_CMP_0_V0_RECT_OFFSETi_X_OFFSET_MASK                   0x1fff0000
#define BCHP_CMP_0_V0_RECT_OFFSETi_X_OFFSET_SHIFT                  16
#define BCHP_CMP_0_V0_RECT_OFFSETi_X_OFFSET_DEFAULT                0x00000000

/* CMP_0 :: V0_RECT_OFFSETi :: reserved1 [15:12] */
#define BCHP_CMP_0_V0_RECT_OFFSETi_reserved1_MASK                  0x0000f000
#define BCHP_CMP_0_V0_RECT_OFFSETi_reserved1_SHIFT                 12

/* CMP_0 :: V0_RECT_OFFSETi :: Y_OFFSET [11:00] */
#define BCHP_CMP_0_V0_RECT_OFFSETi_Y_OFFSET_MASK                   0x00000fff
#define BCHP_CMP_0_V0_RECT_OFFSETi_Y_OFFSET_SHIFT                  0
#define BCHP_CMP_0_V0_RECT_OFFSETi_Y_OFFSET_DEFAULT                0x00000000


/***************************************************************************
 *V0_NL_CSC_CTRL - Video Surface 0 Nonconstant Luminance CSC Control (NOT available, replaced by HDR)
 ***************************************************************************/
/* CMP_0 :: V0_NL_CSC_CTRL :: reserved0 [31:30] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_reserved0_MASK                   0xc0000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_reserved0_SHIFT                  30

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_CONV_R5 [29:27] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R5_MASK                 0x38000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R5_SHIFT                27
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R5_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R5_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R5_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R5_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R5_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R5_2020_RGB_2_709_RGB   4

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_CONV_R4 [26:24] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R4_MASK                 0x07000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R4_SHIFT                24
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R4_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R4_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R4_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R4_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R4_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R4_2020_RGB_2_709_RGB   4

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_CONV_R3 [23:21] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R3_MASK                 0x00e00000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R3_SHIFT                21
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R3_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R3_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R3_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R3_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R3_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R3_2020_RGB_2_709_RGB   4

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_CONV_R2 [20:18] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R2_MASK                 0x001c0000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R2_SHIFT                18
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R2_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R2_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R2_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R2_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R2_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R2_2020_RGB_2_709_RGB   4

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_CONV_R1 [17:15] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R1_MASK                 0x00038000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R1_SHIFT                15
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R1_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R1_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R1_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R1_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R1_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R1_2020_RGB_2_709_RGB   4

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_CONV_R0 [14:12] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R0_MASK                 0x00007000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R0_SHIFT                12
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R0_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R0_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R0_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R0_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R0_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_CONV_R0_2020_RGB_2_709_RGB   4

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_XVYCC_R5 [11:11] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R5_MASK                0x00000800
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R5_SHIFT               11
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R5_DEFAULT             0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R5_NOT_XVYCC           0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R5_XVYCC               1

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_XVYCC_R4 [10:10] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R4_MASK                0x00000400
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R4_SHIFT               10
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R4_DEFAULT             0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R4_NOT_XVYCC           0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R4_XVYCC               1

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_XVYCC_R3 [09:09] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R3_MASK                0x00000200
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R3_SHIFT               9
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R3_DEFAULT             0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R3_NOT_XVYCC           0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R3_XVYCC               1

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_XVYCC_R2 [08:08] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R2_MASK                0x00000100
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R2_SHIFT               8
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R2_DEFAULT             0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R2_NOT_XVYCC           0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R2_XVYCC               1

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_XVYCC_R1 [07:07] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R1_MASK                0x00000080
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R1_SHIFT               7
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R1_DEFAULT             0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R1_NOT_XVYCC           0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R1_XVYCC               1

/* CMP_0 :: V0_NL_CSC_CTRL :: SEL_XVYCC_R0 [06:06] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R0_MASK                0x00000040
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R0_SHIFT               6
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R0_DEFAULT             0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R0_NOT_XVYCC           0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_SEL_XVYCC_R0_XVYCC               1

/* CMP_0 :: V0_NL_CSC_CTRL :: NL_CSC_R5 [05:05] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R5_MASK                   0x00000020
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R5_SHIFT                  5
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R5_DEFAULT                0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R5_BYPASS                 0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R5_ENABLE                 1

/* CMP_0 :: V0_NL_CSC_CTRL :: NL_CSC_R4 [04:04] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R4_MASK                   0x00000010
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R4_SHIFT                  4
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R4_DEFAULT                0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R4_BYPASS                 0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R4_ENABLE                 1

/* CMP_0 :: V0_NL_CSC_CTRL :: NL_CSC_R3 [03:03] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R3_MASK                   0x00000008
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R3_SHIFT                  3
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R3_DEFAULT                0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R3_BYPASS                 0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R3_ENABLE                 1

/* CMP_0 :: V0_NL_CSC_CTRL :: NL_CSC_R2 [02:02] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R2_MASK                   0x00000004
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R2_SHIFT                  2
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R2_DEFAULT                0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R2_BYPASS                 0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R2_ENABLE                 1

/* CMP_0 :: V0_NL_CSC_CTRL :: NL_CSC_R1 [01:01] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R1_MASK                   0x00000002
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R1_SHIFT                  1
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R1_DEFAULT                0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R1_BYPASS                 0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R1_ENABLE                 1

/* CMP_0 :: V0_NL_CSC_CTRL :: NL_CSC_R0 [00:00] */
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R0_MASK                   0x00000001
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R0_SHIFT                  0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R0_DEFAULT                0x00000000
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R0_BYPASS                 0
#define BCHP_CMP_0_V0_NL_CSC_CTRL_NL_CSC_R0_ENABLE                 1

/***************************************************************************
 *V0_REV_CCA_CTRL - Video Surface 0 Reverse CCA Control (NOT available, replaced by HDR)
 ***************************************************************************/
/* CMP_0 :: V0_REV_CCA_CTRL :: reserved0 [31:06] */
#define BCHP_CMP_0_V0_REV_CCA_CTRL_reserved0_MASK                  0xffffffc0
#define BCHP_CMP_0_V0_REV_CCA_CTRL_reserved0_SHIFT                 6

/* CMP_0 :: V0_REV_CCA_CTRL :: SEL_REV_CCA_R5 [05:05] */
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R5_MASK             0x00000020
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R5_SHIFT            5
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R5_DEFAULT          0x00000000
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R5_DISABLE          0
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R5_ENABLE           1

/* CMP_0 :: V0_REV_CCA_CTRL :: SEL_REV_CCA_R4 [04:04] */
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R4_MASK             0x00000010
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R4_SHIFT            4
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R4_DEFAULT          0x00000000
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R4_DISABLE          0
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R4_ENABLE           1

/* CMP_0 :: V0_REV_CCA_CTRL :: SEL_REV_CCA_R3 [03:03] */
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R3_MASK             0x00000008
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R3_SHIFT            3
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R3_DEFAULT          0x00000000
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R3_DISABLE          0
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R3_ENABLE           1

/* CMP_0 :: V0_REV_CCA_CTRL :: SEL_REV_CCA_R2 [02:02] */
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R2_MASK             0x00000004
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R2_SHIFT            2
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R2_DEFAULT          0x00000000
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R2_DISABLE          0
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R2_ENABLE           1

/* CMP_0 :: V0_REV_CCA_CTRL :: SEL_REV_CCA_R1 [01:01] */
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R1_MASK             0x00000002
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R1_SHIFT            1
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R1_DEFAULT          0x00000000
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R1_DISABLE          0
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R1_ENABLE           1

/* CMP_0 :: V0_REV_CCA_CTRL :: SEL_REV_CCA_R0 [00:00] */
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R0_MASK             0x00000001
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R0_SHIFT            0
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R0_DEFAULT          0x00000000
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R0_DISABLE          0
#define BCHP_CMP_0_V0_REV_CCA_CTRL_SEL_REV_CCA_R0_ENABLE           1

/***************************************************************************
 *V0_R0_MC_COEFF_LSHF - Video Surface 0 Color Matrix C R0 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V0_R0_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V0_R0_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V0_R0_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V0_R0_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V0_R0_MC_COEFF_C00 - Video Surface 0 Color Matrix C R0 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R0_MC_COEFF_C01 - Video Surface 0 Color Matrix C R0 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R0_MC_COEFF_C02 - Video Surface 0 Color Matrix C R0 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R0_MC_COEFF_C03 - Video Surface 0 Color Matrix C R0 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R0_MC_COEFF_C10 - Video Surface 0 Color Matrix C R0 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R0_MC_COEFF_C11 - Video Surface 0 Color Matrix C R0 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R0_MC_COEFF_C12 - Video Surface 0 Color Matrix C R0 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R0_MC_COEFF_C13 - Video Surface 0 Color Matrix C R0 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R0_MC_COEFF_C20 - Video Surface 0 Color Matrix C R0 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R0_MC_COEFF_C21 - Video Surface 0 Color Matrix C R0 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R0_MC_COEFF_C22 - Video Surface 0 Color Matrix C R0 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R0_MC_COEFF_C23 - Video Surface 0 Color Matrix C R0 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_LSHF - Video Surface 0 Color Matrix C R1 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V0_R1_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V0_R1_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V0_R1_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V0_R1_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_C00 - Video Surface 0 Color Matrix C R1 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R1_MC_COEFF_C01 - Video Surface 0 Color Matrix C R1 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_C02 - Video Surface 0 Color Matrix C R1 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_C03 - Video Surface 0 Color Matrix C R1 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_C10 - Video Surface 0 Color Matrix C R1 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_C11 - Video Surface 0 Color Matrix C R1 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R1_MC_COEFF_C12 - Video Surface 0 Color Matrix C R1 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_C13 - Video Surface 0 Color Matrix C R1 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_C20 - Video Surface 0 Color Matrix C R1 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_C21 - Video Surface 0 Color Matrix C R1 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R1_MC_COEFF_C22 - Video Surface 0 Color Matrix C R1 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R1_MC_COEFF_C23 - Video Surface 0 Color Matrix C R1 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_LSHF - Video Surface 0 Color Matrix C R2 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V0_R2_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V0_R2_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V0_R2_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V0_R2_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_C00 - Video Surface 0 Color Matrix C R2 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R2_MC_COEFF_C01 - Video Surface 0 Color Matrix C R2 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_C02 - Video Surface 0 Color Matrix C R2 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_C03 - Video Surface 0 Color Matrix C R2 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_C10 - Video Surface 0 Color Matrix C R2 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_C11 - Video Surface 0 Color Matrix C R2 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R2_MC_COEFF_C12 - Video Surface 0 Color Matrix C R2 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_C13 - Video Surface 0 Color Matrix C R2 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_C20 - Video Surface 0 Color Matrix C R2 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_C21 - Video Surface 0 Color Matrix C R2 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R2_MC_COEFF_C22 - Video Surface 0 Color Matrix C R2 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R2_MC_COEFF_C23 - Video Surface 0 Color Matrix C R2 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_LSHF - Video Surface 0 Color Matrix C R3 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V0_R3_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V0_R3_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V0_R3_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V0_R3_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_C00 - Video Surface 0 Color Matrix C R3 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R3_MC_COEFF_C01 - Video Surface 0 Color Matrix C R3 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_C02 - Video Surface 0 Color Matrix C R3 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_C03 - Video Surface 0 Color Matrix C R3 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_C10 - Video Surface 0 Color Matrix C R3 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_C11 - Video Surface 0 Color Matrix C R3 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R3_MC_COEFF_C12 - Video Surface 0 Color Matrix C R3 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_C13 - Video Surface 0 Color Matrix C R3 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_C20 - Video Surface 0 Color Matrix C R3 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_C21 - Video Surface 0 Color Matrix C R3 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R3_MC_COEFF_C22 - Video Surface 0 Color Matrix C R3 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R3_MC_COEFF_C23 - Video Surface 0 Color Matrix C R3 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_LSHF - Video Surface 0 Color Matrix C R4 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V0_R4_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V0_R4_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V0_R4_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V0_R4_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_C00 - Video Surface 0 Color Matrix C R4 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R4_MC_COEFF_C01 - Video Surface 0 Color Matrix C R4 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_C02 - Video Surface 0 Color Matrix C R4 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_C03 - Video Surface 0 Color Matrix C R4 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_C10 - Video Surface 0 Color Matrix C R4 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_C11 - Video Surface 0 Color Matrix C R4 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R4_MC_COEFF_C12 - Video Surface 0 Color Matrix C R4 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_C13 - Video Surface 0 Color Matrix C R4 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_C20 - Video Surface 0 Color Matrix C R4 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_C21 - Video Surface 0 Color Matrix C R4 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R4_MC_COEFF_C22 - Video Surface 0 Color Matrix C R4 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R4_MC_COEFF_C23 - Video Surface 0 Color Matrix C R4 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_LSHF - Video Surface 0 Color Matrix C R5 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V0_R5_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V0_R5_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V0_R5_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V0_R5_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_C00 - Video Surface 0 Color Matrix C R5 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R5_MC_COEFF_C01 - Video Surface 0 Color Matrix C R5 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_C02 - Video Surface 0 Color Matrix C R5 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_C03 - Video Surface 0 Color Matrix C R5 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_C10 - Video Surface 0 Color Matrix C R5 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_C11 - Video Surface 0 Color Matrix C R5 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R5_MC_COEFF_C12 - Video Surface 0 Color Matrix C R5 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_C13 - Video Surface 0 Color Matrix C R5 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_C20 - Video Surface 0 Color Matrix C R5 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_C21 - Video Surface 0 Color Matrix C R5 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R5_MC_COEFF_C22 - Video Surface 0 Color Matrix C R5 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R5_MC_COEFF_C23 - Video Surface 0 Color Matrix C R5 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R5_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R5_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R5_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R5_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R5_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R5_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_LSHF - Video Surface 0 Color Matrix C R6 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V0_R6_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V0_R6_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V0_R6_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V0_R6_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_C00 - Video Surface 0 Color Matrix C R6 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R6_MC_COEFF_C01 - Video Surface 0 Color Matrix C R6 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_C02 - Video Surface 0 Color Matrix C R6 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_C03 - Video Surface 0 Color Matrix C R6 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_C10 - Video Surface 0 Color Matrix C R6 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_C11 - Video Surface 0 Color Matrix C R6 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R6_MC_COEFF_C12 - Video Surface 0 Color Matrix C R6 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_C13 - Video Surface 0 Color Matrix C R6 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_C20 - Video Surface 0 Color Matrix C R6 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_C21 - Video Surface 0 Color Matrix C R6 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R6_MC_COEFF_C22 - Video Surface 0 Color Matrix C R6 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R6_MC_COEFF_C23 - Video Surface 0 Color Matrix C R6 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R6_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R6_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R6_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R6_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R6_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R6_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_LSHF - Video Surface 0 Color Matrix C R7 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V0_R7_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V0_R7_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V0_R7_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V0_R7_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_C00 - Video Surface 0 Color Matrix C R7 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R7_MC_COEFF_C01 - Video Surface 0 Color Matrix C R7 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_C02 - Video Surface 0 Color Matrix C R7 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_C03 - Video Surface 0 Color Matrix C R7 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_C10 - Video Surface 0 Color Matrix C R7 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_C11 - Video Surface 0 Color Matrix C R7 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R7_MC_COEFF_C12 - Video Surface 0 Color Matrix C R7 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_C13 - Video Surface 0 Color Matrix C R7 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_C20 - Video Surface 0 Color Matrix C R7 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_C21 - Video Surface 0 Color Matrix C R7 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V0_R7_MC_COEFF_C22 - Video Surface 0 Color Matrix C R7 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V0_R7_MC_COEFF_C23 - Video Surface 0 Color Matrix C R7 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R7_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R7_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R7_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R7_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R7_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V0_R7_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V0_CSC_DITHER_CTRL - Video Surface 0 Color Matrix C Dither CTRL
 ***************************************************************************/
/* CMP_0 :: V0_CSC_DITHER_CTRL :: MODE [31:30] */
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_MODE_MASK                    0xc0000000
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_MODE_SHIFT                   30
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_MODE_DEFAULT                 0x00000000
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_MODE_ROUNDING                0
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_MODE_TRUNCATE                1
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_MODE_DITHER                  2

/* CMP_0 :: V0_CSC_DITHER_CTRL :: OFFSET_CH2 [29:25] */
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_OFFSET_CH2_MASK              0x3e000000
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_OFFSET_CH2_SHIFT             25
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_OFFSET_CH2_DEFAULT           0x00000001

/* CMP_0 :: V0_CSC_DITHER_CTRL :: SCALE_CH2 [24:20] */
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_SCALE_CH2_MASK               0x01f00000
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_SCALE_CH2_SHIFT              20
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_SCALE_CH2_DEFAULT            0x00000000

/* CMP_0 :: V0_CSC_DITHER_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_OFFSET_CH1_MASK              0x000f8000
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_OFFSET_CH1_SHIFT             15
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_OFFSET_CH1_DEFAULT           0x00000001

/* CMP_0 :: V0_CSC_DITHER_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_SCALE_CH1_MASK               0x00007c00
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_SCALE_CH1_SHIFT              10
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_SCALE_CH1_DEFAULT            0x00000000

/* CMP_0 :: V0_CSC_DITHER_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_OFFSET_CH0_MASK              0x000003e0
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_OFFSET_CH0_SHIFT             5
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_OFFSET_CH0_DEFAULT           0x00000001

/* CMP_0 :: V0_CSC_DITHER_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_SCALE_CH0_MASK               0x0000001f
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_SCALE_CH0_SHIFT              0
#define BCHP_CMP_0_V0_CSC_DITHER_CTRL_SCALE_CH0_DEFAULT            0x00000000

/***************************************************************************
 *V0_CSC_DITHER_LFSR_INIT - Video Surface 0 Color Matrix C Dither LFSR Init value and control
 ***************************************************************************/
/* CMP_0 :: V0_CSC_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_reserved0_MASK          0xffc00000
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_reserved0_SHIFT         22

/* CMP_0 :: V0_CSC_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_SEQ_MASK                0x00300000
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_SEQ_SHIFT               20
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_SEQ_DEFAULT             0x00000003
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_SEQ_ONCE                0
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP        1
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP       2
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_SEQ_NEVER               3

/* CMP_0 :: V0_CSC_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_VALUE_MASK              0x000fffff
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_VALUE_SHIFT             0
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_INIT_VALUE_DEFAULT           0x00000000

/***************************************************************************
 *V0_CSC_DITHER_LFSR_CTRL - Video Surface 0 Color Matrix C Dither LFSR control
 ***************************************************************************/
/* CMP_0 :: V0_CSC_DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_reserved0_MASK          0xfffff800
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_reserved0_SHIFT         11

/* CMP_0 :: V0_CSC_DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_MASK                 0x00000700
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_SHIFT                8
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_ZERO                 0
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_B12                  1
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_B13                  2
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_B14                  3
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_B15                  4
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_B16                  5
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_B17                  6
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T2_B18                  7

/* CMP_0 :: V0_CSC_DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_reserved1_MASK          0x00000080
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_reserved1_SHIFT         7

/* CMP_0 :: V0_CSC_DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_MASK                 0x00000070
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_SHIFT                4
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_ZERO                 0
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_B8                   1
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_B9                   2
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_B10                  3
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_B11                  4
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_B12                  5
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_B13                  6
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T1_B14                  7

/* CMP_0 :: V0_CSC_DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_reserved2_MASK          0x00000008
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_reserved2_SHIFT         3

/* CMP_0 :: V0_CSC_DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_MASK                 0x00000007
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_SHIFT                0
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_B2                   0
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_B3                   1
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_B4                   2
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_B6                   3
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_B7                   4
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_B8                   5
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_B9                   6
#define BCHP_CMP_0_V0_CSC_DITHER_LFSR_CTRL_T0_B10                  7

/***************************************************************************
 *V0_IN_DITHER_422_CTRL - Video Surface 0 In Dither CTRL (10 to 8 bits conversion)
 ***************************************************************************/
/* CMP_0 :: V0_IN_DITHER_422_CTRL :: MODE [31:30] */
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_MODE_MASK                 0xc0000000
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_MODE_SHIFT                30
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_MODE_DEFAULT              0x00000000
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_MODE_ROUNDING             0
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_MODE_TRUNCATE             1
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_MODE_DITHER               2

/* CMP_0 :: V0_IN_DITHER_422_CTRL :: reserved0 [29:20] */
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_reserved0_MASK            0x3ff00000
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_reserved0_SHIFT           20

/* CMP_0 :: V0_IN_DITHER_422_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_OFFSET_CH1_MASK           0x000f8000
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_OFFSET_CH1_SHIFT          15
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_OFFSET_CH1_DEFAULT        0x00000001

/* CMP_0 :: V0_IN_DITHER_422_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_SCALE_CH1_MASK            0x00007c00
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_SCALE_CH1_SHIFT           10
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_SCALE_CH1_DEFAULT         0x00000000

/* CMP_0 :: V0_IN_DITHER_422_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_OFFSET_CH0_MASK           0x000003e0
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_OFFSET_CH0_SHIFT          5
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_OFFSET_CH0_DEFAULT        0x00000001

/* CMP_0 :: V0_IN_DITHER_422_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_SCALE_CH0_MASK            0x0000001f
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_SCALE_CH0_SHIFT           0
#define BCHP_CMP_0_V0_IN_DITHER_422_CTRL_SCALE_CH0_DEFAULT         0x00000000

/***************************************************************************
 *V0_IN_DITHER_LFSR_INIT - Video Surface 0 Input Dither LFSR Init value and control (10 to 8 bits conversion)
 ***************************************************************************/
/* CMP_0 :: V0_IN_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_reserved0_MASK           0xffc00000
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_reserved0_SHIFT          22

/* CMP_0 :: V0_IN_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_SEQ_MASK                 0x00300000
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_SEQ_SHIFT                20
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_SEQ_DEFAULT              0x00000003
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_SEQ_ONCE                 0
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP         1
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP        2
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_SEQ_NEVER                3

/* CMP_0 :: V0_IN_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_VALUE_MASK               0x000fffff
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_VALUE_SHIFT              0
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_INIT_VALUE_DEFAULT            0x00000000

/***************************************************************************
 *V0_IN_DITHER_LFSR_CTRL - Video Surface 0 Input Dither LFSR control (10 to 8 bits conversion)
 ***************************************************************************/
/* CMP_0 :: V0_IN_DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_reserved0_MASK           0xfffff800
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_reserved0_SHIFT          11

/* CMP_0 :: V0_IN_DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_MASK                  0x00000700
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_SHIFT                 8
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_DEFAULT               0x00000000
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_ZERO                  0
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_B12                   1
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_B13                   2
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_B14                   3
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_B15                   4
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_B16                   5
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_B17                   6
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T2_B18                   7

/* CMP_0 :: V0_IN_DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_reserved1_MASK           0x00000080
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_reserved1_SHIFT          7

/* CMP_0 :: V0_IN_DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_MASK                  0x00000070
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_SHIFT                 4
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_DEFAULT               0x00000000
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_ZERO                  0
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_B8                    1
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_B9                    2
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_B10                   3
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_B11                   4
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_B12                   5
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_B13                   6
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T1_B14                   7

/* CMP_0 :: V0_IN_DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_reserved2_MASK           0x00000008
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_reserved2_SHIFT          3

/* CMP_0 :: V0_IN_DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_MASK                  0x00000007
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_SHIFT                 0
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_DEFAULT               0x00000000
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_B2                    0
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_B3                    1
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_B4                    2
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_B6                    3
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_B7                    4
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_B8                    5
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_B9                    6
#define BCHP_CMP_0_V0_IN_DITHER_LFSR_CTRL_T0_B10                   7

/***************************************************************************
 *V1_SURFACE_SIZE - Video Surface 1 Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: V1_SURFACE_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_0_V1_SURFACE_SIZE_reserved0_MASK                  0xe0000000
#define BCHP_CMP_0_V1_SURFACE_SIZE_reserved0_SHIFT                 29

/* CMP_0 :: V1_SURFACE_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_0_V1_SURFACE_SIZE_HSIZE_MASK                      0x1fff0000
#define BCHP_CMP_0_V1_SURFACE_SIZE_HSIZE_SHIFT                     16
#define BCHP_CMP_0_V1_SURFACE_SIZE_HSIZE_DEFAULT                   0x00000000

/* CMP_0 :: V1_SURFACE_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_0_V1_SURFACE_SIZE_reserved1_MASK                  0x0000f000
#define BCHP_CMP_0_V1_SURFACE_SIZE_reserved1_SHIFT                 12

/* CMP_0 :: V1_SURFACE_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_0_V1_SURFACE_SIZE_VSIZE_MASK                      0x00000fff
#define BCHP_CMP_0_V1_SURFACE_SIZE_VSIZE_SHIFT                     0
#define BCHP_CMP_0_V1_SURFACE_SIZE_VSIZE_DEFAULT                   0x00000000

/***************************************************************************
 *V1_SURFACE_OFFSET - Video Surface 1 Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: V1_SURFACE_OFFSET :: reserved0 [31:29] */
#define BCHP_CMP_0_V1_SURFACE_OFFSET_reserved0_MASK                0xe0000000
#define BCHP_CMP_0_V1_SURFACE_OFFSET_reserved0_SHIFT               29

/* CMP_0 :: V1_SURFACE_OFFSET :: X_OFFSET [28:16] */
#define BCHP_CMP_0_V1_SURFACE_OFFSET_X_OFFSET_MASK                 0x1fff0000
#define BCHP_CMP_0_V1_SURFACE_OFFSET_X_OFFSET_SHIFT                16
#define BCHP_CMP_0_V1_SURFACE_OFFSET_X_OFFSET_DEFAULT              0x00000000

/* CMP_0 :: V1_SURFACE_OFFSET :: reserved1 [15:12] */
#define BCHP_CMP_0_V1_SURFACE_OFFSET_reserved1_MASK                0x0000f000
#define BCHP_CMP_0_V1_SURFACE_OFFSET_reserved1_SHIFT               12

/* CMP_0 :: V1_SURFACE_OFFSET :: Y_OFFSET [11:00] */
#define BCHP_CMP_0_V1_SURFACE_OFFSET_Y_OFFSET_MASK                 0x00000fff
#define BCHP_CMP_0_V1_SURFACE_OFFSET_Y_OFFSET_SHIFT                0
#define BCHP_CMP_0_V1_SURFACE_OFFSET_Y_OFFSET_DEFAULT              0x00000000

/***************************************************************************
 *V1_DISPLAY_SIZE - Video Surface 1 Display Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: V1_DISPLAY_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_0_V1_DISPLAY_SIZE_reserved0_MASK                  0xe0000000
#define BCHP_CMP_0_V1_DISPLAY_SIZE_reserved0_SHIFT                 29

/* CMP_0 :: V1_DISPLAY_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_0_V1_DISPLAY_SIZE_HSIZE_MASK                      0x1fff0000
#define BCHP_CMP_0_V1_DISPLAY_SIZE_HSIZE_SHIFT                     16
#define BCHP_CMP_0_V1_DISPLAY_SIZE_HSIZE_DEFAULT                   0x00000000

/* CMP_0 :: V1_DISPLAY_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_0_V1_DISPLAY_SIZE_reserved1_MASK                  0x0000f000
#define BCHP_CMP_0_V1_DISPLAY_SIZE_reserved1_SHIFT                 12

/* CMP_0 :: V1_DISPLAY_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_0_V1_DISPLAY_SIZE_VSIZE_MASK                      0x00000fff
#define BCHP_CMP_0_V1_DISPLAY_SIZE_VSIZE_SHIFT                     0
#define BCHP_CMP_0_V1_DISPLAY_SIZE_VSIZE_DEFAULT                   0x00000000

/***************************************************************************
 *V1_CANVAS_OFFSET - Video Surface 1 Canvas Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: V1_CANVAS_OFFSET :: reserved0 [31:29] */
#define BCHP_CMP_0_V1_CANVAS_OFFSET_reserved0_MASK                 0xe0000000
#define BCHP_CMP_0_V1_CANVAS_OFFSET_reserved0_SHIFT                29

/* CMP_0 :: V1_CANVAS_OFFSET :: X_OFFSET [28:16] */
#define BCHP_CMP_0_V1_CANVAS_OFFSET_X_OFFSET_MASK                  0x1fff0000
#define BCHP_CMP_0_V1_CANVAS_OFFSET_X_OFFSET_SHIFT                 16
#define BCHP_CMP_0_V1_CANVAS_OFFSET_X_OFFSET_DEFAULT               0x00000000

/* CMP_0 :: V1_CANVAS_OFFSET :: reserved1 [15:12] */
#define BCHP_CMP_0_V1_CANVAS_OFFSET_reserved1_MASK                 0x0000f000
#define BCHP_CMP_0_V1_CANVAS_OFFSET_reserved1_SHIFT                12

/* CMP_0 :: V1_CANVAS_OFFSET :: Y_OFFSET [11:00] */
#define BCHP_CMP_0_V1_CANVAS_OFFSET_Y_OFFSET_MASK                  0x00000fff
#define BCHP_CMP_0_V1_CANVAS_OFFSET_Y_OFFSET_SHIFT                 0
#define BCHP_CMP_0_V1_CANVAS_OFFSET_Y_OFFSET_DEFAULT               0x00000000

/***************************************************************************
 *V1_CANVAS_X_OFFSET_R - Video Surface 1 Canvas Horizontal Offset For Right or Under Window in 3D mode
 ***************************************************************************/
/* CMP_0 :: V1_CANVAS_X_OFFSET_R :: reserved0 [31:13] */
#define BCHP_CMP_0_V1_CANVAS_X_OFFSET_R_reserved0_MASK             0xffffe000
#define BCHP_CMP_0_V1_CANVAS_X_OFFSET_R_reserved0_SHIFT            13

/* CMP_0 :: V1_CANVAS_X_OFFSET_R :: X_OFFSET [12:00] */
#define BCHP_CMP_0_V1_CANVAS_X_OFFSET_R_X_OFFSET_MASK              0x00001fff
#define BCHP_CMP_0_V1_CANVAS_X_OFFSET_R_X_OFFSET_SHIFT             0
#define BCHP_CMP_0_V1_CANVAS_X_OFFSET_R_X_OFFSET_DEFAULT           0x00000000

/***************************************************************************
 *V1_SURFACE_CTRL - Video Surface 1 Control
 ***************************************************************************/
/* CMP_0 :: V1_SURFACE_CTRL :: reserved0 [31:18] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_reserved0_MASK                  0xfffc0000
#define BCHP_CMP_0_V1_SURFACE_CTRL_reserved0_SHIFT                 18

/* CMP_0 :: V1_SURFACE_CTRL :: MA_COLOR_CONV_ENABLE [17:17] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_MA_COLOR_CONV_ENABLE_MASK       0x00020000
#define BCHP_CMP_0_V1_SURFACE_CTRL_MA_COLOR_CONV_ENABLE_SHIFT      17
#define BCHP_CMP_0_V1_SURFACE_CTRL_MA_COLOR_CONV_ENABLE_DEFAULT    0x00000000

/* CMP_0 :: V1_SURFACE_CTRL :: CONST_COLOR_ENABLE [16:16] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_CONST_COLOR_ENABLE_MASK         0x00010000
#define BCHP_CMP_0_V1_SURFACE_CTRL_CONST_COLOR_ENABLE_SHIFT        16
#define BCHP_CMP_0_V1_SURFACE_CTRL_CONST_COLOR_ENABLE_DEFAULT      0x00000000

/* CMP_0 :: V1_SURFACE_CTRL :: VWIN_ALPHA [15:08] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_VWIN_ALPHA_MASK                 0x0000ff00
#define BCHP_CMP_0_V1_SURFACE_CTRL_VWIN_ALPHA_SHIFT                8
#define BCHP_CMP_0_V1_SURFACE_CTRL_VWIN_ALPHA_DEFAULT              0x000000ff

/* CMP_0 :: V1_SURFACE_CTRL :: reserved_for_eco1 [07:07] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_reserved_for_eco1_MASK          0x00000080
#define BCHP_CMP_0_V1_SURFACE_CTRL_reserved_for_eco1_SHIFT         7
#define BCHP_CMP_0_V1_SURFACE_CTRL_reserved_for_eco1_DEFAULT       0x00000000

/* CMP_0 :: V1_SURFACE_CTRL :: DERING_EN [06:06] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_DERING_EN_MASK                  0x00000040
#define BCHP_CMP_0_V1_SURFACE_CTRL_DERING_EN_SHIFT                 6
#define BCHP_CMP_0_V1_SURFACE_CTRL_DERING_EN_DEFAULT               0x00000000
#define BCHP_CMP_0_V1_SURFACE_CTRL_DERING_EN_ENABLE                1
#define BCHP_CMP_0_V1_SURFACE_CTRL_DERING_EN_DISABLE               0

/* CMP_0 :: V1_SURFACE_CTRL :: UNBIASED_ROUND_ENABLE [05:05] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_UNBIASED_ROUND_ENABLE_MASK      0x00000020
#define BCHP_CMP_0_V1_SURFACE_CTRL_UNBIASED_ROUND_ENABLE_SHIFT     5
#define BCHP_CMP_0_V1_SURFACE_CTRL_UNBIASED_ROUND_ENABLE_DEFAULT   0x00000000

/* CMP_0 :: V1_SURFACE_CTRL :: reserved2 [04:04] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_reserved2_MASK                  0x00000010
#define BCHP_CMP_0_V1_SURFACE_CTRL_reserved2_SHIFT                 4

/* CMP_0 :: V1_SURFACE_CTRL :: COLOR_CONV_ENABLE [03:03] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_COLOR_CONV_ENABLE_MASK          0x00000008
#define BCHP_CMP_0_V1_SURFACE_CTRL_COLOR_CONV_ENABLE_SHIFT         3
#define BCHP_CMP_0_V1_SURFACE_CTRL_COLOR_CONV_ENABLE_DEFAULT       0x00000000

/* CMP_0 :: V1_SURFACE_CTRL :: FILT_CTRL [02:01] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_FILT_CTRL_MASK                  0x00000006
#define BCHP_CMP_0_V1_SURFACE_CTRL_FILT_CTRL_SHIFT                 1
#define BCHP_CMP_0_V1_SURFACE_CTRL_FILT_CTRL_DEFAULT               0x00000000
#define BCHP_CMP_0_V1_SURFACE_CTRL_FILT_CTRL_LINEAR_INTERPOLATION  0
#define BCHP_CMP_0_V1_SURFACE_CTRL_FILT_CTRL_MULTI_TAPS_FILTERING  1
#define BCHP_CMP_0_V1_SURFACE_CTRL_FILT_CTRL_CHROMA_DUPLICATION    2
#define BCHP_CMP_0_V1_SURFACE_CTRL_FILT_CTRL_TEN_TAPS_FILTERING    3

/* CMP_0 :: V1_SURFACE_CTRL :: SURFACE_ENABLE [00:00] */
#define BCHP_CMP_0_V1_SURFACE_CTRL_SURFACE_ENABLE_MASK             0x00000001
#define BCHP_CMP_0_V1_SURFACE_CTRL_SURFACE_ENABLE_SHIFT            0
#define BCHP_CMP_0_V1_SURFACE_CTRL_SURFACE_ENABLE_DEFAULT          0x00000000

/***************************************************************************
 *V1_BVB_IN_STATUS_CLEAR - Video Surface 1 BVB Input Status Clear
 ***************************************************************************/
/* CMP_0 :: V1_BVB_IN_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_reserved0_MASK           0xffffffe0
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_reserved0_SHIFT          5

/* CMP_0 :: V1_BVB_IN_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_MISSING_SYNC_MASK        0x00000010
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_MISSING_SYNC_SHIFT       4
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_MISSING_SYNC_DEFAULT     0x00000000

/* CMP_0 :: V1_BVB_IN_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_LONG_SOURCE_MASK         0x00000008
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_LONG_SOURCE_SHIFT        3
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_LONG_SOURCE_DEFAULT      0x00000000

/* CMP_0 :: V1_BVB_IN_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_MASK        0x00000004
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_SHIFT       2
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_DEFAULT     0x00000000

/* CMP_0 :: V1_BVB_IN_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_LONG_LINE_MASK           0x00000002
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_LONG_LINE_SHIFT          1
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_LONG_LINE_DEFAULT        0x00000000

/* CMP_0 :: V1_BVB_IN_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_SHORT_LINE_MASK          0x00000001
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_SHORT_LINE_SHIFT         0
#define BCHP_CMP_0_V1_BVB_IN_STATUS_CLEAR_SHORT_LINE_DEFAULT       0x00000000

/***************************************************************************
 *V1_BVB_IN_STATUS - Video Surface 1 BVB Input Status
 ***************************************************************************/
/* CMP_0 :: V1_BVB_IN_STATUS :: reserved0 [31:05] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_reserved0_MASK                 0xffffffe0
#define BCHP_CMP_0_V1_BVB_IN_STATUS_reserved0_SHIFT                5

/* CMP_0 :: V1_BVB_IN_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_MISSING_SYNC_MASK              0x00000010
#define BCHP_CMP_0_V1_BVB_IN_STATUS_MISSING_SYNC_SHIFT             4

/* CMP_0 :: V1_BVB_IN_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_LONG_SOURCE_MASK               0x00000008
#define BCHP_CMP_0_V1_BVB_IN_STATUS_LONG_SOURCE_SHIFT              3

/* CMP_0 :: V1_BVB_IN_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_SHORT_SOURCE_MASK              0x00000004
#define BCHP_CMP_0_V1_BVB_IN_STATUS_SHORT_SOURCE_SHIFT             2

/* CMP_0 :: V1_BVB_IN_STATUS :: LONG_LINE [01:01] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_LONG_LINE_MASK                 0x00000002
#define BCHP_CMP_0_V1_BVB_IN_STATUS_LONG_LINE_SHIFT                1

/* CMP_0 :: V1_BVB_IN_STATUS :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_V1_BVB_IN_STATUS_SHORT_LINE_MASK                0x00000001
#define BCHP_CMP_0_V1_BVB_IN_STATUS_SHORT_LINE_SHIFT               0

/***************************************************************************
 *V1_CONST_COLOR - Video Surface 1 Constant Color Register
 ***************************************************************************/
/* CMP_0 :: V1_CONST_COLOR :: reserved0 [31:24] */
#define BCHP_CMP_0_V1_CONST_COLOR_reserved0_MASK                   0xff000000
#define BCHP_CMP_0_V1_CONST_COLOR_reserved0_SHIFT                  24

/* CMP_0 :: V1_CONST_COLOR :: Y [23:16] */
#define BCHP_CMP_0_V1_CONST_COLOR_Y_MASK                           0x00ff0000
#define BCHP_CMP_0_V1_CONST_COLOR_Y_SHIFT                          16
#define BCHP_CMP_0_V1_CONST_COLOR_Y_DEFAULT                        0x00000000

/* CMP_0 :: V1_CONST_COLOR :: CB [15:08] */
#define BCHP_CMP_0_V1_CONST_COLOR_CB_MASK                          0x0000ff00
#define BCHP_CMP_0_V1_CONST_COLOR_CB_SHIFT                         8
#define BCHP_CMP_0_V1_CONST_COLOR_CB_DEFAULT                       0x00000000

/* CMP_0 :: V1_CONST_COLOR :: CR [07:00] */
#define BCHP_CMP_0_V1_CONST_COLOR_CR_MASK                          0x000000ff
#define BCHP_CMP_0_V1_CONST_COLOR_CR_SHIFT                         0
#define BCHP_CMP_0_V1_CONST_COLOR_CR_DEFAULT                       0x00000000

/***************************************************************************
 *V1_CB_KEYING - Video Surface 1 Chroma (Blue) Key
 ***************************************************************************/
/* CMP_0 :: V1_CB_KEYING :: ENABLE [31:31] */
#define BCHP_CMP_0_V1_CB_KEYING_ENABLE_MASK                        0x80000000
#define BCHP_CMP_0_V1_CB_KEYING_ENABLE_SHIFT                       31
#define BCHP_CMP_0_V1_CB_KEYING_ENABLE_DEFAULT                     0x00000000

/* CMP_0 :: V1_CB_KEYING :: reserved0 [30:24] */
#define BCHP_CMP_0_V1_CB_KEYING_reserved0_MASK                     0x7f000000
#define BCHP_CMP_0_V1_CB_KEYING_reserved0_SHIFT                    24

/* CMP_0 :: V1_CB_KEYING :: C_MASK [23:16] */
#define BCHP_CMP_0_V1_CB_KEYING_C_MASK_MASK                        0x00ff0000
#define BCHP_CMP_0_V1_CB_KEYING_C_MASK_SHIFT                       16
#define BCHP_CMP_0_V1_CB_KEYING_C_MASK_DEFAULT                     0x00000000

/* CMP_0 :: V1_CB_KEYING :: C_HIGH [15:08] */
#define BCHP_CMP_0_V1_CB_KEYING_C_HIGH_MASK                        0x0000ff00
#define BCHP_CMP_0_V1_CB_KEYING_C_HIGH_SHIFT                       8
#define BCHP_CMP_0_V1_CB_KEYING_C_HIGH_DEFAULT                     0x000000ff

/* CMP_0 :: V1_CB_KEYING :: C_LOW [07:00] */
#define BCHP_CMP_0_V1_CB_KEYING_C_LOW_MASK                         0x000000ff
#define BCHP_CMP_0_V1_CB_KEYING_C_LOW_SHIFT                        0
#define BCHP_CMP_0_V1_CB_KEYING_C_LOW_DEFAULT                      0x00000000

/***************************************************************************
 *V1_CR_KEYING - Video Surface 1 Chroma (Red) Key
 ***************************************************************************/
/* CMP_0 :: V1_CR_KEYING :: ENABLE [31:31] */
#define BCHP_CMP_0_V1_CR_KEYING_ENABLE_MASK                        0x80000000
#define BCHP_CMP_0_V1_CR_KEYING_ENABLE_SHIFT                       31
#define BCHP_CMP_0_V1_CR_KEYING_ENABLE_DEFAULT                     0x00000000

/* CMP_0 :: V1_CR_KEYING :: reserved0 [30:24] */
#define BCHP_CMP_0_V1_CR_KEYING_reserved0_MASK                     0x7f000000
#define BCHP_CMP_0_V1_CR_KEYING_reserved0_SHIFT                    24

/* CMP_0 :: V1_CR_KEYING :: C_MASK [23:16] */
#define BCHP_CMP_0_V1_CR_KEYING_C_MASK_MASK                        0x00ff0000
#define BCHP_CMP_0_V1_CR_KEYING_C_MASK_SHIFT                       16
#define BCHP_CMP_0_V1_CR_KEYING_C_MASK_DEFAULT                     0x00000000

/* CMP_0 :: V1_CR_KEYING :: C_HIGH [15:08] */
#define BCHP_CMP_0_V1_CR_KEYING_C_HIGH_MASK                        0x0000ff00
#define BCHP_CMP_0_V1_CR_KEYING_C_HIGH_SHIFT                       8
#define BCHP_CMP_0_V1_CR_KEYING_C_HIGH_DEFAULT                     0x000000ff

/* CMP_0 :: V1_CR_KEYING :: C_LOW [07:00] */
#define BCHP_CMP_0_V1_CR_KEYING_C_LOW_MASK                         0x000000ff
#define BCHP_CMP_0_V1_CR_KEYING_C_LOW_SHIFT                        0
#define BCHP_CMP_0_V1_CR_KEYING_C_LOW_DEFAULT                      0x00000000

/***************************************************************************
 *V1_LUMA_KEYING - Video Surface 1 Luma Key
 ***************************************************************************/
/* CMP_0 :: V1_LUMA_KEYING :: ENABLE [31:31] */
#define BCHP_CMP_0_V1_LUMA_KEYING_ENABLE_MASK                      0x80000000
#define BCHP_CMP_0_V1_LUMA_KEYING_ENABLE_SHIFT                     31
#define BCHP_CMP_0_V1_LUMA_KEYING_ENABLE_DEFAULT                   0x00000000

/* CMP_0 :: V1_LUMA_KEYING :: reserved0 [30:24] */
#define BCHP_CMP_0_V1_LUMA_KEYING_reserved0_MASK                   0x7f000000
#define BCHP_CMP_0_V1_LUMA_KEYING_reserved0_SHIFT                  24

/* CMP_0 :: V1_LUMA_KEYING :: Y_MASK [23:16] */
#define BCHP_CMP_0_V1_LUMA_KEYING_Y_MASK_MASK                      0x00ff0000
#define BCHP_CMP_0_V1_LUMA_KEYING_Y_MASK_SHIFT                     16
#define BCHP_CMP_0_V1_LUMA_KEYING_Y_MASK_DEFAULT                   0x00000000

/* CMP_0 :: V1_LUMA_KEYING :: Y_HIGH [15:08] */
#define BCHP_CMP_0_V1_LUMA_KEYING_Y_HIGH_MASK                      0x0000ff00
#define BCHP_CMP_0_V1_LUMA_KEYING_Y_HIGH_SHIFT                     8
#define BCHP_CMP_0_V1_LUMA_KEYING_Y_HIGH_DEFAULT                   0x000000ff

/* CMP_0 :: V1_LUMA_KEYING :: Y_LOW [07:00] */
#define BCHP_CMP_0_V1_LUMA_KEYING_Y_LOW_MASK                       0x000000ff
#define BCHP_CMP_0_V1_LUMA_KEYING_Y_LOW_SHIFT                      0
#define BCHP_CMP_0_V1_LUMA_KEYING_Y_LOW_DEFAULT                    0x00000000

/***************************************************************************
 *V1_RECT_CSC_INDEX_0 - Video Surface 1 rectangle CSC index 0
 ***************************************************************************/
/* CMP_0 :: V1_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT7 [31:28] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_MASK  0xf0000000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_SHIFT 28
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT6 [27:24] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_MASK  0x0f000000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_SHIFT 24
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT5 [23:20] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_MASK  0x00f00000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_SHIFT 20
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT4 [19:16] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_MASK  0x000f0000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_SHIFT 16
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT3 [15:12] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_MASK  0x0000f000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_SHIFT 12
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT2 [11:08] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_MASK  0x00000f00
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_SHIFT 8
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT1 [07:04] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_MASK  0x000000f0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_SHIFT 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT0 [03:00] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_MASK  0x0000000f
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_SHIFT 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_DISABLE 8

/***************************************************************************
 *V1_RECT_CSC_INDEX_1 - Video Surface 1 rectangle CSC index 1
 ***************************************************************************/
/* CMP_0 :: V1_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT15 [31:28] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_MASK 0xf0000000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_SHIFT 28
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT14 [27:24] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_MASK 0x0f000000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_SHIFT 24
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT13 [23:20] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_MASK 0x00f00000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_SHIFT 20
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT12 [19:16] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_MASK 0x000f0000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_SHIFT 16
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT11 [15:12] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_MASK 0x0000f000
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_SHIFT 12
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT10 [11:08] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_MASK 0x00000f00
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_SHIFT 8
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT9 [07:04] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_MASK  0x000000f0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_SHIFT 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_DISABLE 8

/* CMP_0 :: V1_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT8 [03:00] */
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_MASK  0x0000000f
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_SHIFT 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_DEFAULT 0x00000008
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R0 0
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R1 1
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R2 2
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R3 3
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R4 4
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R5 5
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R6 6
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_MC_R7 7
#define BCHP_CMP_0_V1_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_DISABLE 8

/***************************************************************************
 *V1_RECT_COLOR - Video Surface 1 Rectangle Function Color Register
 ***************************************************************************/
/* CMP_0 :: V1_RECT_COLOR :: reserved0 [31:24] */
#define BCHP_CMP_0_V1_RECT_COLOR_reserved0_MASK                    0xff000000
#define BCHP_CMP_0_V1_RECT_COLOR_reserved0_SHIFT                   24

/* CMP_0 :: V1_RECT_COLOR :: Y [23:16] */
#define BCHP_CMP_0_V1_RECT_COLOR_Y_MASK                            0x00ff0000
#define BCHP_CMP_0_V1_RECT_COLOR_Y_SHIFT                           16
#define BCHP_CMP_0_V1_RECT_COLOR_Y_DEFAULT                         0x00000000

/* CMP_0 :: V1_RECT_COLOR :: CB [15:08] */
#define BCHP_CMP_0_V1_RECT_COLOR_CB_MASK                           0x0000ff00
#define BCHP_CMP_0_V1_RECT_COLOR_CB_SHIFT                          8
#define BCHP_CMP_0_V1_RECT_COLOR_CB_DEFAULT                        0x00000000

/* CMP_0 :: V1_RECT_COLOR :: CR [07:00] */
#define BCHP_CMP_0_V1_RECT_COLOR_CR_MASK                           0x000000ff
#define BCHP_CMP_0_V1_RECT_COLOR_CR_SHIFT                          0
#define BCHP_CMP_0_V1_RECT_COLOR_CR_DEFAULT                        0x00000000

/***************************************************************************
 *V1_RECT_TOP_CTRL - Video Surface 1 Top Level Rectangle Control for Mosaic or See Through.
 ***************************************************************************/
/* CMP_0 :: V1_RECT_TOP_CTRL :: RECT_ENABLE [31:31] */
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_ENABLE_MASK               0x80000000
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_ENABLE_SHIFT              31
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_ENABLE_DEFAULT            0x00000000
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_ENABLE_DISABLE            0
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_ENABLE_ENABLE             1

/* CMP_0 :: V1_RECT_TOP_CTRL :: RECT_CONFIG [30:30] */
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_CONFIG_MASK               0x40000000
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_CONFIG_SHIFT              30
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_CONFIG_DEFAULT            0x00000000
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_CONFIG_INSIDE             0
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_CONFIG_OUTSIDE            1

/* CMP_0 :: V1_RECT_TOP_CTRL :: RECT_COLOR_SRC [29:29] */
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_COLOR_SRC_MASK            0x20000000
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_COLOR_SRC_SHIFT           29
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_COLOR_SRC_DEFAULT         0x00000000

/* CMP_0 :: V1_RECT_TOP_CTRL :: reserved0 [28:08] */
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_reserved0_MASK                 0x1fffff00
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_reserved0_SHIFT                8

/* CMP_0 :: V1_RECT_TOP_CTRL :: RECT_KEY_VALUE [07:00] */
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_KEY_VALUE_MASK            0x000000ff
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_KEY_VALUE_SHIFT           0
#define BCHP_CMP_0_V1_RECT_TOP_CTRL_RECT_KEY_VALUE_DEFAULT         0x00000000

/***************************************************************************
 *V1_RECT_ENABLE_MASK - Video Surface 1 Rectangle Function Enable Mask
 ***************************************************************************/
/* CMP_0 :: V1_RECT_ENABLE_MASK :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_RECT_ENABLE_MASK_reserved0_MASK              0xffff0000
#define BCHP_CMP_0_V1_RECT_ENABLE_MASK_reserved0_SHIFT             16

/* CMP_0 :: V1_RECT_ENABLE_MASK :: RECT_ENABLE_MASK [15:00] */
#define BCHP_CMP_0_V1_RECT_ENABLE_MASK_RECT_ENABLE_MASK_MASK       0x0000ffff
#define BCHP_CMP_0_V1_RECT_ENABLE_MASK_RECT_ENABLE_MASK_SHIFT      0
#define BCHP_CMP_0_V1_RECT_ENABLE_MASK_RECT_ENABLE_MASK_DEFAULT    0x00000000

/***************************************************************************
 *V1_RECT_SIZE%i - Rectangle Vertical and Horizontal Size.
 ***************************************************************************/
#define BCHP_CMP_0_V1_RECT_SIZEi_ARRAY_BASE                        0x0002b750
#define BCHP_CMP_0_V1_RECT_SIZEi_ARRAY_START                       0
#define BCHP_CMP_0_V1_RECT_SIZEi_ARRAY_END                         15
#define BCHP_CMP_0_V1_RECT_SIZEi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *V1_RECT_SIZE%i - Rectangle Vertical and Horizontal Size.
 ***************************************************************************/
/* CMP_0 :: V1_RECT_SIZEi :: reserved0 [31:29] */
#define BCHP_CMP_0_V1_RECT_SIZEi_reserved0_MASK                    0xe0000000
#define BCHP_CMP_0_V1_RECT_SIZEi_reserved0_SHIFT                   29

/* CMP_0 :: V1_RECT_SIZEi :: HSIZE [28:16] */
#define BCHP_CMP_0_V1_RECT_SIZEi_HSIZE_MASK                        0x1fff0000
#define BCHP_CMP_0_V1_RECT_SIZEi_HSIZE_SHIFT                       16
#define BCHP_CMP_0_V1_RECT_SIZEi_HSIZE_DEFAULT                     0x00000000

/* CMP_0 :: V1_RECT_SIZEi :: reserved1 [15:12] */
#define BCHP_CMP_0_V1_RECT_SIZEi_reserved1_MASK                    0x0000f000
#define BCHP_CMP_0_V1_RECT_SIZEi_reserved1_SHIFT                   12

/* CMP_0 :: V1_RECT_SIZEi :: VSIZE [11:00] */
#define BCHP_CMP_0_V1_RECT_SIZEi_VSIZE_MASK                        0x00000fff
#define BCHP_CMP_0_V1_RECT_SIZEi_VSIZE_SHIFT                       0
#define BCHP_CMP_0_V1_RECT_SIZEi_VSIZE_DEFAULT                     0x00000000


/***************************************************************************
 *V1_RECT_OFFSET%i - Rectangle Starting Point Offset from Surface Origin.
 ***************************************************************************/
#define BCHP_CMP_0_V1_RECT_OFFSETi_ARRAY_BASE                      0x0002b790
#define BCHP_CMP_0_V1_RECT_OFFSETi_ARRAY_START                     0
#define BCHP_CMP_0_V1_RECT_OFFSETi_ARRAY_END                       15
#define BCHP_CMP_0_V1_RECT_OFFSETi_ARRAY_ELEMENT_SIZE              32

/***************************************************************************
 *V1_RECT_OFFSET%i - Rectangle Starting Point Offset from Surface Origin.
 ***************************************************************************/
/* CMP_0 :: V1_RECT_OFFSETi :: reserved0 [31:29] */
#define BCHP_CMP_0_V1_RECT_OFFSETi_reserved0_MASK                  0xe0000000
#define BCHP_CMP_0_V1_RECT_OFFSETi_reserved0_SHIFT                 29

/* CMP_0 :: V1_RECT_OFFSETi :: X_OFFSET [28:16] */
#define BCHP_CMP_0_V1_RECT_OFFSETi_X_OFFSET_MASK                   0x1fff0000
#define BCHP_CMP_0_V1_RECT_OFFSETi_X_OFFSET_SHIFT                  16
#define BCHP_CMP_0_V1_RECT_OFFSETi_X_OFFSET_DEFAULT                0x00000000

/* CMP_0 :: V1_RECT_OFFSETi :: reserved1 [15:12] */
#define BCHP_CMP_0_V1_RECT_OFFSETi_reserved1_MASK                  0x0000f000
#define BCHP_CMP_0_V1_RECT_OFFSETi_reserved1_SHIFT                 12

/* CMP_0 :: V1_RECT_OFFSETi :: Y_OFFSET [11:00] */
#define BCHP_CMP_0_V1_RECT_OFFSETi_Y_OFFSET_MASK                   0x00000fff
#define BCHP_CMP_0_V1_RECT_OFFSETi_Y_OFFSET_SHIFT                  0
#define BCHP_CMP_0_V1_RECT_OFFSETi_Y_OFFSET_DEFAULT                0x00000000


/***************************************************************************
 *V1_NL_CSC_CTRL - Video Surface 1 Nonconstant Luminance CSC Control (NOT available, replaced by HDR)
 ***************************************************************************/
/* CMP_0 :: V1_NL_CSC_CTRL :: reserved0 [31:30] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_reserved0_MASK                   0xc0000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_reserved0_SHIFT                  30

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_CONV_R5 [29:27] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R5_MASK                 0x38000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R5_SHIFT                27
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R5_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R5_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R5_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R5_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R5_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R5_2020_RGB_2_709_RGB   4

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_CONV_R4 [26:24] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R4_MASK                 0x07000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R4_SHIFT                24
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R4_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R4_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R4_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R4_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R4_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R4_2020_RGB_2_709_RGB   4

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_CONV_R3 [23:21] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R3_MASK                 0x00e00000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R3_SHIFT                21
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R3_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R3_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R3_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R3_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R3_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R3_2020_RGB_2_709_RGB   4

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_CONV_R2 [20:18] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R2_MASK                 0x001c0000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R2_SHIFT                18
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R2_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R2_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R2_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R2_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R2_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R2_2020_RGB_2_709_RGB   4

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_CONV_R1 [17:15] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R1_MASK                 0x00038000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R1_SHIFT                15
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R1_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R1_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R1_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R1_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R1_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R1_2020_RGB_2_709_RGB   4

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_CONV_R0 [14:12] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R0_MASK                 0x00007000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R0_SHIFT                12
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R0_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R0_NCL_YCbCr_2_709_RGB  0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R0_CL_YCbCr_2_709_RGB   1
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R0_709_RGB_2_2020_RGB   2
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R0_CL_YCbCr_2_2020_RGB  3
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_CONV_R0_2020_RGB_2_709_RGB   4

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_XVYCC_R5 [11:11] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R5_MASK                0x00000800
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R5_SHIFT               11
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R5_DEFAULT             0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R5_NOT_XVYCC           0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R5_XVYCC               1

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_XVYCC_R4 [10:10] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R4_MASK                0x00000400
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R4_SHIFT               10
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R4_DEFAULT             0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R4_NOT_XVYCC           0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R4_XVYCC               1

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_XVYCC_R3 [09:09] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R3_MASK                0x00000200
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R3_SHIFT               9
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R3_DEFAULT             0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R3_NOT_XVYCC           0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R3_XVYCC               1

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_XVYCC_R2 [08:08] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R2_MASK                0x00000100
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R2_SHIFT               8
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R2_DEFAULT             0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R2_NOT_XVYCC           0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R2_XVYCC               1

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_XVYCC_R1 [07:07] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R1_MASK                0x00000080
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R1_SHIFT               7
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R1_DEFAULT             0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R1_NOT_XVYCC           0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R1_XVYCC               1

/* CMP_0 :: V1_NL_CSC_CTRL :: SEL_XVYCC_R0 [06:06] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R0_MASK                0x00000040
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R0_SHIFT               6
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R0_DEFAULT             0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R0_NOT_XVYCC           0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_SEL_XVYCC_R0_XVYCC               1

/* CMP_0 :: V1_NL_CSC_CTRL :: NL_CSC_R5 [05:05] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R5_MASK                   0x00000020
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R5_SHIFT                  5
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R5_DEFAULT                0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R5_BYPASS                 0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R5_ENABLE                 1

/* CMP_0 :: V1_NL_CSC_CTRL :: NL_CSC_R4 [04:04] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R4_MASK                   0x00000010
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R4_SHIFT                  4
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R4_DEFAULT                0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R4_BYPASS                 0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R4_ENABLE                 1

/* CMP_0 :: V1_NL_CSC_CTRL :: NL_CSC_R3 [03:03] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R3_MASK                   0x00000008
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R3_SHIFT                  3
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R3_DEFAULT                0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R3_BYPASS                 0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R3_ENABLE                 1

/* CMP_0 :: V1_NL_CSC_CTRL :: NL_CSC_R2 [02:02] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R2_MASK                   0x00000004
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R2_SHIFT                  2
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R2_DEFAULT                0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R2_BYPASS                 0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R2_ENABLE                 1

/* CMP_0 :: V1_NL_CSC_CTRL :: NL_CSC_R1 [01:01] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R1_MASK                   0x00000002
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R1_SHIFT                  1
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R1_DEFAULT                0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R1_BYPASS                 0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R1_ENABLE                 1

/* CMP_0 :: V1_NL_CSC_CTRL :: NL_CSC_R0 [00:00] */
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R0_MASK                   0x00000001
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R0_SHIFT                  0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R0_DEFAULT                0x00000000
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R0_BYPASS                 0
#define BCHP_CMP_0_V1_NL_CSC_CTRL_NL_CSC_R0_ENABLE                 1

/***************************************************************************
 *V1_REV_CCA_CTRL - Video Surface 1 Reverse CCA Control (NOT available, replaced by HDR)
 ***************************************************************************/
/* CMP_0 :: V1_REV_CCA_CTRL :: reserved0 [31:06] */
#define BCHP_CMP_0_V1_REV_CCA_CTRL_reserved0_MASK                  0xffffffc0
#define BCHP_CMP_0_V1_REV_CCA_CTRL_reserved0_SHIFT                 6

/* CMP_0 :: V1_REV_CCA_CTRL :: SEL_REV_CCA_R5 [05:05] */
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R5_MASK             0x00000020
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R5_SHIFT            5
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R5_DEFAULT          0x00000000
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R5_DISABLE          0
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R5_ENABLE           1

/* CMP_0 :: V1_REV_CCA_CTRL :: SEL_REV_CCA_R4 [04:04] */
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R4_MASK             0x00000010
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R4_SHIFT            4
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R4_DEFAULT          0x00000000
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R4_DISABLE          0
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R4_ENABLE           1

/* CMP_0 :: V1_REV_CCA_CTRL :: SEL_REV_CCA_R3 [03:03] */
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R3_MASK             0x00000008
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R3_SHIFT            3
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R3_DEFAULT          0x00000000
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R3_DISABLE          0
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R3_ENABLE           1

/* CMP_0 :: V1_REV_CCA_CTRL :: SEL_REV_CCA_R2 [02:02] */
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R2_MASK             0x00000004
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R2_SHIFT            2
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R2_DEFAULT          0x00000000
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R2_DISABLE          0
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R2_ENABLE           1

/* CMP_0 :: V1_REV_CCA_CTRL :: SEL_REV_CCA_R1 [01:01] */
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R1_MASK             0x00000002
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R1_SHIFT            1
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R1_DEFAULT          0x00000000
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R1_DISABLE          0
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R1_ENABLE           1

/* CMP_0 :: V1_REV_CCA_CTRL :: SEL_REV_CCA_R0 [00:00] */
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R0_MASK             0x00000001
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R0_SHIFT            0
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R0_DEFAULT          0x00000000
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R0_DISABLE          0
#define BCHP_CMP_0_V1_REV_CCA_CTRL_SEL_REV_CCA_R0_ENABLE           1

/***************************************************************************
 *V1_R0_MC_COEFF_LSHF - Video Surface 1 Color Matrix C R0 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V1_R0_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V1_R0_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V1_R0_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V1_R0_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V1_R0_MC_COEFF_C00 - Video Surface 1 Color Matrix C R0 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R0_MC_COEFF_C01 - Video Surface 1 Color Matrix C R0 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R0_MC_COEFF_C02 - Video Surface 1 Color Matrix C R0 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R0_MC_COEFF_C03 - Video Surface 1 Color Matrix C R0 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R0_MC_COEFF_C10 - Video Surface 1 Color Matrix C R0 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R0_MC_COEFF_C11 - Video Surface 1 Color Matrix C R0 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R0_MC_COEFF_C12 - Video Surface 1 Color Matrix C R0 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R0_MC_COEFF_C13 - Video Surface 1 Color Matrix C R0 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R0_MC_COEFF_C20 - Video Surface 1 Color Matrix C R0 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R0_MC_COEFF_C21 - Video Surface 1 Color Matrix C R0 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R0_MC_COEFF_C22 - Video Surface 1 Color Matrix C R0 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R0_MC_COEFF_C23 - Video Surface 1 Color Matrix C R0 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V1_R0_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R0_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V1_R0_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R0_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R0_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R0_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_LSHF - Video Surface 1 Color Matrix C R1 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V1_R1_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V1_R1_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V1_R1_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V1_R1_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_C00 - Video Surface 1 Color Matrix C R1 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R1_MC_COEFF_C01 - Video Surface 1 Color Matrix C R1 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_C02 - Video Surface 1 Color Matrix C R1 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_C03 - Video Surface 1 Color Matrix C R1 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_C10 - Video Surface 1 Color Matrix C R1 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_C11 - Video Surface 1 Color Matrix C R1 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R1_MC_COEFF_C12 - Video Surface 1 Color Matrix C R1 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_C13 - Video Surface 1 Color Matrix C R1 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_C20 - Video Surface 1 Color Matrix C R1 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_C21 - Video Surface 1 Color Matrix C R1 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R1_MC_COEFF_C22 - Video Surface 1 Color Matrix C R1 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R1_MC_COEFF_C23 - Video Surface 1 Color Matrix C R1 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V1_R1_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R1_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V1_R1_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R1_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R1_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R1_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_LSHF - Video Surface 1 Color Matrix C R2 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V1_R2_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V1_R2_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V1_R2_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V1_R2_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_C00 - Video Surface 1 Color Matrix C R2 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R2_MC_COEFF_C01 - Video Surface 1 Color Matrix C R2 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_C02 - Video Surface 1 Color Matrix C R2 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_C03 - Video Surface 1 Color Matrix C R2 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_C10 - Video Surface 1 Color Matrix C R2 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_C11 - Video Surface 1 Color Matrix C R2 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R2_MC_COEFF_C12 - Video Surface 1 Color Matrix C R2 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_C13 - Video Surface 1 Color Matrix C R2 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_C20 - Video Surface 1 Color Matrix C R2 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_C21 - Video Surface 1 Color Matrix C R2 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R2_MC_COEFF_C22 - Video Surface 1 Color Matrix C R2 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R2_MC_COEFF_C23 - Video Surface 1 Color Matrix C R2 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V1_R2_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R2_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V1_R2_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R2_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R2_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R2_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_LSHF - Video Surface 1 Color Matrix C R3 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V1_R3_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V1_R3_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V1_R3_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V1_R3_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_C00 - Video Surface 1 Color Matrix C R3 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R3_MC_COEFF_C01 - Video Surface 1 Color Matrix C R3 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_C02 - Video Surface 1 Color Matrix C R3 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_C03 - Video Surface 1 Color Matrix C R3 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_C10 - Video Surface 1 Color Matrix C R3 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_C11 - Video Surface 1 Color Matrix C R3 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R3_MC_COEFF_C12 - Video Surface 1 Color Matrix C R3 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_C13 - Video Surface 1 Color Matrix C R3 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_C20 - Video Surface 1 Color Matrix C R3 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_C21 - Video Surface 1 Color Matrix C R3 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R3_MC_COEFF_C22 - Video Surface 1 Color Matrix C R3 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R3_MC_COEFF_C23 - Video Surface 1 Color Matrix C R3 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V1_R3_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R3_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V1_R3_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R3_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R3_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R3_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_LSHF - Video Surface 1 Color Matrix C R4 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V1_R4_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V1_R4_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V1_R4_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V1_R4_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_C00 - Video Surface 1 Color Matrix C R4 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R4_MC_COEFF_C01 - Video Surface 1 Color Matrix C R4 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_C02 - Video Surface 1 Color Matrix C R4 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_C03 - Video Surface 1 Color Matrix C R4 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_C10 - Video Surface 1 Color Matrix C R4 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_C11 - Video Surface 1 Color Matrix C R4 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R4_MC_COEFF_C12 - Video Surface 1 Color Matrix C R4 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_C13 - Video Surface 1 Color Matrix C R4 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_C20 - Video Surface 1 Color Matrix C R4 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_C21 - Video Surface 1 Color Matrix C R4 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R4_MC_COEFF_C22 - Video Surface 1 Color Matrix C R4 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R4_MC_COEFF_C23 - Video Surface 1 Color Matrix C R4 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V1_R4_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R4_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V1_R4_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R4_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R4_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R4_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_LSHF - Video Surface 1 Color Matrix C R5 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V1_R5_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V1_R5_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V1_R5_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V1_R5_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_C00 - Video Surface 1 Color Matrix C R5 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R5_MC_COEFF_C01 - Video Surface 1 Color Matrix C R5 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_C02 - Video Surface 1 Color Matrix C R5 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_C03 - Video Surface 1 Color Matrix C R5 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_C10 - Video Surface 1 Color Matrix C R5 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_C11 - Video Surface 1 Color Matrix C R5 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R5_MC_COEFF_C12 - Video Surface 1 Color Matrix C R5 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_C13 - Video Surface 1 Color Matrix C R5 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_C20 - Video Surface 1 Color Matrix C R5 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_C21 - Video Surface 1 Color Matrix C R5 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R5_MC_COEFF_C22 - Video Surface 1 Color Matrix C R5 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R5_MC_COEFF_C23 - Video Surface 1 Color Matrix C R5 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V1_R5_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R5_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V1_R5_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R5_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R5_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R5_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_LSHF - Video Surface 1 Color Matrix C R6 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V1_R6_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V1_R6_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V1_R6_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V1_R6_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_C00 - Video Surface 1 Color Matrix C R6 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R6_MC_COEFF_C01 - Video Surface 1 Color Matrix C R6 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_C02 - Video Surface 1 Color Matrix C R6 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_C03 - Video Surface 1 Color Matrix C R6 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_C10 - Video Surface 1 Color Matrix C R6 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_C11 - Video Surface 1 Color Matrix C R6 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R6_MC_COEFF_C12 - Video Surface 1 Color Matrix C R6 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_C13 - Video Surface 1 Color Matrix C R6 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_C20 - Video Surface 1 Color Matrix C R6 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_C21 - Video Surface 1 Color Matrix C R6 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R6_MC_COEFF_C22 - Video Surface 1 Color Matrix C R6 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R6_MC_COEFF_C23 - Video Surface 1 Color Matrix C R6 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V1_R6_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R6_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V1_R6_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R6_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R6_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R6_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_LSHF - Video Surface 1 Color Matrix C R7 coefficient left shift
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_LSHF_reserved0_MASK              0xfffffffc
#define BCHP_CMP_0_V1_R7_MC_COEFF_LSHF_reserved0_SHIFT             2

/* CMP_0 :: V1_R7_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK          0x00000003
#define BCHP_CMP_0_V1_R7_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT         0
#define BCHP_CMP_0_V1_R7_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT       0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_C00 - Video Surface 1 Color Matrix C R7 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C00_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C00_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R7_MC_COEFF_C01 - Video Surface 1 Color Matrix C R7 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C01_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C01_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_C02 - Video Surface 1 Color Matrix C R7 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C02_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C02_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_C03 - Video Surface 1 Color Matrix C R7 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C03_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C03_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_C10 - Video Surface 1 Color Matrix C R7 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C10_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C10_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_C11 - Video Surface 1 Color Matrix C R7 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C11_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C11_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R7_MC_COEFF_C12 - Video Surface 1 Color Matrix C R7 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C12_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C12_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_C13 - Video Surface 1 Color Matrix C R7 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C13_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C13_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_C20 - Video Surface 1 Color Matrix C R7 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C20_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C20_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_C21 - Video Surface 1 Color Matrix C R7 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C21_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C21_COEFF_MUL_DEFAULT            0x00000000

/***************************************************************************
 *V1_R7_MC_COEFF_C22 - Video Surface 1 Color Matrix C R7 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C22_COEFF_MUL_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C22_COEFF_MUL_DEFAULT            0x00002000

/***************************************************************************
 *V1_R7_MC_COEFF_C23 - Video Surface 1 Color Matrix C R7 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V1_R7_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V1_R7_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V1_R7_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V1_R7_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V1_R7_MC_COEFF_C23_COEFF_ADD_SHIFT              0
#define BCHP_CMP_0_V1_R7_MC_COEFF_C23_COEFF_ADD_DEFAULT            0x00000000

/***************************************************************************
 *V1_CSC_DITHER_CTRL - Video Surface 1 Color Matrix C Dither CTRL
 ***************************************************************************/
/* CMP_0 :: V1_CSC_DITHER_CTRL :: MODE [31:30] */
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_MODE_MASK                    0xc0000000
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_MODE_SHIFT                   30
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_MODE_DEFAULT                 0x00000000
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_MODE_ROUNDING                0
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_MODE_TRUNCATE                1
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_MODE_DITHER                  2

/* CMP_0 :: V1_CSC_DITHER_CTRL :: OFFSET_CH2 [29:25] */
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_OFFSET_CH2_MASK              0x3e000000
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_OFFSET_CH2_SHIFT             25
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_OFFSET_CH2_DEFAULT           0x00000001

/* CMP_0 :: V1_CSC_DITHER_CTRL :: SCALE_CH2 [24:20] */
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_SCALE_CH2_MASK               0x01f00000
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_SCALE_CH2_SHIFT              20
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_SCALE_CH2_DEFAULT            0x00000000

/* CMP_0 :: V1_CSC_DITHER_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_OFFSET_CH1_MASK              0x000f8000
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_OFFSET_CH1_SHIFT             15
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_OFFSET_CH1_DEFAULT           0x00000001

/* CMP_0 :: V1_CSC_DITHER_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_SCALE_CH1_MASK               0x00007c00
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_SCALE_CH1_SHIFT              10
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_SCALE_CH1_DEFAULT            0x00000000

/* CMP_0 :: V1_CSC_DITHER_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_OFFSET_CH0_MASK              0x000003e0
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_OFFSET_CH0_SHIFT             5
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_OFFSET_CH0_DEFAULT           0x00000001

/* CMP_0 :: V1_CSC_DITHER_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_SCALE_CH0_MASK               0x0000001f
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_SCALE_CH0_SHIFT              0
#define BCHP_CMP_0_V1_CSC_DITHER_CTRL_SCALE_CH0_DEFAULT            0x00000000

/***************************************************************************
 *V1_CSC_DITHER_LFSR_INIT - Video Surface 1 Color Matrix C Dither LFSR Init value and control
 ***************************************************************************/
/* CMP_0 :: V1_CSC_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_reserved0_MASK          0xffc00000
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_reserved0_SHIFT         22

/* CMP_0 :: V1_CSC_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_SEQ_MASK                0x00300000
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_SEQ_SHIFT               20
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_SEQ_DEFAULT             0x00000003
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_SEQ_ONCE                0
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP        1
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP       2
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_SEQ_NEVER               3

/* CMP_0 :: V1_CSC_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_VALUE_MASK              0x000fffff
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_VALUE_SHIFT             0
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_INIT_VALUE_DEFAULT           0x00000000

/***************************************************************************
 *V1_CSC_DITHER_LFSR_CTRL - Video Surface 1 Color Matrix C Dither LFSR control
 ***************************************************************************/
/* CMP_0 :: V1_CSC_DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_reserved0_MASK          0xfffff800
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_reserved0_SHIFT         11

/* CMP_0 :: V1_CSC_DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_MASK                 0x00000700
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_SHIFT                8
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_ZERO                 0
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_B12                  1
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_B13                  2
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_B14                  3
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_B15                  4
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_B16                  5
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_B17                  6
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T2_B18                  7

/* CMP_0 :: V1_CSC_DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_reserved1_MASK          0x00000080
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_reserved1_SHIFT         7

/* CMP_0 :: V1_CSC_DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_MASK                 0x00000070
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_SHIFT                4
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_ZERO                 0
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_B8                   1
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_B9                   2
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_B10                  3
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_B11                  4
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_B12                  5
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_B13                  6
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T1_B14                  7

/* CMP_0 :: V1_CSC_DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_reserved2_MASK          0x00000008
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_reserved2_SHIFT         3

/* CMP_0 :: V1_CSC_DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_MASK                 0x00000007
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_SHIFT                0
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_B2                   0
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_B3                   1
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_B4                   2
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_B6                   3
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_B7                   4
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_B8                   5
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_B9                   6
#define BCHP_CMP_0_V1_CSC_DITHER_LFSR_CTRL_T0_B10                  7

/***************************************************************************
 *V1_IN_DITHER_422_CTRL - Video Surface 1 In Dither CTRL (10 to 8 bits conversion)
 ***************************************************************************/
/* CMP_0 :: V1_IN_DITHER_422_CTRL :: MODE [31:30] */
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_MODE_MASK                 0xc0000000
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_MODE_SHIFT                30
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_MODE_DEFAULT              0x00000000
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_MODE_ROUNDING             0
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_MODE_TRUNCATE             1
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_MODE_DITHER               2

/* CMP_0 :: V1_IN_DITHER_422_CTRL :: reserved0 [29:20] */
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_reserved0_MASK            0x3ff00000
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_reserved0_SHIFT           20

/* CMP_0 :: V1_IN_DITHER_422_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_OFFSET_CH1_MASK           0x000f8000
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_OFFSET_CH1_SHIFT          15
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_OFFSET_CH1_DEFAULT        0x00000001

/* CMP_0 :: V1_IN_DITHER_422_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_SCALE_CH1_MASK            0x00007c00
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_SCALE_CH1_SHIFT           10
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_SCALE_CH1_DEFAULT         0x00000000

/* CMP_0 :: V1_IN_DITHER_422_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_OFFSET_CH0_MASK           0x000003e0
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_OFFSET_CH0_SHIFT          5
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_OFFSET_CH0_DEFAULT        0x00000001

/* CMP_0 :: V1_IN_DITHER_422_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_SCALE_CH0_MASK            0x0000001f
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_SCALE_CH0_SHIFT           0
#define BCHP_CMP_0_V1_IN_DITHER_422_CTRL_SCALE_CH0_DEFAULT         0x00000000

/***************************************************************************
 *V1_IN_DITHER_LFSR_INIT - Video Surface 1 Input Dither LFSR Init value and control (10 to 8 bits conversion)
 ***************************************************************************/
/* CMP_0 :: V1_IN_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_reserved0_MASK           0xffc00000
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_reserved0_SHIFT          22

/* CMP_0 :: V1_IN_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_SEQ_MASK                 0x00300000
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_SEQ_SHIFT                20
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_SEQ_DEFAULT              0x00000003
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_SEQ_ONCE                 0
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP         1
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP        2
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_SEQ_NEVER                3

/* CMP_0 :: V1_IN_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_VALUE_MASK               0x000fffff
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_VALUE_SHIFT              0
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_INIT_VALUE_DEFAULT            0x00000000

/***************************************************************************
 *V1_IN_DITHER_LFSR_CTRL - Video Surface 1 Input Dither LFSR control (10 to 8 bits conversion)
 ***************************************************************************/
/* CMP_0 :: V1_IN_DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_reserved0_MASK           0xfffff800
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_reserved0_SHIFT          11

/* CMP_0 :: V1_IN_DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_MASK                  0x00000700
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_SHIFT                 8
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_DEFAULT               0x00000000
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_ZERO                  0
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_B12                   1
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_B13                   2
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_B14                   3
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_B15                   4
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_B16                   5
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_B17                   6
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T2_B18                   7

/* CMP_0 :: V1_IN_DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_reserved1_MASK           0x00000080
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_reserved1_SHIFT          7

/* CMP_0 :: V1_IN_DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_MASK                  0x00000070
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_SHIFT                 4
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_DEFAULT               0x00000000
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_ZERO                  0
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_B8                    1
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_B9                    2
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_B10                   3
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_B11                   4
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_B12                   5
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_B13                   6
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T1_B14                   7

/* CMP_0 :: V1_IN_DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_reserved2_MASK           0x00000008
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_reserved2_SHIFT          3

/* CMP_0 :: V1_IN_DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_MASK                  0x00000007
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_SHIFT                 0
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_DEFAULT               0x00000000
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_B2                    0
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_B3                    1
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_B4                    2
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_B6                    3
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_B7                    4
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_B8                    5
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_B9                    6
#define BCHP_CMP_0_V1_IN_DITHER_LFSR_CTRL_T0_B10                   7

#endif /* #ifndef BCHP_CMP_0_H__ */

/* End of File */
