# 1-4_DEMUX-Verilog
Verilog Code and Testbench for implementation of 1:4 Demultiplexer using multiple modeling styles.
