

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  Sobel
* Solution: solution1
* Date:     Thu Apr 14 12:41:56 2016



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           Sobel_thread
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.66
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    358251
    * Average-case latency: 358251
    * Worst-case latency:   358251
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count:        inf
        * Latency:           358248
        * Iteration latency: 358248
        + Loop 1.1: 
            * Trip count: 2500
            * Latency:    5000
        + L1_L2: 
            * Trip count: 9604
            * Latency:    345744
            + L3: 
                * Trip count: 3
                * Latency:    30
                + L4: 
                    * Trip count:     3
                    * Latency:        7
                    * Pipeline II:    1
                    * Pipeline depth: 5
        + Loop 1.3: 
            * Trip count: 2500
            * Latency:    7500


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      3|       0|    454|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|       18|      -|       0|      0|      -|
|  4|      Multiplexer|        -|      -|       -|    289|      -|
|  5|         Register|        -|      -|     476|      -|      -|
|  6|      ShiftMemory|        -|      -|       0|      1|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|       18|      3|     476|    744|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        6|      1|      ~0|      1|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    +---+--------------------------------------+----+----+----+-------+---+----+
    | ID|                                  Name|  P0|  P1|  P2| DSP48E| FF| LUT|
    +---+--------------------------------------+----+----+----+-------+---+----+
    |  0|          abs9_i_fu_665_p3 ( Select ) |   1|  32|  32|      -|  0|  32|
    |  1|           abs_i_fu_643_p3 ( Select ) |   1|  32|  32|      -|  0|  32|
    |  2|                ap_sig_bdd_65 ( and ) |   1|   1|   -|      -|  0|   2|
    |  3|   coefs_x_addr8_cast_fu_725_p2 ( - ) |   4|   4|   -|      -|  0|   4|
    |  4|        coefs_x_addr9_fu_731_p2 ( + ) |   4|   4|   -|      -|  0|   4|
    |  5|           edge_val_fu_794_p2 ( xor ) |   8|   2|   -|      -|  0|   8|
    |  6|          edge_weight_fu_673_p2 ( + ) |  32|  32|   -|      -|  0|  32|
    |  7|         exitcond1_fu_489_p2 ( icmp ) |  12|  12|   -|      -|  0|  14|
    |  8|         exitcond2_fu_549_p2 ( icmp ) |   7|   6|   -|      -|  0|   7|
    |  9|         exitcond3_fu_893_p2 ( icmp ) |  12|  12|   -|      -|  0|  14|
    | 10|         exitcond4_fu_604_p2 ( icmp ) |   2|   2|   -|      -|  0|   2|
    | 11|         exitcond5_fu_688_p2 ( icmp ) |   2|   2|   -|      -|  0|   2|
    | 12|          exitcond_fu_537_p2 ( icmp ) |  14|  14|   -|      -|  0|  17|
    | 13|                  i_1_fu_495_p2 ( + ) |  12|   1|   -|      -|  0|  12|
    | 14|                  i_3_fu_899_p2 ( + ) |  12|   1|   -|      -|  0|  12|
    | 15|                  i_5_fu_610_p2 ( + ) |   2|   1|   -|      -|  0|   2|
    | 16|                index_fu_595_p2 ( + ) |  14|  14|   -|      -|  0|  14|
    | 17|    indvar8_mid2_fu_569_p3 ( Select ) |   1|   7|   7|      -|  0|   7|
    | 18|  indvar_flatten_next_fu_543_p2 ( + ) |  14|   1|   -|      -|  0|  14|
    | 19|     indvar_mid2_fu_555_p3 ( Select ) |   1|   1|   7|      -|  0|   7|
    | 20|     indvar_next9_dup_fu_563_p2 ( + ) |   7|   1|   -|      -|  0|   7|
    | 21|          indvar_next_fu_683_p2 ( + ) |   7|   1|   -|      -|  0|   7|
    | 22|                  j_1_fu_694_p2 ( + ) |   2|   1|   -|      -|  0|   2|
    | 23|               neg7_i_fu_651_p2 ( - ) |   1|  32|   -|      -|  0|  32|
    | 24|                neg_i_fu_629_p2 ( - ) |   1|  32|   -|      -|  0|  32|
    | 25|             next_mul_fu_704_p2 ( + ) |   8|   7|   -|      -|  0|   8|
    | 26|                 tmp2_fu_624_p2 ( + ) |  14|  14|   -|      -|  0|  14|
    | 27|                 tmp3_fu_710_p2 ( + ) |   8|   8|   -|      -|  0|   8|
    | 28|               tmp_11_fu_740_p2 ( + ) |  14|  14|   -|      -|  0|  14|
    | 29|               tmp_12_fu_761_p2 ( * ) |   3|   8|   -|      1|  0|   0|
    | 30|               tmp_13_fu_770_p2 ( * ) |   3|   8|   -|      1|  0|   0|
    | 31|             tmp_5_fu_799_p2 ( icmp ) |   8|   6|   -|      -|  0|   8|
    | 32|               tmp_6_fu_813_p2 ( or ) |   1|   1|   -|      -|  0|   2|
    | 33|             tmp_7_fu_804_p2 ( icmp ) |   8|   8|   -|      -|  0|   8|
    | 34|           tmp_8_fu_819_p3 ( Select ) |   1|   8|   8|      -|  0|   8|
    | 35|                  tmp_fu_580_p2 ( * ) |   7|   7|   -|      1|  0|   2|
    | 36|           x_weight_2_fu_779_p2 ( + ) |  32|  32|   -|      -|  0|  32|
    | 37|           y_weight_2_fu_788_p2 ( + ) |  32|  32|   -|      -|  0|  32|
    +---+--------------------------------------+----+----+----+-------+---+----+
    |  -|                                 Total| 313| 401|  86|      3|  0| 454|
    +---+--------------------------------------+----+----+----+-------+---+----+

    * FIFO: 
    N/A

    * Memory: 
    +---+-----------+-------+-----+------+-------------+---------+---+----+
    | ID|       Name|  Words| Bits| Banks| W*Bits*Banks| BRAM_18K| FF| LUT|
    +---+-----------+-------+-----+------+-------------+---------+---+----+
    |  0|      Sob_U|  10000|    8|     1|        80000|        8|  0|   0|
    |  1|        Y_U|  10000|    8|     1|        80000|        8|  0|   0|
    |  2|  coefs_x_U|      9|    3|     1|           27|        1|  -|   -|
    |  3|  coefs_y_U|      9|    3|     1|           27|        1|  -|   -|
    +---+-----------+-------+-----+------+-------------+---------+---+----+
    |  -|      Total|  20018|   22|     4|       160054|       18|  0|   0|
    +---+-----------+-------+-----+------+-------------+---------+---+----+

    * Multiplexer: 
    +---+------------------------+-----+-----+------+----+
    | ID|                    Name| Size| Bits| Count| LUT|
    +---+------------------------+-----+-----+------+----+
    |  0|            Sob_address0|    3|   14|    42|  14|
    |  1|            Sob_address1|    2|   14|    28|  14|
    |  2|              Y_address0|    3|   14|    42|  14|
    |  3|              Y_address1|    2|   14|    28|  14|
    |  4|                    Y_d0|    2|    8|    16|   8|
    |  5|                    Y_d1|    2|    8|    16|   8|
    |  6|               ap_NS_fsm|   17|    5|    85|  25|
    |  7|             i_2_reg_411|    2|   12|    24|  12|
    |  8|             i_4_reg_353|    2|    2|     4|   2|
    |  9|               i_reg_285|    2|   12|    24|  12|
    | 10|         indvar8_reg_307|    2|    7|    14|   7|
    | 11|  indvar_flatten_reg_296|    2|   14|    28|  14|
    | 12|          indvar_reg_318|    2|    7|    14|   7|
    | 13|               j_reg_365|    2|    2|     4|   2|
    | 14|         phi_mul_reg_376|    2|    8|    16|   8|
    | 15|      x_weight_1_reg_387|    2|   32|    64|  32|
    | 16|        x_weight_reg_329|    2|   32|    64|  32|
    | 17|      y_weight_1_reg_399|    2|   32|    64|  32|
    | 18|        y_weight_reg_341|    2|   32|    64|  32|
    +---+------------------------+-----+-----+------+----+
    |  -|                   Total|   55|  269|   641| 289|
    +---+------------------------+-----+-----+------+----+

    * Register: 
    +---+-----------------------------+-----+-------+----+
    | ID|                         Name| Bits| Consts|  FF|
    +---+-----------------------------+-----+-------+----+
    |  0|          Sob_addr_1_reg_1102|   14|      0|  14|
    |  1|          Sob_addr_2_reg_1107|   14|      0|  14|
    |  2|          Sob_load_1_reg_1135|    8|      0|   8|
    |  3|            Sob_load_reg_1130|    8|      0|   8|
    |  4|             Y_addr_1_reg_930|   14|      0|  14|
    |  5|             Y_addr_2_reg_935|   14|      0|  14|
    |  6|              Y_load_reg_1062|    8|      0|   8|
    |  7|                    ap_CS_fsm|    5|      0|   5|
    |  8|        ap_reg_ppiten_pp0_it0|    1|      0|   1|
    |  9|        ap_reg_ppiten_pp0_it1|    1|      0|   1|
    | 10|        ap_reg_ppiten_pp0_it2|    1|      0|   1|
    | 11|        ap_reg_ppiten_pp0_it3|    1|      0|   1|
    | 12|        ap_reg_ppiten_pp0_it4|    1|      0|   1|
    | 13|       coefs_x_addr9_reg_1042|    4|      0|   4|
    | 14|        coefs_x_load_reg_1067|    3|      0|   3|
    | 15|        coefs_y_load_reg_1072|    3|      0|   3|
    | 16|           exitcond5_reg_1023|    1|      0|   1|
    | 17|                  i_1_reg_943|   12|      0|  12|
    | 18|                  i_2_reg_411|   12|      0|  12|
    | 19|                 i_3_reg_1125|   12|      0|  12|
    | 20|       i_4_cast_cast_reg_1001|    4|      2|   2|
    | 21|                  i_4_reg_353|    2|      0|   2|
    | 22|                  i_5_reg_996|    2|      0|   2|
    | 23|                    i_reg_285|   12|      0|  12|
    | 24|    index_assign_cast_reg_988|   32|     18|  14|
    | 25|                index_reg_983|   14|      0|  14|
    | 26|         indvar8_mid2_reg_972|    7|      0|   7|
    | 27|              indvar8_reg_307|    7|      0|   7|
    | 28|  indvar_flatten_next_reg_961|   14|      0|  14|
    | 29|       indvar_flatten_reg_296|   14|      0|  14|
    | 30|          indvar_mid2_reg_966|    7|      0|   7|
    | 31|         indvar_next_reg_1018|    7|      0|   7|
    | 32|               indvar_reg_318|    7|      0|   7|
    | 33|                    j_reg_365|    2|      0|   2|
    | 34|           p_Result_2_reg_948|    8|      0|   8|
    | 35|           p_Result_3_reg_953|    8|      0|   8|
    | 36|              phi_mul_reg_376|    8|      0|   8|
    | 37|                 tmp1_reg_978|   14|      2|  12|
    | 38|                tmp2_reg_1006|   14|      0|  14|
    | 39|                tmp3_reg_1037|    8|      0|   8|
    | 40|              tmp_12_reg_1077|   13|      0|  13|
    | 41|              tmp_13_reg_1082|   13|      0|  13|
    | 42|               tmp_8_reg_1097|    8|      0|   8|
    | 43|               tmp_s_reg_1011|    8|      0|   8|
    | 44|           x_weight_1_reg_387|   32|      0|  32|
    | 45|             x_weight_reg_329|   32|      0|  32|
    | 46|           y_weight_1_reg_399|   32|      0|  32|
    | 47|             y_weight_reg_341|   32|      0|  32|
    +---+-----------------------------+-----+-------+----+
    |  -|                        Total|  498|     22| 476|
    +---+-----------------------------+-----+-------+----+

    * ShiftMemory: 
    +---+--------------------+-----+-------+---+----+
    | ID|                Name| Bits| Consts| FF| LUT|
    +---+--------------------+-----+-------+---+----+
    |  0|  exitcond5_reg_1023|    1|      0|  0|   1|
    +---+--------------------+-----+-------+---+----+
    |  -|               Total|    1|      0|  0|   1|
    +---+--------------------+-----+-------+---+----+

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|   55|  269|   641|
+---+--------------+-----+-----+------+
|  -|         Total|   55|  269|   641|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|    45|
|  2|         FIFO|     -|
|  3|       Memory|     1|
|  4|  Multiplexer|    28|
|  5|     Register|    47|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|   121|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|   476|
+---+--------------+------+
|  -|         Total|   476|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|         Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
|  0|             ap_clk|  Sobel::thread|  return value|     -|           -|         -|   in|    1|
|  1|             ap_rst|              -|             -|     -|           -|         -|   in|    1|
|  2|     fifo_in_0_dout|      fifo_in_0|       pointer|     -|     ap_fifo|         -|   in|   32|
|  3|  fifo_in_0_empty_n|              -|             -|     -|           -|         -|   in|    1|
|  4|     fifo_in_0_read|              -|             -|     -|           -|         -|  out|    1|
|  5|     fifo_out_0_din|     fifo_out_0|       pointer|     -|     ap_fifo|         -|  out|   32|
|  6|  fifo_out_0_full_n|              -|             -|     -|           -|         -|   in|    1|
|  7|   fifo_out_0_write|              -|             -|     -|           -|         -|  out|    1|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+

