Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a016cfd5e7a745edb461724fb102b6e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'START_X' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/tb_top.v:203]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'START_Y' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/tb_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'END_X' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/tb_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'END_Y' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/tb_top.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'outputXRes' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/tb_top.v:207]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'outputYRes' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/tb_top.v:208]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'nextDout' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/algorithm.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'inputDiscardCnt' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/algorithm.v:164]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'leftOffset' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/algorithm.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'topFracOffset' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/algorithm.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addrB' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/algorithm/ramFifo.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'dataB' [F:/Project/FPAG/Project_18.3/video_scaler1/video_scaler1.srcs/sources_1/algorithm/ramFifo.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.color_bar(H_SYNC=16'b0101001,H_B...
Compiling module xil_defaultlib.image_cut(H_DISP=16'b0111100000,...
Compiling module xil_defaultlib.fifo(DW=24,AW=8)
Compiling module xil_defaultlib.ramDualPort(DATA_WIDTH=24,ADDRES...
Compiling module xil_defaultlib.ramFifo(DATA_WIDTH=24,ADDRESS_WI...
Compiling module xil_defaultlib.streamScaler(CHANNELS=3,DISCARD_...
Compiling module xil_defaultlib.algorithm(H_SYNC=16'b0101001,H_B...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
