Generic Asynchronous (Dual Clock) FIFO implemented in VHDL. Design is simulated using GHDL and GTKWave is used to view resulting waveform. One can execute sim.sh to view the simulation waveform.<br/><br/>
rdusedw and wrusedw does not work properly, this is a known issue.
