Simulation Parameters:
Trace Prefix: demo/seq_add/seq_add
Set Index Bits: 7
Associativity: 4
Block Bits: 4
Block Size (Bytes): 16
Number of Sets: 128
Cache Size (KB per core): 8
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU (invalid lines replaced first)
Bus Arbitration: Fixed Priority (Core 0 highest, Core 3 lowest) with Transaction Priority (BusRdX > BusRd > WriteBack)
Memory Latency: 100 cycles

Core 0 Statistics:
Total Instructions: 60
Total Reads: 40
Total Writes: 20
Total Execution Cycles: 8421
Idle Cycles: 8222
Cache Misses: 60
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 20
Data Traffic (Bytes): 3840

Core 1 Statistics:
Total Instructions: 60
Total Reads: 40
Total Writes: 20
Total Execution Cycles: 8321
Idle Cycles: 8322
Cache Misses: 60
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 20
Data Traffic (Bytes): 3840

Core 2 Statistics:
Total Instructions: 60
Total Reads: 40
Total Writes: 20
Total Execution Cycles: 101
Idle Cycles: 16542
Cache Misses: 60
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 20
Data Traffic (Bytes): 3840

Core 3 Statistics:
Total Instructions: 60
Total Reads: 40
Total Writes: 20
Total Execution Cycles: 1
Idle Cycles: 16642
Cache Misses: 60
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 3840

Overall Bus Summary:
Total Bus Transactions: 240
Total Bus Traffic (Bytes): 3840
