Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Reading design: core_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "core_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "core_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : core_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_SIGNAL_GENERATOR.v" into library work
Parsing module <VGA_SIGNAL_GENERATOR>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_PIXEL_GENERATOR.v" into library work
Parsing module <VGA_PIXEL_GENERATOR>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\reg_manager.v" into library work
Parsing module <reg_manager>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\ipcore_dir\block_mem.v" into library work
Parsing module <block_mem>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\from_angle_to_pulse_length.v" into library work
Parsing module <from_angle_to_pulse_length>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_GLPYH_TOP.v" into library work
Parsing module <VGA_GLPYH_TOP>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\servo_pwm.v" into library work
Parsing module <servo_pwm>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\memory_manager.v" into library work
Parsing module <memory_manager>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\core.v" into library work
Parsing module <core>.
Analyzing Verilog file "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\core_top.v" into library work
Parsing module <core_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <core_top>.

Elaborating module <core>.

Elaborating module <reg_manager>.

Elaborating module <memory_manager>.

Elaborating module <block_mem>.

Elaborating module <VGA_GLPYH_TOP>.

Elaborating module <VGA_PIXEL_GENERATOR>.

Elaborating module <VGA_SIGNAL_GENERATOR>.
WARNING:HDLCompiler:189 - "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\core_top.v" Line 79: Size mismatch in connection of port <sw>. Formal port size is 2-bit while actual signal size is 4-bit.

Elaborating module <servo_pwm>.

Elaborating module <from_angle_to_pulse_length>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <core_top>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\core_top.v".
    Found 4x16-bit Read Only RAM for signal <angle>
    Summary:
	inferred   1 RAM(s).
Unit <core_top> synthesized.

Synthesizing Unit <core>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\core.v".
    Found 1-bit register for signal <zero>.
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <current_instruction<25>>.
    Found 1-bit register for signal <current_instruction<24>>.
    Found 1-bit register for signal <current_instruction<23>>.
    Found 1-bit register for signal <current_instruction<22>>.
    Found 1-bit register for signal <current_instruction<21>>.
    Found 1-bit register for signal <current_instruction<20>>.
    Found 1-bit register for signal <current_instruction<19>>.
    Found 1-bit register for signal <current_instruction<18>>.
    Found 1-bit register for signal <current_instruction<17>>.
    Found 1-bit register for signal <current_instruction<16>>.
    Found 1-bit register for signal <current_instruction<15>>.
    Found 1-bit register for signal <current_instruction<14>>.
    Found 1-bit register for signal <current_instruction<13>>.
    Found 1-bit register for signal <current_instruction<12>>.
    Found 1-bit register for signal <current_instruction<11>>.
    Found 1-bit register for signal <current_instruction<10>>.
    Found 1-bit register for signal <current_instruction<9>>.
    Found 1-bit register for signal <current_instruction<8>>.
    Found 1-bit register for signal <current_instruction<7>>.
    Found 1-bit register for signal <current_instruction<6>>.
    Found 1-bit register for signal <current_instruction<5>>.
    Found 1-bit register for signal <current_instruction<4>>.
    Found 1-bit register for signal <current_instruction<3>>.
    Found 1-bit register for signal <current_instruction<2>>.
    Found 1-bit register for signal <current_instruction<1>>.
    Found 1-bit register for signal <current_instruction<0>>.
    Found 5-bit register for signal <reg_ndx_1>.
    Found 5-bit register for signal <reg_ndx_2>.
    Found 16-bit register for signal <current_immediate>.
    Found 24-bit register for signal <pc>.
    Found 6-bit register for signal <current_op_code>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 13                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <reg_right_data[15]_reg_left_data[15]_sub_109_OUT> created at line 350.
    Found 16-bit subtractor for signal <reg_right_data[15]_current_immediate[15]_sub_113_OUT> created at line 360.
    Found 24-bit adder for signal <pc[23]_GND_2_o_add_2_OUT> created at line 100.
    Found 16-bit adder for signal <reg_right_data[15]_reg_left_data[15]_add_106_OUT> created at line 344.
    Found 16-bit adder for signal <reg_right_data[15]_current_immediate[15]_add_110_OUT> created at line 355.
    Found 16-bit shifter logical right for signal <reg_right_data[15]_current_instruction[25]_shift_right_124_OUT> created at line 391
    Found 16-bit shifter logical left for signal <reg_right_data[15]_current_instruction[25]_shift_left_126_OUT> created at line 396
    Found 16-bit comparator equal for signal <reg_right_data[15]_reg_left_data[15]_equal_86_o> created at line 257
    Found 16-bit comparator greater for signal <reg_right_data[15]_reg_left_data[15]_LessThan_87_o> created at line 262
    Found 16-bit comparator equal for signal <reg_right_data[15]_current_immediate[15]_equal_89_o> created at line 269
    Found 16-bit comparator greater for signal <reg_right_data[15]_current_immediate[15]_LessThan_90_o> created at line 274
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  59 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <core> synthesized.

Synthesizing Unit <reg_manager>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\reg_manager.v".
    Found 16-bit register for signal <r30>.
    Found 16-bit register for signal <r29>.
    Found 16-bit register for signal <r28>.
    Found 16-bit register for signal <r27>.
    Found 16-bit register for signal <r26>.
    Found 16-bit register for signal <r25>.
    Found 16-bit register for signal <r24>.
    Found 16-bit register for signal <r23>.
    Found 16-bit register for signal <r22>.
    Found 16-bit register for signal <r21>.
    Found 16-bit register for signal <r20>.
    Found 16-bit register for signal <r19>.
    Found 16-bit register for signal <r18>.
    Found 16-bit register for signal <r17>.
    Found 16-bit register for signal <r16>.
    Found 16-bit register for signal <r15>.
    Found 16-bit register for signal <r14>.
    Found 16-bit register for signal <r13>.
    Found 16-bit register for signal <r12>.
    Found 16-bit register for signal <r11>.
    Found 16-bit register for signal <r10>.
    Found 16-bit register for signal <r9>.
    Found 16-bit register for signal <r8>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r31>.
    Found 16-bit 32-to-1 multiplexer for signal <read_reg_data1> created at line 74.
    Found 16-bit 32-to-1 multiplexer for signal <read_reg_data2> created at line 114.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <reg_manager> synthesized.

Synthesizing Unit <memory_manager>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\memory_manager.v".
WARNING:Xst:647 - Input <addr_in_block1<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_in_block2<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <memory_manager> synthesized.

Synthesizing Unit <VGA_GLPYH_TOP>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_GLPYH_TOP.v".
    Summary:
	no macro.
Unit <VGA_GLPYH_TOP> synthesized.

Synthesizing Unit <VGA_PIXEL_GENERATOR>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_PIXEL_GENERATOR.v".
        BLACK = 8'b00000000
        WHITE = 8'b11111111
        RED = 8'b11111100
        BLUE = 8'b11111111
    Found 10-bit register for signal <trow>.
    Found 2-bit register for signal <state>.
    Found 31-bit register for signal <seed>.
    Found 8-bit register for signal <tempColor>.
    Found 8-bit register for signal <color>.
    Found 10-bit register for signal <tcol>.
    Found 10-bit subtractor for signal <col[9]_GND_9_o_sub_25_OUT> created at line 90.
    Found 10-bit subtractor for signal <row[9]_GND_9_o_sub_26_OUT> created at line 91.
    Found 2-bit adder for signal <state[1]_GND_9_o_add_1_OUT> created at line 60.
    Found 4-bit adder for signal <GND_9_o_PWR_8_o_add_14_OUT> created at line 82.
    Found 14-bit adder for signal <trow[9]_GND_9_o_add_35_OUT> created at line 106.
    Found 14-bit adder for signal <n0098> created at line 110.
    Found 14-bit adder for signal <PWR_8_o_GND_9_o_add_38_OUT> created at line 110.
    Found 1-bit 8-to-1 multiplexer for signal <tcol[2]_DOUTA[7]_Mux_12_o> created at line 82.
    Found 1-bit 16-to-1 multiplexer for signal <GND_9_o_DOUTA[15]_Mux_15_o> created at line 82.
    Found 8-bit 4-to-1 multiplexer for signal <tempColor[7]_tempColor[7]_mux_22_OUT> created at line 71.
    Found 14-bit 4-to-1 multiplexer for signal <ADDRA> created at line 126.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <VGA_PIXEL_GENERATOR> synthesized.

Synthesizing Unit <VGA_SIGNAL_GENERATOR>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\VGA_SIGNAL_GENERATOR.v".
        frameWidth = 799
        frameHeight = 524
        hfp = 16
        hbp = 48
        hsyncR = 96
        vfp = 10
        vbp = 33
        vsyncR = 2
    Found 10-bit register for signal <hCnt>.
    Found 10-bit register for signal <vCnt>.
    Found 1-bit register for signal <en>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 10-bit register for signal <col>.
    Found 10-bit register for signal <row>.
    Found 1-bit register for signal <req>.
    Found 2-bit register for signal <pCnt>.
    Found 10-bit adder for signal <nHCnt> created at line 57.
    Found 10-bit adder for signal <nVCnt> created at line 60.
    Found 2-bit adder for signal <pCnt[1]_GND_10_o_add_6_OUT> created at line 71.
    Found 10-bit comparator greater for signal <nHsync> created at line 63
    Found 10-bit comparator greater for signal <nVsync> created at line 66
    Found 10-bit comparator lessequal for signal <hCnt[9]_PWR_10_o_LessThan_8_o> created at line 72
    Found 10-bit comparator lessequal for signal <vCnt[9]_PWR_10_o_LessThan_13_o> created at line 73
    Found 10-bit comparator greater for signal <GND_10_o_col[9]_LessThan_18_o> created at line 76
    Found 10-bit comparator greater for signal <col[9]_PWR_10_o_LessThan_19_o> created at line 76
    Found 10-bit comparator greater for signal <GND_10_o_row[9]_LessThan_20_o> created at line 76
    Found 10-bit comparator greater for signal <row[9]_PWR_10_o_LessThan_21_o> created at line 76
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <VGA_SIGNAL_GENERATOR> synthesized.

Synthesizing Unit <servo_pwm>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\servo_pwm.v".
    Found 1-bit register for signal <pwm>.
    Found 21-bit register for signal <current_count>.
    Found 21-bit adder for signal <current_count[20]_GND_11_o_add_4_OUT> created at line 47.
    Found 21-bit comparator lessequal for signal <n0001> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <servo_pwm> synthesized.

Synthesizing Unit <from_angle_to_pulse_length>.
    Related source file is "C:\Users\Derek\Documents\GitHub\ECE-3710-MAIN\IR_repositioning\from_angle_to_pulse_length.v".
    Found 18-bit adder for signal <PWR_12_o_GND_12_o_add_2_OUT> created at line 43.
    Found 10x16-bit multiplier for signal <n0006> created at line 43.
    Found 16-bit comparator greater for signal <GND_12_o_angle[15]_LessThan_1_o> created at line 39
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <from_angle_to_pulse_length> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x16-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 16x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 14-bit adder                                          : 2
 16-bit addsub                                         : 1
 18-bit adder                                          : 1
 2-bit adder                                           : 2
 21-bit adder                                          : 1
 24-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 79
 1-bit register                                        : 29
 10-bit register                                       : 6
 16-bit register                                       : 33
 2-bit register                                        : 2
 21-bit register                                       : 1
 24-bit register                                       : 1
 31-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 14
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 3
 21-bit comparator lessequal                           : 1
# Multiplexers                                         : 79
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 25
 16-bit 32-to-1 multiplexer                            : 2
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/block_mem.ngc>.
Loading core <block_mem> for timing and area information for instance <b_mem>.

Synthesizing (advanced) Unit <VGA_PIXEL_GENERATOR>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <VGA_PIXEL_GENERATOR> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_SIGNAL_GENERATOR>.
The following registers are absorbed into counter <hCnt>: 1 register on signal <hCnt>.
The following registers are absorbed into counter <vCnt>: 1 register on signal <vCnt>.
The following registers are absorbed into counter <pCnt>: 1 register on signal <pCnt>.
Unit <VGA_SIGNAL_GENERATOR> synthesized (advanced).

Synthesizing (advanced) Unit <core>.
The following registers are absorbed into counter <pc>: 1 register on signal <pc>.
Unit <core> synthesized (advanced).

Synthesizing (advanced) Unit <core_top>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_angle> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sw<3:2>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <angle>         |          |
    -----------------------------------------------------------------------
Unit <core_top> synthesized (advanced).

Synthesizing (advanced) Unit <from_angle_to_pulse_length>.
	Multiplier <Mmult_n0006> in block <from_angle_to_pulse_length> and adder/subtractor <Madd_PWR_12_o_GND_12_o_add_2_OUT> in block <from_angle_to_pulse_length> are combined into a MAC<Maddsub_n0006>.
Unit <from_angle_to_pulse_length> synthesized (advanced).

Synthesizing (advanced) Unit <servo_pwm>.
The following registers are absorbed into counter <current_count>: 1 register on signal <current_count>.
Unit <servo_pwm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x16-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 16x10-to-18-bit MAC                                   : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 14-bit adder                                          : 2
 16-bit addsub                                         : 1
 4-bit adder                                           : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 2-bit up counter                                      : 2
 21-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 664
 Flip-Flops                                            : 664
# Comparators                                          : 14
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 3
 21-bit comparator lessequal                           : 1
# Multiplexers                                         : 108
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 32-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 25
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <core1/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 011   | 011
 100   | 100
 001   | 001
 111   | 111
 101   | 101
 110   | 110
-------------------
INFO:Xst:2146 - In block <VGA_PIXEL_GENERATOR>, Counter <state> <vsg/pCnt> are equivalent, XST will keep only <state>.

Optimizing unit <core_top> ...

Optimizing unit <core> ...

Optimizing unit <reg_manager> ...

Optimizing unit <VGA_PIXEL_GENERATOR> ...
WARNING:Xst:2677 - Node <core1/pc_23> of sequential type is unconnected in block <core_top>.
WARNING:Xst:2677 - Node <core1/pc_22> of sequential type is unconnected in block <core_top>.
WARNING:Xst:2677 - Node <core1/pc_21> of sequential type is unconnected in block <core_top>.
WARNING:Xst:2677 - Node <core1/pc_20> of sequential type is unconnected in block <core_top>.
WARNING:Xst:2677 - Node <core1/pc_19> of sequential type is unconnected in block <core_top>.
WARNING:Xst:2677 - Node <core1/pc_18> of sequential type is unconnected in block <core_top>.
WARNING:Xst:2677 - Node <core1/pc_17> of sequential type is unconnected in block <core_top>.
WARNING:Xst:2677 - Node <core1/pc_16> of sequential type is unconnected in block <core_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block core_top, actual ratio is 16.
FlipFlop core1/reg_ndx_2_0 has been replicated 2 time(s)
FlipFlop core1/reg_ndx_2_1 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <core_top> :
	Found 11-bit shift register for signal <vga/vpg/seed_28>.
	Found 10-bit shift register for signal <vga/vpg/seed_27>.
Unit <core_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 709
 Flip-Flops                                            : 709
# Shift Registers                                      : 2
 10-bit shift register                                 : 1
 11-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : core_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1347
#      GND                         : 2
#      INV                         : 9
#      LUT1                        : 38
#      LUT2                        : 42
#      LUT3                        : 93
#      LUT4                        : 113
#      LUT5                        : 120
#      LUT6                        : 679
#      MUXCY                       : 116
#      MUXF7                       : 48
#      VCC                         : 2
#      XORCY                       : 85
# FlipFlops/Latches                : 723
#      FD                          : 57
#      FDE                         : 625
#      FDR                         : 21
#      FDRE                        : 20
# RAMS                             : 34
#      RAMB16BWER                  : 30
#      RAMB8BWER                   : 4
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             723  out of  18224     3%  
 Number of Slice LUTs:                 1096  out of   9112    12%  
    Number used as Logic:              1094  out of   9112    12%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1631
   Number with an unused Flip Flop:     908  out of   1631    55%  
   Number with an unused LUT:           535  out of   1631    32%  
   Number of fully used LUT-FF pairs:   188  out of   1631    11%  
   Number of unique control sets:        46

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 759   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.116ns (Maximum Frequency: 109.692MHz)
   Minimum input arrival time before clock: 10.001ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.116ns (frequency: 109.692MHz)
  Total number of paths / destination ports: 1380467 / 2587
-------------------------------------------------------------------------
Delay:               9.116ns (Levels of Logic = 11)
  Source:            mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (FF)
  Destination:       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             58   0.447   1.829  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>)
     LUT3:I0->O           18   0.205   1.394  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux1181 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux118)
     LUT6:I1->O            1   0.203   0.924  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux288 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287)
     LUT6:I1->O            2   0.203   0.617  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux289 (doutb<7>)
     end scope: 'mem_manager1/b_mem:doutb<7>'
     LUT4:I3->O            1   0.205   0.000  vga/vpg/Mmux_ADDRA3_A121 (vga/vpg/Mmux_ADDRA3_rs_A<9>)
     MUXCY:S->O            1   0.172   0.000  vga/vpg/Mmux_ADDRA3_rs_cy<9> (vga/vpg/Mmux_ADDRA3_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  vga/vpg/Mmux_ADDRA3_rs_cy<10> (vga/vpg/Mmux_ADDRA3_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  vga/vpg/Mmux_ADDRA3_rs_cy<11> (vga/vpg/Mmux_ADDRA3_rs_cy<11>)
     MUXCY:CI->O           0   0.019   0.000  vga/vpg/Mmux_ADDRA3_rs_cy<12> (vga/vpg/Mmux_ADDRA3_rs_cy<12>)
     XORCY:CI->O          35   0.180   1.679  vga/vpg/Mmux_ADDRA3_rs_xor<13> (vga_mem_addr<13>)
     begin scope: 'mem_manager1/b_mem:addrb<13>'
     LUT5:I0->O            1   0.203   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out391 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_enb)
     RAMB16BWER:ENB            0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    ----------------------------------------
    Total                      9.116ns (2.095ns logic, 7.021ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 558 / 9
-------------------------------------------------------------------------
Offset:              10.001ns (Levels of Logic = 14)
  Source:            sw<3> (PAD)
  Destination:       servo/pwm (FF)
  Destination Clock: clk rising

  Data Path: sw<3> to servo/pwm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.849  sw_3_IBUF (Mram_angle2)
     LUT2:I0->O            2   0.203   0.616  Mram_angle31 (Mram_angle3)
     DSP48A1:B3->P0        2   4.394   0.864  servo/converter/Maddsub_n0006 (servo/pulse_length<0>)
     LUT4:I0->O            1   0.203   0.000  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_lut<0> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<0> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<1> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<2> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<3> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<4> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<5> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<6> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<7> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<7>)
     MUXCY:CI->O           1   0.213   0.827  servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<8> (servo/Mcompar_GND_11_o_current_count[20]_LessThan_3_o_cy<8>)
     LUT6:I2->O            1   0.203   0.000  servo/pwm_rstpot (servo/pwm_rstpot)
     FD:D                      0.102          servo/pwm
    ----------------------------------------
    Total                     10.001ns (6.845ns logic, 3.156ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            servo/pwm (FF)
  Destination:       servo_pwm (PAD)
  Source Clock:      clk rising

  Data Path: servo/pwm to servo_pwm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  servo/pwm (servo/pwm)
     OBUF:I->O                 2.571          servo_pwm_OBUF (servo_pwm)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.116|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 80.00 secs
Total CPU time to Xst completion: 80.20 secs
 
--> 

Total memory usage is 286672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    3 (   0 filtered)

