<profile>

<section name = "Vivado HLS Report for 'add_bias_pre_L1'" level="0">
<item name = "Date">Sat Oct 26 22:26:23 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">mlp</item>
<item name = "Solution">area_optimized</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k325tffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 2.266, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1201, 1201, 1201, 1201, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- fill">1200, 1200, 3, -, -, 400, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 31</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 65</column>
<column name="Register">-, -, 41, -</column>
<specialColumn name="Available">890, 840, 407600, 203800</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_fu_75_p2">+, 0, 0, 16, 9, 1</column>
<column name="tmp_fu_69_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i_reg_58">9, 2, 9, 18</column>
<column name="result_V_address0">13, 3, 9, 27</column>
<column name="result_V_d0">13, 3, 18, 54</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_3_reg_93">9, 0, 9, 0</column>
<column name="i_reg_58">9, 0, 9, 0</column>
<column name="input_V_load_reg_104">18, 0, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, add_bias_pre_L1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, add_bias_pre_L1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, add_bias_pre_L1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, add_bias_pre_L1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, add_bias_pre_L1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, add_bias_pre_L1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, add_bias_pre_L1, return value</column>
<column name="input_V_address0">out, 9, ap_memory, input_V, array</column>
<column name="input_V_ce0">out, 1, ap_memory, input_V, array</column>
<column name="input_V_q0">in, 18, ap_memory, input_V, array</column>
<column name="result_V_address0">out, 9, ap_memory, result_V, array</column>
<column name="result_V_ce0">out, 1, ap_memory, result_V, array</column>
<column name="result_V_we0">out, 1, ap_memory, result_V, array</column>
<column name="result_V_d0">out, 18, ap_memory, result_V, array</column>
</table>
</item>
</section>
</profile>
