
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1832618                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486436                       # Number of bytes of host memory used
host_op_rate                                  2158050                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1509.89                       # Real time elapsed on the host
host_tick_rate                              673432020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2767049650                       # Number of instructions simulated
sim_ops                                    3258416145                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1799162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3594844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 151775058                       # Number of branches fetched
system.switch_cpus.committedInsts           767049649                       # Number of instructions committed
system.switch_cpus.committedOps             900930588                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387292                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387292                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    285015291                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    281582124                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    110593546                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            35274993                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     779006166                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            779006166                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1221786739                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    681806718                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           159150517                       # Number of load instructions
system.switch_cpus.num_mem_refs             262479892                       # number of memory refs
system.switch_cpus.num_store_insts          103329375                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      44552068                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             44552068                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     56602904                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     33391520                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         563608629     62.56%     62.56% # Class of executed instruction
system.switch_cpus.op_class::IntMult         48499727      5.38%     67.94% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.94% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5190952      0.58%     68.52% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3433254      0.38%     68.90% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1413116      0.16%     69.06% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        4681668      0.52%     69.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      5634244      0.63%     70.20% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          788504      0.09%     70.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        4888525      0.54%     70.83% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           312096      0.03%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::MemRead        159150517     17.67%     88.53% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       103329375     11.47%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          900930607                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         3563                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3098                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2207487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       265805                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4414974                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         268903                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1791282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       209109                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1586536                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7917                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7917                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1791282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2726708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2667335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5394043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5394043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    130099968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    126963456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    257063424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               257063424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1799199                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1799199    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1799199                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3490463183                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3407449290                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16941685277                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2187847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       491796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3579308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19640                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19640                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2187845                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6622455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6622461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    318742016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              318742528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1863619                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26765952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4071106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254221                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3798640     93.31%     93.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 269368      6.62%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3098      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4071106                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2312569410                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4602606225                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    116489984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         116490112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     13609856                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       13609856                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       910078                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             910079                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       106327                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            106327                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    114564442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            114564568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      13384889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            13384889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      13384889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    114564442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           127949457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    211515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1796698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002136406062                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        11962                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        11962                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3060383                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            199701                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     910079                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    106327                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1820158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  212654                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 23458                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 1139                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            88545                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           299950                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           286771                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           271042                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           131575                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            40307                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            52392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            49831                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            39328                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            57448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           42122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           38848                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           56298                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          234030                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           49005                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           59208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            46105                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19302                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11586                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            12415                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             7246                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            14103                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            10403                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             5583                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             5374                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5526                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            5488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            5766                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6863                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           14125                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           35315                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.26                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 28920100645                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8983500000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            62608225645                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16096.23                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34846.23                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1268599                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 134487                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                70.61                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.58                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1820158                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              212654                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 898641                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 898059                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  9910                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  9953                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 11927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 11954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 11967                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 11965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 11964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 11964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 11965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 11966                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 11964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 11990                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 12001                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 11974                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 11963                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 11963                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 11962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 11962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   186                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       605096                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   212.401867                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   168.149632                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   191.523221                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        12336      2.04%      2.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       458845     75.83%     77.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        44457      7.35%     85.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        15165      2.51%     87.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10865      1.80%     89.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        30444      5.03%     94.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        28447      4.70%     99.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         1412      0.23%     99.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         3125      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       605096                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        11962                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    150.161511                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   114.620933                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   136.240860                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31            30      0.25%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63         1510     12.62%     12.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95         4148     34.68%     47.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127         2929     24.49%     72.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159         1059      8.85%     80.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191          309      2.58%     83.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223          118      0.99%     84.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-255           58      0.48%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-287           35      0.29%     85.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-319           31      0.26%     85.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-351           48      0.40%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-383          117      0.98%     86.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-415          183      1.53%     88.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::416-447          278      2.32%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-479          350      2.93%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::480-511          356      2.98%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-543          262      2.19%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::544-575          107      0.89%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-607           27      0.23%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::608-639            6      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::672-703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        11962                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        11962                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.679652                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.661911                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.773723                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2011     16.81%     16.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              41      0.34%     17.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            9715     81.22%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             159      1.33%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              36      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        11962                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             114988800                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1501312                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               13534976                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              116490112                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            13609856                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      113.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       13.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   114.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    13.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.99                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016807064582                       # Total gap between requests
system.mem_ctrls0.avgGap                   1000394.59                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    114988672                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     13534976                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 113087946.185263350606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 13311247.194043871015                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1820156                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       212654                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  62608155645                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23656007585940                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34397.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 111241771.07                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   69.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1796723880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           954973800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4114689180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         442348020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    184528784130                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    235061327520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      507164684130                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       498.781415                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 609336753030                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 373517348378                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2523675840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1341365520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         8713748820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         661598460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    376836950490                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     73117440000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      543460616730                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       534.477387                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 186772773611                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 796081327797                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    113807232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         113807360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     13156096                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       13156096                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       889119                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             889120                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       102782                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            102782                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    111926035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            111926161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      12938630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            12938630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      12938630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    111926035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           124864791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    204160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1755056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002215877922                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        11547                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        11547                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2994419                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            192750                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     889120                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    102782                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1778240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  205564                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 23182                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 1404                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            79092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           299836                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           280941                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           269587                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           132370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            50075                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            58298                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            41267                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            35660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            43058                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           40098                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           35634                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           49772                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          229230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           49545                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           60595                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            43401                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            19809                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            11815                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12222                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             5678                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            14235                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            10282                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             6124                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             5246                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             5654                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            5448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            5852                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            7160                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            6458                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           12003                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           32748                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 27916936745                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                8775290000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            60824274245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15906.56                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34656.56                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1244237                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 128815                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                70.89                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               63.10                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1778240                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              205564                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 877767                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 877291                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  9561                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  9616                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 11521                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 11541                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 11549                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 11548                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 11549                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 11549                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 11549                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 11549                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 11548                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 11578                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 11584                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 11556                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 11549                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 11547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 11547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 11547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   156                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       586139                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   213.922117                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   168.758541                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   193.346766                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        12240      2.09%      2.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       443946     75.74%     77.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        40504      6.91%     84.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        15721      2.68%     87.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        10420      1.78%     89.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        30820      5.26%     94.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        28130      4.80%     99.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1335      0.23%     99.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3023      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       586139                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        11547                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    151.957045                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   116.121429                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   136.324441                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-31            27      0.23%      0.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-63         1394     12.07%     12.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-95         3933     34.06%     46.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-127         2845     24.64%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-159         1057      9.15%     80.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-191          310      2.68%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-223          137      1.19%     84.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-255           52      0.45%     84.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-287           24      0.21%     84.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-319           44      0.38%     85.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-351           64      0.55%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-383          116      1.00%     86.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-415          194      1.68%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-447          291      2.52%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-479          363      3.14%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::480-511          364      3.15%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-543          203      1.76%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::544-575          100      0.87%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-607           24      0.21%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::608-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::640-671            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::800-831            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        11547                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        11547                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.678618                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.661002                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.770940                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1931     16.72%     16.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              53      0.46%     17.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            9396     81.37%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             130      1.13%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              37      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        11547                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             112323712                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1483648                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               13064640                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              113807360                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            13156096                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      110.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       12.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   111.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    12.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.96                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016806851078                       # Total gap between requests
system.mem_ctrls1.avgGap                   1025108.18                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    112323584                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     13064640                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 110466911.233898833394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 12848685.697055784985                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1778238                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       205564                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  60824204245                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23603868191894                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34204.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 114824911.91                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   70.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1677378780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           891540375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3881246880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         420570180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    182433774780                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    236825095200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      506395443795                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       498.024890                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 613935452564                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 368918648844                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2507667960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1332857130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         8649867240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         645014520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    374620894800                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     74983720320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      543005859570                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       534.030147                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 191648998691                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 791205102717                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       408288                       # number of demand (read+write) hits
system.l2.demand_hits::total                   408288                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       408288                       # number of overall hits
system.l2.overall_hits::total                  408288                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1799197                       # number of demand (read+write) misses
system.l2.demand_misses::total                1799199                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1799197                       # number of overall misses
system.l2.overall_misses::total               1799199                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       172638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 152718254859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     152718427497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       172638                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 152718254859                       # number of overall miss cycles
system.l2.overall_miss_latency::total    152718427497                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2207485                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2207487                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2207485                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2207487                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.815044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.815044                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.815044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.815044                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        86319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84881.341431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84881.343029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        86319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84881.341431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84881.343029                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              209109                       # number of writebacks
system.l2.writebacks::total                    209109                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1799197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1799199                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1799197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1799199                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       155328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 137354787202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 137354942530                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       155328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 137354787202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 137354942530                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.815044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.815044                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.815044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.815044                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76342.272248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76342.273717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76342.272248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76342.273717                       # average overall mshr miss latency
system.l2.replacements                        1863619                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       282687                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           282687                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       282687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       282687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       200929                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        200929                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11723                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7917                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7917                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    559752027                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     559752027                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        19640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.403106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.403106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 70702.542251                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70702.542251                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    491985861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    491985861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.403106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.403106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62142.965896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62142.965896                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       172638                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       172638                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        86319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        86319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       155328                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       155328                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77664                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77664                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       396565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            396565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1791280                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1791280                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 152158502832                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 152158502832                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2187845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2187845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.818742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.818742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84944.008101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84944.008101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1791280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1791280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 136862801341                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 136862801341                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.818742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.818742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76405.029555                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76405.029555                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     4211330                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1864131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.259138                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.758526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.091841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   496.149297                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.969042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  72446195                       # Number of tag accesses
system.l2.tags.data_accesses                 72446195                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    767049667                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2767338965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    767049667                       # number of overall hits
system.cpu.icache.overall_hits::total      2767338965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       176808                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       176808                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       176808                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       176808                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    767049669                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2767339890                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    767049669                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2767339890                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        88404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   191.143784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        88404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   191.143784                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       175140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       175140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       175140                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       175140                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        87570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        87570                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    767049667                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2767338965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       176808                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       176808                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    767049669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2767339890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        88404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   191.143784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       175140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       175140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        87570                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2767339890                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2991718.800000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.631415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.295770                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999409                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      107926256635                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     107926256635                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    255395134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        921637202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    255395134                       # number of overall hits
system.cpu.dcache.overall_hits::total       921637202                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2205696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7795164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2205696                       # number of overall misses
system.cpu.dcache.overall_misses::total       7795164                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 160857544002                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 160857544002                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 160857544002                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 160857544002                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    257600830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    929432366                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    257600830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    929432366                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008562                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008562                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72928.247593                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20635.556096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72928.247593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20635.556096                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1217774                       # number of writebacks
system.cpu.dcache.writebacks::total           1217774                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2205696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2205696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2205696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2205696                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 159017993538                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 159017993538                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 159017993538                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 159017993538                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008562                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008562                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72094.247593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72094.247593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72094.247593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72094.247593                       # average overall mshr miss latency
system.cpu.dcache.replacements                7801631                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    154893999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       557189571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2186056                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7415194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 160154184264                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 160154184264                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    157080055                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    564604765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73261.702474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21598.111157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2186056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2186056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 158331013560                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 158331013560                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72427.702474                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72427.702474                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    100501135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      364447631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    703359738                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    703359738                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    100520775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    364827601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35812.613951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1851.092818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    686979978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    686979978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34978.613951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34978.613951                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      2807189                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8734997                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1789                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6723                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     53094525                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     53094525                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      2808978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      8741720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000637                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000769                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 29678.325880                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7897.445337                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         1789                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1789                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     51602499                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     51602499                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000637                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 28844.325880                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28844.325880                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      2808978                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      8741720                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      2808978                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      8741720                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           946915806                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7801887                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.370100                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.056271                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.943028                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500220                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30309107679                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30309107679                       # Number of data accesses

---------- End Simulation Statistics   ----------
