// Seed: 2096330880
module module_0 #(
    parameter id_13 = 32'd29,
    parameter id_7  = 32'd2
) (
    input logic id_2,
    input id_3
);
  logic id_4, id_5, id_6;
  assign #1 id_5 = id_2;
  always begin
    id_3 <= !1'b0;
    id_5 <= {1'b0};
    id_1 <= 1'b0;
  end
  logic _id_7, id_8, id_9;
  assign id_4 = 1;
  reg id_10, id_11, id_12 = 1;
  logic _id_13;
  logic id_14;
  logic id_15;
  assign id_4[id_7] = id_3;
  assign id_6 = id_13;
  assign id_10[1?id_13 : 1 : 1] = id_2;
  logic id_16;
  assign id_13 = id_1 - 1;
endmodule
module module_1;
  logic id_1, id_2;
  logic id_3;
endmodule
`default_nettype id_1
