{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699161000919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699161000919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 04 23:10:00 2023 " "Processing started: Sat Nov 04 23:10:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699161000919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1699161000919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/users/maxga/fpga/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProyectoTDD ProyectoTDD " "Command: quartus_sh -t c:/users/maxga/fpga/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProyectoTDD ProyectoTDD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1699161000919 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ProyectoTDD ProyectoTDD " "Quartus(args): --rtl_sim ProyectoTDD ProyectoTDD" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1699161000919 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1699161001113 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1699161001214 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1699161001215 ""}
{ "Warning" "0" "" "Warning: File ProyectoTDD_run_msim_rtl_verilog.do already exists - backing up current file as ProyectoTDD_run_msim_rtl_verilog.do.bak7" {  } {  } 0 0 "Warning: File ProyectoTDD_run_msim_rtl_verilog.do already exists - backing up current file as ProyectoTDD_run_msim_rtl_verilog.do.bak7" 0 0 "Shell" 0 0 1699161001321 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/simulation/modelsim/ProyectoTDD_run_msim_rtl_verilog.do" {  } { { "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/simulation/modelsim/ProyectoTDD_run_msim_rtl_verilog.do" "0" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/simulation/modelsim/ProyectoTDD_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/simulation/modelsim/ProyectoTDD_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1699161001343 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1699161001348 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1699161001359 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1699161001360 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/ProyectoTDD_nativelink_simulation.rpt" {  } { { "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/ProyectoTDD_nativelink_simulation.rpt" "0" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/ProyectoTDD_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/ProyectoTDD_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1699161001360 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/users/maxga/fpga/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/users/maxga/fpga/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1699161001360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699161001361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 04 23:10:01 2023 " "Processing ended: Sat Nov 04 23:10:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699161001361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699161001361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699161001361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1699161001361 ""}
