# compile vhdl design source files
vhdl xil_defaultlib  "transceiver_module_tb1_func_synth.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/reference_data_package.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/BER_calculator.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/BER_circuit_64_bit_input.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/FBERT.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/transceiever_module/GTHE2_SIM.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/RX_syncronizer.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/syn.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/gfmul.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/peterson.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/chien.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/bch_peterson.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/data_generator.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc_reg.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/exdes_TX_logic.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/gtwizard_0_descrambler_alt.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/gtwizard_0_scrambler_alt.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/transceiver_module.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_113OUT.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_127OUT.vhd"
vhdl xil_defaultlib  "../../../../loopback_v10.srcs/sim_1/imports/transceiever_module/transceiver_module_tb1.vhd"

# Do not sort compile order
nosort
