--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0:	LW	R1, 128(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	128	128	128	128	128	128	128	128	
204:	128	128	128	128	128	128	128	128	
236:	128	128	128	128	128	128	128	128	

--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0:	LW	R2, 160(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LW	R1, 128(R0)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	160	160	160	160	160	160	160	160	
204:	160	160	160	160	160	160	160	160	
236:	160	160	160	160	160	160	160	160	

--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0:	SW	R1, 132(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LW	R2, 160(R0)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	132	132	132	132	132	132	132	132	
204:	132	132	132	132	132	132	132	132	
236:	132	132	132	132	132	132	132	132	

--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0:	LW	R3, 192(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	SW	R1, 132(R0)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	192	192	192	192	192	192	192	192	
204:	192	192	192	192	192	192	192	192	
236:	192	192	192	192	192	192	192	192	

--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0:	SW	R1, 164(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LW	R3, 192(R0)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	164	164	164	164	164	164	164	164	
204:	164	164	164	164	164	164	164	164	
236:	164	164	164	164	164	164	164	164	

--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0:	LW	R4, 196(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	SW	R1, 164(R0)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	196	196	196	196	196	196	196	196	
204:	196	196	196	196	196	196	196	196	
236:	196	196	196	196	196	196	196	196	

--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0:	BLTZ	R4, #-12
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LW	R4, 196(R0)
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	SW	R1, 164(R0)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	-12	-12	-12	-12	-12	-12	-12	-12	
204:	-12	-12	-12	-12	-12	-12	-12	-12	
236:	-12	-12	-12	-12	-12	-12	-12	-12	

--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0:	BREAK
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	BLTZ	R4, #-12
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	SW	R1, 164(R0)
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	13	13	13	13	13	13	13	13	
204:	13	13	13	13	13	13	13	13	
236:	13	13	13	13	13	13	13	13	

