Time resolution is 1 ps
$stop called at time : 90 ns : File "C:/Users/akhil/verilog/Single Port RAM/Single Port RAM.srcs/sim_1/new/module_testbench.v" Line 88
