// Seed: 1487737611
module module_0 ();
  wire id_1;
endmodule
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output uwire module_1,
    input tri0 id_3,
    input wire id_4,
    input tri1 id_5,
    output uwire id_6,
    output uwire id_7,
    input wand id_8,
    input tri id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply1 id_12,
    output supply0 id_13
);
  assign id_7 = id_0;
  module_0 modCall_1 ();
  assign id_13 = id_8;
  wire id_15;
  assign id_15 = id_0;
  wire  id_16;
  logic id_17;
endmodule
