"""
PMP configuration for the pyflow generator.

Ported from src/riscv_pmp_cfg.sv, which pyflow never carried over:
riscv_instr_gen_config.py:142 has only `# pmp_cfg = riscv_pmp_cfg  # TODO`, and
none of the --pmp_* options existed, so run.py rejected them at argparse with
"unrecognized arguments" and no PMP stimulus could be generated at all.

Scope of this port, and why:

  * The deterministic path only -- pmp_randomize = 1 is rejected with a clear
    message rather than silently generating nothing. The SystemVerilog
    randomized path is ~90 lines of interlocking constraints over a dynamically
    sized array (sanity_c, xwr_c, address_modes_c, grain_addr_mode_c,
    addr_range_c, modes_before_addr_c, addr_legal_tor_c, addr_napot_mode_c,
    addr_na4_mode_c), which is the shape pyvsc handles worst, and a subtly
    wrong PMP region set produces access faults that look like RTL bugs. The
    directed path is what a testlist entry with explicit +pmp_region_N asks for.

  * No ePMP. riscv_instr_pkg::support_epmp gates roughly 150 lines of
    gen_pmp_instr, all of it writing mseccfg for Smepmp. FyraCore does not
    implement mseccfg (src/csr.v decodes no 0x747), so support_epmp is 0 and
    that entire branch is unreachable. The code below is the non-ePMP path.

  * No gen_pmp_exception_routine. It exists so that a PMP fault can be
    recovered from by widening the offending region, which matters only when
    the generated regions actually deny access -- i.e. under randomization.
"""

import logging
import random
import sys

from pygen_src.riscv_instr_pkg import pmp_addr_mode_t, privileged_reg_t


class pmp_cfg_reg_t:
    """One pmpcfg byte plus the address that goes with it.

    Mirrors the SystemVerilog struct, which carries the address alongside the
    config byte for convenience. Layout of the byte, from the privileged spec
    and matching src/riscv_pmp_cfg.sv:

        bit 7    L      lock
        bits 6:5 zero   reserved, written as 0
        bits 4:3 A      OFF / TOR / NA4 / NAPOT
        bit 2    X
        bit 1    W
        bit 0    R
    """

    def __init__(self):
        self.l = 0
        self.a = pmp_addr_mode_t.TOR
        self.x = 0
        self.w = 0
        self.r = 0
        self.addr = 0
        self.offset = 0

    def to_byte(self):
        return ((self.l & 0x1) << 7 | (self.a.value & 0x3) << 3 |
                (self.x & 0x1) << 2 | (self.w & 0x1) << 1 | (self.r & 0x1))


class riscv_pmp_cfg:
    # xlen is passed in rather than read from a riscv_core_setting import,
    # because the config module that constructs this object is itself what
    # resolves the target, and importing it here would be circular.
    def __init__(self, xlen):
        self.xlen = xlen
        # Default to a single PMP region, as the SV does.
        self.pmp_num_regions = 1
        # Default granularity of 0, i.e. a 4-byte grain.
        self.pmp_granularity = 0
        self.pmp_randomize = 0
        self.pmp_allow_illegal_tor = 0
        self.enable_write_pmp_csr = 0
        self.suppress_pmp_setup = 0
        self.pmp_max_offset = (1 << self.xlen) - 1
        # Number of configuration bytes per pmpcfg CSR: 4 in rv32, 8 in rv64.
        self.cfg_per_csr = self.xlen // 8
        self.pmp_cfg = []
        self.pmp_cfg_addr_valid = []
        self.pmp_cfg_already_configured = []
        # Raw +pmp_region_<i>= strings, keyed by region index.
        self.pmp_region_args = {}
        self.end_signature_addr = 0
        self.base_pmp_addr = privileged_reg_t.PMPADDR0
        self.base_pmpcfg_addr = privileged_reg_t.PMPCFG0

    # ------------------------------------------------------------------
    # Setup
    # ------------------------------------------------------------------
    def initialize(self, signature_addr):
        self.end_signature_addr = signature_addr - 0x4
        if self.pmp_randomize:
            logging.critical(
                "pmp_randomize is not supported by the pyflow PMP port. Drive "
                "the regions explicitly with +pmp_num_regions and "
                "+pmp_region_<i>=... instead.")
            sys.exit(1)
        self.pmp_cfg = [pmp_cfg_reg_t() for _ in range(self.pmp_num_regions)]
        self.pmp_cfg_addr_valid = [0] * self.pmp_num_regions
        self.pmp_cfg_already_configured = [0] * self.pmp_num_regions
        self.set_defaults()
        self.setup_pmp()

    def set_defaults(self):
        logging.info("MAX OFFSET: 0x%08x", self.pmp_max_offset)
        for i, region in enumerate(self.pmp_cfg):
            region.l = 0
            region.a = pmp_addr_mode_t.TOR
            region.x = 1
            region.w = 1
            region.r = 1
            region.offset = self.assign_default_addr_offset(self.pmp_num_regions, i)
            self.pmp_cfg_addr_valid[i] = 0
            self.pmp_cfg_already_configured[i] = 0

    def assign_default_addr_offset(self, num_regions, index):
        # The SV divides by (num_regions - 1), which is a division by zero for
        # the default single-region case. Guard it: with one region there is no
        # range to spread across, so the offset is 0.
        if num_regions <= 1:
            return 0
        return (self.pmp_max_offset // (num_regions - 1)) * index

    def setup_pmp(self):
        """Apply the +pmp_region_<i>= overrides collected from the command line."""
        for i in range(len(self.pmp_cfg)):
            arg_value = self.pmp_region_args.get(i)
            if arg_value is None:
                continue
            region, addr_valid = self.parse_pmp_config(arg_value, self.pmp_cfg[i])
            self.pmp_cfg[i] = region
            self.pmp_cfg_addr_valid[i] = addr_valid
            logging.info("Configured pmp_cfg[%0d] from command line: "
                         "L:%0d A:%s X:%0d W:%0d R:%0d ADDR:0x%08x",
                         i, region.l, region.a.name, region.x, region.w,
                         region.r, region.addr)

    def parse_pmp_config(self, pmp_region, ref_pmp_cfg):
        """Parse one "L:0,A:TOR,X:1,W:1,R:1,ADDR:FFFFFFFF" string."""
        region = pmp_cfg_reg_t()
        region.__dict__.update(ref_pmp_cfg.__dict__)
        addr_valid = 0
        for field in pmp_region.split(','):
            if not field:
                continue
            parts = field.split(':')
            if len(parts) != 2:
                logging.critical("%s, Invalid PMP configuration field!", field)
                sys.exit(1)
            field_type, field_val = parts[0].strip(), parts[1].strip()
            if field_type == 'L':
                region.l = int(field_val, 2)
            elif field_type == 'A':
                try:
                    region.a = pmp_addr_mode_t[field_val]
                except KeyError:
                    logging.critical("%s, Invalid PMP address mode!", field_val)
                    sys.exit(1)
            elif field_type == 'X':
                region.x = int(field_val, 2)
            elif field_type == 'W':
                region.w = int(field_val, 2)
            elif field_type == 'R':
                region.r = int(field_val, 2)
            elif field_type == 'ADDR':
                # No need to convert to "PMP format" beyond the shift; the rest
                # is masked off in hardware.
                addr_valid = 1
                region.addr = self.format_addr(int(field_val, 16))
            else:
                logging.critical("%s, Invalid PMP configuration field name!",
                                 field_type)
                sys.exit(1)
        return region, addr_valid

    def format_addr(self, addr):
        """pmpaddr never holds the bottom two bits of the address."""
        shifted_addr = addr >> 2
        if self.xlen == 32:
            # pmpaddr is bits [33:2] of a 34-bit address.
            return shifted_addr & 0xFFFFFFFF
        if self.xlen == 64:
            # pmpaddr is bits [55:2] of a 56-bit address, prepended by 10'b0.
            return shifted_addr & ((1 << (self.xlen - 10)) - 1)
        logging.critical("Unsupported XLEN %0s", self.xlen)
        sys.exit(1)

    # ------------------------------------------------------------------
    # Instruction generation
    # ------------------------------------------------------------------
    def gen_pmp_enable_all(self, scratch_reg, instr):
        """One NAPOT region covering all of memory, RWX, unlocked."""
        instr.append("li x{}, 0x1fffffff".format(scratch_reg))
        instr.append("csrw {}, x{}".format(hex(privileged_reg_t.PMPADDR0),
                                           scratch_reg))
        instr.append("csrw {}, 0x1f".format(hex(privileged_reg_t.PMPCFG0)))

    def gen_pmp_instr(self, scratch_reg, instr):
        """Emit the code that programs pmpaddr[i] and pmpcfg[i].

        Several pmpcfg entries share one physical CSR -- four in rv32 -- so the
        bytes are accumulated in pmp_word and written out only when the word is
        full or the list ends, exactly as src/riscv_pmp_cfg.sv does.
        """
        pmp_word = 0
        pmp_id = 0
        for i, region in enumerate(self.pmp_cfg):
            pmp_id = i // self.cfg_per_csr
            cfg_byte = region.to_byte()
            logging.info("cfg_byte: 0x%02x", cfg_byte)
            pmp_word = pmp_word | (cfg_byte << ((i % self.cfg_per_csr) * 8))
            # Only set the address if it was not already configured above.
            if not self.pmp_cfg_already_configured[i] or self.pmp_cfg_addr_valid[i]:
                if self.pmp_cfg_addr_valid[i]:
                    # An address was supplied by the test.
                    instr.append("li x{}, {}".format(scratch_reg[0],
                                                     hex(region.addr)))
                    instr.append("csrw {}, x{}".format(
                        hex(self.base_pmp_addr + i), scratch_reg[0]))
                    logging.info("Value 0x%08x loaded into pmpaddr[%0d], "
                                 "corresponding to address 0x%0x",
                                 region.addr, i, region.addr << 2)
                else:
                    # Add the offset to <main> to get the other pmpaddr values.
                    instr.append("la x{}, main".format(scratch_reg[0]))
                    instr.append("li x{}, {}".format(scratch_reg[1],
                                                     hex(region.offset)))
                    instr.append("add x{}, x{}, x{}".format(
                        scratch_reg[0], scratch_reg[0], scratch_reg[1]))
                    instr.append("srli x{}, x{}, 2".format(scratch_reg[0],
                                                           scratch_reg[0]))
                    instr.append("csrw {}, x{}".format(
                        hex(self.base_pmp_addr + i), scratch_reg[0]))
                    logging.info("Offset of pmp_addr_%0d from main: 0x%08x",
                                 i, region.offset)
            # Write the pmpcfg CSR once its word is complete.
            if i == len(self.pmp_cfg) - 1:
                instr.append("li x{}, {}".format(scratch_reg[0], hex(pmp_word)))
                instr.append("csrw {}, x{}".format(
                    hex(self.base_pmpcfg_addr + pmp_id), scratch_reg[0]))
                break
            elif (i + 1) % self.cfg_per_csr == 0:
                instr.append("li x{}, {}".format(scratch_reg[0], hex(pmp_word)))
                instr.append("csrw {}, x{}".format(
                    hex(self.base_pmpcfg_addr + pmp_id), scratch_reg[0]))
                pmp_word = 0

    def gen_pmp_write_test(self, scratch_reg, instr):
        """Write random values to every pmpaddr and pmpcfg CSR, then restore.

        This is the WARL exerciser: each CSR is written with csrrw, which also
        reads back the previous value, and a second csrrw puts the original
        value back. What the core chose to store is therefore observable in a
        GPR, so a legalisation that differs from the reference model shows up
        in the comparison rather than being silently absorbed.
        """
        for i in range(self.pmp_num_regions):
            pmp_addr = self.base_pmp_addr + i
            pmpcfg_addr = self.base_pmpcfg_addr + (i // self.cfg_per_csr)
            # Randomize the lower 31 bits and add <main>, so the random value
            # written to pmpaddr[i] cannot interfere with the safe region.
            pmp_val = random.getrandbits(self.xlen) & ~(1 << 31)
            instr.append("li x{}, {}".format(scratch_reg[0], hex(pmp_val)))
            instr.append("la x{}, main".format(scratch_reg[1]))
            instr.append("add x{}, x{}, x{}".format(
                scratch_reg[0], scratch_reg[0], scratch_reg[1]))
            # Write the random address; the old value lands in scratch_reg[0].
            instr.append("csrrw x{}, {}, x{}".format(
                scratch_reg[0], hex(pmp_addr), scratch_reg[0]))
            # Put the original address back; the new value lands in scratch_reg[0].
            instr.append("csrrw x{}, {}, x{}".format(
                scratch_reg[0], hex(pmp_addr), scratch_reg[0]))

            # Randomize the value written to the pmpcfg CSR, with every Lock
            # bit clear -- locking a region would make the rest of the test
            # unable to reconfigure it -- and never W=1 with R=0, which the
            # privileged spec reserves.
            pmp_val = random.getrandbits(self.xlen)
            for byte in range(self.cfg_per_csr):
                shift = byte * 8
                pmp_val &= ~(1 << (shift + 7))          # L = 0
                r_bit = (pmp_val >> shift) & 0x1
                if r_bit == 0:
                    pmp_val &= ~(1 << (shift + 1))      # W = 0 when R = 0
            # Keep the "safe" region fully accessible so the program can
            # continue running after this sequence.
            if pmpcfg_addr == self.base_pmpcfg_addr:
                pmp_val = (pmp_val & ~0xFF) | 0x0F
            instr.append("li x{}, {}".format(scratch_reg[0], hex(pmp_val)))
            instr.append("csrrw x{}, {}, x{}".format(
                scratch_reg[0], hex(pmpcfg_addr), scratch_reg[0]))
            instr.append("csrrw x{}, {}, x{}".format(
                scratch_reg[0], hex(pmpcfg_addr), scratch_reg[0]))
