*.lock
*.pdf
*.vcd
*.out
logs/
target/
*.log
impl/
*.tar.gz

axi-ddr3-lite/
axis-usb/
misc-verilog-cores/
verilog-axi/
verilog-axis/

# Created by build-system
synth/sipeed-tang-primer-20k/toy-tart.tcl
