# RCA_tb

Simple systemverilog testbench for a ripple carry adder. 

-----------------HOW TO START------------------------------

If you have questasim installed, just navigate the `sim` folder
and start the `start_sim.sh` script.

-----------------COMMIT HISTORY-----------------------------

The project was first developed on gitlab, so if you want to see
the project history, check the old-history branch
