{"files":[{"patch":"@@ -6867,0 +6867,15 @@\n+instruct umulHiL_rReg(iRegLNoSp dst, iRegL src1, iRegL src2)\n+%{\n+  match(Set dst (UMulHiL src1 src2));\n+  ins_cost(IMUL_COST);\n+  format %{ \"mulhu  $dst, $src1, $src2\\t# umulhi, #@umulHiL_rReg\" %}\n+\n+  ins_encode %{\n+    __ mulhu(as_Register($dst$$reg),\n+            as_Register($src1$$reg),\n+            as_Register($src2$$reg));\n+  %}\n+\n+  ins_pipe(lmul_reg_reg);\n+%}\n+\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":15,"deletions":0,"binary":false,"changes":15,"status":"modified"}]}