// Seed: 2565438088
module module_0 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3,
    output tri id_4,
    output wire id_5,
    output wire id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    input tri id_11,
    input wand id_12,
    input wire id_13,
    output supply1 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input tri id_19
);
  wire id_21;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    output wor id_3,
    input tri id_4,
    output supply0 id_5,
    input supply1 id_6,
    output tri0 id_7
);
  reg id_9;
  always @("" or 1'b0 * "") id_9 <= 1;
  assign id_9 = {1, 1} - 1;
  assign id_0 = id_9 ? id_4 : 1;
  module_0(
      id_4,
      id_1,
      id_1,
      id_1,
      id_5,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_4,
      id_4,
      id_2,
      id_1,
      id_3,
      id_1,
      id_2,
      id_4,
      id_5,
      id_6
  );
endmodule
