Analysis & Synthesis report for High_radix_online_arithmetic
Fri Jun 01 16:50:29 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_module|masterLevelNew:masterLevel_Inst|memCopyDetector:memCopyDetector_1|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|altsyncram_iqg2:altsyncram1
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: Top-level Entity: |top_module
 19. Parameter Settings for User Entity Instance: pll3:pll_2
 20. Parameter Settings for User Entity Instance: pll3:pll_2|pll3_0002:pll3_inst
 21. Parameter Settings for User Entity Instance: pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: SRIncrementer:SRIncrementer_Inst_1
 23. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst
 24. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3
 25. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA
 26. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA
 27. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1
 28. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA
 29. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA
 30. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA
 31. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA
 32. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA
 33. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA
 34. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA
 35. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA
 36. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA
 37. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA
 38. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA
 39. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA
 40. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA
 41. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA
 42. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA
 43. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA
 44. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA
 45. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA
 46. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA
 47. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA
 48. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA
 49. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA
 50. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA
 51. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA
 52. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA
 53. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA
 54. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA
 55. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA
 56. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA
 57. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA
 58. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA
 59. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA
 60. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA
 61. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA
 62. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA
 63. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA
 64. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA
 65. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA
 66. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA
 67. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA
 68. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA
 69. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA
 70. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA
 71. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA
 72. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA
 73. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA
 74. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA
 75. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA
 76. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA
 77. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA
 78. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA
 79. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA
 80. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA
 81. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA
 82. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA
 83. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA
 84. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA
 85. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA
 86. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA
 87. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA
 88. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|radix4adder_new:DUT_1
 89. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1
 90. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR
 91. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:start_sig_SR
 92. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1
 93. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|onChipRam:RAM_1
 94. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|memCopyDetector:memCopyDetector_1
 96. Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|ctr_block:ctr_block_1
 97. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 98. altsyncram Parameter Settings by Entity Instance
 99. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1"
100. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|clockEnablePLL:clk_enable_pll|clockEnablePLL_altclkctrl_0:altclkctrl_0|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component"
101. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:start_sig_SR"
102. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR"
103. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1"
104. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|radix4adder_new:DUT_1"
105. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA"
106. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA"
107. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA"
108. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA"
109. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA"
110. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA"
111. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA"
112. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA"
113. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA"
114. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA"
115. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA"
116. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA"
117. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA"
118. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA"
119. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA"
120. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA"
121. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA"
122. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA"
123. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA"
124. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA"
125. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA"
126. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA"
127. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA"
128. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA"
129. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA"
130. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA"
131. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA"
132. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA"
133. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA"
134. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA"
135. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA"
136. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA"
137. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA"
138. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA"
139. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA"
140. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA"
141. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA"
142. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA"
143. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA"
144. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA"
145. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA"
146. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA"
147. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA"
148. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA"
149. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA"
150. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA"
151. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA"
152. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA"
153. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA"
154. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA"
155. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA"
156. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA"
157. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA"
158. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA"
159. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA"
160. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA"
161. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA"
162. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA"
163. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA"
164. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1"
165. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA"
166. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA"
167. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3"
168. Port Connectivity Checks: "masterLevelNew:masterLevel_Inst"
169. Port Connectivity Checks: "SRIncrementer:SRIncrementer_Inst_1"
170. SignalTap II Logic Analyzer Settings
171. In-System Memory Content Editor Settings
172. Post-Synthesis Netlist Statistics for Top Partition
173. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
174. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
175. Elapsed Time Per Partition
176. Connections to In-System Debugging Instance "auto_signaltap_0"
177. Analysis & Synthesis Messages
178. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 01 16:50:29 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; High_radix_online_arithmetic                ;
; Top-level Entity Name           ; top_module                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2611                                        ;
; Total pins                      ; 6                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 284,672                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                       ;
+---------------------------------------------------------------------------------+--------------------+------------------------------+
; Option                                                                          ; Setting            ; Default Value                ;
+---------------------------------------------------------------------------------+--------------------+------------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                              ;
; Top-level entity name                                                           ; top_module         ; High_radix_online_arithmetic ;
; Family name                                                                     ; Cyclone V          ; Cyclone V                    ;
; Use smart compilation                                                           ; Off                ; Off                          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                           ;
; Enable compact report table                                                     ; Off                ; Off                          ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                         ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                          ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                          ;
; Preserve fewer node names                                                       ; On                 ; On                           ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable                       ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001                 ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993                    ;
; State Machine Processing                                                        ; Auto               ; Auto                         ;
; Safe State Machine                                                              ; Off                ; Off                          ;
; Extract Verilog State Machines                                                  ; On                 ; On                           ;
; Extract VHDL State Machines                                                     ; On                 ; On                           ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                          ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                         ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                           ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                           ;
; Parallel Synthesis                                                              ; On                 ; On                           ;
; DSP Block Balancing                                                             ; Auto               ; Auto                         ;
; NOT Gate Push-Back                                                              ; On                 ; On                           ;
; Power-Up Don't Care                                                             ; On                 ; On                           ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                          ;
; Remove Duplicate Registers                                                      ; On                 ; On                           ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                          ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                          ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                          ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                          ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                          ;
; Ignore SOFT Buffers                                                             ; On                 ; On                           ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                          ;
; Optimization Technique                                                          ; Balanced           ; Balanced                     ;
; Carry Chain Length                                                              ; 70                 ; 70                           ;
; Auto Carry Chains                                                               ; On                 ; On                           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                          ;
; Auto ROM Replacement                                                            ; On                 ; On                           ;
; Auto RAM Replacement                                                            ; On                 ; On                           ;
; Auto DSP Block Replacement                                                      ; On                 ; On                           ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                         ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                           ;
; Strict RAM Replacement                                                          ; Off                ; Off                          ;
; Allow Synchronous Control Signals                                               ; On                 ; On                           ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                          ;
; Auto Resource Sharing                                                           ; Off                ; Off                          ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                          ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                          ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                          ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                           ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                          ;
; Timing-Driven Synthesis                                                         ; On                 ; On                           ;
; Report Parameter Settings                                                       ; On                 ; On                           ;
; Report Source Assignments                                                       ; On                 ; On                           ;
; Report Connectivity Checks                                                      ; On                 ; On                           ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                          ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                            ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation           ;
; HDL message level                                                               ; Level2             ; Level2                       ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                          ;
; Clock MUX Protection                                                            ; On                 ; On                           ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                          ;
; Block Design Naming                                                             ; Auto               ; Auto                         ;
; SDC constraint protection                                                       ; Off                ; Off                          ;
; Synthesis Effort                                                                ; Auto               ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                           ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                          ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                       ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                         ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                           ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                           ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                          ;
+---------------------------------------------------------------------------------+--------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; src/concatenateDout.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v                                                  ;             ;
; src/clockEnablePLL/synthesis/clockEnablePLL.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/clockEnablePLL.v                          ;             ;
; src/ramAddress.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/ramAddress.v                                                       ;             ;
; src/radix4adder_new.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v                                                  ;             ;
; src/onChipRam.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v                                                        ;             ;
; src/memCopyDetector.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/memCopyDetector.v                                                  ;             ;
; src/LFSRBlock.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v                                                        ;             ;
; src/LFSR.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/LFSR.v                                                             ;             ;
; src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v  ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v  ;             ;
; src/avalon_MM_write_master.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/avalon_MM_write_master.v                                           ;             ;
; src/pll3.v                                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/J_Lian/Desktop/FYP/src/pll3.v                                                             ; pll3        ;
; src/pll3/pll3_0002.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v                                                   ; pll3        ;
; src/ctr_block.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/ctr_block.v                                                        ;             ;
; src/top_module.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/top_module.v                                                       ;             ;
; src/LFSRBlock_test.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v                                                   ;             ;
; src/SRIncrementer.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/SRIncrementer.v                                                    ;             ;
; src/masterLevelNew.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v                                                   ;             ;
; src/signalCrossClkDomainSR.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/J_Lian/Desktop/FYP/src/signalCrossClkDomainSR.v                                           ;             ;
; src/lfsr_taps.dat                                                      ; yes             ; Auto-Found Unspecified File                  ; C:/Users/J_Lian/Desktop/FYP/src/lfsr_taps.dat                                                      ;             ;
; altera_pll.v                                                           ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altera_pll.v                              ;             ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altsyncram.tdf                            ;             ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;             ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_mux.inc                               ;             ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_decode.inc                            ;             ;
; aglobal161.inc                                                         ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/aglobal161.inc                            ;             ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                             ;             ;
; altrom.inc                                                             ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altrom.inc                                ;             ;
; altram.inc                                                             ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altram.inc                                ;             ;
; altdpram.inc                                                           ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altdpram.inc                              ;             ;
; db/altsyncram_fap1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/altsyncram_fap1.tdf                                                 ;             ;
; db/altsyncram_iqg2.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/altsyncram_iqg2.tdf                                                 ;             ;
; sld_mod_ram_rom.vhd                                                    ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                          ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                      ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv         ;             ;
; sld_rom_sr.vhd                                                         ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                            ;             ;
; sld_signaltap.vhd                                                      ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                         ;             ;
; sld_signaltap_impl.vhd                                                 ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                    ;             ;
; sld_ela_control.vhd                                                    ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                       ;             ;
; lpm_shiftreg.tdf                                                       ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                          ;             ;
; lpm_constant.inc                                                       ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_constant.inc                          ;             ;
; dffeea.inc                                                             ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/dffeea.inc                                ;             ;
; sld_ela_trigger.tdf                                                    ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_ela_trigger.tdf                       ;             ;
; db/sld_ela_trigger_7rq.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/sld_ela_trigger_7rq.tdf                                             ;             ;
; db/sld_reserved_high_radix_online_arithmetic_auto_signaltap_0_1_94cd.v ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/J_Lian/Desktop/FYP/db/sld_reserved_high_radix_online_arithmetic_auto_signaltap_0_1_94cd.v ;             ;
; sld_alt_reduction.vhd                                                  ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_alt_reduction.vhd                     ;             ;
; sld_mbpmg.vhd                                                          ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                           ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd              ;             ;
; sld_buffer_manager.vhd                                                 ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                    ;             ;
; db/altsyncram_re84.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/altsyncram_re84.tdf                                                 ;             ;
; altdpram.tdf                                                           ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altdpram.tdf                              ;             ;
; memmodes.inc                                                           ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/others/maxplus2/memmodes.inc                            ;             ;
; a_hdffe.inc                                                            ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/a_hdffe.inc                               ;             ;
; alt_le_rden_reg.inc                                                    ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                       ;             ;
; altsyncram.inc                                                         ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altsyncram.inc                            ;             ;
; lpm_mux.tdf                                                            ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                               ;             ;
; muxlut.inc                                                             ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/muxlut.inc                                ;             ;
; bypassff.inc                                                           ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/bypassff.inc                              ;             ;
; altshift.inc                                                           ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altshift.inc                              ;             ;
; db/mux_ilc.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/mux_ilc.tdf                                                         ;             ;
; lpm_decode.tdf                                                         ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                            ;             ;
; declut.inc                                                             ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/declut.inc                                ;             ;
; lpm_compare.inc                                                        ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_compare.inc                           ;             ;
; db/decode_vnf.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/decode_vnf.tdf                                                      ;             ;
; lpm_counter.tdf                                                        ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                           ;             ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;             ;
; cmpconst.inc                                                           ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/cmpconst.inc                              ;             ;
; lpm_counter.inc                                                        ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/lpm_counter.inc                           ;             ;
; alt_counter_stratix.inc                                                ; yes             ; Megafunction                                 ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                   ;             ;
; db/cntr_vai.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/cntr_vai.tdf                                                        ;             ;
; db/cmpr_g9c.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/cmpr_g9c.tdf                                                        ;             ;
; db/cntr_3vi.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/cntr_3vi.tdf                                                        ;             ;
; db/cntr_59i.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/cntr_59i.tdf                                                        ;             ;
; db/cmpr_d9c.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/cmpr_d9c.tdf                                                        ;             ;
; db/cntr_kri.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/cntr_kri.tdf                                                        ;             ;
; db/cmpr_99c.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/J_Lian/Desktop/FYP/db/cmpr_99c.tdf                                                        ;             ;
; sld_hub.vhd                                                            ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_hub.vhd                               ; altera_sld  ;
; db/ip/sld68080fff/alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v                 ; alt_sld_fab ;
; db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; alt_sld_fab ;
; db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; alt_sld_fab ;
; db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; alt_sld_fab ;
; db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                       ; yes             ; Encrypted Megafunction                       ; d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                          ;             ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1368                                                                  ;
;                                             ;                                                                       ;
; Combinational ALUT usage for logic          ; 497                                                                   ;
;     -- 7 input functions                    ; 4                                                                     ;
;     -- 6 input functions                    ; 100                                                                   ;
;     -- 5 input functions                    ; 75                                                                    ;
;     -- 4 input functions                    ; 44                                                                    ;
;     -- <=3 input functions                  ; 274                                                                   ;
;                                             ;                                                                       ;
; Dedicated logic registers                   ; 2611                                                                  ;
;                                             ;                                                                       ;
; I/O pins                                    ; 6                                                                     ;
; Total MLAB memory bits                      ; 0                                                                     ;
; Total block memory bits                     ; 284672                                                                ;
;                                             ;                                                                       ;
; Total DSP Blocks                            ; 0                                                                     ;
;                                             ;                                                                       ;
; Total PLLs                                  ; 2                                                                     ;
;     -- PLLs                                 ; 2                                                                     ;
;                                             ;                                                                       ;
; Maximum fan-out node                        ; pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1986                                                                  ;
; Total fan-out                               ; 18637                                                                 ;
; Average fan-out                             ; 5.29                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; |top_module                                                                                                                             ; 497 (2)             ; 2611 (0)                  ; 284672            ; 0          ; 6    ; 0            ; |top_module                                                                                                                                                                                                                                                                                                                                                                                                          ; top_module                                                        ; work         ;
;    |masterLevelNew:masterLevel_Inst|                                                                                                    ; 156 (18)            ; 315 (44)                  ; 168960            ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst                                                                                                                                                                                                                                                                                                                                                                          ; masterLevelNew                                                    ; work         ;
;       |LFSRBlock_test:LFSR_1|                                                                                                           ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1                                                                                                                                                                                                                                                                                                                                                    ; LFSRBlock_test                                                    ; work         ;
;          |LFSR:LFSRinst[47].LSFRA|                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA                                                                                                                                                                                                                                                                                                                            ; LFSR                                                              ; work         ;
;       |clockEnablePLL:clk_enable_pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|clockEnablePLL:clk_enable_pll                                                                                                                                                                                                                                                                                                                                            ; clockEnablePLL                                                    ; work         ;
;          |clockEnablePLL_altclkctrl_0:altclkctrl_0|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|clockEnablePLL:clk_enable_pll|clockEnablePLL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                   ; clockEnablePLL_altclkctrl_0                                       ; work         ;
;             |clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|clockEnablePLL:clk_enable_pll|clockEnablePLL_altclkctrl_0:altclkctrl_0|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component                                                                                                                                                                                                                         ; clockEnablePLL_altclkctrl_0_sub                                   ; work         ;
;       |concatenateDout:concatenateDout_1|                                                                                               ; 35 (35)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1                                                                                                                                                                                                                                                                                                                                        ; concatenateDout                                                   ; work         ;
;       |ctr_block:ctr_block_1|                                                                                                           ; 26 (26)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|ctr_block:ctr_block_1                                                                                                                                                                                                                                                                                                                                                    ; ctr_block                                                         ; work         ;
;       |memCopyDetector:memCopyDetector_1|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|memCopyDetector:memCopyDetector_1                                                                                                                                                                                                                                                                                                                                        ; memCopyDetector                                                   ; work         ;
;       |onChipRam:RAM_1|                                                                                                                 ; 51 (0)              ; 201 (0)                   ; 168960            ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1                                                                                                                                                                                                                                                                                                                                                          ; onChipRam                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 51 (0)              ; 201 (0)                   ; 168960            ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                          ; altsyncram                                                        ; work         ;
;             |altsyncram_fap1:auto_generated|                                                                                            ; 51 (0)              ; 201 (0)                   ; 168960            ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated                                                                                                                                                                                                                                                                                           ; altsyncram_fap1                                                   ; work         ;
;                |altsyncram_iqg2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 168960            ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|altsyncram_iqg2:altsyncram1                                                                                                                                                                                                                                                               ; altsyncram_iqg2                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 51 (33)             ; 201 (192)                 ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                                 ; sld_mod_ram_rom                                                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                              ; sld_rom_sr                                                        ; work         ;
;       |ramAddress:ramAddress_1|                                                                                                         ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1                                                                                                                                                                                                                                                                                                                                                  ; ramAddress                                                        ; work         ;
;       |signalCrossClkDomainSR:enable_SR|                                                                                                ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR                                                                                                                                                                                                                                                                                                                                         ; signalCrossClkDomainSR                                            ; work         ;
;    |pll3:pll_2|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|pll3:pll_2                                                                                                                                                                                                                                                                                                                                                                                               ; pll3                                                              ; pll3         ;
;       |pll3_0002:pll3_inst|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|pll3:pll_2|pll3_0002:pll3_inst                                                                                                                                                                                                                                                                                                                                                                           ; pll3_0002                                                         ; pll3         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                   ; altera_pll                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 111 (1)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 110 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 110 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                      ; alt_sld_fab                                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 110 (1)             ; 120 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 109 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 109 (75)            ; 114 (86)                  ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                         ; sld_jtag_hub                                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                 ; sld_rom_sr                                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                               ; sld_shadow_jsm                                                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 228 (2)             ; 2176 (227)                ; 115712            ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap                                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 226 (0)             ; 1949 (0)                  ; 115712            ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap_impl                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 226 (68)            ; 1949 (1478)               ; 115712            ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                              ; sld_signaltap_implb                                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                               ; altdpram                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                           ; lpm_decode                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                 ; decode_vnf                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 115712            ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                              ; altsyncram                                                        ; work         ;
;                |altsyncram_re84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 115712            ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_re84:auto_generated                                                                                                                                                                                                               ; altsyncram_re84                                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                               ; lpm_shiftreg                                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                 ; lpm_shiftreg                                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                      ; serial_crc_16                                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 69 (69)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                   ; sld_buffer_manager                                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 25 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                  ; sld_ela_control                                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                          ; lpm_shiftreg                                                      ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 2 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                       ; sld_ela_trigger                                                   ; work         ;
;                   |sld_ela_trigger_7rq:auto_generated|                                                                                  ; 2 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7rq:auto_generated                                                                                                                                                    ; sld_ela_trigger_7rq                                               ; work         ;
;                      |sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd:mgl_prim1|                                      ; 2 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7rq:auto_generated|sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd:mgl_prim1                                                                        ; sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7rq:auto_generated|sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                         ; lpm_shiftreg                                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7rq:auto_generated|sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                         ; lpm_shiftreg                                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7rq:auto_generated|sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                         ; lpm_shiftreg                                                      ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7rq:auto_generated|sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd:mgl_prim1|sld_alt_reduction:unary_1                                              ; sld_alt_reduction                                                 ; work         ;
;                         |sld_mbpmg:mbpm_2|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7rq:auto_generated|sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd:mgl_prim1|sld_mbpmg:mbpm_2                                                       ; sld_mbpmg                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7rq:auto_generated|sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd:mgl_prim1|sld_mbpmg:mbpm_2|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                    ; sld_ela_trigger_flow_mgr                                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (11)             ; 287 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                             ; sld_offload_buffer_mgr                                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                   ; lpm_counter                                                       ; work         ;
;                   |cntr_vai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vai:auto_generated                                                                                                                           ; cntr_vai                                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                            ; lpm_counter                                                       ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                                                                                    ; cntr_3vi                                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                  ; lpm_counter                                                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                                                                                          ; cntr_59i                                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                     ; lpm_counter                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                             ; cntr_kri                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                            ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 226 (226)                 ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                             ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                          ; lpm_shiftreg                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                        ; sld_rom_sr                                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|altsyncram_iqg2:altsyncram1|ALTSYNCRAM                                                 ; M10K block ; True Dual Port   ; 1024         ; 165          ; 1024         ; 165          ; 168960 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_re84:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 512          ; 226          ; 512          ; 226          ; 115712 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                               ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                               ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7rq:auto_generated|sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd:mgl_prim1 ;                 ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1                                                                                                                                                                                                                                                                                   ; src/onChipRam.v ;
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |top_module|pll3:pll_2                                                                                                                                                                                                                                                                                                                        ; src/pll3.v      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_module|masterLevelNew:masterLevel_Inst|memCopyDetector:memCopyDetector_1|state ;
+----------+----------+----------+----------+---------------------------------------------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00                                                ;
+----------+----------+----------+----------+---------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                                                       ;
; state.01 ; 0        ; 0        ; 1        ; 1                                                       ;
; state.10 ; 0        ; 1        ; 0        ; 1                                                       ;
; state.11 ; 1        ; 0        ; 0        ; 1                                                       ;
+----------+----------+----------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[32,65,98,131,164]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[32,65,98,131,164]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[1]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[0]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[33]                                                                                                           ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[1]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[2]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[1]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[34,66]                                                                                                        ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[2]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[3]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[2]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[35,67,99]                                                                                                     ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[3]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[4]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[3]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[36,68,100,132]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[4]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[5]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[4]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[37,69,101,133]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[5]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[6]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[5]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[38,70,102,134]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[6]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[7]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[6]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[39,71,103,135]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[7]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[8]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[7]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[40,72,104,136]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[8]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[9]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[8]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[41,73,105,137]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[9]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[10]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[9]                                                                                                            ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[42,74,106,138]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[10]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[11]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[10]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[43,75,107,139]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[11]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[12]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[11]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[44,76,108,140]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[12]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[13]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[12]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[45,77,109,141]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[13]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[14]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[13]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[46,78,110,142]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[14]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[15]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[14]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[47,79,111,143]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[15]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[16]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[15]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[48,80,112,144]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[16]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[17]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[16]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[49,81,113,145]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[17]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[18]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[17]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[50,82,114,146]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[18]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[19]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[18]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[51,83,115,147]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[19]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[20]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[19]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[52,84,116,148]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[20]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[21]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[20]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[53,85,117,149]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[21]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[22]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[21]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[54,86,118,150]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[22]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[23]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[22]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[55,87,119,151]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[23]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[24]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[23]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[56,88,120,152]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[24]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[25]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[24]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[57,89,121,153]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[25]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[26]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[25]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[58,90,122,154]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[26]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[27]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[26]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[59,91,123,155]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[27]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[28]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[27]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[60,92,124,156]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[28]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[29]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[28]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[61,93,125,157]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[29]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[30]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[29]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[62,94,126,158]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[30]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[31]                                                                                                  ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[30]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[63,95,127,159]                                                                                                ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[31]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[96,128,160]                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[64]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[129,161]                                                                                                      ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[97]                                                                                                           ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[162]                                                                                                          ; Merged with masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[130]                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[39,71,103,135]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[7]                                                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[38,70,102,134]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[6]                                                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[37,69,101,133]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[5]                                                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[36,68,100,132]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[4]                                                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[35,67,99]                                                                                                                                   ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[3]                                                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[34,66]                                                                                                                                      ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[2]                                                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[33]                                                                                                                                         ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[1]                                                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[40,72,104,136]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[8]                                                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[41,73,105,137]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[9]                                                                                                                                          ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[42,74,106,138]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[10]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[43,75,107,139]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[11]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[44,76,108,140]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[12]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[45,77,109,141]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[13]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[46,78,110,142]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[14]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[47,79,111,143]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[15]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[48,80,112,144]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[16]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[49,81,113,145]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[17]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[50,82,114,146]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[18]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[51,83,115,147]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[19]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[52,84,116,148]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[20]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[53,85,117,149]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[21]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[54,86,118,150]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[22]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[55,87,119,151]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[23]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[56,88,120,152]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[24]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[57,89,121,153]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[25]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[58,90,122,154]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[26]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[59,91,123,155]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[27]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[60,92,124,156]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[28]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[61,93,125,157]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[29]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[62,94,126,158]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[30]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[63,95,127,159]                                                                                                                              ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[31]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[96,128,160]                                                                                                                                 ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[64]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[129,161]                                                                                                                                    ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[97]                                                                                                                                         ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[162]                                                                                                                                        ; Merged with masterLevelNew:masterLevel_Inst|mem_in_reg[130]                                                                                                                                        ;
; masterLevelNew:masterLevel_Inst|memCopyDetector:memCopyDetector_1|state~5                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; masterLevelNew:masterLevel_Inst|memCopyDetector:memCopyDetector_1|state~6                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 291                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][10]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][10]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][12]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][13]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][14]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][15]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][16]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][17]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][18]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][12]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][13]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][14]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][15]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][6]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][16]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][7]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][17]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][8]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][18]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 42                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[32]                                                                                 ; Stuck at GND              ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[65],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[98],                                                                                 ;
;                                                                                                                                                              ;                           ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[131],                                                                                ;
;                                                                                                                                                              ;                           ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[164],                                                                                ;
;                                                                                                                                                              ;                           ; masterLevelNew:masterLevel_Inst|mem_in_reg[32],                                                                                                               ;
;                                                                                                                                                              ;                           ; masterLevelNew:masterLevel_Inst|mem_in_reg[65],                                                                                                               ;
;                                                                                                                                                              ;                           ; masterLevelNew:masterLevel_Inst|mem_in_reg[98],                                                                                                               ;
;                                                                                                                                                              ;                           ; masterLevelNew:masterLevel_Inst|mem_in_reg[131],                                                                                                              ;
;                                                                                                                                                              ;                           ; masterLevelNew:masterLevel_Inst|mem_in_reg[164]                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2611  ;
; Number of registers using Synchronous Clear  ; 134   ;
; Number of registers using Synchronous Load   ; 558   ;
; Number of registers using Asynchronous Clear ; 436   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 576   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; masterLevelNew:masterLevel_Inst|ctr_block:ctr_block_1|start_signal                                                                                                                                                                                                                                                              ; 15      ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[10]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[12]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[15]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[16]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[17]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[0]                                                                                                                                                                                                                                                     ; 4       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[22]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[24]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[25]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[27]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[29]                                                                                                                                                                                                                                                    ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[3]                                                                                                                                                                                                                                                     ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[4]                                                                                                                                                                                                                                                     ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[7]                                                                                                                                                                                                                                                     ; 3       ;
; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[8]                                                                                                                                                                                                                                                     ; 3       ;
; masterLevelNew:masterLevel_Inst|transfer_enable_SR[0]                                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 29                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_module|masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 165 bits  ; 330 LEs       ; 0 LEs                ; 330 LEs                ; Yes        ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |top_module|masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |top_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|altsyncram_iqg2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_module ;
+--------------------+----------------+--------------------------------------+
; Parameter Name     ; Value          ; Type                                 ;
+--------------------+----------------+--------------------------------------+
; LFSR_SIZE          ; 32             ; Signed Integer                       ;
; no_of_digits       ; 10             ; Signed Integer                       ;
; radix_bits         ; 3              ; Signed Integer                       ;
; radix              ; 4              ; Signed Integer                       ;
; no_of_mem_bits     ; 3              ; Signed Integer                       ;
; address_width      ; 10             ; Signed Integer                       ;
; max_ram_address    ; 1024           ; Signed Integer                       ;
; burst_index        ; 5              ; Signed Integer                       ;
; target_frequency   ; 250.000000 MHz ; String                               ;
; target_frequency_2 ; 50.000000 MHz  ; String                               ;
+--------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll3:pll_2 ;
+--------------------+----------------+-------------------+
; Parameter Name     ; Value          ; Type              ;
+--------------------+----------------+-------------------+
; target_frequency   ; 250.000000 MHz ; String            ;
; target_frequency_2 ; 50.000000 MHz  ; String            ;
+--------------------+----------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll3:pll_2|pll3_0002:pll3_inst ;
+--------------------+----------------+---------------------------------------+
; Parameter Name     ; Value          ; Type                                  ;
+--------------------+----------------+---------------------------------------+
; target_frequency   ; 250.000000 MHz ; String                                ;
; target_frequency_2 ; 50.000000 MHz  ; String                                ;
+--------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------+
; Parameter Name                       ; Value                  ; Type                                ;
+--------------------------------------+------------------------+-------------------------------------+
; reference_clock_frequency            ; 50.000000 MHz          ; String                              ;
; fractional_vco_multiplier            ; false                  ; String                              ;
; pll_type                             ; General                ; String                              ;
; pll_subtype                          ; General                ; String                              ;
; number_of_clocks                     ; 2                      ; Signed Integer                      ;
; operation_mode                       ; direct                 ; String                              ;
; deserialization_factor               ; 4                      ; Signed Integer                      ;
; data_rate                            ; 0                      ; Signed Integer                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                      ;
; output_clock_frequency0              ; 250.000000 MHz         ; String                              ;
; phase_shift0                         ; 0 ps                   ; String                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                              ;
; phase_shift1                         ; 0 ps                   ; String                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                              ;
; phase_shift2                         ; 0 ps                   ; String                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                              ;
; phase_shift3                         ; 0 ps                   ; String                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                              ;
; phase_shift4                         ; 0 ps                   ; String                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                              ;
; phase_shift5                         ; 0 ps                   ; String                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                              ;
; phase_shift6                         ; 0 ps                   ; String                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                              ;
; phase_shift7                         ; 0 ps                   ; String                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                              ;
; phase_shift8                         ; 0 ps                   ; String                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                              ;
; phase_shift9                         ; 0 ps                   ; String                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                              ;
; phase_shift10                        ; 0 ps                   ; String                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                              ;
; phase_shift11                        ; 0 ps                   ; String                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                              ;
; phase_shift12                        ; 0 ps                   ; String                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                              ;
; phase_shift13                        ; 0 ps                   ; String                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                              ;
; phase_shift14                        ; 0 ps                   ; String                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                              ;
; phase_shift15                        ; 0 ps                   ; String                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                              ;
; phase_shift16                        ; 0 ps                   ; String                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                              ;
; phase_shift17                        ; 0 ps                   ; String                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                      ;
; clock_name_0                         ;                        ; String                              ;
; clock_name_1                         ;                        ; String                              ;
; clock_name_2                         ;                        ; String                              ;
; clock_name_3                         ;                        ; String                              ;
; clock_name_4                         ;                        ; String                              ;
; clock_name_5                         ;                        ; String                              ;
; clock_name_6                         ;                        ; String                              ;
; clock_name_7                         ;                        ; String                              ;
; clock_name_8                         ;                        ; String                              ;
; clock_name_global_0                  ; false                  ; String                              ;
; clock_name_global_1                  ; false                  ; String                              ;
; clock_name_global_2                  ; false                  ; String                              ;
; clock_name_global_3                  ; false                  ; String                              ;
; clock_name_global_4                  ; false                  ; String                              ;
; clock_name_global_5                  ; false                  ; String                              ;
; clock_name_global_6                  ; false                  ; String                              ;
; clock_name_global_7                  ; false                  ; String                              ;
; clock_name_global_8                  ; false                  ; String                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_bypass_en                      ; false                  ; String                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_bypass_en                      ; false                  ; String                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en0                     ; false                  ; String                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en1                     ; false                  ; String                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en2                     ; false                  ; String                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en3                     ; false                  ; String                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en4                     ; false                  ; String                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en5                     ; false                  ; String                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en6                     ; false                  ; String                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en7                     ; false                  ; String                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en8                     ; false                  ; String                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en9                     ; false                  ; String                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en10                    ; false                  ; String                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en11                    ; false                  ; String                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en12                    ; false                  ; String                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en13                    ; false                  ; String                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en14                    ; false                  ; String                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en15                    ; false                  ; String                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en16                    ; false                  ; String                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en17                    ; false                  ; String                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                      ;
; pll_slf_rst                          ; false                  ; String                              ;
; pll_bw_sel                           ; low                    ; String                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                              ;
; mimic_fbclk_type                     ; gclk                   ; String                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
+--------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRIncrementer:SRIncrementer_Inst_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; length         ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst ;
+--------------------+----------------+----------------------------------------+
; Parameter Name     ; Value          ; Type                                   ;
+--------------------+----------------+----------------------------------------+
; LFSR_SIZE          ; 32             ; Signed Integer                         ;
; no_of_digits       ; 10             ; Signed Integer                         ;
; radix_bits         ; 3              ; Signed Integer                         ;
; radix              ; 4              ; Signed Integer                         ;
; no_of_mem_bits     ; 3              ; Signed Integer                         ;
; address_width      ; 10             ; Signed Integer                         ;
; max_ram_address    ; 1024           ; Signed Integer                         ;
; burst_index        ; 5              ; Signed Integer                         ;
; target_frequency   ; 250.000000 MHz ; String                                 ;
; target_frequency_2 ; 50.000000 MHz  ; String                                 ;
+--------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3 ;
+----------------+------------+-----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                            ;
+----------------+------------+-----------------------------------------------------------------+
; no_of_digits   ; 1          ; Signed Integer                                                  ;
; LFSR_SIZE      ; 32         ; Signed Integer                                                  ;
; INIT_OFFSET    ; 1537598292 ; Signed Integer                                                  ;
; radix_bits     ; 2          ; Signed Integer                                                  ;
+----------------+------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                   ;
+----------------+------------+----------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                         ;
; PRESET         ; 1537598293 ; Signed Integer                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                   ;
+----------------+------------+----------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                         ;
; PRESET         ; 1537598294 ; Signed Integer                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1 ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; no_of_digits   ; 20         ; Signed Integer                                                       ;
; LFSR_SIZE      ; 32         ; Signed Integer                                                       ;
; INIT_OFFSET    ; 1451698946 ; Signed Integer                                                       ;
; radix_bits     ; 3          ; Signed Integer                                                       ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698947 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698948 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698949 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698950 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698951 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698952 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698953 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698954 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698955 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                              ;
; PRESET         ; 1451698956 ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698957 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698958 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698959 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698960 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698961 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698962 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698963 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698964 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698965 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698966 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698967 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698968 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698969 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698970 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698971 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698972 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698973 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698974 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698975 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698976 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698977 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698978 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698979 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698980 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698981 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698982 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698983 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698984 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698985 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698986 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698987 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698988 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698989 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698990 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698991 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698992 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698993 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698994 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698995 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698996 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698997 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698998 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451698999 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451699000 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451699001 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451699002 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451699003 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451699004 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451699005 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32         ; Signed Integer                                                                               ;
; PRESET         ; 1451699006 ; Signed Integer                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|radix4adder_new:DUT_1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; no_of_digits   ; 10    ; Signed Integer                                                            ;
; radix_bits     ; 3     ; Signed Integer                                                            ;
; radix          ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; no_of_digits   ; 10    ; Signed Integer                                                                        ;
; radix_bits     ; 3     ; Signed Integer                                                                        ;
; burst_index    ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR ;
+-------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------+
; burst_index       ; 5     ; Signed Integer                                                                    ;
; default_setting   ; 0     ; Signed Integer                                                                    ;
; output_bit_select ; 4     ; Signed Integer                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:start_sig_SR ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; burst_index       ; 5     ; Signed Integer                                                                       ;
; default_setting   ; 00000 ; Unsigned Binary                                                                      ;
; output_bit_select ; 4     ; Signed Integer                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1 ;
+-----------------+-------+----------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------+
; address_width   ; 10    ; Signed Integer                                                             ;
; max_ram_address ; 1024  ; Signed Integer                                                             ;
; burst_index     ; 5     ; Signed Integer                                                             ;
+-----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|onChipRam:RAM_1 ;
+-----------------+-------+--------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                               ;
+-----------------+-------+--------------------------------------------------------------------+
; no_of_digits    ; 10    ; Signed Integer                                                     ;
; radix_bits      ; 3     ; Signed Integer                                                     ;
; address_width   ; 10    ; Signed Integer                                                     ;
; max_ram_address ; 1024  ; Signed Integer                                                     ;
; no_of_outputs   ; 5     ; Signed Integer                                                     ;
+-----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 165                  ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_fap1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|memCopyDetector:memCopyDetector_1 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; no_of_mem_bits ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterLevelNew:masterLevel_Inst|ctr_block:ctr_block_1 ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; address_width   ; 10    ; Signed Integer                                                           ;
; max_ram_address ; 1024  ; Signed Integer                                                           ;
; burst_index     ; 5     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 226                                                                ; Untyped        ;
; sld_trigger_bits                                ; 1                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                  ; Untyped        ;
; sld_sample_depth                                ; 512                                                                ; Untyped        ;
; sld_segment_size                                ; 512                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                               ; String         ;
; sld_inversion_mask_length                       ; 23                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000                                            ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 226                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 165                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1"                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[164..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|clockEnablePLL:clk_enable_pll|clockEnablePLL_altclkctrl_0:altclkctrl_0|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                     ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:start_sig_SR"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
; signal_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR" ;
+-------+-------+----------+-------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                           ;
+-------+-------+----------+-------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                      ;
+-------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1" ;
+----------+-------+----------+-----------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                         ;
+----------+-------+----------+-----------------------------------------------------------------+
; Dout[32] ; Input ; Info     ; Stuck at GND                                                    ;
+----------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|radix4adder_new:DUT_1"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; din1 ; Input  ; Info     ; Stuck at GND                                                                        ;
; din2 ; Input  ; Info     ; Stuck at GND                                                                        ;
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA"                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA"                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3" ;
+-------+-------+----------+---------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                           ;
+-------+-------+----------+---------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                      ;
+-------+-------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterLevelNew:masterLevel_Inst"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; enable   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRIncrementer:SRIncrementer_Inst_1"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset  ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 226              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                   ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                             ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 0              ; RAM1        ; 165   ; 1024  ; Read/Write ; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_clkena         ; 1                           ;
; arriav_ff             ; 315                         ;
;     CLR               ; 2                           ;
;     ENA               ; 57                          ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SLD           ; 165                         ;
;     SCLR              ; 14                          ;
;     plain             ; 52                          ;
; arriav_lcell_comb     ; 158                         ;
;     arith             ; 38                          ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 10                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 119                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 15                          ;
;         5 data inputs ; 18                          ;
;         6 data inputs ; 12                          ;
; boundary_port         ; 259                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 165                         ;
;                       ;                             ;
; Max LUT depth         ; 2.90                        ;
; Average LUT depth     ; 0.70                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 2176                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 262                                                    ;
;     ENA               ; 67                                                     ;
;     ENA CLR           ; 46                                                     ;
;     ENA CLR SCLR      ; 28                                                     ;
;     ENA SCLR          ; 31                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 32                                                     ;
;     SCLR SLD          ; 13                                                     ;
;     plain             ; 1658                                                   ;
; arriav_lcell_comb     ; 228                                                    ;
;     arith             ; 86                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 81                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 142                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 10                                                     ;
;         2 data inputs ; 10                                                     ;
;         3 data inputs ; 12                                                     ;
;         4 data inputs ; 19                                                     ;
;         5 data inputs ; 25                                                     ;
;         6 data inputs ; 64                                                     ;
; boundary_port         ; 764                                                    ;
; stratixv_ram_block    ; 226                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.41                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 120                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 19                                       ;
;     ENA CLR SLD       ; 43                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 111                                      ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 108                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 15                                       ;
;         4 data inputs ; 10                                       ;
;         5 data inputs ; 32                                       ;
;         6 data inputs ; 24                                       ;
; boundary_port         ; 173                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.29                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                ; Details ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UserPushButton1                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UserPushButton1                                                                                                                                                                                  ; N/A     ;
; UserPushButton1                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UserPushButton1                                                                                                                                                                                  ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|out[0]                                                                                                             ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[9]                                                                                                                      ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[10]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[11]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[12]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[13]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[14]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[16]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[15]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[17]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[16]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[18]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[17]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[19]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[18]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[0]~_wirecell                                                                                                            ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[20]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[19]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[21]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[20]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[22]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[21]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[23]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[22]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[24]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[23]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[25]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[24]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[26]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[25]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[27]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[26]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[28]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[27]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[29]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[28]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[1]                                                                                                                      ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[30]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[29]~_wirecell                                                                                                           ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[31]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[30]                                                                                                                     ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[2]                                                                                                                      ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[3]~_wirecell                                                                                                            ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[4]~_wirecell                                                                                                            ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[5]                                                                                                                      ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[6]                                                                                                                      ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[7]~_wirecell                                                                                                            ; N/A     ;
; masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|out[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1|mem_in[8]~_wirecell                                                                                                            ; N/A     ;
; masterLevel:masterLevel_Inst|ctrl_clk                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|clockEnablePLL:clk_enable_pll|clockEnablePLL_altclkctrl_0:altclkctrl_0|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ; N/A     ;
; masterLevel:masterLevel_Inst|start_signal                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ctr_block:ctr_block_1|start_signal~_wirecell                                                                                                                     ; N/A     ;
; masterLevelNew:masterLevel_Inst|enable                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ctr_block:ctr_block_1|enable                                                                                                                                     ; N/A     ;
; masterLevelNew:masterLevel_Inst|enable_reg_1_s                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|enable_reg_1_s                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|enable_reg_2_s                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|enable_reg_2_s                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[0]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[100]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[4]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[101]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[5]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[102]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[6]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[103]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[7]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[104]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[8]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[105]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[9]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[106]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[10]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[107]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[11]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[108]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[12]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[109]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[13]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[10]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[110]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[14]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[111]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[15]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[112]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[16]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[113]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[17]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[114]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[18]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[115]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[19]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[116]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[20]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[117]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[21]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[118]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[22]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[119]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[23]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[11]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[120]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[24]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[121]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[25]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[122]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[26]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[123]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[27]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[124]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[28]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[125]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[29]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[126]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[30]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[127]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[31]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[128]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[64]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[129]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[97]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[12]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[130]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[130]                                                                                                                                                  ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[131]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[132]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[4]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[133]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[5]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[134]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[6]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[135]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[7]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[136]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[8]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[137]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[9]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[138]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[10]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[139]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[11]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[13]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[140]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[12]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[141]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[13]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[142]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[14]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[143]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[15]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[144]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[16]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[145]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[17]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[146]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[18]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[147]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[19]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[148]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[20]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[149]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[21]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[14]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[150]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[22]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[151]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[23]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[152]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[24]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[153]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[25]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[154]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[26]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[155]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[27]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[156]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[28]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[157]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[29]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[158]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[30]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[159]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[31]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[15]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[160]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[64]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[161]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[97]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[162]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[130]                                                                                                                                                  ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[163]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[163]                                                                                                                                                  ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[164]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[16]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[16]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[17]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[17]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[18]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[18]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[19]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[19]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[1]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[20]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[20]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[21]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[21]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[22]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[22]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[23]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[23]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[24]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[24]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[25]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[25]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[26]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[26]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[27]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[27]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[28]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[28]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[29]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[29]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[2]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[30]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[30]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[31]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[31]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[32]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[33]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[1]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[34]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[2]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[35]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[3]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[36]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[4]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[37]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[5]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[38]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[6]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[39]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[7]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[3]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[40]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[8]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[41]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[9]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[42]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[10]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[43]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[11]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[44]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[12]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[45]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[13]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[46]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[14]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[47]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[15]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[48]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[16]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[49]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[17]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[4]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[50]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[18]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[51]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[19]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[52]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[20]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[53]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[21]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[54]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[22]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[55]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[23]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[56]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[24]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[57]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[25]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[58]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[26]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[59]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[27]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[5]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[60]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[28]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[61]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[29]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[62]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[30]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[63]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[31]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[64]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[64]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[65]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[66]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[2]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[67]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[3]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[68]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[4]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[69]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[5]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[6]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[70]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[6]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[71]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[7]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[72]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[8]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[73]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[9]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[74]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[10]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[75]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[11]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[76]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[12]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[77]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[13]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[78]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[14]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[79]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[15]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[7]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[80]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[16]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[81]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[17]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[82]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[18]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[83]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[19]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[84]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[20]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[85]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[21]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[86]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[22]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[87]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[23]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[88]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[24]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[89]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[25]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[8]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[90]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[26]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[91]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[27]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[92]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[28]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[93]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[29]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[94]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[30]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[95]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[31]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[96]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[64]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[97]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[97]                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[98]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[99]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[3]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|mem_in_reg[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|mem_in_reg[9]                                                                                                                                                    ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[0]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[1]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[2]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[3]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[4]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[5]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[6]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[7]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[8]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|address[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|ram_addr[9]                                                                                                                              ; N/A     ;
; masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|wren                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|enable_reg_2_s                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1|enable         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|enable_reg_1_s                                                                                                                                                   ; N/A     ;
; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[0]                                                                                                                           ; N/A     ;
; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[1]                                                                                                                           ; N/A     ;
; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[2]                                                                                                                           ; N/A     ;
; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[3]                                                                                                                           ; N/A     ;
; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR|SR[4]                                                                                                                           ; N/A     ;
; masterLevelNew:masterLevel_Inst|transfer_enable_SR[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|transfer_enable_SR[0]~_wirecell                                                                                                                                  ; N/A     ;
; masterLevelNew:masterLevel_Inst|transfer_enable_SR[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|transfer_enable_SR[1]                                                                                                                                            ; N/A     ;
; masterLevelNew:masterLevel_Inst|transfer_enable_SR[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|transfer_enable_SR[2]                                                                                                                                            ; N/A     ;
; masterLevelNew:masterLevel_Inst|transfer_enable_SR[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|transfer_enable_SR[3]                                                                                                                                            ; N/A     ;
; masterLevelNew:masterLevel_Inst|transfer_enable_SR[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterLevelNew:masterLevel_Inst|transfer_enable_SR[4]                                                                                                                                            ; N/A     ;
; masterLevelNew:masterLevel_Inst|variable_clk_s                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                            ; N/A     ;
; pll3:pll_2|outclk_0                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                              ; N/A     ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Jun 01 16:49:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/concatenatedout.v
    Info (12023): Found entity 1: concatenateDout File: C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/clockenablepll/synthesis/clockenablepll.v
    Info (12023): Found entity 1: clockEnablePLL File: C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/clockEnablePLL.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/traditional_adder.v
    Info (12023): Found entity 1: traditional_adder File: C:/Users/J_Lian/Desktop/FYP/src/traditional_adder.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/test.v
    Info (12023): Found entity 1: test File: C:/Users/J_Lian/Desktop/FYP/src/test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ramaddress.v
    Info (12023): Found entity 1: ramAddress File: C:/Users/J_Lian/Desktop/FYP/src/ramAddress.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4wmodification.v
    Info (12023): Found entity 1: radix4WModification File: C:/Users/J_Lian/Desktop/FYP/src/radix4WModification.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4selm.v
    Info (12023): Found entity 1: radix4SELM File: C:/Users/J_Lian/Desktop/FYP/src/radix4SELM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4multipliertestbench.v
    Info (12023): Found entity 1: radix4MultiplierTestbench File: C:/Users/J_Lian/Desktop/FYP/src/radix4MultiplierTestbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4multiplier.v
    Info (12023): Found entity 1: radix4multiplier File: C:/Users/J_Lian/Desktop/FYP/src/radix4multiplier.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4digitmultiply.v
    Info (12023): Found entity 1: radix4DigitMultiply File: C:/Users/J_Lian/Desktop/FYP/src/radix4DigitMultiply.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4calcvj.v
    Info (12023): Found entity 1: radix4calcVj File: C:/Users/J_Lian/Desktop/FYP/src/radix4calcVj.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4addertestbench.v
    Info (12023): Found entity 1: radix4AdderTestbench File: C:/Users/J_Lian/Desktop/FYP/src/radix4AdderTestbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4adder_sv.sv
    Info (12023): Found entity 1: radix4adder_sv File: C:/Users/J_Lian/Desktop/FYP/src/radix4adder_sv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4adder_new.v
    Info (12023): Found entity 1: radix4adder_new File: C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file src/radix4adder.v
Info (12021): Found 1 design units, including 1 entities, in source file src/radix2selm.v
    Info (12023): Found entity 1: radix2SELM File: C:/Users/J_Lian/Desktop/FYP/src/radix2SELM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix2multiplier.v
    Info (12023): Found entity 1: radix2multiplier File: C:/Users/J_Lian/Desktop/FYP/src/radix2multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix2digitmultiply.v
    Info (12023): Found entity 1: radix2DigitMultiply File: C:/Users/J_Lian/Desktop/FYP/src/radix2DigitMultiply.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix2calcvj.v
    Info (12023): Found entity 1: radix2calcVj File: C:/Users/J_Lian/Desktop/FYP/src/radix2calcVj.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/radix2adderserialblock.v
    Info (12023): Found entity 1: radix2adderSerialBlock File: C:/Users/J_Lian/Desktop/FYP/src/radix2adderSerialBlock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix2adderserial.v
    Info (12023): Found entity 1: radix2adderSerial File: C:/Users/J_Lian/Desktop/FYP/src/radix2adderSerial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix2adderparallelblock.v
    Info (12023): Found entity 1: radix2adderParallelBlock File: C:/Users/J_Lian/Desktop/FYP/src/radix2adderParallelBlock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix2adder.v
    Info (12023): Found entity 1: radix2adder File: C:/Users/J_Lian/Desktop/FYP/src/radix2adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ontheflyconvertersigneddigit.v
    Info (12023): Found entity 1: onTheFlyConverterSignedDigit File: C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverterSignedDigit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ontheflyconverter.v
    Info (12023): Found entity 1: onTheFlyConverter File: C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/onchipram.v
    Info (12023): Found entity 1: onChipRam File: C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/negatex.v
    Info (12023): Found entity 1: negateX File: C:/Users/J_Lian/Desktop/FYP/src/negateX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memcopydetector.v
    Info (12023): Found entity 1: memCopyDetector File: C:/Users/J_Lian/Desktop/FYP/src/memCopyDetector.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/masterlevel.v
    Info (12023): Found entity 1: masterLevel File: C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/lfsrblock.v
    Info (12023): Found entity 1: LFSRBlock File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/lfsr.v
    Info (12023): Found entity 1: LFSR File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/convention2rbr.v
    Info (12023): Found entity 1: conventionToRBR File: C:/Users/J_Lian/Desktop/FYP/src/convention2rbr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/arbitraryradixaddertestbench.v
    Info (12023): Found entity 1: arbitraryRadixAdderTestbench File: C:/Users/J_Lian/Desktop/FYP/src/arbitraryRadixAdderTestbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/adderperformancetest.v
    Info (12023): Found entity 1: adderPerformanceTest File: C:/Users/J_Lian/Desktop/FYP/src/adderPerformanceTest.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file src/clockenablepll/synthesis/submodules/clockenablepll_altclkctrl_0.v
    Info (12023): Found entity 1: clockEnablePLL_altclkctrl_0_sub File: C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: clockEnablePLL_altclkctrl_0 File: C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file src/top_trial.bdf
    Info (12023): Found entity 1: top_trial
Info (12021): Found 1 design units, including 1 entities, in source file src/pll2.v
    Info (12023): Found entity 1: pll2 File: C:/Users/J_Lian/Desktop/FYP/src/pll2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/pll2/pll2_0002.v
    Info (12023): Found entity 1: pll2_0002 File: C:/Users/J_Lian/Desktop/FYP/src/pll2/pll2_0002.v Line: 2
Warning (10238): Verilog Module Declaration warning at masterLevelHPS.v(31): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "masterLevelHPS" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/masterlevelhps.v
    Info (12023): Found entity 1: masterLevelHPS File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/avalon_mm_write_master.v
    Info (12023): Found entity 1: avalon_MM_write_master File: C:/Users/J_Lian/Desktop/FYP/src/avalon_MM_write_master.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/pll3.v
    Info (12023): Found entity 1: pll3 File: C:/Users/J_Lian/Desktop/FYP/src/pll3.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/pll3/pll3_0002.v
    Info (12023): Found entity 1: pll3_0002 File: C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ctr_block.v
    Info (12023): Found entity 1: ctr_block File: C:/Users/J_Lian/Desktop/FYP/src/ctr_block.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/mem_speed_test.v
    Info (12023): Found entity 1: mem_speed_test File: C:/Users/J_Lian/Desktop/FYP/src/mem_speed_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/data_gen_speed_test.v
    Info (12023): Found entity 1: data_gen_speed_test File: C:/Users/J_Lian/Desktop/FYP/src/data_gen_speed_test.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/single_register.v
    Info (12023): Found entity 1: single_register File: C:/Users/J_Lian/Desktop/FYP/src/single_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/cinlfsr.v
    Info (12023): Found entity 1: CinLFSR File: C:/Users/J_Lian/Desktop/FYP/src/CinLFSR.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/top_module.v
    Info (12023): Found entity 1: top_module File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/lfsrblock_test.v
    Info (12023): Found entity 1: LFSRBlock_test File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/pll_250_50mhz.v
    Info (12023): Found entity 1: pll_250_50MHz File: C:/Users/J_Lian/Desktop/FYP/src/pll_250_50MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/pll_250_50mhz/pll_250_50mhz_0002.v
    Info (12023): Found entity 1: pll_250_50MHz_0002 File: C:/Users/J_Lian/Desktop/FYP/src/pll_250_50MHz/pll_250_50MHz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/masterleveloneclkdomain.v
    Info (12023): Found entity 1: masterLevelOneClkDomain File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelOneClkDomain.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/ramaddressoneclkdomain.v
    Info (12023): Found entity 1: ramAddressOneClkDomain File: C:/Users/J_Lian/Desktop/FYP/src/ramAddressOneClkDomain.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/ctrblockoneclkdomain.v
    Info (12023): Found entity 1: ctrBlockOneClkDomain File: C:/Users/J_Lian/Desktop/FYP/src/ctrBlockOneClkDomain.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/srincrementer.v
    Info (12023): Found entity 1: SRIncrementer File: C:/Users/J_Lian/Desktop/FYP/src/SRIncrementer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/radix4multiplierparallel.v
    Info (12023): Found entity 1: radix4multiplierParallel File: C:/Users/J_Lian/Desktop/FYP/src/radix4multiplierParallel.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/masterlevelnew.v
    Info (12023): Found entity 1: masterLevelNew File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/signalcrossclkdomainsr.v
    Info (12023): Found entity 1: signalCrossClkDomainSR File: C:/Users/J_Lian/Desktop/FYP/src/signalCrossClkDomainSR.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(106): created implicit net for "clk" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(110): created implicit net for "control_fixed_location" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(111): created implicit net for "control_write_base" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 111
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(112): created implicit net for "control_write_length" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 112
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(113): created implicit net for "control_go" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(114): created implicit net for "control_done" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 114
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(117): created implicit net for "user_write_buffer" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 117
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(118): created implicit net for "user_buffer_data" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(119): created implicit net for "user_buffer_full" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 119
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(122): created implicit net for "master_address" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 122
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(123): created implicit net for "master_write" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 123
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(124): created implicit net for "master_byteenable" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(125): created implicit net for "master_writedata" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 125
Warning (10236): Verilog HDL Implicit Net warning at masterLevelHPS.v(127): created implicit net for "master_waitrequest" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v Line: 127
Warning (10236): Verilog HDL Implicit Net warning at mem_speed_test.v(74): created implicit net for "start_signal" File: C:/Users/J_Lian/Desktop/FYP/src/mem_speed_test.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at mem_speed_test.v(75): created implicit net for "transfer_done" File: C:/Users/J_Lian/Desktop/FYP/src/mem_speed_test.v Line: 75
Warning (10236): Verilog HDL Implicit Net warning at top_module.v(51): created implicit net for "pll_rst" File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 51
Critical Warning (10846): Verilog HDL Instantiation warning at radix4multiplier.v(110): instance has no name File: C:/Users/J_Lian/Desktop/FYP/src/radix4multiplier.v Line: 110
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Warning (10858): Verilog HDL warning at top_module.v(68): object pll_lock_sm used but never assigned File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at top_module.v(69): object "counter" assigned a value but never read File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at top_module.v(81): variable "pll_lock_sm" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 81
Warning (10235): Verilog HDL Always Construct warning at top_module.v(82): variable "pll_lock_sm" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at top_module.v(78): inferring latch(es) for variable "pll_lock_en", which holds its previous value in one or more paths through the always construct File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 78
Warning (10030): Net "pll_lock_sm" at top_module.v(68) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 68
Info (10041): Inferred latch for "pll_lock_en" at top_module.v(78) File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 78
Info (12128): Elaborating entity "pll3" for hierarchy "pll3:pll_2" File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 55
Info (12128): Elaborating entity "pll3_0002" for hierarchy "pll3:pll_2|pll3_0002:pll3_inst" File: C:/Users/J_Lian/Desktop/FYP/src/pll3.v Line: 28
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i" File: C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v Line: 93
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i" File: C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v Line: 93
Info (12133): Instantiated megafunction "pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v Line: 93
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.000000 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "250.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SRIncrementer" for hierarchy "SRIncrementer:SRIncrementer_Inst_1" File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 97
Info (12128): Elaborating entity "masterLevelNew" for hierarchy "masterLevelNew:masterLevel_Inst" File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at masterLevelNew.v(41): object "DUT_out" assigned a value but never read File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 41
Warning (10858): Verilog HDL warning at masterLevelNew.v(45): object LFSR_out used but never assigned File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 45
Warning (10030): Net "LFSR_out" at masterLevelNew.v(45) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 45
Warning (10034): Output port "UserLED3" at masterLevelNew.v(33) has no driver File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 33
Info (12128): Elaborating entity "LFSRBlock" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 83
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSRBlock_test" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 100
Warning (10036): Verilog HDL or VHDL warning at LFSRBlock_test.v(31): object "pre_out" assigned a value but never read File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 31
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "LFSR" for hierarchy "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA" File: C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v Line: 45
Warning (10030): Net "rom.data_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.waddr_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (10030): Net "rom.we_a" at LFSR.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Info (12128): Elaborating entity "radix4adder_new" for hierarchy "masterLevelNew:masterLevel_Inst|radix4adder_new:DUT_1" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 113
Warning (10230): Verilog HDL assignment warning at radix4adder_new.v(47): truncated value with size 32 to match size of target (3) File: C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v Line: 47
Warning (10230): Verilog HDL assignment warning at radix4adder_new.v(51): truncated value with size 32 to match size of target (3) File: C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v Line: 51
Warning (10230): Verilog HDL assignment warning at radix4adder_new.v(56): truncated value with size 32 to match size of target (3) File: C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v Line: 56
Info (12128): Elaborating entity "concatenateDout" for hierarchy "masterLevelNew:masterLevel_Inst|concatenateDout:concatenateDout_1" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 126
Warning (10036): Verilog HDL or VHDL warning at concatenateDout.v(22): object "counter" assigned a value but never read File: C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at concatenateDout.v(23): object "pre_out" assigned a value but never read File: C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v Line: 23
Info (12128): Elaborating entity "signalCrossClkDomainSR" for hierarchy "masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:enable_SR" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 176
Warning (10230): Verilog HDL assignment warning at signalCrossClkDomainSR.v(24): truncated value with size 32 to match size of target (5) File: C:/Users/J_Lian/Desktop/FYP/src/signalCrossClkDomainSR.v Line: 24
Info (12128): Elaborating entity "signalCrossClkDomainSR" for hierarchy "masterLevelNew:masterLevel_Inst|signalCrossClkDomainSR:start_sig_SR" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 183
Info (12128): Elaborating entity "clockEnablePLL" for hierarchy "masterLevelNew:masterLevel_Inst|clockEnablePLL:clk_enable_pll" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 190
Info (12128): Elaborating entity "clockEnablePLL_altclkctrl_0" for hierarchy "masterLevelNew:masterLevel_Inst|clockEnablePLL:clk_enable_pll|clockEnablePLL_altclkctrl_0:altclkctrl_0" File: C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/clockEnablePLL.v Line: 16
Info (12128): Elaborating entity "clockEnablePLL_altclkctrl_0_sub" for hierarchy "masterLevelNew:masterLevel_Inst|clockEnablePLL:clk_enable_pll|clockEnablePLL_altclkctrl_0:altclkctrl_0|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component" File: C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at clockEnablePLL_altclkctrl_0.v(47): object "clkselect" assigned a value but never read File: C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v Line: 47
Info (12128): Elaborating entity "ramAddress" for hierarchy "masterLevelNew:masterLevel_Inst|ramAddress:ramAddress_1" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 203
Warning (10230): Verilog HDL assignment warning at ramAddress.v(28): truncated value with size 14 to match size of target (10) File: C:/Users/J_Lian/Desktop/FYP/src/ramAddress.v Line: 28
Warning (10230): Verilog HDL assignment warning at ramAddress.v(31): truncated value with size 14 to match size of target (10) File: C:/Users/J_Lian/Desktop/FYP/src/ramAddress.v Line: 31
Info (12128): Elaborating entity "onChipRam" for hierarchy "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 211
Info (12128): Elaborating entity "altsyncram" for hierarchy "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component" File: C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v Line: 95
Info (12130): Elaborated megafunction instantiation "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component" File: C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v Line: 95
Info (12133): Instantiated megafunction "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v Line: 95
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "165"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fap1.tdf
    Info (12023): Found entity 1: altsyncram_fap1 File: C:/Users/J_Lian/Desktop/FYP/db/altsyncram_fap1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fap1" for hierarchy "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated" File: d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iqg2.tdf
    Info (12023): Found entity 1: altsyncram_iqg2 File: C:/Users/J_Lian/Desktop/FYP/db/altsyncram_iqg2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iqg2" for hierarchy "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|altsyncram_iqg2:altsyncram1" File: C:/Users/J_Lian/Desktop/FYP/db/altsyncram_fap1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/J_Lian/Desktop/FYP/db/altsyncram_fap1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/J_Lian/Desktop/FYP/db/altsyncram_fap1.tdf Line: 38
Info (12133): Instantiated megafunction "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/J_Lian/Desktop/FYP/db/altsyncram_fap1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011313"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "8"
    Info (12134): Parameter "WIDTH_WORD" = "165"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "masterLevelNew:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_fap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "memCopyDetector" for hierarchy "masterLevelNew:masterLevel_Inst|memCopyDetector:memCopyDetector_1" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 218
Info (12128): Elaborating entity "ctr_block" for hierarchy "masterLevelNew:masterLevel_Inst|ctr_block:ctr_block_1" File: C:/Users/J_Lian/Desktop/FYP/src/masterLevelNew.v Line: 227
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_7rq.tdf
    Info (12023): Found entity 1: sld_ela_trigger_7rq File: C:/Users/J_Lian/Desktop/FYP/db/sld_ela_trigger_7rq.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_high_radix_online_arithmetic_auto_signaltap_0_1_94cd.v
    Info (12023): Found entity 1: sld_reserved_High_radix_online_arithmetic_auto_signaltap_0_1_94cd File: C:/Users/J_Lian/Desktop/FYP/db/sld_reserved_high_radix_online_arithmetic_auto_signaltap_0_1_94cd.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_re84.tdf
    Info (12023): Found entity 1: altsyncram_re84 File: C:/Users/J_Lian/Desktop/FYP/db/altsyncram_re84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: C:/Users/J_Lian/Desktop/FYP/db/mux_ilc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/J_Lian/Desktop/FYP/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vai.tdf
    Info (12023): Found entity 1: cntr_vai File: C:/Users/J_Lian/Desktop/FYP/db/cntr_vai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/J_Lian/Desktop/FYP/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi File: C:/Users/J_Lian/Desktop/FYP/db/cntr_3vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: C:/Users/J_Lian/Desktop/FYP/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/J_Lian/Desktop/FYP/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/J_Lian/Desktop/FYP/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/J_Lian/Desktop/FYP/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.01.16:50:10 Progress: Loading sld68080fff/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "masterLevelNew:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA|rom" is uninferred due to asynchronous read logic File: C:/Users/J_Lian/Desktop/FYP/src/LFSR.v Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UserLED2" is stuck at VCC File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 40
    Warning (13410): Pin "UserLED3" is stuck at GND File: C:/Users/J_Lian/Desktop/FYP/src/top_module.v Line: 41
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "pll2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored
Warning (20013): Ignored 317 assignments for entity "pll2_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_250_50MHz" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored
Warning (20013): Ignored 317 assignments for entity "pll_250_50MHz_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/J_Lian/Desktop/FYP/output_files/High_radix_online_arithmetic.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 260 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll3:pll_2|pll3_0002:pll3_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 3218 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 2813 logic cells
    Info (21064): Implemented 391 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 241 warnings
    Info: Peak virtual memory: 4993 megabytes
    Info: Processing ended: Fri Jun 01 16:50:29 2018
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:01:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/J_Lian/Desktop/FYP/output_files/High_radix_online_arithmetic.map.smsg.


