xcku085-flva1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tfbv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tifbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva900-2-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tfbv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbv484-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbv484-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbv484-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva900-2-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku9p-ffve900-1L-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7vx690tffg1930-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx980tffg1928-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffva1517-3-e {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb1760-3-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvc1517-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z020cl484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tiffv901-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffv1927-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvd1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tlfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tlfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffg1157-1 {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffg1157-2 {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z020cl484-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffg1157-3 {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z020cl484-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tlffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k410trf900-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva676-2-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k410trf900-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-2-i-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tfbg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tsbv484-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tcpg236-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva1517-1LV-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flvb1760-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tsbv484-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tcpg236-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva676-2-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flva1517-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tsbv484-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tcpg236-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k410trf900-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v2000tflg1925-1 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG TIEOFF ODELAYE2 BUFIO IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffvb1760-1L-i {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvd1517-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7v2000tflg1925-2 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG TIEOFF ODELAYE2 BUFIO IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k410trf900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvd1517-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvc2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a50tcs325-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xczu9eg-ffvc900-2LV-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7vh870thcg1932-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 GTZE2_OCTAL ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP IDELAYCTRL BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh870thcg1932-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 GTZE2_OCTAL ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP IDELAYCTRL BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgb2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tlffg1156-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035ffv900-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a50tcs325-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035ffv900-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-ffva1156-3-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z035ffv900-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-1-i-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a35tftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flva2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a50tcs325-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tifgg484-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgb2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvd1517-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvc1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvf1924-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-ffva1156-2-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-sfva784-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tsbg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva1517-1-c-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z045rf900-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tsbg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tsbg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-ffva1156-2-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-fbva900-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tcsg325-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tiffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh870tflg1932-2G {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 GTZE2_OCTAL ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP IDELAYCTRL BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgc2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tlffv1156-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z045rf900-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flga2892-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z045rf900-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh870tflg1932-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 GTZE2_OCTAL ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP IDELAYCTRL BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035ffg900-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035ffg900-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035ffg900-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva676-1-c {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1517-3-e-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvd1924-1L-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL} xcku085-flva1517-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgc2104-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgc2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flva1517-3-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx1140tflg1926-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx1140tflg1926-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a200trb676-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb1760-2-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-fbva676-1-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffvc1517-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flva2104-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z100rf1156-1I {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k355tffv901-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb2104-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k355tffv901-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a200trb676-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7z020clg484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k355tffv901-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb1760-2-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tlffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-1L-i-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7z010clg400-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffve1924-1-c-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffvc1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flva1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu065-ffvc1517-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a200trb676-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1517-2-e-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z100rf1156-2I {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku085-flva1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z035ifbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tffv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7z020clg484-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvc2104-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tffv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva900-3-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tffv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7z010clg400-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flva2104-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a75tcsg324-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tcsg324-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a75tcsg324-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xczu9eg-ffvb1156-1-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7k325tlffv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx1140tflg1928-2G {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1760-2-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvd1517-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z030iffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a15tcsg324-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb2104-2-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k355tffg901-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx1140tflg1928-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k355tffg901-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku085-flvf1924-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgb2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx485tffg1930-1 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k355tffg901-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1930-2 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1930-3 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tlfbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flga2577-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a15tcsg324-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva676-3-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx690tffg1930-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a15tcsg324-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ifbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1930-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tffg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1930-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tffg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tffg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffvb1760-1-c {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvc2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb1760-1-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb2104-1-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tiffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvc2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku075-ffvb1760-1-i {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvd1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z100iffv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7z010clg225-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-1L-i-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k325tlrf676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvf1924-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvc1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7z010clg225-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tffv1156-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tiffv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tlcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-ffva1156-3-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tffv1156-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tifbg484-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tlcpg236-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xczu9eg-ffvc900-2-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcvu095-ffvc1517-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tffv1156-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tiffg1156-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu065-ffvc1517-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a75tftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1517-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tfbv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1158-2L {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a35tcsg324-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva676-2-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb1760-1LV-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvd1517-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k410trf676-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb1760-3-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-fbva676-2-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffvc1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tffg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k410trf676-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a35tcsg324-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku9p-ffve900-2-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7a200tiffv1156-1L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a35tcsg324-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1517-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffvc1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flva1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tfgg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15ticsg324-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k410trf676-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tfgg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35ticpg236-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-1-c-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tfgg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k70tfbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k410trf676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffva1156-1-c {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku9p-ffve900-2L-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcku060-ffva1517-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva1517-1L-i-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flga2892-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvc2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z020cl484-1IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tffv901-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvb1760-1-c {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tffv901-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffva1156-1-i {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tffv901-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgb2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvc2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku025-ffva1156-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvb1760-1-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvd1517-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tlffg1156-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx690trf1158-1I {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgb2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tftg256-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tftg256-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tlftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvj1924-1-c-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tftg256-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva2104-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku025-ffva1156-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvd1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgb2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flga2892-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgc2104-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flga2577-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z045rf676-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx690trf1158-2I {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flga2577-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1156-1-c-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvd1517-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z045rf676-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z045rf676-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvc2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku075-ffvb1760-2-e {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tffg901-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1760-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tffg901-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc1517-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva2104-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xczu9eg-ffvb1156-1L-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7k480tffg901-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffvb1760-2-i {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvd1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku9p-ffve900-1LV-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7k420tlffv1156-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvd1517-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tfgg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1158-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tfgg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tlffg901-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tfgg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tlfbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tffg1156-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tiftg256-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffg1156-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffg1156-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tcpg236-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tffg1156-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tcpg236-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tcpg236-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030ffv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a100tfg484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030ffv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030ffv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tcsg324-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tcsg324-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvd1517-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a100tfg484-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1517-1L-i-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a50tfg484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tcsg324-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tftg256-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z020cl400-1IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a50tfg484-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tftg256-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a100tfg484-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tftg256-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tlffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a50tfg484-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvb2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flva1517-1L-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vh870tflg1932-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 GTZE2_OCTAL ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP IDELAYCTRL BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh870tflg1932-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 GTZE2_OCTAL ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP IDELAYCTRL BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva676-3-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb2104-1LV-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx1140tflg1928-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx1140tflg1928-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tffv1156-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tlfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva1760-3-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z030ffg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tfbv484-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030ffg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-3-e-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k70tfbv484-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030ffg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tfbv484-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffg1157-2L {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tiffg901-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tlfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tifbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tlffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffva1156-2-e {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a75tcsg324-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z045rfg676-1QL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tcpg236-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tcpg236-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva1760-2-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku075-ffva1156-2-i {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvf1924-1LV-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku040-fbva900-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvb1760-2-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tcpg236-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-2-e-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z030rf676-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvb1760-2-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a75tcsg324-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a75tcsg324-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku025-ffva1156-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvd1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgb2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flvb1760-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvc2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku025-ffva1156-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tlfbv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tiffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvd1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tifbv676-1L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffv1157-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tfbg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flga2577-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k70tfbg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tfbg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tlfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku085-flvb1760-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7v585trf1157-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xczu9eg-ffvc900-1-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7k160tfbv484-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbv484-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7v585trf1157-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tcpg236-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbv484-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffvb1760-3-e {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-sfva784-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7v585trf1157-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva900-1L-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7v585trf1157-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035ffv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgb2104-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z035ffv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v2000tfhg1761-1 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG TIEOFF ODELAYE2 BUFIO IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035ffv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030ifbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v2000tfhg1761-2 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG TIEOFF ODELAYE2 BUFIO IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tiffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvj1924-1L-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1517-1-c-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb1760-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a35tlcsg325-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvc1517-1L-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvd1517-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku9p-ffve900-1-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcvu095-ffvd1924-2-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tifgg484-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgb2104-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvf1924-1L-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tfbg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvb2104-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z030fbg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tifbv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030fbg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgc2104-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vh580thcg1155-2G {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a50tcpg236-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku095-ffvb2104-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z035ffg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvb2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z035ffg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvd1924-1-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vh580thcg1155-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035ifbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035ffg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku095-ffvb2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx1140tflg1930-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a50tcpg236-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgc2104-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb2104-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx1140tflg1930-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a50tcpg236-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35ticsg325-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tlffg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tsbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tcpg236-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flga2892-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z030iffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc2104-2-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgb2104-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva1517-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tffv900-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a100tcs324-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tffv900-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tffv900-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb2104-1L-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku075-ffva1156-3-e {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a200trs484-1IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh580thcg1931-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh580thcg1931-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a100tcs324-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvb1760-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvb1760-3-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z045ifbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tfgg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a100tcs324-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgb2104-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvc2104-1-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k410trf900-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvd1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z035fbv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035fbv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035fbv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tlcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z100iffg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku085-flvb1760-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1156-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xczu9eg-ffvc900-3-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcku085-flvb1760-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx550tffg1158-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tffg900-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v2000tflg1925-2G {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG TIEOFF ODELAYE2 BUFIO IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tffg900-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xczu9eg-ffvb1156-2L-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7k325tffg900-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvd1517-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tiffg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v2000tflg1925-2L {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG TIEOFF ODELAYE2 BUFIO IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tffg1156-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tffg1156-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flgb2377-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tffg1156-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvd1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvd1517-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flva2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z035fbg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvc1517-1-c {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flvb1760-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgc2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvf1924-1-c {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z035fbg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-1L-i-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z045ffv900-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035fbg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ffv900-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffg1761-2L {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku9p-ffve900-3-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7z045ffv900-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva900-1L-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tiffg1156-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100ticsg324-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvc1517-1-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvf1924-1-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flgb2377-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a50tcs325-1IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030sbv485-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030sbv485-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030sbv485-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a75tfgg484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xczu9eg-ffvc900-1LV-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcvu080-ffvd1517-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tfbv900-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tfbv900-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku095-ffvb2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tfbv900-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tfbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh870thcg1932-2G {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 GTZE2_OCTAL ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP IDELAYCTRL BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a75tfgg484-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a75tfgg484-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku095-ffvb2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tlfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffv1761-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-3-e-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vh870thcg1932-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 GTZE2_OCTAL ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP IDELAYCTRL BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ffg900-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tiffv1156-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ffg900-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ffg900-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7v585trf1761-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgb2104-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvd1517-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva1517-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvd1517-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7v585trf1761-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffve1924-1L-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z030sbg485-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb1760-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7v585trf1761-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030sbg485-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb2104-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z030sbg485-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-2-e-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb1760-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7v585trf1761-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1517-2-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu065-ffvc1517-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tfbg900-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgb2104-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tfbg900-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tfbg900-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvd1517-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffv901-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb2104-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flva2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb1760-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvd1517-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb2104-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvc1517-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb1517-1-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvd1924-1L-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flvb1760-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tcsg325-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tfbg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tlftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tifbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1517-1LV-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tlfbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flga2577-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a100tfgg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035iffv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva2104-1LV-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flva2104-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffv1157-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvd1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffv1157-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva2104-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffv1157-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvd1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx485tffg1157-2L {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1517-1L-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvc2104-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flga2577-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvc1517-2-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvf1924-2-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tlffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flga2577-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z100ffv1156-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flva2104-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z100ffv1156-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvc1517-2-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvf1924-2-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb2104-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tiftg256-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva1760-1-c-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tlcpg236-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tlcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a50tcsg325-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-1-c-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flvf1924-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tlfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045iffv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb1760-3-e-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvd1517-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb2104-3-e-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb2104-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flvf1924-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z100rf900-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a50tcsg325-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a50tcsg325-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvb2104-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tlsbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tifbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1517-1LV-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvf1924-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku040-sfva784-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tfbv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx690trf1157-1I {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k355tlffv901-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tcsg325-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tffv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tlfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1760-2-e-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tffv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb2104-2-e-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tffv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx690trf1157-2I {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvd1517-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k410trf676-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a200trs484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50ticpg236-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75ticsg324-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tiffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tlfbg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tifbg676-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a200trs484-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffv1761-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flva2104-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx330tffv1761-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva1517-2-i-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx330tffv1761-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flva2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvc1517-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a200trs484-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tisbv484-1L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1157-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flva2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tffg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tffg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tffg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flgb2377-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k70tfbv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tifgg484-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tfbv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgc2104-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k70tfbv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva1517-1-i-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k325trf900-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1517-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z030ifbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tiffg1156-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flgb2377-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx485tffg1761-1 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k325trf900-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k355tiffv901-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1761-2 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1761-3 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx980tffg1926-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z030rb484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx980tffg1926-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7z030fbv484-1I {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k325trf900-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1761-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffve1924-2-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k70tfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1761-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffva1156-1L-i {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xczu9eg-ffvb1156-2LV-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcvu065-ffvc1517-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffv1158-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvd1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx690tffg1761-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k325trf900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffv1158-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh580tflg1931-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffv1158-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh580tflg1931-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgc2104-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z030rb484-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1517-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvc2104-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z030rb484-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7z030fbv484-1Q {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tifbg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tffg1156-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tfbg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvc1517-3-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgc2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvf1924-3-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k70tfbg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tiffv1156-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tfbg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffve1924-1-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flga2892-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a35tcsg324-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu065-ffvc1517-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a35tcsg324-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tcsg324-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvc2104-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tfbv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flvf1924-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx485tffg1927-2L {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1517-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva2104-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flvf1924-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tsbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flga2892-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tffv1156-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7v585tffg1761-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v585tffg1761-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7v2000tfhg1761-2G {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG TIEOFF ODELAYE2 BUFIO IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v585tffg1761-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v2000tfhg1761-2L {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG TIEOFF ODELAYE2 BUFIO IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tfgg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tfgg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva2104-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a75tfgg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tlfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffv1927-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvb1760-1L-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tfbg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffv1927-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffv1927-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tffv901-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035iffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tffv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva676-1L-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1156-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tffv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvd1924-1-c {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL} xc7k325tffv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1761-2L {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva2104-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flva2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvd1924-1-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL} xq7a200trb484-1IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030isbv485-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tftg256-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tftg256-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tftg256-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tlcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-ffva1156-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flgb2377-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z010iclg400-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a100tcsg324-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flgb2377-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z045iffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tlfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgb2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tffg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tffg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx485trf1761-1I {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tffg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a100tcsg324-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1927-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a100tcsg324-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb2104-1-c {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tifbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx485trf1761-1M {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx980tffg1926-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx550tffg1158-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-2-i-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx690trf1761-1I {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx550tffg1158-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx550tffg1158-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu065-ffvc1517-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx485trf1761-2I {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb2104-1-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z100rf900-1I {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva1517-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1517-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx485trf1761-2L {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgc2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k325trf900-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ffv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx690trf1761-2I {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35ticsg324-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ffv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgc2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z045ffv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-1-c-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tlcsg325-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z020iclg400-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z100rf900-2I {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tcsg325-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tcsg325-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-1-i-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a35tcsg325-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xczu9eg-ffvc900-1-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcvu080-ffvd1517-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tlfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva676-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z045rf900-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvj1924-2-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvd1517-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a75tifgg484-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffg1158-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgc2104-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flvf1924-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx690tffg1761-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tfbv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-2-i-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tfbv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tfbv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xczu9eg-ffvb1156-2-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xq7vx980trf1930-1I {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z010iclg225-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvj1924-1-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvc1517-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tlfbv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ffg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ffg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgc2104-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k325trf676-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045ffg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flga2577-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z030ifbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tlftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z010clg400-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku9p-ffve900-1-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7a50ticsg325-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z010clg400-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvb1760-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffg901-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k325trf676-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z010clg400-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-1-i-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffv1158-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx550tffg1927-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z010clg225-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx980trf1930-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx550tffg1927-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z010clg225-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx550tffg1927-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k325trf676-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z010clg225-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 IDELAYCTRL PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgb2104-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva2104-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh580tflg1931-2G {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc1517-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k325trf676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvd1924-2-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL} xcku115-flva2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vh580tflg1931-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tfbg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tfbg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tifbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tfbg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvd1924-2-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL} xcvu095-ffvd1924-3-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flva2104-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-fbva676-1L-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgb2104-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z035iffg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvb2104-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvb1760-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvd1924-1L-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffg1157-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffg1157-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffg1157-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-1LV-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a100tiftg256-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flga2577-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flgb2377-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z045fbv676-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-sfva784-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu065-ffvc1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z030rb484-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045fbv676-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx330trf1157-1I {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045fbv676-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tifbv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvd1924-2-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a15tcpg236-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx330trf1157-1M {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tlffv901-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tfbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx980tffg1928-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-sfva784-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvb1760-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx980tffg1928-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z100ffg1156-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvb2104-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z100ffg1156-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx330trf1157-2I {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a15tcpg236-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb2104-2-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a15tcpg236-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1760-1-c-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx330trf1157-2L {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb2104-1-c-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a100tfgg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx1140tflg1926-2G {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tfgg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb2104-2-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tffv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tfgg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tlfbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045iffg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc2104-3-e-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgc2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx1140tflg1926-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z100iffg1156-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tlsbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc2104-1L-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffva2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z045fbg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tfbg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045fbg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1760-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z045fbg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a200trb676-1IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k355tlffg901-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tftg256-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tftg256-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc2104-2-e-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a100tftg256-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku085-flvf1924-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tlcpg236-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1760-1L-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k325trf676-1ML {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tiffv901-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z100iffv1156-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tcsg324-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tcsg324-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffg1761-1 {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tcsg324-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tlfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffg1761-2 {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb2104-1L-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx330tffg1761-3 {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffva1517-1L-i {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffvb1760-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z020iclg484-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgb2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tisbg484-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a35tcpg236-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a100tfgg484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flgb2377-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1517-2-i-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffvb1760-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvd1517-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffva1760-1L-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a35tcpg236-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a100tfgg484-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a35tcpg236-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a100tfgg484-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvd1924-3-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL} xcku115-flva2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k355tffv901-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15ticpg236-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tffv1156-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tffv1156-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb1760-1L-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k355tiffg901-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tffv1156-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx980tffg1930-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flgb2377-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a200trb484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-1L-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1517-1-i-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7z030fbg484-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffg1158-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tifgg484-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a200trb484-1M {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx550tffg1927-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffg1158-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tlffv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffg1158-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu065-ffvc1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flvd1924-1-c {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a200trb484-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7z030fbg484-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k410tlrf900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu065-ffvc1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flga2892-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a50tcsg324-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-sfva784-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k325trf676-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tlftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvd1924-1-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tcsg324-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tcsg324-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx980tffg1930-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tcsg324-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-sfva784-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx980tffg1930-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbv484-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbv484-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbv484-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a50tcsg324-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgb2104-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a50tcsg324-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb2104-3-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z045rf676-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tlfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva2104-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xczu9eg-ffvb1156-1-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcku115-flva2104-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb1760-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a35tcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb2104-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb1517-3-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffva1156-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb1760-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgb2104-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb1760-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffva1156-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a75tiftg256-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tiffv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb1760-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tfbg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb2104-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tfbg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tlfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffg1927-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1517-2-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffg1927-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffva2104-1-c {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffg1927-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k480tffg901-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z035iffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-sfva784-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tcsg325-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffva2104-1-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tcsg325-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tcsg325-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z100rf1156-2IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flga2577-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgb2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx330trf1761-1I {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-sfva784-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z015clg485-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC IDELAYCTRL RAMBFIFO36E1 ICAP GTPE2_CHANNEL PS7 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD ISERDESE2 IPAD PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tifbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z015clg485-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC IDELAYCTRL RAMBFIFO36E1 ICAP GTPE2_CHANNEL PS7 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD ISERDESE2 IPAD PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030isbg485-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-ffva1156-1L-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffvb1760-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgb2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z015clg485-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC IDELAYCTRL RAMBFIFO36E1 ICAP GTPE2_CHANNEL PS7 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD ISERDESE2 IPAD PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx330trf1761-1M {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-1LV-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k160tfbv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku095-ffvb1760-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx330trf1761-2I {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z030rf676-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx330trf1761-2L {IOB33 PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT GTHE2_CHANNEL IN_FIFO PCIE_3_0 USR_ACCESS ODELAYE2_FINEDELAY IDELAYCTRL FRAME_ECC ICAP RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v585tffg1157-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva676-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flga2577-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z045iffg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z030rf676-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffv1157-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z030rf676-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffv1157-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx330tffv1157-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva900-1-c {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vh580thcg1155-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k160tifbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx1140tflg1930-2G {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh580thcg1155-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xczu9eg-ffvc900-1L-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7k325tfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tfgg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva900-1-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvd1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a75tfgg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a15tcsg325-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tfgg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu065-ffvc1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx1140tflg1930-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG ODELAYE2 TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 PCIE_3_0 IN_FIFO GTHE2_CHANNEL PHASER_OUT USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY RAMBFIFO36E1 IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD IDELAYE2 PHASER_REF DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvd1924-2-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a100tlfgg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tlffg1156-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-sfva784-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffv901-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a15tcsg325-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tffv901-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvd1924-2-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tcsg325-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a15tcsg325-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb1760-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffv901-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tcsg325-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1157-1 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tcsg325-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1157-2 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1157-3 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1157-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvc2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx690tffg1157-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xczu9eg-ffvb1156-3-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7vx690tffg1157-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a15tfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvb1760-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku095-ffva1156-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tlffv1156-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flva1517-3-e-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvd1517-2-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffg901-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k325tlfbg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tifgg676-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku095-ffva1156-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffg901-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tlcsg325-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tffg901-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z030ifbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO ODELAYE2 TIEOFF IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tffv900-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xczu9eg-ffvb1156-1LV-i-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xc7k410tffv900-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgb2104-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tffv900-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku075-ffva1517-1-c {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a75tcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z015iclg485-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC IDELAYCTRL RAMBFIFO36E1 ICAP GTPE2_CHANNEL PS7 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 MMCME2_ADV DCIRESET PHASER_OUT_ADV IOPAD ISERDESE2 IPAD PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb1760-1-c {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-ffva1156-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu160-flgc2104-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flva1517-2-e-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffva2104-2-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvd1517-1-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku9p-ffve900-2LV-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcku075-ffva1517-1-i {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tlffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffva2104-2-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb1760-1-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a35tcsg325-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvd1924-1-c-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-sfva784-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a35tlftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v585tffg1157-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgb2104-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7v585tffg1157-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7k410tlrf676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v585tffg1157-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-sfva784-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb1760-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffve1924-3-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvb2104-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvd1517-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu065-ffvc1517-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7a35tcsg325-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a100tftg256-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a35tcsg325-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu160-flgc2104-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvc2104-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx690tffg1926-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1926-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15ticsg325-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1926-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tffg900-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tffg900-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tffg900-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1926-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a100tftg256-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xa7a100tftg256-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva1760-2-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tifbg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffve1924-2-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffva2104-2-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu065-ffvc1517-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku040-ffva1156-1-c {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tlffg901-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvc2104-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku040-fbva900-2-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvd1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a200tlfbv484-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tiftg256-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-ffva1156-1-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50tlcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva900-2-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvd1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffg1156-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc2104-1-c-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffva1760-1-i-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tffg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k70tlfbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffva2104-1-i-es2 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tiffv676-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flvd1924-3-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffg1157-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1158-1 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z100ffv900-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1158-2 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z100ffv900-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1158-3 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flga2892-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgc2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvd1517-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tfbv900-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1158-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbv900-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1158-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a50tcpg236-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbv900-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1158-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flga2892-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7z020cl400-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flva1517-1-c {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k420tffv1156-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tifbv484-1L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgc2104-1-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flva1517-1-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a50ticsg324-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z020cl400-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7z020cl400-2I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tiffg901-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx415tffv1157-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7v585tffg1761-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO ODELAYE2 TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flgb2377-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7a100tfg484-1IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva900-1-c {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z100ffg900-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a100tcs324-1IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z100ffg900-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 PS7 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tlfgg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku035-fbva900-1-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k410tfbg900-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tfgg676-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbg900-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku075-ffva1517-2-e {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a100tfgg676-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tfbg900-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffva2104-3-e {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a100tfgg676-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb1760-2-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tffv900-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvb2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku075-ffva1517-2-i {CMAC_SITE RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE SLICEL RAMB181 BITSLICE_COMPONENT_RX_TX SLICEM FIFO36 BUFG_GT BUFGCE_DIV HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO ILKN_SITE BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE BITSLICE_CONTROL RAMBFIFO18 RAMBFIFO36 BITSLICE_RXTX_TX SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb1760-2-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-sfva784-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgc2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvd1517-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k355tffg901-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tffg1156-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tffg1156-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tffg1156-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1927-1 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvd1517-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx485tffg1927-2 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvf1924-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffva2104-1HV-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx485tffg1927-3 {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva676-1-c {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvd1924-3-e-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z020clg400-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z020clg400-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1927-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z020clg400-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1927-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a100tcsg324-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tlffg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx690tffg1927-3 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku040-fbva676-1-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a75tifgg676-1L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh580thcg1931-2G {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vx485tffg1930-2L {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7a50tfg484-1IL {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z020clg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7z020clg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a200tfbg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1924-2-e-es2 {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xczu9eg-ffvc900-2L-e-EVAL {BIAS BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF BUFCE_ROW BUFCE_ROW_FSR BUFGCE BUFGCE_DIV BUFGCE_HDIO BUFGCTRL BUFG_GT BUFG_GT_SYNC BUFG_PS CFGIO_SITE CMACE4 CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE4_CHANNEL GTHE4_COMMON GTYE4_CHANNEL GTYE4_COMMON HARD_SYNC HDIOBDIFFINBUF HDIOB_M HDIOB_S HDIOLOGIC_M HDIOLOGIC_S HDIO_BIAS HDIO_VREF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIOB_M HPIOB_S HPIOB_SNGL HPIO_VREF_SITE ILKNE4 MMCM PCIE40E4 PLL PLL_SELECT_SITE PS8 RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE4 URAM288 XIPHY_FEEDTHROUGH} xcvu190-flgb2104-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7z020clg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh580thcg1931-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvd1517-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvj1924-3-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku040-ffva1156-2-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvc1517-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku040-fbva900-3-e {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku040-sfva784-1L-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu125-flvd1517-3-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgc2104-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku040-ffva1156-2-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku115-flvb1760-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k325tlfbg676-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvb2104-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7z020clg400-1I {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb1760-1L-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-ffva1156-1-c {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu095-ffvb1517-1-c-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku060-ffva1156-3-e-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vh580tflg1155-2G {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvj1924-2-e-es1 {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku035-ffva1156-1-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku040-ffva1156-1L-i {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BUFG_GT_SYNC BITSLICE_TX HPIOB DSP48E2 BUFCE_LEAF_X16 PLLE3_ADV PCIE_3_1 PLL_SELECT_SITE HARD_SYNC RAMB36 GTHE3_CHANNEL GTHE3_COMMON MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xa7z020clg400-1Q {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG TIEOFF BUFIO IOB18M PHY_CONTROL PLLE2_ADV STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC RAMBFIFO36E1 IDELAYCTRL ICAP PS7 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR DCIRESET MMCME2_ADV PHASER_OUT_ADV IOPAD IPAD ISERDESE2 PHASER_REF DNA_PORT IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IOPAD IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 PS7 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc1517-3-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx485trf1930-1I {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgc2104-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7k480tlffv901-2L {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7vh580tflg1155-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tfgg484-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tfgg484-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a75tfgg484-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flga2892-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx485trf1930-1M {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tfgg484-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tffv1156-1 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tffv1156-2 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xq7vx690trf1930-1I {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k420tffv1156-3 {AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7k410tiffg900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV IPAD ISERDESE2 DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku060-ffva1156-2-e-es2 {RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO BITSLICE_TX DSP48E2 BUFCE_LEAF_X16 BUFG_GT_SYNC HPIOB PLLE3_ADV PLL_SELECT_SITE RAMB36 GTHE3_CHANNEL HARD_SYNC GTHE3_COMMON PCIE_3_1 MMCME3_ADV BUFCE_ROW FIFO18_0 BITSLICE_RXTX_RX XIPHY_FEEDTHROUGH HPIO_VREF_SITE SYSMONE1 BITSLICE_CONTROL RAMBFIFO36 RAMBFIFO18 BITSLICE_RXTX_TX BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu440-flga2892-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx485trf1930-2I {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu190-flgc2104-2-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku100-flva1517-2-e {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx485trf1930-2L {PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON FIFO18E1 IOB33S BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PHY_CONTROL PLLE2_ADV PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN PHASER_IN RAMB18E1 IN_FIFO PHASER_OUT USR_ACCESS FRAME_ECC ICAP IDELAYCTRL ODELAYE2_FINEDELAY RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb1760-1-c {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vh580tflg1155-1 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu095-ffvc1517-2-e-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flgc2104-2-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vh580tflg1155-2 {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M GTZE2_OCTAL ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 BUFG OPAD BUFIO TIEOFF ODELAYE2 IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PCIE_3_0 PHASER_OUT GTHE2_CHANNEL IN_FIFO USR_ACCESS IDELAYCTRL RAMBFIFO36E1 ODELAYE2_FINEDELAY FRAME_ECC ICAP BUFG_LB IOB18 GCLK_TEST_BUF IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV ISERDESE2 IPAD PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku100-flva1517-2-i {LAGUNA RIU_OR BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE RAMB181 SLICEL BITSLICE_COMPONENT_RX_TX FIFO36 SLICEM BUFG_GT BUFGCE_DIV HRIODIFFINBUF HPIOBDIFFINBUF HPIOBDIFFOUTBUF HRIODIFFOUTBUF PLLE3_ADV HPIOB BUFG_GT_SYNC BUFCE_LEAF_X16 DSP48E2 BITSLICE_TX HRIO PCIE_3_1 GTHE3_COMMON HARD_SYNC GTHE3_CHANNEL RAMB36 PLL_SELECT_SITE FIFO18_0 BUFCE_ROW MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL SYSMONE1 BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7vx690trf1930-2I {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT IDELAYE2 PHASER_REF AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a15tftg256-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcku115-flvd1517-1LV-i {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7vx415tffg1927-2L {PHASER_IN_PHY GTHE2_COMMON OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC FIFO18E1 IOB33S BUFG OPAD TIEOFF ODELAYE2 BUFIO IOB18M PLLE2_ADV PHY_CONTROL STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 OLOGICE2 SLICEL PMV2 SLICEM OLOGICE3 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO GTHE2_CHANNEL PCIE_3_0 USR_ACCESS FRAME_ECC ICAP RAMBFIFO36E1 ODELAYE2_FINEDELAY IDELAYCTRL IOB18 IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu440-flgb2377-1L-i-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu190-flga2577-1-c-es2 {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xq7k325tlrf900-2L {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC GTXE2_COMMON IOB33S FIFO18E1 BUFG OPAD ODELAYE2 BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 OLOGICE3 SLICEM PMV2 BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP ODELAYE2_FINEDELAY IDELAYCTRL RAMBFIFO36E1 IOB18 IDELAYE2_FINEDELAY RAMB36E1 EFUSE_USR GTXE2_CHANNEL MMCME2_ADV DCIRESET PHASER_OUT_ADV ISERDESE2 IPAD DNA_PORT PHASER_REF IDELAYE2 AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffvb1760-1-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcku085-flva1517-1-c {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a35tftg256-1 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xc7a35tftg256-2 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu125-flvc2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xc7a35tftg256-3 {IOB33 PHASER_IN_PHY OUT_FIFO OSERDESE2 BUFHCE IBUFDS_GTE2 DSP48E1 GTPE2_COMMON CAPTURE IOB33M ILOGICE2 ILOGICE3 XADC IOB33S FIFO18E1 OPAD BUFG BUFIO TIEOFF IOB18M PLLE2_ADV PHY_CONTROL PCIE_2_1 STARTUP PHASER_IN_ADV BUFMRCE IOB18S BUFR BUFGCTRL PHASER_OUT_PHY FIFO36E1 SLICEL OLOGICE2 PMV2 OLOGICE3 SLICEM BSCAN RAMB18E1 PHASER_IN PHASER_OUT IN_FIFO USR_ACCESS FRAME_ECC ICAP IDELAYCTRL RAMBFIFO36E1 GTPE2_CHANNEL IDELAYE2_FINEDELAY EFUSE_USR RAMB36E1 DCIRESET MMCME2_ADV PHASER_OUT_ADV IPAD ISERDESE2 PHASER_REF IDELAYE2 DNA_PORT AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC AMS_ADC AMS_DAC BSCAN BSCAN_JTAG_MONE2 BUFG BUFGCTRL BUFG_LB BUFHCE BUFIO BUFMRCE BUFR CAPTURE DCIRESET DNA_PORT DRP_AMS_ADC DRP_AMS_DAC DSP48E1 EFUSE_USR FIFO18E1 FIFO36E1 FRAME_ECC GLOBALSIG GTHE2_CHANNEL GTHE2_COMMON GTPE2_CHANNEL GTPE2_COMMON GTXE2_CHANNEL GTXE2_COMMON GTZE2_OCTAL IBUFDS_GTE2 ICAP IDELAYCTRL IDELAYE2 IDELAYE2_FINEDELAY ILOGICE2 ILOGICE3 IN_FIFO IOB IOB18 IOB18M IOB18S IOB33 IOB33M IOB33S IOBM IOBS IPAD ISERDESE2 KEY_CLEAR MMCME2_ADV ODELAYE2 ODELAYE2_FINEDELAY OLOGICE2 OLOGICE3 OPAD OSERDESE2 OUT_FIFO PCIE_2_1 PCIE_3_0 PHASER_IN PHASER_IN_ADV PHASER_IN_PHY PHASER_OUT PHASER_OUT_ADV PHASER_OUT_PHY PHASER_REF PHY_CONTROL PLLE2_ADV PMV2 RAMB18E1 RAMB36E1 RAMBFIFO36E1 SLICEL SLICEM STARTUP TIEOFF USR_ACCESS XADC} xcvu080-ffva2104-1L-i {RIU_OR CMAC_SITE BUFGCTRL CONFIG_SITE BITSLICE_RX_TX RAMB180 BUFGCE GTYE3_COMMON RAMB181 SLICEL FIFO36 SLICEM BITSLICE_COMPONENT_RX_TX BUFGCE_DIV BUFG_GT HPIOBDIFFINBUF HRIODIFFINBUF HRIODIFFOUTBUF HPIOBDIFFOUTBUF HRIO PLLE3_ADV DSP48E2 BUFCE_LEAF_X16 HPIOB BUFG_GT_SYNC BITSLICE_TX ILKN_SITE GTHE3_COMMON GTHE3_CHANNEL HARD_SYNC RAMB36 PLL_SELECT_SITE PCIE_3_1 FIFO18_0 BUFCE_ROW GTYE3_CHANNEL MMCME3_ADV BITSLICE_RXTX_RX HPIO_VREF_SITE XIPHY_FEEDTHROUGH SYSMONE1 BITSLICE_RXTX_TX RAMBFIFO18 RAMBFIFO36 BITSLICE_CONTROL BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH} xcvu080-ffvb2104-1H-e {BITSLICE_COMPONENT_RX_TX BITSLICE_CONTROL BITSLICE_RXTX_RX BITSLICE_RXTX_TX BITSLICE_RX_TX BITSLICE_TX BUFCE_LEAF_X16 BUFCE_ROW BUFGCE BUFGCE_DIV BUFGCTRL BUFG_GT BUFG_GT_SYNC CMAC_SITE CONFIG_SITE DSP48E2 FIFO18_0 FIFO36 GTHE3_CHANNEL GTHE3_COMMON GTYE3_CHANNEL GTYE3_COMMON HARD_SYNC HPIOB HPIOBDIFFINBUF HPIOBDIFFOUTBUF HPIO_VREF_SITE HRIO HRIODIFFINBUF HRIODIFFOUTBUF ILKN_SITE LAGUNA MMCME3_ADV PCIE_3_1 PLLE3_ADV PLL_SELECT_SITE RAMB180 RAMB181 RAMB36 RAMBFIFO18 RAMBFIFO36 RIU_OR SLICEL SLICEM SYSMONE1 XIPHY_FEEDTHROUGH}
