
Motor_bridge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015704  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000694  08015898  08015898  00016898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015f2c  08015f2c  000171f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015f2c  08015f2c  00016f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015f34  08015f34  000171f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015f34  08015f34  00016f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015f38  08015f38  00016f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  08015f3c  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000171f8  2**0
                  CONTENTS
 10 .bss          00005608  200001f8  200001f8  000171f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000c00  20005800  20005800  000171f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000171f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00032515  00000000  00000000  00017228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007a63  00000000  00000000  0004973d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002598  00000000  00000000  000511a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001cdc  00000000  00000000  00053738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ba9e  00000000  00000000  00055414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00036833  00000000  00000000  00080eb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5cef  00000000  00000000  000b76e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0019d3d4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000b120  00000000  00000000  0019d418  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  001a8538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801587c 	.word	0x0801587c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0801587c 	.word	0x0801587c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <Host_ros_init>:
#include <stdio.h>

#include "Agv_core/error_codes/error_common.h"
#include "usart.h"

int Host_ros_init(AgvHostRosCfg* host_ros_cfg) {
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    host_ros_cfg->uart_cfg.huart = &huart2;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a18      	ldr	r2, [pc, #96]	@ (800108c <Host_ros_init+0x6c>)
 800102c:	601a      	str	r2, [r3, #0]
    host_ros_cfg->uart_cfg.baudrate = huart2.Init.BaudRate;
 800102e:	4b17      	ldr	r3, [pc, #92]	@ (800108c <Host_ros_init+0x6c>)
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	605a      	str	r2, [r3, #4]
    host_ros_cfg->uart_cfg.max_data_len = 256;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800103c:	609a      	str	r2, [r3, #8]
    host_ros_cfg->uart_cfg.operation_timeout_ms = 1000;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001044:	60da      	str	r2, [r3, #12]
    host_ros_cfg->uart_cfg.queue_len = 20;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2214      	movs	r2, #20
 800104a:	611a      	str	r2, [r3, #16]

    host_ros_cfg->rosFmt_cfg.crc_cfg.crc_init = 0x00;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2200      	movs	r2, #0
 8001050:	845a      	strh	r2, [r3, #34]	@ 0x22
    host_ros_cfg->rosFmt_cfg.crc_cfg.crc_poly = 0x07;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2207      	movs	r2, #7
 8001056:	841a      	strh	r2, [r3, #32]
    host_ros_cfg->rosFmt_cfg.header0 = 0x55;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2255      	movs	r2, #85	@ 0x55
 800105c:	829a      	strh	r2, [r3, #20]
    host_ros_cfg->rosFmt_cfg.header1 = 0xAA;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	22aa      	movs	r2, #170	@ 0xaa
 8001062:	82da      	strh	r2, [r3, #22]
    host_ros_cfg->rosFmt_cfg.tail0 = 0x0D;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	220d      	movs	r2, #13
 8001068:	831a      	strh	r2, [r3, #24]
    host_ros_cfg->rosFmt_cfg.tail1 = 0x0A;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	220a      	movs	r2, #10
 800106e:	835a      	strh	r2, [r3, #26]
    host_ros_cfg->rosFmt_cfg.max_frame_len = 256;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001076:	61da      	str	r2, [r3, #28]

    host_ros_cfg->prtcl_host_cfg.max_payload_len = 128;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2280      	movs	r2, #128	@ 0x80
 800107c:	625a      	str	r2, [r3, #36]	@ 0x24

    return 0;
 800107e:	2300      	movs	r3, #0
}
 8001080:	4618      	mov	r0, r3
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	20000400 	.word	0x20000400

08001090 <Agv_comm_init>:

    Agv_garmin_create(agv_core, host_ros_cfg, blvr_cfg, mecanum_cfg, pid_cfg);
    return 0;
}

int Agv_comm_init(AgvCore* agv_core, AgvHostRosCfg* host_ros_cfg) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
    Host_ros_init(host_ros_cfg);
 800109a:	6838      	ldr	r0, [r7, #0]
 800109c:	f7ff ffc0 	bl	8001020 <Host_ros_init>
    int code = Agv_comm_create(agv_core, host_ros_cfg);
 80010a0:	6839      	ldr	r1, [r7, #0]
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f00b fd28 	bl	800caf8 <Agv_comm_create>
 80010a8:	60f8      	str	r0, [r7, #12]
    if (code != AGV_OK) printf("Failed to init agv, code: %d", code);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d003      	beq.n	80010b8 <Agv_comm_init+0x28>
 80010b0:	68f9      	ldr	r1, [r7, #12]
 80010b2:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <Agv_comm_init+0x34>)
 80010b4:	f010 fece 	bl	8011e54 <iprintf>

    return AGV_OK;
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	08015898 	.word	0x08015898

080010c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <MX_DMA_Init+0x3c>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001104 <MX_DMA_Init+0x3c>)
 80010d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010de:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <MX_DMA_Init+0x3c>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2105      	movs	r1, #5
 80010ee:	2010      	movs	r0, #16
 80010f0:	f001 f88e 	bl	8002210 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80010f4:	2010      	movs	r0, #16
 80010f6:	f001 f8a7 	bl	8002248 <HAL_NVIC_EnableIRQ>

}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40023800 	.word	0x40023800

08001108 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of defaultTask */
    defaultTaskHandle =
        osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800110c:	4a0c      	ldr	r2, [pc, #48]	@ (8001140 <MX_FREERTOS_Init+0x38>)
 800110e:	2100      	movs	r1, #0
 8001110:	480c      	ldr	r0, [pc, #48]	@ (8001144 <MX_FREERTOS_Init+0x3c>)
 8001112:	f00c f963 	bl	800d3dc <osThreadNew>
 8001116:	4603      	mov	r3, r0
    defaultTaskHandle =
 8001118:	4a0b      	ldr	r2, [pc, #44]	@ (8001148 <MX_FREERTOS_Init+0x40>)
 800111a:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    odomTaskHandle = osThreadNew(StartSendOdomTask, NULL, &odomTask_attributes);
 800111c:	4a0b      	ldr	r2, [pc, #44]	@ (800114c <MX_FREERTOS_Init+0x44>)
 800111e:	2100      	movs	r1, #0
 8001120:	480b      	ldr	r0, [pc, #44]	@ (8001150 <MX_FREERTOS_Init+0x48>)
 8001122:	f00c f95b 	bl	800d3dc <osThreadNew>
 8001126:	4603      	mov	r3, r0
 8001128:	4a0a      	ldr	r2, [pc, #40]	@ (8001154 <MX_FREERTOS_Init+0x4c>)
 800112a:	6013      	str	r3, [r2, #0]
    hostMsgTaskHandle =
        osThreadNew(OnHostMsgTask, NULL, &hostMsgTask_attributes);
 800112c:	4a0a      	ldr	r2, [pc, #40]	@ (8001158 <MX_FREERTOS_Init+0x50>)
 800112e:	2100      	movs	r1, #0
 8001130:	480a      	ldr	r0, [pc, #40]	@ (800115c <MX_FREERTOS_Init+0x54>)
 8001132:	f00c f953 	bl	800d3dc <osThreadNew>
 8001136:	4603      	mov	r3, r0
    hostMsgTaskHandle =
 8001138:	4a09      	ldr	r2, [pc, #36]	@ (8001160 <MX_FREERTOS_Init+0x58>)
 800113a:	6013      	str	r3, [r2, #0]
    /* USER CODE END RTOS_THREADS */

    /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
    /* USER CODE END RTOS_EVENTS */
}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	08015ac0 	.word	0x08015ac0
 8001144:	08001165 	.word	0x08001165
 8001148:	20000220 	.word	0x20000220
 800114c:	08015a78 	.word	0x08015a78
 8001150:	080011a5 	.word	0x080011a5
 8001154:	20000218 	.word	0x20000218
 8001158:	08015a9c 	.word	0x08015a9c
 800115c:	08001211 	.word	0x08001211
 8001160:	2000021c 	.word	0x2000021c

08001164 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void* argument) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
    /* init code for USB_HOST */
    MX_USB_HOST_Init();
 800116c:	f00f fb9c 	bl	80108a8 <MX_USB_HOST_Init>
    /* USER CODE BEGIN StartDefaultTask */
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 8001170:	2001      	movs	r0, #1
 8001172:	f00c f9c5 	bl	800d500 <osDelay>
 8001176:	e7fb      	b.n	8001170 <StartDefaultTask+0xc>

08001178 <AGV_attach_core_task>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

int AGV_attach_core_task(AgvCore* agv_core) {
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
    if (!agv_core) return -1;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d102      	bne.n	800118c <AGV_attach_core_task+0x14>
 8001186:	f04f 33ff 	mov.w	r3, #4294967295
 800118a:	e003      	b.n	8001194 <AGV_attach_core_task+0x1c>
    s_agv_core = agv_core;
 800118c:	4a04      	ldr	r2, [pc, #16]	@ (80011a0 <AGV_attach_core_task+0x28>)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6013      	str	r3, [r2, #0]
    return 0;
 8001192:	2300      	movs	r3, #0
}
 8001194:	4618      	mov	r0, r3
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	20000214 	.word	0x20000214

080011a4 <StartSendOdomTask>:

void StartSendOdomTask(void* argument) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	@ 0x28
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
    int send_count = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	627b      	str	r3, [r7, #36]	@ 0x24
    for (;;) {
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 80011b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011b4:	4812      	ldr	r0, [pc, #72]	@ (8001200 <StartSendOdomTask+0x5c>)
 80011b6:	f001 fe18 	bl	8002dea <HAL_GPIO_TogglePin>
        Odometry odom;
        odom.pose.x = 1.0;
 80011ba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80011be:	60bb      	str	r3, [r7, #8]
        odom.pose.y = 2.0;
 80011c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011c4:	60fb      	str	r3, [r7, #12]
        odom.pose.yaw = 3.0;
 80011c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001204 <StartSendOdomTask+0x60>)
 80011c8:	613b      	str	r3, [r7, #16]
        int code = s_agv_core->host_communication_base.send_odom(
 80011ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <StartSendOdomTask+0x64>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            &s_agv_core->host_communication_base, &odom);
 80011d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001208 <StartSendOdomTask+0x64>)
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	3234      	adds	r2, #52	@ 0x34
        int code = s_agv_core->host_communication_base.send_odom(
 80011d6:	f107 0108 	add.w	r1, r7, #8
 80011da:	4610      	mov	r0, r2
 80011dc:	4798      	blx	r3
 80011de:	6238      	str	r0, [r7, #32]
        if (code == AGV_OK) printf("Odom sent %d \n", send_count++);
 80011e0:	6a3b      	ldr	r3, [r7, #32]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d106      	bne.n	80011f4 <StartSendOdomTask+0x50>
 80011e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e8:	1c5a      	adds	r2, r3, #1
 80011ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80011ec:	4619      	mov	r1, r3
 80011ee:	4807      	ldr	r0, [pc, #28]	@ (800120c <StartSendOdomTask+0x68>)
 80011f0:	f010 fe30 	bl	8011e54 <iprintf>
        osDelay(5000);
 80011f4:	f241 3088 	movw	r0, #5000	@ 0x1388
 80011f8:	f00c f982 	bl	800d500 <osDelay>
    for (;;) {
 80011fc:	e7d8      	b.n	80011b0 <StartSendOdomTask+0xc>
 80011fe:	bf00      	nop
 8001200:	40020c00 	.word	0x40020c00
 8001204:	40400000 	.word	0x40400000
 8001208:	20000214 	.word	0x20000214
 800120c:	080158dc 	.word	0x080158dc

08001210 <OnHostMsgTask>:
    }
}

void OnHostMsgTask(void* argument) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    for (;;) {
        printf("Waiting for new host msg...\n");
 8001218:	4809      	ldr	r0, [pc, #36]	@ (8001240 <OnHostMsgTask+0x30>)
 800121a:	f010 fe83 	bl	8011f24 <puts>
        int code =
            s_agv_core->host_communication_base.process_pending_msg_to_buffer(
 800121e:	4b09      	ldr	r3, [pc, #36]	@ (8001244 <OnHostMsgTask+0x34>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                &s_agv_core->host_communication_base);
 8001224:	4a07      	ldr	r2, [pc, #28]	@ (8001244 <OnHostMsgTask+0x34>)
 8001226:	6812      	ldr	r2, [r2, #0]
 8001228:	3234      	adds	r2, #52	@ 0x34
            s_agv_core->host_communication_base.process_pending_msg_to_buffer(
 800122a:	4610      	mov	r0, r2
 800122c:	4798      	blx	r3
 800122e:	60f8      	str	r0, [r7, #12]
        if (code != AGV_OK)
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d0f0      	beq.n	8001218 <OnHostMsgTask+0x8>
            printf("Decoding bytes queue failed, err code %d \n", code);
 8001236:	68f9      	ldr	r1, [r7, #12]
 8001238:	4803      	ldr	r0, [pc, #12]	@ (8001248 <OnHostMsgTask+0x38>)
 800123a:	f010 fe0b 	bl	8011e54 <iprintf>
    for (;;) {
 800123e:	e7eb      	b.n	8001218 <OnHostMsgTask+0x8>
 8001240:	080158ec 	.word	0x080158ec
 8001244:	20000214 	.word	0x20000214
 8001248:	08015908 	.word	0x08015908

0800124c <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08c      	sub	sp, #48	@ 0x30
 8001250:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001252:	f107 031c 	add.w	r3, r7, #28
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]
 8001260:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	61bb      	str	r3, [r7, #24]
 8001266:	4b72      	ldr	r3, [pc, #456]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	4a71      	ldr	r2, [pc, #452]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 800126c:	f043 0310 	orr.w	r3, r3, #16
 8001270:	6313      	str	r3, [r2, #48]	@ 0x30
 8001272:	4b6f      	ldr	r3, [pc, #444]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	f003 0310 	and.w	r3, r3, #16
 800127a:	61bb      	str	r3, [r7, #24]
 800127c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
 8001282:	4b6b      	ldr	r3, [pc, #428]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	4a6a      	ldr	r2, [pc, #424]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 8001288:	f043 0304 	orr.w	r3, r3, #4
 800128c:	6313      	str	r3, [r2, #48]	@ 0x30
 800128e:	4b68      	ldr	r3, [pc, #416]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	f003 0304 	and.w	r3, r3, #4
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
 800129e:	4b64      	ldr	r3, [pc, #400]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	4a63      	ldr	r2, [pc, #396]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012aa:	4b61      	ldr	r3, [pc, #388]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b2:	613b      	str	r3, [r7, #16]
 80012b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	4b5d      	ldr	r3, [pc, #372]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	4a5c      	ldr	r2, [pc, #368]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c6:	4b5a      	ldr	r3, [pc, #360]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	4b56      	ldr	r3, [pc, #344]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	4a55      	ldr	r2, [pc, #340]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012dc:	f043 0302 	orr.w	r3, r3, #2
 80012e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e2:	4b53      	ldr	r3, [pc, #332]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	4b4f      	ldr	r3, [pc, #316]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	4a4e      	ldr	r2, [pc, #312]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 80012f8:	f043 0308 	orr.w	r3, r3, #8
 80012fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012fe:	4b4c      	ldr	r3, [pc, #304]	@ (8001430 <MX_GPIO_Init+0x1e4>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001302:	f003 0308 	and.w	r3, r3, #8
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800130a:	2200      	movs	r2, #0
 800130c:	2108      	movs	r1, #8
 800130e:	4849      	ldr	r0, [pc, #292]	@ (8001434 <MX_GPIO_Init+0x1e8>)
 8001310:	f001 fd52 	bl	8002db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001314:	2201      	movs	r2, #1
 8001316:	2101      	movs	r1, #1
 8001318:	4847      	ldr	r0, [pc, #284]	@ (8001438 <MX_GPIO_Init+0x1ec>)
 800131a:	f001 fd4d 	bl	8002db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800131e:	2200      	movs	r2, #0
 8001320:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001324:	4845      	ldr	r0, [pc, #276]	@ (800143c <MX_GPIO_Init+0x1f0>)
 8001326:	f001 fd47 	bl	8002db8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800132a:	2308      	movs	r3, #8
 800132c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132e:	2301      	movs	r3, #1
 8001330:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2300      	movs	r3, #0
 8001338:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	4619      	mov	r1, r3
 8001340:	483c      	ldr	r0, [pc, #240]	@ (8001434 <MX_GPIO_Init+0x1e8>)
 8001342:	f001 fb9d 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001346:	2301      	movs	r3, #1
 8001348:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134a:	2301      	movs	r3, #1
 800134c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001352:	2300      	movs	r3, #0
 8001354:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001356:	f107 031c 	add.w	r3, r7, #28
 800135a:	4619      	mov	r1, r3
 800135c:	4836      	ldr	r0, [pc, #216]	@ (8001438 <MX_GPIO_Init+0x1ec>)
 800135e:	f001 fb8f 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001362:	2308      	movs	r3, #8
 8001364:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001366:	2302      	movs	r3, #2
 8001368:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136e:	2300      	movs	r3, #0
 8001370:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001372:	2305      	movs	r3, #5
 8001374:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001376:	f107 031c 	add.w	r3, r7, #28
 800137a:	4619      	mov	r1, r3
 800137c:	482e      	ldr	r0, [pc, #184]	@ (8001438 <MX_GPIO_Init+0x1ec>)
 800137e:	f001 fb7f 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001382:	2301      	movs	r3, #1
 8001384:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001386:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800138a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001390:	f107 031c 	add.w	r3, r7, #28
 8001394:	4619      	mov	r1, r3
 8001396:	482a      	ldr	r0, [pc, #168]	@ (8001440 <MX_GPIO_Init+0x1f4>)
 8001398:	f001 fb72 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800139c:	2304      	movs	r3, #4
 800139e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a0:	2300      	movs	r3, #0
 80013a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	4619      	mov	r1, r3
 80013ae:	4825      	ldr	r0, [pc, #148]	@ (8001444 <MX_GPIO_Init+0x1f8>)
 80013b0:	f001 fb66 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80013b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ba:	2302      	movs	r3, #2
 80013bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013c6:	2305      	movs	r3, #5
 80013c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80013ca:	f107 031c 	add.w	r3, r7, #28
 80013ce:	4619      	mov	r1, r3
 80013d0:	481c      	ldr	r0, [pc, #112]	@ (8001444 <MX_GPIO_Init+0x1f8>)
 80013d2:	f001 fb55 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80013d6:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80013da:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013dc:	2301      	movs	r3, #1
 80013de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e4:	2300      	movs	r3, #0
 80013e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013e8:	f107 031c 	add.w	r3, r7, #28
 80013ec:	4619      	mov	r1, r3
 80013ee:	4813      	ldr	r0, [pc, #76]	@ (800143c <MX_GPIO_Init+0x1f0>)
 80013f0:	f001 fb46 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80013f4:	2320      	movs	r3, #32
 80013f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 031c 	add.w	r3, r7, #28
 8001404:	4619      	mov	r1, r3
 8001406:	480d      	ldr	r0, [pc, #52]	@ (800143c <MX_GPIO_Init+0x1f0>)
 8001408:	f001 fb3a 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800140c:	2302      	movs	r3, #2
 800140e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001410:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001414:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800141a:	f107 031c 	add.w	r3, r7, #28
 800141e:	4619      	mov	r1, r3
 8001420:	4804      	ldr	r0, [pc, #16]	@ (8001434 <MX_GPIO_Init+0x1e8>)
 8001422:	f001 fb2d 	bl	8002a80 <HAL_GPIO_Init>

}
 8001426:	bf00      	nop
 8001428:	3730      	adds	r7, #48	@ 0x30
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40023800 	.word	0x40023800
 8001434:	40021000 	.word	0x40021000
 8001438:	40020800 	.word	0x40020800
 800143c:	40020c00 	.word	0x40020c00
 8001440:	40020000 	.word	0x40020000
 8001444:	40020400 	.word	0x40020400

08001448 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800144c:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <MX_I2C1_Init+0x50>)
 800144e:	4a13      	ldr	r2, [pc, #76]	@ (800149c <MX_I2C1_Init+0x54>)
 8001450:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001452:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001454:	4a12      	ldr	r2, [pc, #72]	@ (80014a0 <MX_I2C1_Init+0x58>)
 8001456:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001458:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <MX_I2C1_Init+0x50>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001460:	2200      	movs	r2, #0
 8001462:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001466:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800146a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800146c:	4b0a      	ldr	r3, [pc, #40]	@ (8001498 <MX_I2C1_Init+0x50>)
 800146e:	2200      	movs	r2, #0
 8001470:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001472:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001478:	4b07      	ldr	r3, [pc, #28]	@ (8001498 <MX_I2C1_Init+0x50>)
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800147e:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001480:	2200      	movs	r2, #0
 8001482:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001484:	4804      	ldr	r0, [pc, #16]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001486:	f003 fddb 	bl	8005040 <HAL_I2C_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001490:	f000 f9fe 	bl	8001890 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}
 8001498:	20000224 	.word	0x20000224
 800149c:	40005400 	.word	0x40005400
 80014a0:	000186a0 	.word	0x000186a0

080014a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08a      	sub	sp, #40	@ 0x28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ac:	f107 0314 	add.w	r3, r7, #20
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a19      	ldr	r2, [pc, #100]	@ (8001528 <HAL_I2C_MspInit+0x84>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d12c      	bne.n	8001520 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	613b      	str	r3, [r7, #16]
 80014ca:	4b18      	ldr	r3, [pc, #96]	@ (800152c <HAL_I2C_MspInit+0x88>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	4a17      	ldr	r2, [pc, #92]	@ (800152c <HAL_I2C_MspInit+0x88>)
 80014d0:	f043 0302 	orr.w	r3, r3, #2
 80014d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d6:	4b15      	ldr	r3, [pc, #84]	@ (800152c <HAL_I2C_MspInit+0x88>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80014e2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80014e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014e8:	2312      	movs	r3, #18
 80014ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ec:	2301      	movs	r3, #1
 80014ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014f4:	2304      	movs	r3, #4
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	480c      	ldr	r0, [pc, #48]	@ (8001530 <HAL_I2C_MspInit+0x8c>)
 8001500:	f001 fabe 	bl	8002a80 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001504:	2300      	movs	r3, #0
 8001506:	60fb      	str	r3, [r7, #12]
 8001508:	4b08      	ldr	r3, [pc, #32]	@ (800152c <HAL_I2C_MspInit+0x88>)
 800150a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150c:	4a07      	ldr	r2, [pc, #28]	@ (800152c <HAL_I2C_MspInit+0x88>)
 800150e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001512:	6413      	str	r3, [r2, #64]	@ 0x40
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <HAL_I2C_MspInit+0x88>)
 8001516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001518:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001520:	bf00      	nop
 8001522:	3728      	adds	r7, #40	@ 0x28
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40005400 	.word	0x40005400
 800152c:	40023800 	.word	0x40023800
 8001530:	40020400 	.word	0x40020400

08001534 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001538:	4b13      	ldr	r3, [pc, #76]	@ (8001588 <MX_I2S3_Init+0x54>)
 800153a:	4a14      	ldr	r2, [pc, #80]	@ (800158c <MX_I2S3_Init+0x58>)
 800153c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800153e:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <MX_I2S3_Init+0x54>)
 8001540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001544:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001546:	4b10      	ldr	r3, [pc, #64]	@ (8001588 <MX_I2S3_Init+0x54>)
 8001548:	2200      	movs	r2, #0
 800154a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800154c:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <MX_I2S3_Init+0x54>)
 800154e:	2200      	movs	r2, #0
 8001550:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001552:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <MX_I2S3_Init+0x54>)
 8001554:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001558:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800155a:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <MX_I2S3_Init+0x54>)
 800155c:	4a0c      	ldr	r2, [pc, #48]	@ (8001590 <MX_I2S3_Init+0x5c>)
 800155e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001560:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <MX_I2S3_Init+0x54>)
 8001562:	2200      	movs	r2, #0
 8001564:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001566:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <MX_I2S3_Init+0x54>)
 8001568:	2200      	movs	r2, #0
 800156a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800156c:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <MX_I2S3_Init+0x54>)
 800156e:	2200      	movs	r2, #0
 8001570:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <MX_I2S3_Init+0x54>)
 8001574:	f003 fea8 	bl	80052c8 <HAL_I2S_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800157e:	f000 f987 	bl	8001890 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000278 	.word	0x20000278
 800158c:	40003c00 	.word	0x40003c00
 8001590:	00017700 	.word	0x00017700

08001594 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08e      	sub	sp, #56	@ 0x38
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a31      	ldr	r2, [pc, #196]	@ (8001684 <HAL_I2S_MspInit+0xf0>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d15a      	bne.n	800167a <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80015c4:	2301      	movs	r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80015c8:	23c0      	movs	r3, #192	@ 0xc0
 80015ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80015cc:	2302      	movs	r3, #2
 80015ce:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	4618      	mov	r0, r3
 80015d6:	f004 ffe1 	bl	800659c <HAL_RCCEx_PeriphCLKConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80015e0:	f000 f956 	bl	8001890 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80015e4:	2300      	movs	r3, #0
 80015e6:	613b      	str	r3, [r7, #16]
 80015e8:	4b27      	ldr	r3, [pc, #156]	@ (8001688 <HAL_I2S_MspInit+0xf4>)
 80015ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ec:	4a26      	ldr	r2, [pc, #152]	@ (8001688 <HAL_I2S_MspInit+0xf4>)
 80015ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80015f4:	4b24      	ldr	r3, [pc, #144]	@ (8001688 <HAL_I2S_MspInit+0xf4>)
 80015f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015fc:	613b      	str	r3, [r7, #16]
 80015fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001600:	2300      	movs	r3, #0
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	4b20      	ldr	r3, [pc, #128]	@ (8001688 <HAL_I2S_MspInit+0xf4>)
 8001606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001608:	4a1f      	ldr	r2, [pc, #124]	@ (8001688 <HAL_I2S_MspInit+0xf4>)
 800160a:	f043 0301 	orr.w	r3, r3, #1
 800160e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001610:	4b1d      	ldr	r3, [pc, #116]	@ (8001688 <HAL_I2S_MspInit+0xf4>)
 8001612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001614:	f003 0301 	and.w	r3, r3, #1
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800161c:	2300      	movs	r3, #0
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	4b19      	ldr	r3, [pc, #100]	@ (8001688 <HAL_I2S_MspInit+0xf4>)
 8001622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001624:	4a18      	ldr	r2, [pc, #96]	@ (8001688 <HAL_I2S_MspInit+0xf4>)
 8001626:	f043 0304 	orr.w	r3, r3, #4
 800162a:	6313      	str	r3, [r2, #48]	@ 0x30
 800162c:	4b16      	ldr	r3, [pc, #88]	@ (8001688 <HAL_I2S_MspInit+0xf4>)
 800162e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001630:	f003 0304 	and.w	r3, r3, #4
 8001634:	60bb      	str	r3, [r7, #8]
 8001636:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001638:	2310      	movs	r3, #16
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163c:	2302      	movs	r3, #2
 800163e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001644:	2300      	movs	r3, #0
 8001646:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001648:	2306      	movs	r3, #6
 800164a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800164c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001650:	4619      	mov	r1, r3
 8001652:	480e      	ldr	r0, [pc, #56]	@ (800168c <HAL_I2S_MspInit+0xf8>)
 8001654:	f001 fa14 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001658:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800165c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165e:	2302      	movs	r3, #2
 8001660:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001666:	2300      	movs	r3, #0
 8001668:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800166a:	2306      	movs	r3, #6
 800166c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001672:	4619      	mov	r1, r3
 8001674:	4806      	ldr	r0, [pc, #24]	@ (8001690 <HAL_I2S_MspInit+0xfc>)
 8001676:	f001 fa03 	bl	8002a80 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800167a:	bf00      	nop
 800167c:	3738      	adds	r7, #56	@ 0x38
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40003c00 	.word	0x40003c00
 8001688:	40023800 	.word	0x40023800
 800168c:	40020000 	.word	0x40020000
 8001690:	40020800 	.word	0x40020800

08001694 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800169c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016a0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80016a4:	f003 0301 	and.w	r3, r3, #1
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d013      	beq.n	80016d4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80016ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016b0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80016b4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d00b      	beq.n	80016d4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80016bc:	e000      	b.n	80016c0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80016be:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80016c0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d0f9      	beq.n	80016be <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80016ca:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	b2d2      	uxtb	r2, r2
 80016d2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80016d4:	687b      	ldr	r3, [r7, #4]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
	...

080016e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e8:	f000 fc74 	bl	8001fd4 <HAL_Init>

  /* USER CODE BEGIN Init */
    setbuf(stdout, NULL);
 80016ec:	4b17      	ldr	r3, [pc, #92]	@ (800174c <main+0x68>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	2100      	movs	r1, #0
 80016f4:	4618      	mov	r0, r3
 80016f6:	f010 fc1d 	bl	8011f34 <setbuf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016fa:	f000 f831 	bl	8001760 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016fe:	f7ff fda5 	bl	800124c <MX_GPIO_Init>
  MX_DMA_Init();
 8001702:	f7ff fce1 	bl	80010c8 <MX_DMA_Init>
  MX_I2C1_Init();
 8001706:	f7ff fe9f 	bl	8001448 <MX_I2C1_Init>
  MX_I2S3_Init();
 800170a:	f7ff ff13 	bl	8001534 <MX_I2S3_Init>
  MX_SPI1_Init();
 800170e:	f000 f8c5 	bl	800189c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001712:	f000 fae9 	bl	8001ce8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    if (Agv_comm_init(&agv_core, &host_ros_cfg) == AGV_OK) {
 8001716:	490e      	ldr	r1, [pc, #56]	@ (8001750 <main+0x6c>)
 8001718:	480e      	ldr	r0, [pc, #56]	@ (8001754 <main+0x70>)
 800171a:	f7ff fcb9 	bl	8001090 <Agv_comm_init>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d102      	bne.n	800172a <main+0x46>
        printf("agv_comm test init\n");
 8001724:	480c      	ldr	r0, [pc, #48]	@ (8001758 <main+0x74>)
 8001726:	f010 fbfd 	bl	8011f24 <puts>
    }
    if (AGV_attach_core_task(&agv_core) == AGV_OK) {
 800172a:	480a      	ldr	r0, [pc, #40]	@ (8001754 <main+0x70>)
 800172c:	f7ff fd24 	bl	8001178 <AGV_attach_core_task>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d102      	bne.n	800173c <main+0x58>
        printf("task linked\n");
 8001736:	4809      	ldr	r0, [pc, #36]	@ (800175c <main+0x78>)
 8001738:	f010 fbf4 	bl	8011f24 <puts>
    }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800173c:	f00b fe04 	bl	800d348 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001740:	f7ff fce2 	bl	8001108 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001744:	f00b fe24 	bl	800d390 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <main+0x64>
 800174c:	2000003c 	.word	0x2000003c
 8001750:	20000330 	.word	0x20000330
 8001754:	200002c0 	.word	0x200002c0
 8001758:	08015934 	.word	0x08015934
 800175c:	08015948 	.word	0x08015948

08001760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b094      	sub	sp, #80	@ 0x50
 8001764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001766:	f107 0320 	add.w	r3, r7, #32
 800176a:	2230      	movs	r2, #48	@ 0x30
 800176c:	2100      	movs	r1, #0
 800176e:	4618      	mov	r0, r3
 8001770:	f010 fd96 	bl	80122a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001784:	2300      	movs	r3, #0
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	4b28      	ldr	r3, [pc, #160]	@ (800182c <SystemClock_Config+0xcc>)
 800178a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178c:	4a27      	ldr	r2, [pc, #156]	@ (800182c <SystemClock_Config+0xcc>)
 800178e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001792:	6413      	str	r3, [r2, #64]	@ 0x40
 8001794:	4b25      	ldr	r3, [pc, #148]	@ (800182c <SystemClock_Config+0xcc>)
 8001796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017a0:	2300      	movs	r3, #0
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	4b22      	ldr	r3, [pc, #136]	@ (8001830 <SystemClock_Config+0xd0>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a21      	ldr	r2, [pc, #132]	@ (8001830 <SystemClock_Config+0xd0>)
 80017aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017ae:	6013      	str	r3, [r2, #0]
 80017b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001830 <SystemClock_Config+0xd0>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017b8:	607b      	str	r3, [r7, #4]
 80017ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017bc:	2301      	movs	r3, #1
 80017be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017c6:	2302      	movs	r3, #2
 80017c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017d0:	2308      	movs	r3, #8
 80017d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017d4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80017d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017da:	2302      	movs	r3, #2
 80017dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017de:	2307      	movs	r3, #7
 80017e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e2:	f107 0320 	add.w	r3, r7, #32
 80017e6:	4618      	mov	r0, r3
 80017e8:	f004 fa0e 	bl	8005c08 <HAL_RCC_OscConfig>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80017f2:	f000 f84d 	bl	8001890 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f6:	230f      	movs	r3, #15
 80017f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017fa:	2302      	movs	r3, #2
 80017fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001802:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001806:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001808:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800180c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800180e:	f107 030c 	add.w	r3, r7, #12
 8001812:	2105      	movs	r1, #5
 8001814:	4618      	mov	r0, r3
 8001816:	f004 fc6f 	bl	80060f8 <HAL_RCC_ClockConfig>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001820:	f000 f836 	bl	8001890 <Error_Handler>
  }
}
 8001824:	bf00      	nop
 8001826:	3750      	adds	r7, #80	@ 0x50
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40023800 	.word	0x40023800
 8001830:	40007000 	.word	0x40007000

08001834 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char* ptr, int len) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
    (void)file;
    for (int i = 0; i < len; i++) {
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	e009      	b.n	800185a <_write+0x26>
        ITM_SendChar((uint32_t)*ptr++);  // ITM Stimulus Port 0
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	1c5a      	adds	r2, r3, #1
 800184a:	60ba      	str	r2, [r7, #8]
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff ff20 	bl	8001694 <ITM_SendChar>
    for (int i = 0; i < len; i++) {
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	3301      	adds	r3, #1
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	697a      	ldr	r2, [r7, #20]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	429a      	cmp	r2, r3
 8001860:	dbf1      	blt.n	8001846 <_write+0x12>
    }
    return len;
 8001862:	687b      	ldr	r3, [r7, #4]
}
 8001864:	4618      	mov	r0, r3
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a04      	ldr	r2, [pc, #16]	@ (800188c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d101      	bne.n	8001882 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800187e:	f000 fbcb 	bl	8002018 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40001000 	.word	0x40001000

08001890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001894:	b672      	cpsid	i
}
 8001896:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state
     */
    __disable_irq();
    while (1) {
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <Error_Handler+0x8>

0800189c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018a0:	4b17      	ldr	r3, [pc, #92]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018a2:	4a18      	ldr	r2, [pc, #96]	@ (8001904 <MX_SPI1_Init+0x68>)
 80018a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018a6:	4b16      	ldr	r3, [pc, #88]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018ae:	4b14      	ldr	r3, [pc, #80]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018b4:	4b12      	ldr	r3, [pc, #72]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018ba:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018da:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018dc:	2200      	movs	r2, #0
 80018de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e0:	4b07      	ldr	r3, [pc, #28]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018e6:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018e8:	220a      	movs	r2, #10
 80018ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018ec:	4804      	ldr	r0, [pc, #16]	@ (8001900 <MX_SPI1_Init+0x64>)
 80018ee:	f004 ff97 	bl	8006820 <HAL_SPI_Init>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018f8:	f7ff ffca 	bl	8001890 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	2000035c 	.word	0x2000035c
 8001904:	40013000 	.word	0x40013000

08001908 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b08a      	sub	sp, #40	@ 0x28
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a19      	ldr	r2, [pc, #100]	@ (800198c <HAL_SPI_MspInit+0x84>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d12b      	bne.n	8001982 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	4b18      	ldr	r3, [pc, #96]	@ (8001990 <HAL_SPI_MspInit+0x88>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001932:	4a17      	ldr	r2, [pc, #92]	@ (8001990 <HAL_SPI_MspInit+0x88>)
 8001934:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001938:	6453      	str	r3, [r2, #68]	@ 0x44
 800193a:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <HAL_SPI_MspInit+0x88>)
 800193c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800193e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001942:	613b      	str	r3, [r7, #16]
 8001944:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	4b11      	ldr	r3, [pc, #68]	@ (8001990 <HAL_SPI_MspInit+0x88>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	4a10      	ldr	r2, [pc, #64]	@ (8001990 <HAL_SPI_MspInit+0x88>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	6313      	str	r3, [r2, #48]	@ 0x30
 8001956:	4b0e      	ldr	r3, [pc, #56]	@ (8001990 <HAL_SPI_MspInit+0x88>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001962:	23e0      	movs	r3, #224	@ 0xe0
 8001964:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001966:	2302      	movs	r3, #2
 8001968:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196a:	2300      	movs	r3, #0
 800196c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196e:	2300      	movs	r3, #0
 8001970:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001972:	2305      	movs	r3, #5
 8001974:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001976:	f107 0314 	add.w	r3, r7, #20
 800197a:	4619      	mov	r1, r3
 800197c:	4805      	ldr	r0, [pc, #20]	@ (8001994 <HAL_SPI_MspInit+0x8c>)
 800197e:	f001 f87f 	bl	8002a80 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001982:	bf00      	nop
 8001984:	3728      	adds	r7, #40	@ 0x28
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40013000 	.word	0x40013000
 8001990:	40023800 	.word	0x40023800
 8001994:	40020000 	.word	0x40020000

08001998 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	607b      	str	r3, [r7, #4]
 80019a2:	4b12      	ldr	r3, [pc, #72]	@ (80019ec <HAL_MspInit+0x54>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a6:	4a11      	ldr	r2, [pc, #68]	@ (80019ec <HAL_MspInit+0x54>)
 80019a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ae:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <HAL_MspInit+0x54>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	603b      	str	r3, [r7, #0]
 80019be:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <HAL_MspInit+0x54>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c2:	4a0a      	ldr	r2, [pc, #40]	@ (80019ec <HAL_MspInit+0x54>)
 80019c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ca:	4b08      	ldr	r3, [pc, #32]	@ (80019ec <HAL_MspInit+0x54>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d2:	603b      	str	r3, [r7, #0]
 80019d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	210f      	movs	r1, #15
 80019da:	f06f 0001 	mvn.w	r0, #1
 80019de:	f000 fc17 	bl	8002210 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019e2:	bf00      	nop
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40023800 	.word	0x40023800

080019f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08e      	sub	sp, #56	@ 0x38
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80019f8:	2300      	movs	r3, #0
 80019fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	4b33      	ldr	r3, [pc, #204]	@ (8001ad4 <HAL_InitTick+0xe4>)
 8001a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a08:	4a32      	ldr	r2, [pc, #200]	@ (8001ad4 <HAL_InitTick+0xe4>)
 8001a0a:	f043 0310 	orr.w	r3, r3, #16
 8001a0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a10:	4b30      	ldr	r3, [pc, #192]	@ (8001ad4 <HAL_InitTick+0xe4>)
 8001a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a14:	f003 0310 	and.w	r3, r3, #16
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a1c:	f107 0210 	add.w	r2, r7, #16
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4611      	mov	r1, r2
 8001a26:	4618      	mov	r0, r3
 8001a28:	f004 fd86 	bl	8006538 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a2c:	6a3b      	ldr	r3, [r7, #32]
 8001a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d103      	bne.n	8001a3e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a36:	f004 fd57 	bl	80064e8 <HAL_RCC_GetPCLK1Freq>
 8001a3a:	6378      	str	r0, [r7, #52]	@ 0x34
 8001a3c:	e004      	b.n	8001a48 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a3e:	f004 fd53 	bl	80064e8 <HAL_RCC_GetPCLK1Freq>
 8001a42:	4603      	mov	r3, r0
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a4a:	4a23      	ldr	r2, [pc, #140]	@ (8001ad8 <HAL_InitTick+0xe8>)
 8001a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a50:	0c9b      	lsrs	r3, r3, #18
 8001a52:	3b01      	subs	r3, #1
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a56:	4b21      	ldr	r3, [pc, #132]	@ (8001adc <HAL_InitTick+0xec>)
 8001a58:	4a21      	ldr	r2, [pc, #132]	@ (8001ae0 <HAL_InitTick+0xf0>)
 8001a5a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001a5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001adc <HAL_InitTick+0xec>)
 8001a5e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a62:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001a64:	4a1d      	ldr	r2, [pc, #116]	@ (8001adc <HAL_InitTick+0xec>)
 8001a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a68:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001adc <HAL_InitTick+0xec>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a70:	4b1a      	ldr	r3, [pc, #104]	@ (8001adc <HAL_InitTick+0xec>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a76:	4b19      	ldr	r3, [pc, #100]	@ (8001adc <HAL_InitTick+0xec>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001a7c:	4817      	ldr	r0, [pc, #92]	@ (8001adc <HAL_InitTick+0xec>)
 8001a7e:	f004 ff58 	bl	8006932 <HAL_TIM_Base_Init>
 8001a82:	4603      	mov	r3, r0
 8001a84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001a88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d11b      	bne.n	8001ac8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001a90:	4812      	ldr	r0, [pc, #72]	@ (8001adc <HAL_InitTick+0xec>)
 8001a92:	f004 ffa7 	bl	80069e4 <HAL_TIM_Base_Start_IT>
 8001a96:	4603      	mov	r3, r0
 8001a98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001a9c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d111      	bne.n	8001ac8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001aa4:	2036      	movs	r0, #54	@ 0x36
 8001aa6:	f000 fbcf 	bl	8002248 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2b0f      	cmp	r3, #15
 8001aae:	d808      	bhi.n	8001ac2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	2036      	movs	r0, #54	@ 0x36
 8001ab6:	f000 fbab 	bl	8002210 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001aba:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae4 <HAL_InitTick+0xf4>)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6013      	str	r3, [r2, #0]
 8001ac0:	e002      	b.n	8001ac8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ac8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3738      	adds	r7, #56	@ 0x38
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	431bde83 	.word	0x431bde83
 8001adc:	200003b4 	.word	0x200003b4
 8001ae0:	40001000 	.word	0x40001000
 8001ae4:	20000004 	.word	0x20000004

08001ae8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001aec:	bf00      	nop
 8001aee:	e7fd      	b.n	8001aec <NMI_Handler+0x4>

08001af0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af4:	bf00      	nop
 8001af6:	e7fd      	b.n	8001af4 <HardFault_Handler+0x4>

08001af8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001afc:	bf00      	nop
 8001afe:	e7fd      	b.n	8001afc <MemManage_Handler+0x4>

08001b00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <BusFault_Handler+0x4>

08001b08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b0c:	bf00      	nop
 8001b0e:	e7fd      	b.n	8001b0c <UsageFault_Handler+0x4>

08001b10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
	...

08001b20 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001b24:	4802      	ldr	r0, [pc, #8]	@ (8001b30 <DMA1_Stream5_IRQHandler+0x10>)
 8001b26:	f000 fd35 	bl	8002594 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000448 	.word	0x20000448

08001b34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b38:	4802      	ldr	r0, [pc, #8]	@ (8001b44 <USART2_IRQHandler+0x10>)
 8001b3a:	f005 fb31 	bl	80071a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000400 	.word	0x20000400

08001b48 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b4c:	4802      	ldr	r0, [pc, #8]	@ (8001b58 <TIM6_DAC_IRQHandler+0x10>)
 8001b4e:	f004 ffb9 	bl	8006ac4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200003b4 	.word	0x200003b4

08001b5c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001b60:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <OTG_FS_IRQHandler+0x10>)
 8001b62:	f001 fc19 	bl	8003398 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200052d8 	.word	0x200052d8

08001b70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return 1;
 8001b74:	2301      	movs	r3, #1
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <_kill>:

int _kill(int pid, int sig)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b8a:	f010 fc49 	bl	8012420 <__errno>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2216      	movs	r2, #22
 8001b92:	601a      	str	r2, [r3, #0]
  return -1;
 8001b94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <_exit>:

void _exit (int status)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7ff ffe7 	bl	8001b80 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bb2:	bf00      	nop
 8001bb4:	e7fd      	b.n	8001bb2 <_exit+0x12>

08001bb6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b086      	sub	sp, #24
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	60f8      	str	r0, [r7, #12]
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	617b      	str	r3, [r7, #20]
 8001bc6:	e00a      	b.n	8001bde <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bc8:	f3af 8000 	nop.w
 8001bcc:	4601      	mov	r1, r0
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	1c5a      	adds	r2, r3, #1
 8001bd2:	60ba      	str	r2, [r7, #8]
 8001bd4:	b2ca      	uxtb	r2, r1
 8001bd6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	dbf0      	blt.n	8001bc8 <_read+0x12>
  }

  return len;
 8001be6:	687b      	ldr	r3, [r7, #4]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c18:	605a      	str	r2, [r3, #4]
  return 0;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <_isatty>:

int _isatty(int file)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c30:	2301      	movs	r3, #1
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr

08001c3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	b085      	sub	sp, #20
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	60f8      	str	r0, [r7, #12]
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c60:	4a14      	ldr	r2, [pc, #80]	@ (8001cb4 <_sbrk+0x5c>)
 8001c62:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <_sbrk+0x60>)
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c6c:	4b13      	ldr	r3, [pc, #76]	@ (8001cbc <_sbrk+0x64>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d102      	bne.n	8001c7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c74:	4b11      	ldr	r3, [pc, #68]	@ (8001cbc <_sbrk+0x64>)
 8001c76:	4a12      	ldr	r2, [pc, #72]	@ (8001cc0 <_sbrk+0x68>)
 8001c78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c7a:	4b10      	ldr	r3, [pc, #64]	@ (8001cbc <_sbrk+0x64>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d207      	bcs.n	8001c98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c88:	f010 fbca 	bl	8012420 <__errno>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	220c      	movs	r2, #12
 8001c90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295
 8001c96:	e009      	b.n	8001cac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c98:	4b08      	ldr	r3, [pc, #32]	@ (8001cbc <_sbrk+0x64>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c9e:	4b07      	ldr	r3, [pc, #28]	@ (8001cbc <_sbrk+0x64>)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	4a05      	ldr	r2, [pc, #20]	@ (8001cbc <_sbrk+0x64>)
 8001ca8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001caa:	68fb      	ldr	r3, [r7, #12]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20020000 	.word	0x20020000
 8001cb8:	00000800 	.word	0x00000800
 8001cbc:	200003fc 	.word	0x200003fc
 8001cc0:	20005800 	.word	0x20005800

08001cc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cc8:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <SystemInit+0x20>)
 8001cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cce:	4a05      	ldr	r2, [pc, #20]	@ (8001ce4 <SystemInit+0x20>)
 8001cd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cec:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <MX_USART2_UART_Init+0x4c>)
 8001cee:	4a12      	ldr	r2, [pc, #72]	@ (8001d38 <MX_USART2_UART_Init+0x50>)
 8001cf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8001cf2:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <MX_USART2_UART_Init+0x4c>)
 8001cf4:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8001cf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <MX_USART2_UART_Init+0x4c>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <MX_USART2_UART_Init+0x4c>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d06:	4b0b      	ldr	r3, [pc, #44]	@ (8001d34 <MX_USART2_UART_Init+0x4c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d0c:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <MX_USART2_UART_Init+0x4c>)
 8001d0e:	220c      	movs	r2, #12
 8001d10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d12:	4b08      	ldr	r3, [pc, #32]	@ (8001d34 <MX_USART2_UART_Init+0x4c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d18:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <MX_USART2_UART_Init+0x4c>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d1e:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <MX_USART2_UART_Init+0x4c>)
 8001d20:	f005 f8a2 	bl	8006e68 <HAL_UART_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d2a:	f7ff fdb1 	bl	8001890 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000400 	.word	0x20000400
 8001d38:	40004400 	.word	0x40004400

08001d3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	@ 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a34      	ldr	r2, [pc, #208]	@ (8001e2c <HAL_UART_MspInit+0xf0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d162      	bne.n	8001e24 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b33      	ldr	r3, [pc, #204]	@ (8001e30 <HAL_UART_MspInit+0xf4>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	4a32      	ldr	r2, [pc, #200]	@ (8001e30 <HAL_UART_MspInit+0xf4>)
 8001d68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6e:	4b30      	ldr	r3, [pc, #192]	@ (8001e30 <HAL_UART_MspInit+0xf4>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e30 <HAL_UART_MspInit+0xf4>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	4a2b      	ldr	r2, [pc, #172]	@ (8001e30 <HAL_UART_MspInit+0xf4>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8a:	4b29      	ldr	r3, [pc, #164]	@ (8001e30 <HAL_UART_MspInit+0xf4>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d96:	230c      	movs	r3, #12
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001da6:	2307      	movs	r3, #7
 8001da8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001daa:	f107 0314 	add.w	r3, r7, #20
 8001dae:	4619      	mov	r1, r3
 8001db0:	4820      	ldr	r0, [pc, #128]	@ (8001e34 <HAL_UART_MspInit+0xf8>)
 8001db2:	f000 fe65 	bl	8002a80 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001db6:	4b20      	ldr	r3, [pc, #128]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001db8:	4a20      	ldr	r2, [pc, #128]	@ (8001e3c <HAL_UART_MspInit+0x100>)
 8001dba:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001dbc:	4b1e      	ldr	r3, [pc, #120]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001dbe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001dc2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dca:	4b1b      	ldr	r3, [pc, #108]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dd0:	4b19      	ldr	r3, [pc, #100]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001dd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dd6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dd8:	4b17      	ldr	r3, [pc, #92]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dde:	4b16      	ldr	r3, [pc, #88]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001de4:	4b14      	ldr	r3, [pc, #80]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001dea:	4b13      	ldr	r3, [pc, #76]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001dec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001df0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001df2:	4b11      	ldr	r3, [pc, #68]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001df8:	480f      	ldr	r0, [pc, #60]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001dfa:	f000 fa33 	bl	8002264 <HAL_DMA_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001e04:	f7ff fd44 	bl	8001890 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a0b      	ldr	r2, [pc, #44]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001e0c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e38 <HAL_UART_MspInit+0xfc>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001e14:	2200      	movs	r2, #0
 8001e16:	2105      	movs	r1, #5
 8001e18:	2026      	movs	r0, #38	@ 0x26
 8001e1a:	f000 f9f9 	bl	8002210 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e1e:	2026      	movs	r0, #38	@ 0x26
 8001e20:	f000 fa12 	bl	8002248 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e24:	bf00      	nop
 8001e26:	3728      	adds	r7, #40	@ 0x28
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40004400 	.word	0x40004400
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40020000 	.word	0x40020000
 8001e38:	20000448 	.word	0x20000448
 8001e3c:	40026088 	.word	0x40026088

08001e40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e44:	f7ff ff3e 	bl	8001cc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e48:	480c      	ldr	r0, [pc, #48]	@ (8001e7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e4a:	490d      	ldr	r1, [pc, #52]	@ (8001e80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e50:	e002      	b.n	8001e58 <LoopCopyDataInit>

08001e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e56:	3304      	adds	r3, #4

08001e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e5c:	d3f9      	bcc.n	8001e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e60:	4c0a      	ldr	r4, [pc, #40]	@ (8001e8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e64:	e001      	b.n	8001e6a <LoopFillZerobss>

08001e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e68:	3204      	adds	r2, #4

08001e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e6c:	d3fb      	bcc.n	8001e66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e6e:	f010 fadd 	bl	801242c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e72:	f7ff fc37 	bl	80016e4 <main>
  bx  lr    
 8001e76:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e80:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8001e84:	08015f3c 	.word	0x08015f3c
  ldr r2, =_sbss
 8001e88:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001e8c:	20005800 	.word	0x20005800

08001e90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e90:	e7fe      	b.n	8001e90 <ADC_IRQHandler>

08001e92 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d105      	bne.n	8001eac <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001ea0:	b672      	cpsid	i
}
 8001ea2:	bf00      	nop
 8001ea4:	f7ff fcf4 	bl	8001890 <Error_Handler>
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <stm32_lock_init+0x16>
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d105      	bne.n	8001ece <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001ec2:	b672      	cpsid	i
}
 8001ec4:	bf00      	nop
 8001ec6:	f7ff fce3 	bl	8001890 <Error_Handler>
 8001eca:	bf00      	nop
 8001ecc:	e7fd      	b.n	8001eca <stm32_lock_acquire+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ece:	f3ef 8305 	mrs	r3, IPSR
 8001ed2:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d005      	beq.n	8001ee6 <stm32_lock_acquire+0x32>
  __ASM volatile ("cpsid i" : : : "memory");
 8001eda:	b672      	cpsid	i
}
 8001edc:	bf00      	nop
 8001ede:	f7ff fcd7 	bl	8001890 <Error_Handler>
 8001ee2:	bf00      	nop
 8001ee4:	e7fd      	b.n	8001ee2 <stm32_lock_acquire+0x2e>
  vTaskSuspendAll();
 8001ee6:	f00c ff5d 	bl	800eda4 <vTaskSuspendAll>
}
 8001eea:	bf00      	nop
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b084      	sub	sp, #16
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d105      	bne.n	8001f0c <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f00:	b672      	cpsid	i
}
 8001f02:	bf00      	nop
 8001f04:	f7ff fcc4 	bl	8001890 <Error_Handler>
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <stm32_lock_release+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f0c:	f3ef 8305 	mrs	r3, IPSR
 8001f10:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f12:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d005      	beq.n	8001f24 <stm32_lock_release+0x32>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f18:	b672      	cpsid	i
}
 8001f1a:	bf00      	nop
 8001f1c:	f7ff fcb8 	bl	8001890 <Error_Handler>
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <stm32_lock_release+0x2e>
  xTaskResumeAll();
 8001f24:	f00c ff4c 	bl	800edc0 <xTaskResumeAll>
}
 8001f28:	bf00      	nop
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d105      	bne.n	8001f4a <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8001f3e:	f010 fa6f 	bl	8012420 <__errno>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2216      	movs	r2, #22
 8001f46:	601a      	str	r2, [r3, #0]
    return;
 8001f48:	e016      	b.n	8001f78 <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8001f4a:	2001      	movs	r0, #1
 8001f4c:	f00e ff9e 	bl	8010e8c <malloc>
 8001f50:	4603      	mov	r3, r0
 8001f52:	461a      	mov	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d005      	beq.n	8001f6c <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff ff94 	bl	8001e92 <stm32_lock_init>
    return;
 8001f6a:	e005      	b.n	8001f78 <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f6c:	b672      	cpsid	i
}
 8001f6e:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8001f70:	f7ff fc8e 	bl	8001890 <Error_Handler>
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <__retarget_lock_init_recursive+0x44>
}
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b082      	sub	sp, #8
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d105      	bne.n	8001f98 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f8c:	b672      	cpsid	i
}
 8001f8e:	bf00      	nop
 8001f90:	f7ff fc7e 	bl	8001890 <Error_Handler>
 8001f94:	bf00      	nop
 8001f96:	e7fd      	b.n	8001f94 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff ff8a 	bl	8001eb4 <stm32_lock_acquire>
}
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d105      	bne.n	8001fc2 <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001fb6:	b672      	cpsid	i
}
 8001fb8:	bf00      	nop
 8001fba:	f7ff fc69 	bl	8001890 <Error_Handler>
 8001fbe:	bf00      	nop
 8001fc0:	e7fd      	b.n	8001fbe <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff ff94 	bl	8001ef2 <stm32_lock_release>
}
 8001fca:	bf00      	nop
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002014 <HAL_Init+0x40>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002014 <HAL_Init+0x40>)
 8001fde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fe2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8002014 <HAL_Init+0x40>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a0a      	ldr	r2, [pc, #40]	@ (8002014 <HAL_Init+0x40>)
 8001fea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ff0:	4b08      	ldr	r3, [pc, #32]	@ (8002014 <HAL_Init+0x40>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a07      	ldr	r2, [pc, #28]	@ (8002014 <HAL_Init+0x40>)
 8001ff6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ffa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ffc:	2003      	movs	r0, #3
 8001ffe:	f000 f8fc 	bl	80021fa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002002:	200f      	movs	r0, #15
 8002004:	f7ff fcf4 	bl	80019f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002008:	f7ff fcc6 	bl	8001998 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40023c00 	.word	0x40023c00

08002018 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800201c:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <HAL_IncTick+0x20>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	461a      	mov	r2, r3
 8002022:	4b06      	ldr	r3, [pc, #24]	@ (800203c <HAL_IncTick+0x24>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4413      	add	r3, r2
 8002028:	4a04      	ldr	r2, [pc, #16]	@ (800203c <HAL_IncTick+0x24>)
 800202a:	6013      	str	r3, [r2, #0]
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	20000008 	.word	0x20000008
 800203c:	200004b0 	.word	0x200004b0

08002040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return uwTick;
 8002044:	4b03      	ldr	r3, [pc, #12]	@ (8002054 <HAL_GetTick+0x14>)
 8002046:	681b      	ldr	r3, [r3, #0]
}
 8002048:	4618      	mov	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	200004b0 	.word	0x200004b0

08002058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002060:	f7ff ffee 	bl	8002040 <HAL_GetTick>
 8002064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002070:	d005      	beq.n	800207e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002072:	4b0a      	ldr	r3, [pc, #40]	@ (800209c <HAL_Delay+0x44>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	461a      	mov	r2, r3
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	4413      	add	r3, r2
 800207c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800207e:	bf00      	nop
 8002080:	f7ff ffde 	bl	8002040 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	429a      	cmp	r2, r3
 800208e:	d8f7      	bhi.n	8002080 <HAL_Delay+0x28>
  {
  }
}
 8002090:	bf00      	nop
 8002092:	bf00      	nop
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20000008 	.word	0x20000008

080020a0 <__NVIC_SetPriorityGrouping>:
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b0:	4b0c      	ldr	r3, [pc, #48]	@ (80020e4 <__NVIC_SetPriorityGrouping+0x44>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020bc:	4013      	ands	r3, r2
 80020be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d2:	4a04      	ldr	r2, [pc, #16]	@ (80020e4 <__NVIC_SetPriorityGrouping+0x44>)
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	60d3      	str	r3, [r2, #12]
}
 80020d8:	bf00      	nop
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	e000ed00 	.word	0xe000ed00

080020e8 <__NVIC_GetPriorityGrouping>:
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020ec:	4b04      	ldr	r3, [pc, #16]	@ (8002100 <__NVIC_GetPriorityGrouping+0x18>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	0a1b      	lsrs	r3, r3, #8
 80020f2:	f003 0307 	and.w	r3, r3, #7
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <__NVIC_EnableIRQ>:
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	2b00      	cmp	r3, #0
 8002114:	db0b      	blt.n	800212e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	f003 021f 	and.w	r2, r3, #31
 800211c:	4907      	ldr	r1, [pc, #28]	@ (800213c <__NVIC_EnableIRQ+0x38>)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	095b      	lsrs	r3, r3, #5
 8002124:	2001      	movs	r0, #1
 8002126:	fa00 f202 	lsl.w	r2, r0, r2
 800212a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000e100 	.word	0xe000e100

08002140 <__NVIC_SetPriority>:
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	6039      	str	r1, [r7, #0]
 800214a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002150:	2b00      	cmp	r3, #0
 8002152:	db0a      	blt.n	800216a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	b2da      	uxtb	r2, r3
 8002158:	490c      	ldr	r1, [pc, #48]	@ (800218c <__NVIC_SetPriority+0x4c>)
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	0112      	lsls	r2, r2, #4
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	440b      	add	r3, r1
 8002164:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002168:	e00a      	b.n	8002180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	b2da      	uxtb	r2, r3
 800216e:	4908      	ldr	r1, [pc, #32]	@ (8002190 <__NVIC_SetPriority+0x50>)
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	3b04      	subs	r3, #4
 8002178:	0112      	lsls	r2, r2, #4
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	440b      	add	r3, r1
 800217e:	761a      	strb	r2, [r3, #24]
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	e000e100 	.word	0xe000e100
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <NVIC_EncodePriority>:
{
 8002194:	b480      	push	{r7}
 8002196:	b089      	sub	sp, #36	@ 0x24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	f1c3 0307 	rsb	r3, r3, #7
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	bf28      	it	cs
 80021b2:	2304      	movcs	r3, #4
 80021b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3304      	adds	r3, #4
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d902      	bls.n	80021c4 <NVIC_EncodePriority+0x30>
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3b03      	subs	r3, #3
 80021c2:	e000      	b.n	80021c6 <NVIC_EncodePriority+0x32>
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c8:	f04f 32ff 	mov.w	r2, #4294967295
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43da      	mvns	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	401a      	ands	r2, r3
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021dc:	f04f 31ff 	mov.w	r1, #4294967295
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	43d9      	mvns	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021ec:	4313      	orrs	r3, r2
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3724      	adds	r7, #36	@ 0x24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff ff4c 	bl	80020a0 <__NVIC_SetPriorityGrouping>
}
 8002208:	bf00      	nop
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002222:	f7ff ff61 	bl	80020e8 <__NVIC_GetPriorityGrouping>
 8002226:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	68b9      	ldr	r1, [r7, #8]
 800222c:	6978      	ldr	r0, [r7, #20]
 800222e:	f7ff ffb1 	bl	8002194 <NVIC_EncodePriority>
 8002232:	4602      	mov	r2, r0
 8002234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002238:	4611      	mov	r1, r2
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff ff80 	bl	8002140 <__NVIC_SetPriority>
}
 8002240:	bf00      	nop
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff ff54 	bl	8002104 <__NVIC_EnableIRQ>
}
 800225c:	bf00      	nop
 800225e:	3708      	adds	r7, #8
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002270:	f7ff fee6 	bl	8002040 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e099      	b.n	80023b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2202      	movs	r2, #2
 8002284:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f022 0201 	bic.w	r2, r2, #1
 800229e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022a0:	e00f      	b.n	80022c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022a2:	f7ff fecd 	bl	8002040 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b05      	cmp	r3, #5
 80022ae:	d908      	bls.n	80022c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2220      	movs	r2, #32
 80022b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2203      	movs	r2, #3
 80022ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e078      	b.n	80023b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1e8      	bne.n	80022a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	4b38      	ldr	r3, [pc, #224]	@ (80023bc <HAL_DMA_Init+0x158>)
 80022dc:	4013      	ands	r3, r2
 80022de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002306:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800230e:	697a      	ldr	r2, [r7, #20]
 8002310:	4313      	orrs	r3, r2
 8002312:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002318:	2b04      	cmp	r3, #4
 800231a:	d107      	bne.n	800232c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002324:	4313      	orrs	r3, r2
 8002326:	697a      	ldr	r2, [r7, #20]
 8002328:	4313      	orrs	r3, r2
 800232a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	f023 0307 	bic.w	r3, r3, #7
 8002342:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002348:	697a      	ldr	r2, [r7, #20]
 800234a:	4313      	orrs	r3, r2
 800234c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002352:	2b04      	cmp	r3, #4
 8002354:	d117      	bne.n	8002386 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235a:	697a      	ldr	r2, [r7, #20]
 800235c:	4313      	orrs	r3, r2
 800235e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00e      	beq.n	8002386 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 fb0d 	bl	8002988 <DMA_CheckFifoParam>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d008      	beq.n	8002386 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2240      	movs	r2, #64	@ 0x40
 8002378:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002382:	2301      	movs	r3, #1
 8002384:	e016      	b.n	80023b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	697a      	ldr	r2, [r7, #20]
 800238c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fac4 	bl	800291c <DMA_CalcBaseAndBitshift>
 8002394:	4603      	mov	r3, r0
 8002396:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800239c:	223f      	movs	r2, #63	@ 0x3f
 800239e:	409a      	lsls	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	f010803f 	.word	0xf010803f

080023c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023ce:	2300      	movs	r3, #0
 80023d0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d101      	bne.n	80023e6 <HAL_DMA_Start_IT+0x26>
 80023e2:	2302      	movs	r3, #2
 80023e4:	e040      	b.n	8002468 <HAL_DMA_Start_IT+0xa8>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2201      	movs	r2, #1
 80023ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d12f      	bne.n	800245a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2202      	movs	r2, #2
 80023fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2200      	movs	r2, #0
 8002406:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	68f8      	ldr	r0, [r7, #12]
 8002410:	f000 fa56 	bl	80028c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002418:	223f      	movs	r2, #63	@ 0x3f
 800241a:	409a      	lsls	r2, r3
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f042 0216 	orr.w	r2, r2, #22
 800242e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002434:	2b00      	cmp	r3, #0
 8002436:	d007      	beq.n	8002448 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f042 0208 	orr.w	r2, r2, #8
 8002446:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 0201 	orr.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	e005      	b.n	8002466 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002462:	2302      	movs	r3, #2
 8002464:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002466:	7dfb      	ldrb	r3, [r7, #23]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3718      	adds	r7, #24
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800247e:	f7ff fddf 	bl	8002040 <HAL_GetTick>
 8002482:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d008      	beq.n	80024a2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2280      	movs	r2, #128	@ 0x80
 8002494:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e052      	b.n	8002548 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f022 0216 	bic.w	r2, r2, #22
 80024b0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	695a      	ldr	r2, [r3, #20]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024c0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d103      	bne.n	80024d2 <HAL_DMA_Abort+0x62>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d007      	beq.n	80024e2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f022 0208 	bic.w	r2, r2, #8
 80024e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 0201 	bic.w	r2, r2, #1
 80024f0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024f2:	e013      	b.n	800251c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024f4:	f7ff fda4 	bl	8002040 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b05      	cmp	r3, #5
 8002500:	d90c      	bls.n	800251c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2220      	movs	r2, #32
 8002506:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2203      	movs	r2, #3
 800250c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e015      	b.n	8002548 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1e4      	bne.n	80024f4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800252e:	223f      	movs	r2, #63	@ 0x3f
 8002530:	409a      	lsls	r2, r3
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3710      	adds	r7, #16
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800255e:	b2db      	uxtb	r3, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d004      	beq.n	800256e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2280      	movs	r2, #128	@ 0x80
 8002568:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e00c      	b.n	8002588 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2205      	movs	r2, #5
 8002572:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0201 	bic.w	r2, r2, #1
 8002584:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800259c:	2300      	movs	r3, #0
 800259e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80025a0:	4b8e      	ldr	r3, [pc, #568]	@ (80027dc <HAL_DMA_IRQHandler+0x248>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a8e      	ldr	r2, [pc, #568]	@ (80027e0 <HAL_DMA_IRQHandler+0x24c>)
 80025a6:	fba2 2303 	umull	r2, r3, r2, r3
 80025aa:	0a9b      	lsrs	r3, r3, #10
 80025ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025be:	2208      	movs	r2, #8
 80025c0:	409a      	lsls	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	4013      	ands	r3, r2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d01a      	beq.n	8002600 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d013      	beq.n	8002600 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0204 	bic.w	r2, r2, #4
 80025e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ec:	2208      	movs	r2, #8
 80025ee:	409a      	lsls	r2, r3
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f8:	f043 0201 	orr.w	r2, r3, #1
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002604:	2201      	movs	r2, #1
 8002606:	409a      	lsls	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	4013      	ands	r3, r2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d012      	beq.n	8002636 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00b      	beq.n	8002636 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002622:	2201      	movs	r2, #1
 8002624:	409a      	lsls	r2, r3
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800262e:	f043 0202 	orr.w	r2, r3, #2
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800263a:	2204      	movs	r2, #4
 800263c:	409a      	lsls	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	4013      	ands	r3, r2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d012      	beq.n	800266c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00b      	beq.n	800266c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002658:	2204      	movs	r2, #4
 800265a:	409a      	lsls	r2, r3
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002664:	f043 0204 	orr.w	r2, r3, #4
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002670:	2210      	movs	r2, #16
 8002672:	409a      	lsls	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4013      	ands	r3, r2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d043      	beq.n	8002704 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0308 	and.w	r3, r3, #8
 8002686:	2b00      	cmp	r3, #0
 8002688:	d03c      	beq.n	8002704 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800268e:	2210      	movs	r2, #16
 8002690:	409a      	lsls	r2, r3
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d018      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d108      	bne.n	80026c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d024      	beq.n	8002704 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	4798      	blx	r3
 80026c2:	e01f      	b.n	8002704 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d01b      	beq.n	8002704 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	4798      	blx	r3
 80026d4:	e016      	b.n	8002704 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d107      	bne.n	80026f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 0208 	bic.w	r2, r2, #8
 80026f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002708:	2220      	movs	r2, #32
 800270a:	409a      	lsls	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4013      	ands	r3, r2
 8002710:	2b00      	cmp	r3, #0
 8002712:	f000 808f 	beq.w	8002834 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0310 	and.w	r3, r3, #16
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 8087 	beq.w	8002834 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272a:	2220      	movs	r2, #32
 800272c:	409a      	lsls	r2, r3
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2b05      	cmp	r3, #5
 800273c:	d136      	bne.n	80027ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0216 	bic.w	r2, r2, #22
 800274c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695a      	ldr	r2, [r3, #20]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800275c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	2b00      	cmp	r3, #0
 8002764:	d103      	bne.n	800276e <HAL_DMA_IRQHandler+0x1da>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800276a:	2b00      	cmp	r3, #0
 800276c:	d007      	beq.n	800277e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 0208 	bic.w	r2, r2, #8
 800277c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002782:	223f      	movs	r2, #63	@ 0x3f
 8002784:	409a      	lsls	r2, r3
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d07e      	beq.n	80028a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	4798      	blx	r3
        }
        return;
 80027aa:	e079      	b.n	80028a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d01d      	beq.n	80027f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d10d      	bne.n	80027e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d031      	beq.n	8002834 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	4798      	blx	r3
 80027d8:	e02c      	b.n	8002834 <HAL_DMA_IRQHandler+0x2a0>
 80027da:	bf00      	nop
 80027dc:	20000000 	.word	0x20000000
 80027e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d023      	beq.n	8002834 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	4798      	blx	r3
 80027f4:	e01e      	b.n	8002834 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10f      	bne.n	8002824 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 0210 	bic.w	r2, r2, #16
 8002812:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002838:	2b00      	cmp	r3, #0
 800283a:	d032      	beq.n	80028a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	d022      	beq.n	800288e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2205      	movs	r2, #5
 800284c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0201 	bic.w	r2, r2, #1
 800285e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	3301      	adds	r3, #1
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	429a      	cmp	r2, r3
 800286a:	d307      	bcc.n	800287c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f2      	bne.n	8002860 <HAL_DMA_IRQHandler+0x2cc>
 800287a:	e000      	b.n	800287e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800287c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002892:	2b00      	cmp	r3, #0
 8002894:	d005      	beq.n	80028a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	4798      	blx	r3
 800289e:	e000      	b.n	80028a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80028a0:	bf00      	nop
    }
  }
}
 80028a2:	3718      	adds	r7, #24
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
 80028cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80028dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	2b40      	cmp	r3, #64	@ 0x40
 80028ec:	d108      	bne.n	8002900 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68ba      	ldr	r2, [r7, #8]
 80028fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80028fe:	e007      	b.n	8002910 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	60da      	str	r2, [r3, #12]
}
 8002910:	bf00      	nop
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	b2db      	uxtb	r3, r3
 800292a:	3b10      	subs	r3, #16
 800292c:	4a14      	ldr	r2, [pc, #80]	@ (8002980 <DMA_CalcBaseAndBitshift+0x64>)
 800292e:	fba2 2303 	umull	r2, r3, r2, r3
 8002932:	091b      	lsrs	r3, r3, #4
 8002934:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002936:	4a13      	ldr	r2, [pc, #76]	@ (8002984 <DMA_CalcBaseAndBitshift+0x68>)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	4413      	add	r3, r2
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	461a      	mov	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2b03      	cmp	r3, #3
 8002948:	d909      	bls.n	800295e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002952:	f023 0303 	bic.w	r3, r3, #3
 8002956:	1d1a      	adds	r2, r3, #4
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	659a      	str	r2, [r3, #88]	@ 0x58
 800295c:	e007      	b.n	800296e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002966:	f023 0303 	bic.w	r3, r3, #3
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002972:	4618      	mov	r0, r3
 8002974:	3714      	adds	r7, #20
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	aaaaaaab 	.word	0xaaaaaaab
 8002984:	08015afc 	.word	0x08015afc

08002988 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002990:	2300      	movs	r3, #0
 8002992:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002998:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d11f      	bne.n	80029e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d856      	bhi.n	8002a56 <DMA_CheckFifoParam+0xce>
 80029a8:	a201      	add	r2, pc, #4	@ (adr r2, 80029b0 <DMA_CheckFifoParam+0x28>)
 80029aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ae:	bf00      	nop
 80029b0:	080029c1 	.word	0x080029c1
 80029b4:	080029d3 	.word	0x080029d3
 80029b8:	080029c1 	.word	0x080029c1
 80029bc:	08002a57 	.word	0x08002a57
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d046      	beq.n	8002a5a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029d0:	e043      	b.n	8002a5a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80029da:	d140      	bne.n	8002a5e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029e0:	e03d      	b.n	8002a5e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029ea:	d121      	bne.n	8002a30 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2b03      	cmp	r3, #3
 80029f0:	d837      	bhi.n	8002a62 <DMA_CheckFifoParam+0xda>
 80029f2:	a201      	add	r2, pc, #4	@ (adr r2, 80029f8 <DMA_CheckFifoParam+0x70>)
 80029f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f8:	08002a09 	.word	0x08002a09
 80029fc:	08002a0f 	.word	0x08002a0f
 8002a00:	08002a09 	.word	0x08002a09
 8002a04:	08002a21 	.word	0x08002a21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a0c:	e030      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d025      	beq.n	8002a66 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a1e:	e022      	b.n	8002a66 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a24:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a28:	d11f      	bne.n	8002a6a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a2e:	e01c      	b.n	8002a6a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d903      	bls.n	8002a3e <DMA_CheckFifoParam+0xb6>
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	2b03      	cmp	r3, #3
 8002a3a:	d003      	beq.n	8002a44 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a3c:	e018      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	73fb      	strb	r3, [r7, #15]
      break;
 8002a42:	e015      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00e      	beq.n	8002a6e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	73fb      	strb	r3, [r7, #15]
      break;
 8002a54:	e00b      	b.n	8002a6e <DMA_CheckFifoParam+0xe6>
      break;
 8002a56:	bf00      	nop
 8002a58:	e00a      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a5a:	bf00      	nop
 8002a5c:	e008      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a5e:	bf00      	nop
 8002a60:	e006      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a62:	bf00      	nop
 8002a64:	e004      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a66:	bf00      	nop
 8002a68:	e002      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;   
 8002a6a:	bf00      	nop
 8002a6c:	e000      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a6e:	bf00      	nop
    }
  } 
  
  return status; 
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop

08002a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b089      	sub	sp, #36	@ 0x24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a92:	2300      	movs	r3, #0
 8002a94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a96:	2300      	movs	r3, #0
 8002a98:	61fb      	str	r3, [r7, #28]
 8002a9a:	e16b      	b.n	8002d74 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	4013      	ands	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	f040 815a 	bne.w	8002d6e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f003 0303 	and.w	r3, r3, #3
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d005      	beq.n	8002ad2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d130      	bne.n	8002b34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	2203      	movs	r2, #3
 8002ade:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	68da      	ldr	r2, [r3, #12]
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b08:	2201      	movs	r2, #1
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	091b      	lsrs	r3, r3, #4
 8002b1e:	f003 0201 	and.w	r2, r3, #1
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f003 0303 	and.w	r3, r3, #3
 8002b3c:	2b03      	cmp	r3, #3
 8002b3e:	d017      	beq.n	8002b70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	43db      	mvns	r3, r3
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	4013      	ands	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f003 0303 	and.w	r3, r3, #3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d123      	bne.n	8002bc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	08da      	lsrs	r2, r3, #3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3208      	adds	r2, #8
 8002b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	220f      	movs	r2, #15
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	691a      	ldr	r2, [r3, #16]
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	08da      	lsrs	r2, r3, #3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3208      	adds	r2, #8
 8002bbe:	69b9      	ldr	r1, [r7, #24]
 8002bc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	2203      	movs	r2, #3
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	43db      	mvns	r3, r3
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	4013      	ands	r3, r2
 8002bda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f003 0203 	and.w	r2, r3, #3
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 80b4 	beq.w	8002d6e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	4b60      	ldr	r3, [pc, #384]	@ (8002d8c <HAL_GPIO_Init+0x30c>)
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0e:	4a5f      	ldr	r2, [pc, #380]	@ (8002d8c <HAL_GPIO_Init+0x30c>)
 8002c10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c16:	4b5d      	ldr	r3, [pc, #372]	@ (8002d8c <HAL_GPIO_Init+0x30c>)
 8002c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c22:	4a5b      	ldr	r2, [pc, #364]	@ (8002d90 <HAL_GPIO_Init+0x310>)
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	089b      	lsrs	r3, r3, #2
 8002c28:	3302      	adds	r3, #2
 8002c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	220f      	movs	r2, #15
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	4013      	ands	r3, r2
 8002c44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a52      	ldr	r2, [pc, #328]	@ (8002d94 <HAL_GPIO_Init+0x314>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d02b      	beq.n	8002ca6 <HAL_GPIO_Init+0x226>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a51      	ldr	r2, [pc, #324]	@ (8002d98 <HAL_GPIO_Init+0x318>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d025      	beq.n	8002ca2 <HAL_GPIO_Init+0x222>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a50      	ldr	r2, [pc, #320]	@ (8002d9c <HAL_GPIO_Init+0x31c>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d01f      	beq.n	8002c9e <HAL_GPIO_Init+0x21e>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a4f      	ldr	r2, [pc, #316]	@ (8002da0 <HAL_GPIO_Init+0x320>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d019      	beq.n	8002c9a <HAL_GPIO_Init+0x21a>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a4e      	ldr	r2, [pc, #312]	@ (8002da4 <HAL_GPIO_Init+0x324>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d013      	beq.n	8002c96 <HAL_GPIO_Init+0x216>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a4d      	ldr	r2, [pc, #308]	@ (8002da8 <HAL_GPIO_Init+0x328>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d00d      	beq.n	8002c92 <HAL_GPIO_Init+0x212>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a4c      	ldr	r2, [pc, #304]	@ (8002dac <HAL_GPIO_Init+0x32c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d007      	beq.n	8002c8e <HAL_GPIO_Init+0x20e>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a4b      	ldr	r2, [pc, #300]	@ (8002db0 <HAL_GPIO_Init+0x330>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d101      	bne.n	8002c8a <HAL_GPIO_Init+0x20a>
 8002c86:	2307      	movs	r3, #7
 8002c88:	e00e      	b.n	8002ca8 <HAL_GPIO_Init+0x228>
 8002c8a:	2308      	movs	r3, #8
 8002c8c:	e00c      	b.n	8002ca8 <HAL_GPIO_Init+0x228>
 8002c8e:	2306      	movs	r3, #6
 8002c90:	e00a      	b.n	8002ca8 <HAL_GPIO_Init+0x228>
 8002c92:	2305      	movs	r3, #5
 8002c94:	e008      	b.n	8002ca8 <HAL_GPIO_Init+0x228>
 8002c96:	2304      	movs	r3, #4
 8002c98:	e006      	b.n	8002ca8 <HAL_GPIO_Init+0x228>
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e004      	b.n	8002ca8 <HAL_GPIO_Init+0x228>
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	e002      	b.n	8002ca8 <HAL_GPIO_Init+0x228>
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e000      	b.n	8002ca8 <HAL_GPIO_Init+0x228>
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	69fa      	ldr	r2, [r7, #28]
 8002caa:	f002 0203 	and.w	r2, r2, #3
 8002cae:	0092      	lsls	r2, r2, #2
 8002cb0:	4093      	lsls	r3, r2
 8002cb2:	69ba      	ldr	r2, [r7, #24]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cb8:	4935      	ldr	r1, [pc, #212]	@ (8002d90 <HAL_GPIO_Init+0x310>)
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	089b      	lsrs	r3, r3, #2
 8002cbe:	3302      	adds	r3, #2
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8002db4 <HAL_GPIO_Init+0x334>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	43db      	mvns	r3, r3
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cea:	4a32      	ldr	r2, [pc, #200]	@ (8002db4 <HAL_GPIO_Init+0x334>)
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cf0:	4b30      	ldr	r3, [pc, #192]	@ (8002db4 <HAL_GPIO_Init+0x334>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d003      	beq.n	8002d14 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d14:	4a27      	ldr	r2, [pc, #156]	@ (8002db4 <HAL_GPIO_Init+0x334>)
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d1a:	4b26      	ldr	r3, [pc, #152]	@ (8002db4 <HAL_GPIO_Init+0x334>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	43db      	mvns	r3, r3
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	4013      	ands	r3, r2
 8002d28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d3e:	4a1d      	ldr	r2, [pc, #116]	@ (8002db4 <HAL_GPIO_Init+0x334>)
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d44:	4b1b      	ldr	r3, [pc, #108]	@ (8002db4 <HAL_GPIO_Init+0x334>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	4013      	ands	r3, r2
 8002d52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d003      	beq.n	8002d68 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d68:	4a12      	ldr	r2, [pc, #72]	@ (8002db4 <HAL_GPIO_Init+0x334>)
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	3301      	adds	r3, #1
 8002d72:	61fb      	str	r3, [r7, #28]
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	2b0f      	cmp	r3, #15
 8002d78:	f67f ae90 	bls.w	8002a9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d7c:	bf00      	nop
 8002d7e:	bf00      	nop
 8002d80:	3724      	adds	r7, #36	@ 0x24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	40013800 	.word	0x40013800
 8002d94:	40020000 	.word	0x40020000
 8002d98:	40020400 	.word	0x40020400
 8002d9c:	40020800 	.word	0x40020800
 8002da0:	40020c00 	.word	0x40020c00
 8002da4:	40021000 	.word	0x40021000
 8002da8:	40021400 	.word	0x40021400
 8002dac:	40021800 	.word	0x40021800
 8002db0:	40021c00 	.word	0x40021c00
 8002db4:	40013c00 	.word	0x40013c00

08002db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	807b      	strh	r3, [r7, #2]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dc8:	787b      	ldrb	r3, [r7, #1]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d003      	beq.n	8002dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dce:	887a      	ldrh	r2, [r7, #2]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dd4:	e003      	b.n	8002dde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dd6:	887b      	ldrh	r3, [r7, #2]
 8002dd8:	041a      	lsls	r2, r3, #16
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	619a      	str	r2, [r3, #24]
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b085      	sub	sp, #20
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
 8002df2:	460b      	mov	r3, r1
 8002df4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002dfc:	887a      	ldrh	r2, [r7, #2]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4013      	ands	r3, r2
 8002e02:	041a      	lsls	r2, r3, #16
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	43d9      	mvns	r1, r3
 8002e08:	887b      	ldrh	r3, [r7, #2]
 8002e0a:	400b      	ands	r3, r1
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	619a      	str	r2, [r3, #24]
}
 8002e12:	bf00      	nop
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr

08002e1e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b086      	sub	sp, #24
 8002e22:	af02      	add	r7, sp, #8
 8002e24:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e059      	b.n	8002ee4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d106      	bne.n	8002e50 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f00d fd80 	bl	8010950 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2203      	movs	r2, #3
 8002e54:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e5e:	d102      	bne.n	8002e66 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f005 fb13 	bl	8008496 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6818      	ldr	r0, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	7c1a      	ldrb	r2, [r3, #16]
 8002e78:	f88d 2000 	strb.w	r2, [sp]
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e80:	f005 fa94 	bl	80083ac <USB_CoreInit>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d005      	beq.n	8002e96 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e026      	b.n	8002ee4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f005 fb0b 	bl	80084b8 <USB_SetCurrentMode>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2202      	movs	r2, #2
 8002eac:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e017      	b.n	8002ee4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6818      	ldr	r0, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	7c1a      	ldrb	r2, [r3, #16]
 8002ebc:	f88d 2000 	strb.w	r2, [sp]
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ec4:	f005 fcb4 	bl	8008830 <USB_HostInit>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d005      	beq.n	8002eda <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e004      	b.n	8002ee4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3710      	adds	r7, #16
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002eec:	b590      	push	{r4, r7, lr}
 8002eee:	b08b      	sub	sp, #44	@ 0x2c
 8002ef0:	af04      	add	r7, sp, #16
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	4608      	mov	r0, r1
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4603      	mov	r3, r0
 8002efc:	70fb      	strb	r3, [r7, #3]
 8002efe:	460b      	mov	r3, r1
 8002f00:	70bb      	strb	r3, [r7, #2]
 8002f02:	4613      	mov	r3, r2
 8002f04:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002f06:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002f08:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d101      	bne.n	8002f18 <HAL_HCD_HC_Init+0x2c>
 8002f14:	2302      	movs	r3, #2
 8002f16:	e09d      	b.n	8003054 <HAL_HCD_HC_Init+0x168>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002f20:	78fa      	ldrb	r2, [r7, #3]
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	1a9b      	subs	r3, r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	3319      	adds	r3, #25
 8002f30:	2200      	movs	r2, #0
 8002f32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002f34:	78fa      	ldrb	r2, [r7, #3]
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	3314      	adds	r3, #20
 8002f44:	787a      	ldrb	r2, [r7, #1]
 8002f46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002f48:	78fa      	ldrb	r2, [r7, #3]
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	011b      	lsls	r3, r3, #4
 8002f50:	1a9b      	subs	r3, r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	440b      	add	r3, r1
 8002f56:	3315      	adds	r3, #21
 8002f58:	78fa      	ldrb	r2, [r7, #3]
 8002f5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002f5c:	78fa      	ldrb	r2, [r7, #3]
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	011b      	lsls	r3, r3, #4
 8002f64:	1a9b      	subs	r3, r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	440b      	add	r3, r1
 8002f6a:	3326      	adds	r3, #38	@ 0x26
 8002f6c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002f70:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002f72:	78fa      	ldrb	r2, [r7, #3]
 8002f74:	78bb      	ldrb	r3, [r7, #2]
 8002f76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f7a:	b2d8      	uxtb	r0, r3
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	011b      	lsls	r3, r3, #4
 8002f82:	1a9b      	subs	r3, r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	440b      	add	r3, r1
 8002f88:	3316      	adds	r3, #22
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002f8e:	78fb      	ldrb	r3, [r7, #3]
 8002f90:	4619      	mov	r1, r3
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 fba4 	bl	80036e0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002f98:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	da0a      	bge.n	8002fb6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002fa0:	78fa      	ldrb	r2, [r7, #3]
 8002fa2:	6879      	ldr	r1, [r7, #4]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	1a9b      	subs	r3, r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	440b      	add	r3, r1
 8002fae:	3317      	adds	r3, #23
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	701a      	strb	r2, [r3, #0]
 8002fb4:	e009      	b.n	8002fca <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002fb6:	78fa      	ldrb	r2, [r7, #3]
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	440b      	add	r3, r1
 8002fc4:	3317      	adds	r3, #23
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f005 fd92 	bl	8008af8 <USB_GetHostSpeed>
 8002fd4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002fd6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d10b      	bne.n	8002ff6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002fde:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d107      	bne.n	8002ff6 <HAL_HCD_HC_Init+0x10a>
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d104      	bne.n	8002ff6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	2bbc      	cmp	r3, #188	@ 0xbc
 8002ff0:	d901      	bls.n	8002ff6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002ff2:	23bc      	movs	r3, #188	@ 0xbc
 8002ff4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	3318      	adds	r3, #24
 8003006:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800300a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800300c:	78fa      	ldrb	r2, [r7, #3]
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	b298      	uxth	r0, r3
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	1a9b      	subs	r3, r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	3328      	adds	r3, #40	@ 0x28
 8003020:	4602      	mov	r2, r0
 8003022:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6818      	ldr	r0, [r3, #0]
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	b29b      	uxth	r3, r3
 800302c:	787c      	ldrb	r4, [r7, #1]
 800302e:	78ba      	ldrb	r2, [r7, #2]
 8003030:	78f9      	ldrb	r1, [r7, #3]
 8003032:	9302      	str	r3, [sp, #8]
 8003034:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003038:	9301      	str	r3, [sp, #4]
 800303a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	4623      	mov	r3, r4
 8003042:	f005 fd81 	bl	8008b48 <USB_HC_Init>
 8003046:	4603      	mov	r3, r0
 8003048:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003052:	7bfb      	ldrb	r3, [r7, #15]
}
 8003054:	4618      	mov	r0, r3
 8003056:	371c      	adds	r7, #28
 8003058:	46bd      	mov	sp, r7
 800305a:	bd90      	pop	{r4, r7, pc}

0800305c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	4608      	mov	r0, r1
 8003066:	4611      	mov	r1, r2
 8003068:	461a      	mov	r2, r3
 800306a:	4603      	mov	r3, r0
 800306c:	70fb      	strb	r3, [r7, #3]
 800306e:	460b      	mov	r3, r1
 8003070:	70bb      	strb	r3, [r7, #2]
 8003072:	4613      	mov	r3, r2
 8003074:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003076:	78fa      	ldrb	r2, [r7, #3]
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	3317      	adds	r3, #23
 8003086:	78ba      	ldrb	r2, [r7, #2]
 8003088:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800308a:	78fa      	ldrb	r2, [r7, #3]
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	4613      	mov	r3, r2
 8003090:	011b      	lsls	r3, r3, #4
 8003092:	1a9b      	subs	r3, r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	440b      	add	r3, r1
 8003098:	3326      	adds	r3, #38	@ 0x26
 800309a:	787a      	ldrb	r2, [r7, #1]
 800309c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800309e:	7c3b      	ldrb	r3, [r7, #16]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d114      	bne.n	80030ce <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80030a4:	78fa      	ldrb	r2, [r7, #3]
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	4613      	mov	r3, r2
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	1a9b      	subs	r3, r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	440b      	add	r3, r1
 80030b2:	332a      	adds	r3, #42	@ 0x2a
 80030b4:	2203      	movs	r2, #3
 80030b6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80030b8:	78fa      	ldrb	r2, [r7, #3]
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	4613      	mov	r3, r2
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	1a9b      	subs	r3, r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	440b      	add	r3, r1
 80030c6:	3319      	adds	r3, #25
 80030c8:	7f3a      	ldrb	r2, [r7, #28]
 80030ca:	701a      	strb	r2, [r3, #0]
 80030cc:	e009      	b.n	80030e2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	440b      	add	r3, r1
 80030dc:	332a      	adds	r3, #42	@ 0x2a
 80030de:	2202      	movs	r2, #2
 80030e0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80030e2:	787b      	ldrb	r3, [r7, #1]
 80030e4:	2b03      	cmp	r3, #3
 80030e6:	f200 8102 	bhi.w	80032ee <HAL_HCD_HC_SubmitRequest+0x292>
 80030ea:	a201      	add	r2, pc, #4	@ (adr r2, 80030f0 <HAL_HCD_HC_SubmitRequest+0x94>)
 80030ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f0:	08003101 	.word	0x08003101
 80030f4:	080032d9 	.word	0x080032d9
 80030f8:	080031c5 	.word	0x080031c5
 80030fc:	0800324f 	.word	0x0800324f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003100:	7c3b      	ldrb	r3, [r7, #16]
 8003102:	2b01      	cmp	r3, #1
 8003104:	f040 80f5 	bne.w	80032f2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003108:	78bb      	ldrb	r3, [r7, #2]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d12d      	bne.n	800316a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800310e:	8b3b      	ldrh	r3, [r7, #24]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d109      	bne.n	8003128 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	1a9b      	subs	r3, r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	333d      	adds	r3, #61	@ 0x3d
 8003124:	2201      	movs	r2, #1
 8003126:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	4613      	mov	r3, r2
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	1a9b      	subs	r3, r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	333d      	adds	r3, #61	@ 0x3d
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10a      	bne.n	8003154 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	4613      	mov	r3, r2
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	1a9b      	subs	r3, r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	440b      	add	r3, r1
 800314c:	332a      	adds	r3, #42	@ 0x2a
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003152:	e0ce      	b.n	80032f2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003154:	78fa      	ldrb	r2, [r7, #3]
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	4613      	mov	r3, r2
 800315a:	011b      	lsls	r3, r3, #4
 800315c:	1a9b      	subs	r3, r3, r2
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	440b      	add	r3, r1
 8003162:	332a      	adds	r3, #42	@ 0x2a
 8003164:	2202      	movs	r2, #2
 8003166:	701a      	strb	r2, [r3, #0]
      break;
 8003168:	e0c3      	b.n	80032f2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800316a:	78fa      	ldrb	r2, [r7, #3]
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	011b      	lsls	r3, r3, #4
 8003172:	1a9b      	subs	r3, r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	331a      	adds	r3, #26
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	2b01      	cmp	r3, #1
 800317e:	f040 80b8 	bne.w	80032f2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	333c      	adds	r3, #60	@ 0x3c
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d10a      	bne.n	80031ae <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	332a      	adds	r3, #42	@ 0x2a
 80031a8:	2200      	movs	r2, #0
 80031aa:	701a      	strb	r2, [r3, #0]
      break;
 80031ac:	e0a1      	b.n	80032f2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	1a9b      	subs	r3, r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	440b      	add	r3, r1
 80031bc:	332a      	adds	r3, #42	@ 0x2a
 80031be:	2202      	movs	r2, #2
 80031c0:	701a      	strb	r2, [r3, #0]
      break;
 80031c2:	e096      	b.n	80032f2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80031c4:	78bb      	ldrb	r3, [r7, #2]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d120      	bne.n	800320c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80031ca:	78fa      	ldrb	r2, [r7, #3]
 80031cc:	6879      	ldr	r1, [r7, #4]
 80031ce:	4613      	mov	r3, r2
 80031d0:	011b      	lsls	r3, r3, #4
 80031d2:	1a9b      	subs	r3, r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	440b      	add	r3, r1
 80031d8:	333d      	adds	r3, #61	@ 0x3d
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10a      	bne.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031e0:	78fa      	ldrb	r2, [r7, #3]
 80031e2:	6879      	ldr	r1, [r7, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	1a9b      	subs	r3, r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	440b      	add	r3, r1
 80031ee:	332a      	adds	r3, #42	@ 0x2a
 80031f0:	2200      	movs	r2, #0
 80031f2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80031f4:	e07e      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	440b      	add	r3, r1
 8003204:	332a      	adds	r3, #42	@ 0x2a
 8003206:	2202      	movs	r2, #2
 8003208:	701a      	strb	r2, [r3, #0]
      break;
 800320a:	e073      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800320c:	78fa      	ldrb	r2, [r7, #3]
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	4613      	mov	r3, r2
 8003212:	011b      	lsls	r3, r3, #4
 8003214:	1a9b      	subs	r3, r3, r2
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	440b      	add	r3, r1
 800321a:	333c      	adds	r3, #60	@ 0x3c
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10a      	bne.n	8003238 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003222:	78fa      	ldrb	r2, [r7, #3]
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	4613      	mov	r3, r2
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	1a9b      	subs	r3, r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	440b      	add	r3, r1
 8003230:	332a      	adds	r3, #42	@ 0x2a
 8003232:	2200      	movs	r2, #0
 8003234:	701a      	strb	r2, [r3, #0]
      break;
 8003236:	e05d      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003238:	78fa      	ldrb	r2, [r7, #3]
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	1a9b      	subs	r3, r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	332a      	adds	r3, #42	@ 0x2a
 8003248:	2202      	movs	r2, #2
 800324a:	701a      	strb	r2, [r3, #0]
      break;
 800324c:	e052      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800324e:	78bb      	ldrb	r3, [r7, #2]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d120      	bne.n	8003296 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003254:	78fa      	ldrb	r2, [r7, #3]
 8003256:	6879      	ldr	r1, [r7, #4]
 8003258:	4613      	mov	r3, r2
 800325a:	011b      	lsls	r3, r3, #4
 800325c:	1a9b      	subs	r3, r3, r2
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	440b      	add	r3, r1
 8003262:	333d      	adds	r3, #61	@ 0x3d
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d10a      	bne.n	8003280 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800326a:	78fa      	ldrb	r2, [r7, #3]
 800326c:	6879      	ldr	r1, [r7, #4]
 800326e:	4613      	mov	r3, r2
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	1a9b      	subs	r3, r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	440b      	add	r3, r1
 8003278:	332a      	adds	r3, #42	@ 0x2a
 800327a:	2200      	movs	r2, #0
 800327c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800327e:	e039      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003280:	78fa      	ldrb	r2, [r7, #3]
 8003282:	6879      	ldr	r1, [r7, #4]
 8003284:	4613      	mov	r3, r2
 8003286:	011b      	lsls	r3, r3, #4
 8003288:	1a9b      	subs	r3, r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	440b      	add	r3, r1
 800328e:	332a      	adds	r3, #42	@ 0x2a
 8003290:	2202      	movs	r2, #2
 8003292:	701a      	strb	r2, [r3, #0]
      break;
 8003294:	e02e      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003296:	78fa      	ldrb	r2, [r7, #3]
 8003298:	6879      	ldr	r1, [r7, #4]
 800329a:	4613      	mov	r3, r2
 800329c:	011b      	lsls	r3, r3, #4
 800329e:	1a9b      	subs	r3, r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	440b      	add	r3, r1
 80032a4:	333c      	adds	r3, #60	@ 0x3c
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10a      	bne.n	80032c2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80032ac:	78fa      	ldrb	r2, [r7, #3]
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	332a      	adds	r3, #42	@ 0x2a
 80032bc:	2200      	movs	r2, #0
 80032be:	701a      	strb	r2, [r3, #0]
      break;
 80032c0:	e018      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032c2:	78fa      	ldrb	r2, [r7, #3]
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	4613      	mov	r3, r2
 80032c8:	011b      	lsls	r3, r3, #4
 80032ca:	1a9b      	subs	r3, r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	440b      	add	r3, r1
 80032d0:	332a      	adds	r3, #42	@ 0x2a
 80032d2:	2202      	movs	r2, #2
 80032d4:	701a      	strb	r2, [r3, #0]
      break;
 80032d6:	e00d      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80032d8:	78fa      	ldrb	r2, [r7, #3]
 80032da:	6879      	ldr	r1, [r7, #4]
 80032dc:	4613      	mov	r3, r2
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	1a9b      	subs	r3, r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	440b      	add	r3, r1
 80032e6:	332a      	adds	r3, #42	@ 0x2a
 80032e8:	2200      	movs	r2, #0
 80032ea:	701a      	strb	r2, [r3, #0]
      break;
 80032ec:	e002      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80032ee:	bf00      	nop
 80032f0:	e000      	b.n	80032f4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80032f2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80032f4:	78fa      	ldrb	r2, [r7, #3]
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	4613      	mov	r3, r2
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	1a9b      	subs	r3, r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	440b      	add	r3, r1
 8003302:	332c      	adds	r3, #44	@ 0x2c
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003308:	78fa      	ldrb	r2, [r7, #3]
 800330a:	8b39      	ldrh	r1, [r7, #24]
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	1a9b      	subs	r3, r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4403      	add	r3, r0
 8003318:	3334      	adds	r3, #52	@ 0x34
 800331a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800331c:	78fa      	ldrb	r2, [r7, #3]
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	4613      	mov	r3, r2
 8003322:	011b      	lsls	r3, r3, #4
 8003324:	1a9b      	subs	r3, r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	440b      	add	r3, r1
 800332a:	334c      	adds	r3, #76	@ 0x4c
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003330:	78fa      	ldrb	r2, [r7, #3]
 8003332:	6879      	ldr	r1, [r7, #4]
 8003334:	4613      	mov	r3, r2
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	1a9b      	subs	r3, r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	3338      	adds	r3, #56	@ 0x38
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003344:	78fa      	ldrb	r2, [r7, #3]
 8003346:	6879      	ldr	r1, [r7, #4]
 8003348:	4613      	mov	r3, r2
 800334a:	011b      	lsls	r3, r3, #4
 800334c:	1a9b      	subs	r3, r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	440b      	add	r3, r1
 8003352:	3315      	adds	r3, #21
 8003354:	78fa      	ldrb	r2, [r7, #3]
 8003356:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003358:	78fa      	ldrb	r2, [r7, #3]
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	4613      	mov	r3, r2
 800335e:	011b      	lsls	r3, r3, #4
 8003360:	1a9b      	subs	r3, r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	440b      	add	r3, r1
 8003366:	334d      	adds	r3, #77	@ 0x4d
 8003368:	2200      	movs	r2, #0
 800336a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6818      	ldr	r0, [r3, #0]
 8003370:	78fa      	ldrb	r2, [r7, #3]
 8003372:	4613      	mov	r3, r2
 8003374:	011b      	lsls	r3, r3, #4
 8003376:	1a9b      	subs	r3, r3, r2
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	3310      	adds	r3, #16
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	4413      	add	r3, r2
 8003380:	1d19      	adds	r1, r3, #4
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	799b      	ldrb	r3, [r3, #6]
 8003386:	461a      	mov	r2, r3
 8003388:	f005 fd0a 	bl	8008da0 <USB_HC_StartXfer>
 800338c:	4603      	mov	r3, r0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop

08003398 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f005 f9f8 	bl	80087a4 <USB_GetMode>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	f040 80fb 	bne.w	80035b2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f005 f9bb 	bl	800873c <USB_ReadInterrupts>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 80f1 	beq.w	80035b0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f005 f9b2 	bl	800873c <USB_ReadInterrupts>
 80033d8:	4603      	mov	r3, r0
 80033da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033e2:	d104      	bne.n	80033ee <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80033ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f005 f9a2 	bl	800873c <USB_ReadInterrupts>
 80033f8:	4603      	mov	r3, r0
 80033fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003402:	d104      	bne.n	800340e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800340c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4618      	mov	r0, r3
 8003414:	f005 f992 	bl	800873c <USB_ReadInterrupts>
 8003418:	4603      	mov	r3, r0
 800341a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800341e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003422:	d104      	bne.n	800342e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800342c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4618      	mov	r0, r3
 8003434:	f005 f982 	bl	800873c <USB_ReadInterrupts>
 8003438:	4603      	mov	r3, r0
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b02      	cmp	r3, #2
 8003440:	d103      	bne.n	800344a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2202      	movs	r2, #2
 8003448:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4618      	mov	r0, r3
 8003450:	f005 f974 	bl	800873c <USB_ReadInterrupts>
 8003454:	4603      	mov	r3, r0
 8003456:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800345a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800345e:	d120      	bne.n	80034a2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003468:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	2b00      	cmp	r3, #0
 8003478:	d113      	bne.n	80034a2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800347a:	2110      	movs	r1, #16
 800347c:	6938      	ldr	r0, [r7, #16]
 800347e:	f005 f867 	bl	8008550 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003482:	6938      	ldr	r0, [r7, #16]
 8003484:	f005 f896 	bl	80085b4 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	7a5b      	ldrb	r3, [r3, #9]
 800348c:	2b02      	cmp	r3, #2
 800348e:	d105      	bne.n	800349c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2101      	movs	r1, #1
 8003496:	4618      	mov	r0, r3
 8003498:	f005 fa8e 	bl	80089b8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f00d fad5 	bl	8010a4c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f005 f948 	bl	800873c <USB_ReadInterrupts>
 80034ac:	4603      	mov	r3, r0
 80034ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034b6:	d102      	bne.n	80034be <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f001 fd4d 	bl	8004f58 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f005 f93a 	bl	800873c <USB_ReadInterrupts>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f003 0308 	and.w	r3, r3, #8
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d106      	bne.n	80034e0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f00d fa9e 	bl	8010a14 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2208      	movs	r2, #8
 80034de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f005 f929 	bl	800873c <USB_ReadInterrupts>
 80034ea:	4603      	mov	r3, r0
 80034ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034f4:	d139      	bne.n	800356a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f005 feca 	bl	8009294 <USB_HC_ReadInterrupt>
 8003500:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003502:	2300      	movs	r3, #0
 8003504:	617b      	str	r3, [r7, #20]
 8003506:	e025      	b.n	8003554 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	fa22 f303 	lsr.w	r3, r2, r3
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b00      	cmp	r3, #0
 800351a:	d018      	beq.n	800354e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	015a      	lsls	r2, r3, #5
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	4413      	add	r3, r2
 8003524:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800352e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003532:	d106      	bne.n	8003542 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	b2db      	uxtb	r3, r3
 8003538:	4619      	mov	r1, r3
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f905 	bl	800374a <HCD_HC_IN_IRQHandler>
 8003540:	e005      	b.n	800354e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	b2db      	uxtb	r3, r3
 8003546:	4619      	mov	r1, r3
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 ff67 	bl	800441c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	3301      	adds	r3, #1
 8003552:	617b      	str	r3, [r7, #20]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	795b      	ldrb	r3, [r3, #5]
 8003558:	461a      	mov	r2, r3
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	4293      	cmp	r3, r2
 800355e:	d3d3      	bcc.n	8003508 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003568:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4618      	mov	r0, r3
 8003570:	f005 f8e4 	bl	800873c <USB_ReadInterrupts>
 8003574:	4603      	mov	r3, r0
 8003576:	f003 0310 	and.w	r3, r3, #16
 800357a:	2b10      	cmp	r3, #16
 800357c:	d101      	bne.n	8003582 <HAL_HCD_IRQHandler+0x1ea>
 800357e:	2301      	movs	r3, #1
 8003580:	e000      	b.n	8003584 <HAL_HCD_IRQHandler+0x1ec>
 8003582:	2300      	movs	r3, #0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d014      	beq.n	80035b2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	699a      	ldr	r2, [r3, #24]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0210 	bic.w	r2, r2, #16
 8003596:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f001 fbfe 	bl	8004d9a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	699a      	ldr	r2, [r3, #24]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f042 0210 	orr.w	r2, r2, #16
 80035ac:	619a      	str	r2, [r3, #24]
 80035ae:	e000      	b.n	80035b2 <HAL_HCD_IRQHandler+0x21a>
      return;
 80035b0:	bf00      	nop
    }
  }
}
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d101      	bne.n	80035ce <HAL_HCD_Start+0x16>
 80035ca:	2302      	movs	r3, #2
 80035cc:	e013      	b.n	80035f6 <HAL_HCD_Start+0x3e>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2101      	movs	r1, #1
 80035dc:	4618      	mov	r0, r3
 80035de:	f005 fa52 	bl	8008a86 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f004 ff44 	bl	8008474 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b082      	sub	sp, #8
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_HCD_Stop+0x16>
 8003610:	2302      	movs	r3, #2
 8003612:	e00d      	b.n	8003630 <HAL_HCD_Stop+0x32>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4618      	mov	r0, r3
 8003622:	f005 ffa5 	bl	8009570 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4618      	mov	r0, r3
 8003646:	f005 f9f4 	bl	8008a32 <USB_ResetPort>
 800364a:	4603      	mov	r3, r0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	460b      	mov	r3, r1
 800365e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003660:	78fa      	ldrb	r2, [r7, #3]
 8003662:	6879      	ldr	r1, [r7, #4]
 8003664:	4613      	mov	r3, r2
 8003666:	011b      	lsls	r3, r3, #4
 8003668:	1a9b      	subs	r3, r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	440b      	add	r3, r1
 800366e:	334c      	adds	r3, #76	@ 0x4c
 8003670:	781b      	ldrb	r3, [r3, #0]
}
 8003672:	4618      	mov	r0, r3
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr

0800367e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
 8003686:	460b      	mov	r3, r1
 8003688:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800368a:	78fa      	ldrb	r2, [r7, #3]
 800368c:	6879      	ldr	r1, [r7, #4]
 800368e:	4613      	mov	r3, r2
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	1a9b      	subs	r3, r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	440b      	add	r3, r1
 8003698:	3338      	adds	r3, #56	@ 0x38
 800369a:	681b      	ldr	r3, [r3, #0]
}
 800369c:	4618      	mov	r0, r3
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f005 fa36 	bl	8008b26 <USB_GetCurrentFrame>
 80036ba:	4603      	mov	r3, r0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3708      	adds	r7, #8
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f005 fa11 	bl	8008af8 <USB_GetHostSpeed>
 80036d6:	4603      	mov	r3, r0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80036ec:	78fa      	ldrb	r2, [r7, #3]
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	4613      	mov	r3, r2
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	331a      	adds	r3, #26
 80036fc:	2200      	movs	r2, #0
 80036fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003700:	78fa      	ldrb	r2, [r7, #3]
 8003702:	6879      	ldr	r1, [r7, #4]
 8003704:	4613      	mov	r3, r2
 8003706:	011b      	lsls	r3, r3, #4
 8003708:	1a9b      	subs	r3, r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	331b      	adds	r3, #27
 8003710:	2200      	movs	r2, #0
 8003712:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003714:	78fa      	ldrb	r2, [r7, #3]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	4613      	mov	r3, r2
 800371a:	011b      	lsls	r3, r3, #4
 800371c:	1a9b      	subs	r3, r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	3325      	adds	r3, #37	@ 0x25
 8003724:	2200      	movs	r2, #0
 8003726:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	6879      	ldr	r1, [r7, #4]
 800372c:	4613      	mov	r3, r2
 800372e:	011b      	lsls	r3, r3, #4
 8003730:	1a9b      	subs	r3, r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	440b      	add	r3, r1
 8003736:	3324      	adds	r3, #36	@ 0x24
 8003738:	2200      	movs	r2, #0
 800373a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr

0800374a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b086      	sub	sp, #24
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
 8003752:	460b      	mov	r3, r1
 8003754:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	78fa      	ldrb	r2, [r7, #3]
 8003766:	4611      	mov	r1, r2
 8003768:	4618      	mov	r0, r3
 800376a:	f004 fffa 	bl	8008762 <USB_ReadChInterrupts>
 800376e:	4603      	mov	r3, r0
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	2b04      	cmp	r3, #4
 8003776:	d11a      	bne.n	80037ae <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003778:	78fb      	ldrb	r3, [r7, #3]
 800377a:	015a      	lsls	r2, r3, #5
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	4413      	add	r3, r2
 8003780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003784:	461a      	mov	r2, r3
 8003786:	2304      	movs	r3, #4
 8003788:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800378a:	78fa      	ldrb	r2, [r7, #3]
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	4613      	mov	r3, r2
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	440b      	add	r3, r1
 8003798:	334d      	adds	r3, #77	@ 0x4d
 800379a:	2207      	movs	r2, #7
 800379c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	78fa      	ldrb	r2, [r7, #3]
 80037a4:	4611      	mov	r1, r2
 80037a6:	4618      	mov	r0, r3
 80037a8:	f005 fd85 	bl	80092b6 <USB_HC_Halt>
 80037ac:	e09e      	b.n	80038ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	4611      	mov	r1, r2
 80037b6:	4618      	mov	r0, r3
 80037b8:	f004 ffd3 	bl	8008762 <USB_ReadChInterrupts>
 80037bc:	4603      	mov	r3, r0
 80037be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037c6:	d11b      	bne.n	8003800 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80037c8:	78fb      	ldrb	r3, [r7, #3]
 80037ca:	015a      	lsls	r2, r3, #5
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	4413      	add	r3, r2
 80037d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037d4:	461a      	mov	r2, r3
 80037d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037da:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80037dc:	78fa      	ldrb	r2, [r7, #3]
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	4613      	mov	r3, r2
 80037e2:	011b      	lsls	r3, r3, #4
 80037e4:	1a9b      	subs	r3, r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	440b      	add	r3, r1
 80037ea:	334d      	adds	r3, #77	@ 0x4d
 80037ec:	2208      	movs	r2, #8
 80037ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	78fa      	ldrb	r2, [r7, #3]
 80037f6:	4611      	mov	r1, r2
 80037f8:	4618      	mov	r0, r3
 80037fa:	f005 fd5c 	bl	80092b6 <USB_HC_Halt>
 80037fe:	e075      	b.n	80038ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	78fa      	ldrb	r2, [r7, #3]
 8003806:	4611      	mov	r1, r2
 8003808:	4618      	mov	r0, r3
 800380a:	f004 ffaa 	bl	8008762 <USB_ReadChInterrupts>
 800380e:	4603      	mov	r3, r0
 8003810:	f003 0308 	and.w	r3, r3, #8
 8003814:	2b08      	cmp	r3, #8
 8003816:	d11a      	bne.n	800384e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003818:	78fb      	ldrb	r3, [r7, #3]
 800381a:	015a      	lsls	r2, r3, #5
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	4413      	add	r3, r2
 8003820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003824:	461a      	mov	r2, r3
 8003826:	2308      	movs	r3, #8
 8003828:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800382a:	78fa      	ldrb	r2, [r7, #3]
 800382c:	6879      	ldr	r1, [r7, #4]
 800382e:	4613      	mov	r3, r2
 8003830:	011b      	lsls	r3, r3, #4
 8003832:	1a9b      	subs	r3, r3, r2
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	440b      	add	r3, r1
 8003838:	334d      	adds	r3, #77	@ 0x4d
 800383a:	2206      	movs	r2, #6
 800383c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	78fa      	ldrb	r2, [r7, #3]
 8003844:	4611      	mov	r1, r2
 8003846:	4618      	mov	r0, r3
 8003848:	f005 fd35 	bl	80092b6 <USB_HC_Halt>
 800384c:	e04e      	b.n	80038ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	78fa      	ldrb	r2, [r7, #3]
 8003854:	4611      	mov	r1, r2
 8003856:	4618      	mov	r0, r3
 8003858:	f004 ff83 	bl	8008762 <USB_ReadChInterrupts>
 800385c:	4603      	mov	r3, r0
 800385e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003866:	d11b      	bne.n	80038a0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003868:	78fb      	ldrb	r3, [r7, #3]
 800386a:	015a      	lsls	r2, r3, #5
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	4413      	add	r3, r2
 8003870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003874:	461a      	mov	r2, r3
 8003876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800387a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800387c:	78fa      	ldrb	r2, [r7, #3]
 800387e:	6879      	ldr	r1, [r7, #4]
 8003880:	4613      	mov	r3, r2
 8003882:	011b      	lsls	r3, r3, #4
 8003884:	1a9b      	subs	r3, r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	440b      	add	r3, r1
 800388a:	334d      	adds	r3, #77	@ 0x4d
 800388c:	2209      	movs	r2, #9
 800388e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	78fa      	ldrb	r2, [r7, #3]
 8003896:	4611      	mov	r1, r2
 8003898:	4618      	mov	r0, r3
 800389a:	f005 fd0c 	bl	80092b6 <USB_HC_Halt>
 800389e:	e025      	b.n	80038ec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	78fa      	ldrb	r2, [r7, #3]
 80038a6:	4611      	mov	r1, r2
 80038a8:	4618      	mov	r0, r3
 80038aa:	f004 ff5a 	bl	8008762 <USB_ReadChInterrupts>
 80038ae:	4603      	mov	r3, r0
 80038b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038b4:	2b80      	cmp	r3, #128	@ 0x80
 80038b6:	d119      	bne.n	80038ec <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	015a      	lsls	r2, r3, #5
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	4413      	add	r3, r2
 80038c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038c4:	461a      	mov	r2, r3
 80038c6:	2380      	movs	r3, #128	@ 0x80
 80038c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80038ca:	78fa      	ldrb	r2, [r7, #3]
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	1a9b      	subs	r3, r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	440b      	add	r3, r1
 80038d8:	334d      	adds	r3, #77	@ 0x4d
 80038da:	2207      	movs	r2, #7
 80038dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	78fa      	ldrb	r2, [r7, #3]
 80038e4:	4611      	mov	r1, r2
 80038e6:	4618      	mov	r0, r3
 80038e8:	f005 fce5 	bl	80092b6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	78fa      	ldrb	r2, [r7, #3]
 80038f2:	4611      	mov	r1, r2
 80038f4:	4618      	mov	r0, r3
 80038f6:	f004 ff34 	bl	8008762 <USB_ReadChInterrupts>
 80038fa:	4603      	mov	r3, r0
 80038fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003900:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003904:	d112      	bne.n	800392c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	78fa      	ldrb	r2, [r7, #3]
 800390c:	4611      	mov	r1, r2
 800390e:	4618      	mov	r0, r3
 8003910:	f005 fcd1 	bl	80092b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003914:	78fb      	ldrb	r3, [r7, #3]
 8003916:	015a      	lsls	r2, r3, #5
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	4413      	add	r3, r2
 800391c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003920:	461a      	mov	r2, r3
 8003922:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003926:	6093      	str	r3, [r2, #8]
 8003928:	f000 bd75 	b.w	8004416 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	78fa      	ldrb	r2, [r7, #3]
 8003932:	4611      	mov	r1, r2
 8003934:	4618      	mov	r0, r3
 8003936:	f004 ff14 	bl	8008762 <USB_ReadChInterrupts>
 800393a:	4603      	mov	r3, r0
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	2b01      	cmp	r3, #1
 8003942:	f040 8128 	bne.w	8003b96 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003946:	78fb      	ldrb	r3, [r7, #3]
 8003948:	015a      	lsls	r2, r3, #5
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	4413      	add	r3, r2
 800394e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003952:	461a      	mov	r2, r3
 8003954:	2320      	movs	r3, #32
 8003956:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003958:	78fa      	ldrb	r2, [r7, #3]
 800395a:	6879      	ldr	r1, [r7, #4]
 800395c:	4613      	mov	r3, r2
 800395e:	011b      	lsls	r3, r3, #4
 8003960:	1a9b      	subs	r3, r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	440b      	add	r3, r1
 8003966:	331b      	adds	r3, #27
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d119      	bne.n	80039a2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800396e:	78fa      	ldrb	r2, [r7, #3]
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	4613      	mov	r3, r2
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	1a9b      	subs	r3, r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	440b      	add	r3, r1
 800397c:	331b      	adds	r3, #27
 800397e:	2200      	movs	r2, #0
 8003980:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003982:	78fb      	ldrb	r3, [r7, #3]
 8003984:	015a      	lsls	r2, r3, #5
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	4413      	add	r3, r2
 800398a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	78fa      	ldrb	r2, [r7, #3]
 8003992:	0151      	lsls	r1, r2, #5
 8003994:	693a      	ldr	r2, [r7, #16]
 8003996:	440a      	add	r2, r1
 8003998:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800399c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039a0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	799b      	ldrb	r3, [r3, #6]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d01b      	beq.n	80039e2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80039aa:	78fa      	ldrb	r2, [r7, #3]
 80039ac:	6879      	ldr	r1, [r7, #4]
 80039ae:	4613      	mov	r3, r2
 80039b0:	011b      	lsls	r3, r3, #4
 80039b2:	1a9b      	subs	r3, r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	440b      	add	r3, r1
 80039b8:	3330      	adds	r3, #48	@ 0x30
 80039ba:	6819      	ldr	r1, [r3, #0]
 80039bc:	78fb      	ldrb	r3, [r7, #3]
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ce:	78fa      	ldrb	r2, [r7, #3]
 80039d0:	1ac9      	subs	r1, r1, r3
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	4613      	mov	r3, r2
 80039d6:	011b      	lsls	r3, r3, #4
 80039d8:	1a9b      	subs	r3, r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4403      	add	r3, r0
 80039de:	3338      	adds	r3, #56	@ 0x38
 80039e0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	4613      	mov	r3, r2
 80039e8:	011b      	lsls	r3, r3, #4
 80039ea:	1a9b      	subs	r3, r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	440b      	add	r3, r1
 80039f0:	334d      	adds	r3, #77	@ 0x4d
 80039f2:	2201      	movs	r2, #1
 80039f4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80039f6:	78fa      	ldrb	r2, [r7, #3]
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	4613      	mov	r3, r2
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	1a9b      	subs	r3, r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	440b      	add	r3, r1
 8003a04:	3344      	adds	r3, #68	@ 0x44
 8003a06:	2200      	movs	r2, #0
 8003a08:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003a0a:	78fb      	ldrb	r3, [r7, #3]
 8003a0c:	015a      	lsls	r2, r3, #5
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	4413      	add	r3, r2
 8003a12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a16:	461a      	mov	r2, r3
 8003a18:	2301      	movs	r3, #1
 8003a1a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a1c:	78fa      	ldrb	r2, [r7, #3]
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	4613      	mov	r3, r2
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	1a9b      	subs	r3, r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	440b      	add	r3, r1
 8003a2a:	3326      	adds	r3, #38	@ 0x26
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00a      	beq.n	8003a48 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	3326      	adds	r3, #38	@ 0x26
 8003a42:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d110      	bne.n	8003a6a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	78fa      	ldrb	r2, [r7, #3]
 8003a4e:	4611      	mov	r1, r2
 8003a50:	4618      	mov	r0, r3
 8003a52:	f005 fc30 	bl	80092b6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003a56:	78fb      	ldrb	r3, [r7, #3]
 8003a58:	015a      	lsls	r2, r3, #5
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a62:	461a      	mov	r2, r3
 8003a64:	2310      	movs	r3, #16
 8003a66:	6093      	str	r3, [r2, #8]
 8003a68:	e03d      	b.n	8003ae6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003a6a:	78fa      	ldrb	r2, [r7, #3]
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	1a9b      	subs	r3, r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	440b      	add	r3, r1
 8003a78:	3326      	adds	r3, #38	@ 0x26
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	2b03      	cmp	r3, #3
 8003a7e:	d00a      	beq.n	8003a96 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003a80:	78fa      	ldrb	r2, [r7, #3]
 8003a82:	6879      	ldr	r1, [r7, #4]
 8003a84:	4613      	mov	r3, r2
 8003a86:	011b      	lsls	r3, r3, #4
 8003a88:	1a9b      	subs	r3, r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	440b      	add	r3, r1
 8003a8e:	3326      	adds	r3, #38	@ 0x26
 8003a90:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d127      	bne.n	8003ae6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003a96:	78fb      	ldrb	r3, [r7, #3]
 8003a98:	015a      	lsls	r2, r3, #5
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	78fa      	ldrb	r2, [r7, #3]
 8003aa6:	0151      	lsls	r1, r2, #5
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	440a      	add	r2, r1
 8003aac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ab0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003ab4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003ab6:	78fa      	ldrb	r2, [r7, #3]
 8003ab8:	6879      	ldr	r1, [r7, #4]
 8003aba:	4613      	mov	r3, r2
 8003abc:	011b      	lsls	r3, r3, #4
 8003abe:	1a9b      	subs	r3, r3, r2
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	440b      	add	r3, r1
 8003ac4:	334c      	adds	r3, #76	@ 0x4c
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003aca:	78fa      	ldrb	r2, [r7, #3]
 8003acc:	6879      	ldr	r1, [r7, #4]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	011b      	lsls	r3, r3, #4
 8003ad2:	1a9b      	subs	r3, r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	440b      	add	r3, r1
 8003ad8:	334c      	adds	r3, #76	@ 0x4c
 8003ada:	781a      	ldrb	r2, [r3, #0]
 8003adc:	78fb      	ldrb	r3, [r7, #3]
 8003ade:	4619      	mov	r1, r3
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f00c ffc1 	bl	8010a68 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	799b      	ldrb	r3, [r3, #6]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d13b      	bne.n	8003b66 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003aee:	78fa      	ldrb	r2, [r7, #3]
 8003af0:	6879      	ldr	r1, [r7, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	1a9b      	subs	r3, r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	440b      	add	r3, r1
 8003afc:	3338      	adds	r3, #56	@ 0x38
 8003afe:	6819      	ldr	r1, [r3, #0]
 8003b00:	78fa      	ldrb	r2, [r7, #3]
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	4613      	mov	r3, r2
 8003b06:	011b      	lsls	r3, r3, #4
 8003b08:	1a9b      	subs	r3, r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4403      	add	r3, r0
 8003b0e:	3328      	adds	r3, #40	@ 0x28
 8003b10:	881b      	ldrh	r3, [r3, #0]
 8003b12:	440b      	add	r3, r1
 8003b14:	1e59      	subs	r1, r3, #1
 8003b16:	78fa      	ldrb	r2, [r7, #3]
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	1a9b      	subs	r3, r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	4403      	add	r3, r0
 8003b24:	3328      	adds	r3, #40	@ 0x28
 8003b26:	881b      	ldrh	r3, [r3, #0]
 8003b28:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f000 8470 	beq.w	8004416 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003b36:	78fa      	ldrb	r2, [r7, #3]
 8003b38:	6879      	ldr	r1, [r7, #4]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	011b      	lsls	r3, r3, #4
 8003b3e:	1a9b      	subs	r3, r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	440b      	add	r3, r1
 8003b44:	333c      	adds	r3, #60	@ 0x3c
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	78fa      	ldrb	r2, [r7, #3]
 8003b4a:	f083 0301 	eor.w	r3, r3, #1
 8003b4e:	b2d8      	uxtb	r0, r3
 8003b50:	6879      	ldr	r1, [r7, #4]
 8003b52:	4613      	mov	r3, r2
 8003b54:	011b      	lsls	r3, r3, #4
 8003b56:	1a9b      	subs	r3, r3, r2
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	440b      	add	r3, r1
 8003b5c:	333c      	adds	r3, #60	@ 0x3c
 8003b5e:	4602      	mov	r2, r0
 8003b60:	701a      	strb	r2, [r3, #0]
 8003b62:	f000 bc58 	b.w	8004416 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003b66:	78fa      	ldrb	r2, [r7, #3]
 8003b68:	6879      	ldr	r1, [r7, #4]
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	011b      	lsls	r3, r3, #4
 8003b6e:	1a9b      	subs	r3, r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	440b      	add	r3, r1
 8003b74:	333c      	adds	r3, #60	@ 0x3c
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	78fa      	ldrb	r2, [r7, #3]
 8003b7a:	f083 0301 	eor.w	r3, r3, #1
 8003b7e:	b2d8      	uxtb	r0, r3
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	4613      	mov	r3, r2
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	1a9b      	subs	r3, r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	333c      	adds	r3, #60	@ 0x3c
 8003b8e:	4602      	mov	r2, r0
 8003b90:	701a      	strb	r2, [r3, #0]
 8003b92:	f000 bc40 	b.w	8004416 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	4611      	mov	r1, r2
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f004 fddf 	bl	8008762 <USB_ReadChInterrupts>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	f003 0320 	and.w	r3, r3, #32
 8003baa:	2b20      	cmp	r3, #32
 8003bac:	d131      	bne.n	8003c12 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003bae:	78fb      	ldrb	r3, [r7, #3]
 8003bb0:	015a      	lsls	r2, r3, #5
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bba:	461a      	mov	r2, r3
 8003bbc:	2320      	movs	r3, #32
 8003bbe:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003bc0:	78fa      	ldrb	r2, [r7, #3]
 8003bc2:	6879      	ldr	r1, [r7, #4]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	011b      	lsls	r3, r3, #4
 8003bc8:	1a9b      	subs	r3, r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	440b      	add	r3, r1
 8003bce:	331a      	adds	r3, #26
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	f040 841f 	bne.w	8004416 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003bd8:	78fa      	ldrb	r2, [r7, #3]
 8003bda:	6879      	ldr	r1, [r7, #4]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	011b      	lsls	r3, r3, #4
 8003be0:	1a9b      	subs	r3, r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	440b      	add	r3, r1
 8003be6:	331b      	adds	r3, #27
 8003be8:	2201      	movs	r2, #1
 8003bea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003bec:	78fa      	ldrb	r2, [r7, #3]
 8003bee:	6879      	ldr	r1, [r7, #4]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	1a9b      	subs	r3, r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	440b      	add	r3, r1
 8003bfa:	334d      	adds	r3, #77	@ 0x4d
 8003bfc:	2203      	movs	r2, #3
 8003bfe:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	78fa      	ldrb	r2, [r7, #3]
 8003c06:	4611      	mov	r1, r2
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f005 fb54 	bl	80092b6 <USB_HC_Halt>
 8003c0e:	f000 bc02 	b.w	8004416 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	78fa      	ldrb	r2, [r7, #3]
 8003c18:	4611      	mov	r1, r2
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f004 fda1 	bl	8008762 <USB_ReadChInterrupts>
 8003c20:	4603      	mov	r3, r0
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	f040 8305 	bne.w	8004236 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003c2c:	78fb      	ldrb	r3, [r7, #3]
 8003c2e:	015a      	lsls	r2, r3, #5
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	4413      	add	r3, r2
 8003c34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c38:	461a      	mov	r2, r3
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	1a9b      	subs	r3, r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	334d      	adds	r3, #77	@ 0x4d
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d114      	bne.n	8003c7e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c54:	78fa      	ldrb	r2, [r7, #3]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	1a9b      	subs	r3, r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	334d      	adds	r3, #77	@ 0x4d
 8003c64:	2202      	movs	r2, #2
 8003c66:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003c68:	78fa      	ldrb	r2, [r7, #3]
 8003c6a:	6879      	ldr	r1, [r7, #4]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	011b      	lsls	r3, r3, #4
 8003c70:	1a9b      	subs	r3, r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	440b      	add	r3, r1
 8003c76:	334c      	adds	r3, #76	@ 0x4c
 8003c78:	2201      	movs	r2, #1
 8003c7a:	701a      	strb	r2, [r3, #0]
 8003c7c:	e2cc      	b.n	8004218 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003c7e:	78fa      	ldrb	r2, [r7, #3]
 8003c80:	6879      	ldr	r1, [r7, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	011b      	lsls	r3, r3, #4
 8003c86:	1a9b      	subs	r3, r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	440b      	add	r3, r1
 8003c8c:	334d      	adds	r3, #77	@ 0x4d
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	2b06      	cmp	r3, #6
 8003c92:	d114      	bne.n	8003cbe <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c94:	78fa      	ldrb	r2, [r7, #3]
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	334d      	adds	r3, #77	@ 0x4d
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003ca8:	78fa      	ldrb	r2, [r7, #3]
 8003caa:	6879      	ldr	r1, [r7, #4]
 8003cac:	4613      	mov	r3, r2
 8003cae:	011b      	lsls	r3, r3, #4
 8003cb0:	1a9b      	subs	r3, r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	334c      	adds	r3, #76	@ 0x4c
 8003cb8:	2205      	movs	r2, #5
 8003cba:	701a      	strb	r2, [r3, #0]
 8003cbc:	e2ac      	b.n	8004218 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003cbe:	78fa      	ldrb	r2, [r7, #3]
 8003cc0:	6879      	ldr	r1, [r7, #4]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	011b      	lsls	r3, r3, #4
 8003cc6:	1a9b      	subs	r3, r3, r2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	440b      	add	r3, r1
 8003ccc:	334d      	adds	r3, #77	@ 0x4d
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	2b07      	cmp	r3, #7
 8003cd2:	d00b      	beq.n	8003cec <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003cd4:	78fa      	ldrb	r2, [r7, #3]
 8003cd6:	6879      	ldr	r1, [r7, #4]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	1a9b      	subs	r3, r3, r2
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	440b      	add	r3, r1
 8003ce2:	334d      	adds	r3, #77	@ 0x4d
 8003ce4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003ce6:	2b09      	cmp	r3, #9
 8003ce8:	f040 80a6 	bne.w	8003e38 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003cec:	78fa      	ldrb	r2, [r7, #3]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	1a9b      	subs	r3, r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	334d      	adds	r3, #77	@ 0x4d
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003d00:	78fa      	ldrb	r2, [r7, #3]
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	4613      	mov	r3, r2
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	1a9b      	subs	r3, r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	3344      	adds	r3, #68	@ 0x44
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	1c59      	adds	r1, r3, #1
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	4613      	mov	r3, r2
 8003d18:	011b      	lsls	r3, r3, #4
 8003d1a:	1a9b      	subs	r3, r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	4403      	add	r3, r0
 8003d20:	3344      	adds	r3, #68	@ 0x44
 8003d22:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d24:	78fa      	ldrb	r2, [r7, #3]
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	011b      	lsls	r3, r3, #4
 8003d2c:	1a9b      	subs	r3, r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	440b      	add	r3, r1
 8003d32:	3344      	adds	r3, #68	@ 0x44
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d943      	bls.n	8003dc2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003d3a:	78fa      	ldrb	r2, [r7, #3]
 8003d3c:	6879      	ldr	r1, [r7, #4]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	011b      	lsls	r3, r3, #4
 8003d42:	1a9b      	subs	r3, r3, r2
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	440b      	add	r3, r1
 8003d48:	3344      	adds	r3, #68	@ 0x44
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003d4e:	78fa      	ldrb	r2, [r7, #3]
 8003d50:	6879      	ldr	r1, [r7, #4]
 8003d52:	4613      	mov	r3, r2
 8003d54:	011b      	lsls	r3, r3, #4
 8003d56:	1a9b      	subs	r3, r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	331a      	adds	r3, #26
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d123      	bne.n	8003dac <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003d64:	78fa      	ldrb	r2, [r7, #3]
 8003d66:	6879      	ldr	r1, [r7, #4]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	011b      	lsls	r3, r3, #4
 8003d6c:	1a9b      	subs	r3, r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	440b      	add	r3, r1
 8003d72:	331b      	adds	r3, #27
 8003d74:	2200      	movs	r2, #0
 8003d76:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003d78:	78fa      	ldrb	r2, [r7, #3]
 8003d7a:	6879      	ldr	r1, [r7, #4]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	1a9b      	subs	r3, r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	331c      	adds	r3, #28
 8003d88:	2200      	movs	r2, #0
 8003d8a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d8c:	78fb      	ldrb	r3, [r7, #3]
 8003d8e:	015a      	lsls	r2, r3, #5
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	4413      	add	r3, r2
 8003d94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	78fa      	ldrb	r2, [r7, #3]
 8003d9c:	0151      	lsls	r1, r2, #5
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	440a      	add	r2, r1
 8003da2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003da6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003daa:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003dac:	78fa      	ldrb	r2, [r7, #3]
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	4613      	mov	r3, r2
 8003db2:	011b      	lsls	r3, r3, #4
 8003db4:	1a9b      	subs	r3, r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	334c      	adds	r3, #76	@ 0x4c
 8003dbc:	2204      	movs	r2, #4
 8003dbe:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003dc0:	e229      	b.n	8004216 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dc2:	78fa      	ldrb	r2, [r7, #3]
 8003dc4:	6879      	ldr	r1, [r7, #4]
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	011b      	lsls	r3, r3, #4
 8003dca:	1a9b      	subs	r3, r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	440b      	add	r3, r1
 8003dd0:	334c      	adds	r3, #76	@ 0x4c
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003dd6:	78fa      	ldrb	r2, [r7, #3]
 8003dd8:	6879      	ldr	r1, [r7, #4]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	011b      	lsls	r3, r3, #4
 8003dde:	1a9b      	subs	r3, r3, r2
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	440b      	add	r3, r1
 8003de4:	3326      	adds	r3, #38	@ 0x26
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00b      	beq.n	8003e04 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003dec:	78fa      	ldrb	r2, [r7, #3]
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	4613      	mov	r3, r2
 8003df2:	011b      	lsls	r3, r3, #4
 8003df4:	1a9b      	subs	r3, r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	440b      	add	r3, r1
 8003dfa:	3326      	adds	r3, #38	@ 0x26
 8003dfc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	f040 8209 	bne.w	8004216 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e04:	78fb      	ldrb	r3, [r7, #3]
 8003e06:	015a      	lsls	r2, r3, #5
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003e1a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e22:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e24:	78fb      	ldrb	r3, [r7, #3]
 8003e26:	015a      	lsls	r2, r3, #5
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e30:	461a      	mov	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e36:	e1ee      	b.n	8004216 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003e38:	78fa      	ldrb	r2, [r7, #3]
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	011b      	lsls	r3, r3, #4
 8003e40:	1a9b      	subs	r3, r3, r2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	440b      	add	r3, r1
 8003e46:	334d      	adds	r3, #77	@ 0x4d
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	2b05      	cmp	r3, #5
 8003e4c:	f040 80c8 	bne.w	8003fe0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e50:	78fa      	ldrb	r2, [r7, #3]
 8003e52:	6879      	ldr	r1, [r7, #4]
 8003e54:	4613      	mov	r3, r2
 8003e56:	011b      	lsls	r3, r3, #4
 8003e58:	1a9b      	subs	r3, r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	440b      	add	r3, r1
 8003e5e:	334d      	adds	r3, #77	@ 0x4d
 8003e60:	2202      	movs	r2, #2
 8003e62:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003e64:	78fa      	ldrb	r2, [r7, #3]
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	011b      	lsls	r3, r3, #4
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	331b      	adds	r3, #27
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	f040 81ce 	bne.w	8004218 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003e7c:	78fa      	ldrb	r2, [r7, #3]
 8003e7e:	6879      	ldr	r1, [r7, #4]
 8003e80:	4613      	mov	r3, r2
 8003e82:	011b      	lsls	r3, r3, #4
 8003e84:	1a9b      	subs	r3, r3, r2
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	440b      	add	r3, r1
 8003e8a:	3326      	adds	r3, #38	@ 0x26
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	2b03      	cmp	r3, #3
 8003e90:	d16b      	bne.n	8003f6a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003e92:	78fa      	ldrb	r2, [r7, #3]
 8003e94:	6879      	ldr	r1, [r7, #4]
 8003e96:	4613      	mov	r3, r2
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	1a9b      	subs	r3, r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	3348      	adds	r3, #72	@ 0x48
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	1c59      	adds	r1, r3, #1
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	011b      	lsls	r3, r3, #4
 8003eac:	1a9b      	subs	r3, r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	4403      	add	r3, r0
 8003eb2:	3348      	adds	r3, #72	@ 0x48
 8003eb4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003eb6:	78fa      	ldrb	r2, [r7, #3]
 8003eb8:	6879      	ldr	r1, [r7, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	3348      	adds	r3, #72	@ 0x48
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d943      	bls.n	8003f54 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003ecc:	78fa      	ldrb	r2, [r7, #3]
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	1a9b      	subs	r3, r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	440b      	add	r3, r1
 8003eda:	3348      	adds	r3, #72	@ 0x48
 8003edc:	2200      	movs	r2, #0
 8003ede:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003ee0:	78fa      	ldrb	r2, [r7, #3]
 8003ee2:	6879      	ldr	r1, [r7, #4]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	011b      	lsls	r3, r3, #4
 8003ee8:	1a9b      	subs	r3, r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	440b      	add	r3, r1
 8003eee:	331b      	adds	r3, #27
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003ef4:	78fa      	ldrb	r2, [r7, #3]
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	1a9b      	subs	r3, r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	440b      	add	r3, r1
 8003f02:	3344      	adds	r3, #68	@ 0x44
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d809      	bhi.n	8003f1e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003f0a:	78fa      	ldrb	r2, [r7, #3]
 8003f0c:	6879      	ldr	r1, [r7, #4]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	011b      	lsls	r3, r3, #4
 8003f12:	1a9b      	subs	r3, r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	440b      	add	r3, r1
 8003f18:	331c      	adds	r3, #28
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f1e:	78fb      	ldrb	r3, [r7, #3]
 8003f20:	015a      	lsls	r2, r3, #5
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	4413      	add	r3, r2
 8003f26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	0151      	lsls	r1, r2, #5
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	440a      	add	r2, r1
 8003f34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f3c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f3e:	78fa      	ldrb	r2, [r7, #3]
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	4613      	mov	r3, r2
 8003f44:	011b      	lsls	r3, r3, #4
 8003f46:	1a9b      	subs	r3, r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	440b      	add	r3, r1
 8003f4c:	334c      	adds	r3, #76	@ 0x4c
 8003f4e:	2204      	movs	r2, #4
 8003f50:	701a      	strb	r2, [r3, #0]
 8003f52:	e014      	b.n	8003f7e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f54:	78fa      	ldrb	r2, [r7, #3]
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	011b      	lsls	r3, r3, #4
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	334c      	adds	r3, #76	@ 0x4c
 8003f64:	2202      	movs	r2, #2
 8003f66:	701a      	strb	r2, [r3, #0]
 8003f68:	e009      	b.n	8003f7e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f6a:	78fa      	ldrb	r2, [r7, #3]
 8003f6c:	6879      	ldr	r1, [r7, #4]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	1a9b      	subs	r3, r3, r2
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	440b      	add	r3, r1
 8003f78:	334c      	adds	r3, #76	@ 0x4c
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f7e:	78fa      	ldrb	r2, [r7, #3]
 8003f80:	6879      	ldr	r1, [r7, #4]
 8003f82:	4613      	mov	r3, r2
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	1a9b      	subs	r3, r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	3326      	adds	r3, #38	@ 0x26
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00b      	beq.n	8003fac <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003f94:	78fa      	ldrb	r2, [r7, #3]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	1a9b      	subs	r3, r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	3326      	adds	r3, #38	@ 0x26
 8003fa4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	f040 8136 	bne.w	8004218 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003fac:	78fb      	ldrb	r3, [r7, #3]
 8003fae:	015a      	lsls	r2, r3, #5
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	4413      	add	r3, r2
 8003fb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003fc2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003fca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003fcc:	78fb      	ldrb	r3, [r7, #3]
 8003fce:	015a      	lsls	r2, r3, #5
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fd8:	461a      	mov	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	e11b      	b.n	8004218 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003fe0:	78fa      	ldrb	r2, [r7, #3]
 8003fe2:	6879      	ldr	r1, [r7, #4]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	1a9b      	subs	r3, r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	440b      	add	r3, r1
 8003fee:	334d      	adds	r3, #77	@ 0x4d
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	f040 8081 	bne.w	80040fa <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ff8:	78fa      	ldrb	r2, [r7, #3]
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	011b      	lsls	r3, r3, #4
 8004000:	1a9b      	subs	r3, r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	440b      	add	r3, r1
 8004006:	334d      	adds	r3, #77	@ 0x4d
 8004008:	2202      	movs	r2, #2
 800400a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800400c:	78fa      	ldrb	r2, [r7, #3]
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	4613      	mov	r3, r2
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	331b      	adds	r3, #27
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	2b01      	cmp	r3, #1
 8004020:	f040 80fa 	bne.w	8004218 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004024:	78fa      	ldrb	r2, [r7, #3]
 8004026:	6879      	ldr	r1, [r7, #4]
 8004028:	4613      	mov	r3, r2
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	1a9b      	subs	r3, r3, r2
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	440b      	add	r3, r1
 8004032:	334c      	adds	r3, #76	@ 0x4c
 8004034:	2202      	movs	r2, #2
 8004036:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004038:	78fb      	ldrb	r3, [r7, #3]
 800403a:	015a      	lsls	r2, r3, #5
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	4413      	add	r3, r2
 8004040:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	78fa      	ldrb	r2, [r7, #3]
 8004048:	0151      	lsls	r1, r2, #5
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	440a      	add	r2, r1
 800404e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004052:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004056:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004058:	78fb      	ldrb	r3, [r7, #3]
 800405a:	015a      	lsls	r2, r3, #5
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	4413      	add	r3, r2
 8004060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	78fa      	ldrb	r2, [r7, #3]
 8004068:	0151      	lsls	r1, r2, #5
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	440a      	add	r2, r1
 800406e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004072:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004076:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004078:	78fb      	ldrb	r3, [r7, #3]
 800407a:	015a      	lsls	r2, r3, #5
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	4413      	add	r3, r2
 8004080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	78fa      	ldrb	r2, [r7, #3]
 8004088:	0151      	lsls	r1, r2, #5
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	440a      	add	r2, r1
 800408e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004092:	f023 0320 	bic.w	r3, r3, #32
 8004096:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004098:	78fa      	ldrb	r2, [r7, #3]
 800409a:	6879      	ldr	r1, [r7, #4]
 800409c:	4613      	mov	r3, r2
 800409e:	011b      	lsls	r3, r3, #4
 80040a0:	1a9b      	subs	r3, r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	440b      	add	r3, r1
 80040a6:	3326      	adds	r3, #38	@ 0x26
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00b      	beq.n	80040c6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80040ae:	78fa      	ldrb	r2, [r7, #3]
 80040b0:	6879      	ldr	r1, [r7, #4]
 80040b2:	4613      	mov	r3, r2
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	1a9b      	subs	r3, r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	440b      	add	r3, r1
 80040bc:	3326      	adds	r3, #38	@ 0x26
 80040be:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	f040 80a9 	bne.w	8004218 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80040c6:	78fb      	ldrb	r3, [r7, #3]
 80040c8:	015a      	lsls	r2, r3, #5
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	4413      	add	r3, r2
 80040ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80040dc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80040e4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80040e6:	78fb      	ldrb	r3, [r7, #3]
 80040e8:	015a      	lsls	r2, r3, #5
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	4413      	add	r3, r2
 80040ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040f2:	461a      	mov	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6013      	str	r3, [r2, #0]
 80040f8:	e08e      	b.n	8004218 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80040fa:	78fa      	ldrb	r2, [r7, #3]
 80040fc:	6879      	ldr	r1, [r7, #4]
 80040fe:	4613      	mov	r3, r2
 8004100:	011b      	lsls	r3, r3, #4
 8004102:	1a9b      	subs	r3, r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	440b      	add	r3, r1
 8004108:	334d      	adds	r3, #77	@ 0x4d
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	2b04      	cmp	r3, #4
 800410e:	d143      	bne.n	8004198 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004110:	78fa      	ldrb	r2, [r7, #3]
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	4613      	mov	r3, r2
 8004116:	011b      	lsls	r3, r3, #4
 8004118:	1a9b      	subs	r3, r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	440b      	add	r3, r1
 800411e:	334d      	adds	r3, #77	@ 0x4d
 8004120:	2202      	movs	r2, #2
 8004122:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004124:	78fa      	ldrb	r2, [r7, #3]
 8004126:	6879      	ldr	r1, [r7, #4]
 8004128:	4613      	mov	r3, r2
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	1a9b      	subs	r3, r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	440b      	add	r3, r1
 8004132:	334c      	adds	r3, #76	@ 0x4c
 8004134:	2202      	movs	r2, #2
 8004136:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004138:	78fa      	ldrb	r2, [r7, #3]
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	4613      	mov	r3, r2
 800413e:	011b      	lsls	r3, r3, #4
 8004140:	1a9b      	subs	r3, r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	3326      	adds	r3, #38	@ 0x26
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00a      	beq.n	8004164 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800414e:	78fa      	ldrb	r2, [r7, #3]
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	4613      	mov	r3, r2
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	1a9b      	subs	r3, r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	440b      	add	r3, r1
 800415c:	3326      	adds	r3, #38	@ 0x26
 800415e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004160:	2b02      	cmp	r3, #2
 8004162:	d159      	bne.n	8004218 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004164:	78fb      	ldrb	r3, [r7, #3]
 8004166:	015a      	lsls	r2, r3, #5
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	4413      	add	r3, r2
 800416c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800417a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004182:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004184:	78fb      	ldrb	r3, [r7, #3]
 8004186:	015a      	lsls	r2, r3, #5
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	4413      	add	r3, r2
 800418c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004190:	461a      	mov	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6013      	str	r3, [r2, #0]
 8004196:	e03f      	b.n	8004218 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004198:	78fa      	ldrb	r2, [r7, #3]
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	4613      	mov	r3, r2
 800419e:	011b      	lsls	r3, r3, #4
 80041a0:	1a9b      	subs	r3, r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	440b      	add	r3, r1
 80041a6:	334d      	adds	r3, #77	@ 0x4d
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	2b08      	cmp	r3, #8
 80041ac:	d126      	bne.n	80041fc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80041ae:	78fa      	ldrb	r2, [r7, #3]
 80041b0:	6879      	ldr	r1, [r7, #4]
 80041b2:	4613      	mov	r3, r2
 80041b4:	011b      	lsls	r3, r3, #4
 80041b6:	1a9b      	subs	r3, r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	440b      	add	r3, r1
 80041bc:	334d      	adds	r3, #77	@ 0x4d
 80041be:	2202      	movs	r2, #2
 80041c0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80041c2:	78fa      	ldrb	r2, [r7, #3]
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	4613      	mov	r3, r2
 80041c8:	011b      	lsls	r3, r3, #4
 80041ca:	1a9b      	subs	r3, r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	440b      	add	r3, r1
 80041d0:	3344      	adds	r3, #68	@ 0x44
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	1c59      	adds	r1, r3, #1
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	4613      	mov	r3, r2
 80041da:	011b      	lsls	r3, r3, #4
 80041dc:	1a9b      	subs	r3, r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4403      	add	r3, r0
 80041e2:	3344      	adds	r3, #68	@ 0x44
 80041e4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80041e6:	78fa      	ldrb	r2, [r7, #3]
 80041e8:	6879      	ldr	r1, [r7, #4]
 80041ea:	4613      	mov	r3, r2
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	1a9b      	subs	r3, r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	440b      	add	r3, r1
 80041f4:	334c      	adds	r3, #76	@ 0x4c
 80041f6:	2204      	movs	r2, #4
 80041f8:	701a      	strb	r2, [r3, #0]
 80041fa:	e00d      	b.n	8004218 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80041fc:	78fa      	ldrb	r2, [r7, #3]
 80041fe:	6879      	ldr	r1, [r7, #4]
 8004200:	4613      	mov	r3, r2
 8004202:	011b      	lsls	r3, r3, #4
 8004204:	1a9b      	subs	r3, r3, r2
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	440b      	add	r3, r1
 800420a:	334d      	adds	r3, #77	@ 0x4d
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	2b02      	cmp	r3, #2
 8004210:	f000 8100 	beq.w	8004414 <HCD_HC_IN_IRQHandler+0xcca>
 8004214:	e000      	b.n	8004218 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004216:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004218:	78fa      	ldrb	r2, [r7, #3]
 800421a:	6879      	ldr	r1, [r7, #4]
 800421c:	4613      	mov	r3, r2
 800421e:	011b      	lsls	r3, r3, #4
 8004220:	1a9b      	subs	r3, r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	440b      	add	r3, r1
 8004226:	334c      	adds	r3, #76	@ 0x4c
 8004228:	781a      	ldrb	r2, [r3, #0]
 800422a:	78fb      	ldrb	r3, [r7, #3]
 800422c:	4619      	mov	r1, r3
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f00c fc1a 	bl	8010a68 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004234:	e0ef      	b.n	8004416 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	78fa      	ldrb	r2, [r7, #3]
 800423c:	4611      	mov	r1, r2
 800423e:	4618      	mov	r0, r3
 8004240:	f004 fa8f 	bl	8008762 <USB_ReadChInterrupts>
 8004244:	4603      	mov	r3, r0
 8004246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800424a:	2b40      	cmp	r3, #64	@ 0x40
 800424c:	d12f      	bne.n	80042ae <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800424e:	78fb      	ldrb	r3, [r7, #3]
 8004250:	015a      	lsls	r2, r3, #5
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	4413      	add	r3, r2
 8004256:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800425a:	461a      	mov	r2, r3
 800425c:	2340      	movs	r3, #64	@ 0x40
 800425e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004260:	78fa      	ldrb	r2, [r7, #3]
 8004262:	6879      	ldr	r1, [r7, #4]
 8004264:	4613      	mov	r3, r2
 8004266:	011b      	lsls	r3, r3, #4
 8004268:	1a9b      	subs	r3, r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	440b      	add	r3, r1
 800426e:	334d      	adds	r3, #77	@ 0x4d
 8004270:	2205      	movs	r2, #5
 8004272:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004274:	78fa      	ldrb	r2, [r7, #3]
 8004276:	6879      	ldr	r1, [r7, #4]
 8004278:	4613      	mov	r3, r2
 800427a:	011b      	lsls	r3, r3, #4
 800427c:	1a9b      	subs	r3, r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	440b      	add	r3, r1
 8004282:	331a      	adds	r3, #26
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d109      	bne.n	800429e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800428a:	78fa      	ldrb	r2, [r7, #3]
 800428c:	6879      	ldr	r1, [r7, #4]
 800428e:	4613      	mov	r3, r2
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	1a9b      	subs	r3, r3, r2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	440b      	add	r3, r1
 8004298:	3344      	adds	r3, #68	@ 0x44
 800429a:	2200      	movs	r2, #0
 800429c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	78fa      	ldrb	r2, [r7, #3]
 80042a4:	4611      	mov	r1, r2
 80042a6:	4618      	mov	r0, r3
 80042a8:	f005 f805 	bl	80092b6 <USB_HC_Halt>
 80042ac:	e0b3      	b.n	8004416 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	78fa      	ldrb	r2, [r7, #3]
 80042b4:	4611      	mov	r1, r2
 80042b6:	4618      	mov	r0, r3
 80042b8:	f004 fa53 	bl	8008762 <USB_ReadChInterrupts>
 80042bc:	4603      	mov	r3, r0
 80042be:	f003 0310 	and.w	r3, r3, #16
 80042c2:	2b10      	cmp	r3, #16
 80042c4:	f040 80a7 	bne.w	8004416 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80042c8:	78fa      	ldrb	r2, [r7, #3]
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	4613      	mov	r3, r2
 80042ce:	011b      	lsls	r3, r3, #4
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	3326      	adds	r3, #38	@ 0x26
 80042d8:	781b      	ldrb	r3, [r3, #0]
 80042da:	2b03      	cmp	r3, #3
 80042dc:	d11b      	bne.n	8004316 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80042de:	78fa      	ldrb	r2, [r7, #3]
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	1a9b      	subs	r3, r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	440b      	add	r3, r1
 80042ec:	3344      	adds	r3, #68	@ 0x44
 80042ee:	2200      	movs	r2, #0
 80042f0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80042f2:	78fa      	ldrb	r2, [r7, #3]
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	4613      	mov	r3, r2
 80042f8:	011b      	lsls	r3, r3, #4
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	440b      	add	r3, r1
 8004300:	334d      	adds	r3, #77	@ 0x4d
 8004302:	2204      	movs	r2, #4
 8004304:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	78fa      	ldrb	r2, [r7, #3]
 800430c:	4611      	mov	r1, r2
 800430e:	4618      	mov	r0, r3
 8004310:	f004 ffd1 	bl	80092b6 <USB_HC_Halt>
 8004314:	e03f      	b.n	8004396 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004316:	78fa      	ldrb	r2, [r7, #3]
 8004318:	6879      	ldr	r1, [r7, #4]
 800431a:	4613      	mov	r3, r2
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	1a9b      	subs	r3, r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	440b      	add	r3, r1
 8004324:	3326      	adds	r3, #38	@ 0x26
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00a      	beq.n	8004342 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800432c:	78fa      	ldrb	r2, [r7, #3]
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	4613      	mov	r3, r2
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	3326      	adds	r3, #38	@ 0x26
 800433c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800433e:	2b02      	cmp	r3, #2
 8004340:	d129      	bne.n	8004396 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004342:	78fa      	ldrb	r2, [r7, #3]
 8004344:	6879      	ldr	r1, [r7, #4]
 8004346:	4613      	mov	r3, r2
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	1a9b      	subs	r3, r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	440b      	add	r3, r1
 8004350:	3344      	adds	r3, #68	@ 0x44
 8004352:	2200      	movs	r2, #0
 8004354:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	799b      	ldrb	r3, [r3, #6]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00a      	beq.n	8004374 <HCD_HC_IN_IRQHandler+0xc2a>
 800435e:	78fa      	ldrb	r2, [r7, #3]
 8004360:	6879      	ldr	r1, [r7, #4]
 8004362:	4613      	mov	r3, r2
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	1a9b      	subs	r3, r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	440b      	add	r3, r1
 800436c:	331b      	adds	r3, #27
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d110      	bne.n	8004396 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004374:	78fa      	ldrb	r2, [r7, #3]
 8004376:	6879      	ldr	r1, [r7, #4]
 8004378:	4613      	mov	r3, r2
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	1a9b      	subs	r3, r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	440b      	add	r3, r1
 8004382:	334d      	adds	r3, #77	@ 0x4d
 8004384:	2204      	movs	r2, #4
 8004386:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	78fa      	ldrb	r2, [r7, #3]
 800438e:	4611      	mov	r1, r2
 8004390:	4618      	mov	r0, r3
 8004392:	f004 ff90 	bl	80092b6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	4613      	mov	r3, r2
 800439c:	011b      	lsls	r3, r3, #4
 800439e:	1a9b      	subs	r3, r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	440b      	add	r3, r1
 80043a4:	331b      	adds	r3, #27
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d129      	bne.n	8004400 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80043ac:	78fa      	ldrb	r2, [r7, #3]
 80043ae:	6879      	ldr	r1, [r7, #4]
 80043b0:	4613      	mov	r3, r2
 80043b2:	011b      	lsls	r3, r3, #4
 80043b4:	1a9b      	subs	r3, r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	440b      	add	r3, r1
 80043ba:	331b      	adds	r3, #27
 80043bc:	2200      	movs	r2, #0
 80043be:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80043c0:	78fb      	ldrb	r3, [r7, #3]
 80043c2:	015a      	lsls	r2, r3, #5
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	4413      	add	r3, r2
 80043c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	78fa      	ldrb	r2, [r7, #3]
 80043d0:	0151      	lsls	r1, r2, #5
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	440a      	add	r2, r1
 80043d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80043da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043de:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80043e0:	78fb      	ldrb	r3, [r7, #3]
 80043e2:	015a      	lsls	r2, r3, #5
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	4413      	add	r3, r2
 80043e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	78fa      	ldrb	r2, [r7, #3]
 80043f0:	0151      	lsls	r1, r2, #5
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	440a      	add	r2, r1
 80043f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80043fa:	f043 0320 	orr.w	r3, r3, #32
 80043fe:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004400:	78fb      	ldrb	r3, [r7, #3]
 8004402:	015a      	lsls	r2, r3, #5
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	4413      	add	r3, r2
 8004408:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800440c:	461a      	mov	r2, r3
 800440e:	2310      	movs	r3, #16
 8004410:	6093      	str	r3, [r2, #8]
 8004412:	e000      	b.n	8004416 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004414:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004416:	3718      	adds	r7, #24
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	460b      	mov	r3, r1
 8004426:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	78fa      	ldrb	r2, [r7, #3]
 8004438:	4611      	mov	r1, r2
 800443a:	4618      	mov	r0, r3
 800443c:	f004 f991 	bl	8008762 <USB_ReadChInterrupts>
 8004440:	4603      	mov	r3, r0
 8004442:	f003 0304 	and.w	r3, r3, #4
 8004446:	2b04      	cmp	r3, #4
 8004448:	d11b      	bne.n	8004482 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800444a:	78fb      	ldrb	r3, [r7, #3]
 800444c:	015a      	lsls	r2, r3, #5
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	4413      	add	r3, r2
 8004452:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004456:	461a      	mov	r2, r3
 8004458:	2304      	movs	r3, #4
 800445a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800445c:	78fa      	ldrb	r2, [r7, #3]
 800445e:	6879      	ldr	r1, [r7, #4]
 8004460:	4613      	mov	r3, r2
 8004462:	011b      	lsls	r3, r3, #4
 8004464:	1a9b      	subs	r3, r3, r2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	440b      	add	r3, r1
 800446a:	334d      	adds	r3, #77	@ 0x4d
 800446c:	2207      	movs	r2, #7
 800446e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	78fa      	ldrb	r2, [r7, #3]
 8004476:	4611      	mov	r1, r2
 8004478:	4618      	mov	r0, r3
 800447a:	f004 ff1c 	bl	80092b6 <USB_HC_Halt>
 800447e:	f000 bc89 	b.w	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	78fa      	ldrb	r2, [r7, #3]
 8004488:	4611      	mov	r1, r2
 800448a:	4618      	mov	r0, r3
 800448c:	f004 f969 	bl	8008762 <USB_ReadChInterrupts>
 8004490:	4603      	mov	r3, r0
 8004492:	f003 0320 	and.w	r3, r3, #32
 8004496:	2b20      	cmp	r3, #32
 8004498:	f040 8082 	bne.w	80045a0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800449c:	78fb      	ldrb	r3, [r7, #3]
 800449e:	015a      	lsls	r2, r3, #5
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	4413      	add	r3, r2
 80044a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044a8:	461a      	mov	r2, r3
 80044aa:	2320      	movs	r3, #32
 80044ac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80044ae:	78fa      	ldrb	r2, [r7, #3]
 80044b0:	6879      	ldr	r1, [r7, #4]
 80044b2:	4613      	mov	r3, r2
 80044b4:	011b      	lsls	r3, r3, #4
 80044b6:	1a9b      	subs	r3, r3, r2
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	440b      	add	r3, r1
 80044bc:	3319      	adds	r3, #25
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d124      	bne.n	800450e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80044c4:	78fa      	ldrb	r2, [r7, #3]
 80044c6:	6879      	ldr	r1, [r7, #4]
 80044c8:	4613      	mov	r3, r2
 80044ca:	011b      	lsls	r3, r3, #4
 80044cc:	1a9b      	subs	r3, r3, r2
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	440b      	add	r3, r1
 80044d2:	3319      	adds	r3, #25
 80044d4:	2200      	movs	r2, #0
 80044d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80044d8:	78fa      	ldrb	r2, [r7, #3]
 80044da:	6879      	ldr	r1, [r7, #4]
 80044dc:	4613      	mov	r3, r2
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	1a9b      	subs	r3, r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	440b      	add	r3, r1
 80044e6:	334c      	adds	r3, #76	@ 0x4c
 80044e8:	2202      	movs	r2, #2
 80044ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80044ec:	78fa      	ldrb	r2, [r7, #3]
 80044ee:	6879      	ldr	r1, [r7, #4]
 80044f0:	4613      	mov	r3, r2
 80044f2:	011b      	lsls	r3, r3, #4
 80044f4:	1a9b      	subs	r3, r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	440b      	add	r3, r1
 80044fa:	334d      	adds	r3, #77	@ 0x4d
 80044fc:	2203      	movs	r2, #3
 80044fe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	78fa      	ldrb	r2, [r7, #3]
 8004506:	4611      	mov	r1, r2
 8004508:	4618      	mov	r0, r3
 800450a:	f004 fed4 	bl	80092b6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800450e:	78fa      	ldrb	r2, [r7, #3]
 8004510:	6879      	ldr	r1, [r7, #4]
 8004512:	4613      	mov	r3, r2
 8004514:	011b      	lsls	r3, r3, #4
 8004516:	1a9b      	subs	r3, r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	440b      	add	r3, r1
 800451c:	331a      	adds	r3, #26
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	2b01      	cmp	r3, #1
 8004522:	f040 8437 	bne.w	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
 8004526:	78fa      	ldrb	r2, [r7, #3]
 8004528:	6879      	ldr	r1, [r7, #4]
 800452a:	4613      	mov	r3, r2
 800452c:	011b      	lsls	r3, r3, #4
 800452e:	1a9b      	subs	r3, r3, r2
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	440b      	add	r3, r1
 8004534:	331b      	adds	r3, #27
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	f040 842b 	bne.w	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800453e:	78fa      	ldrb	r2, [r7, #3]
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	4613      	mov	r3, r2
 8004544:	011b      	lsls	r3, r3, #4
 8004546:	1a9b      	subs	r3, r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	440b      	add	r3, r1
 800454c:	3326      	adds	r3, #38	@ 0x26
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d009      	beq.n	8004568 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004554:	78fa      	ldrb	r2, [r7, #3]
 8004556:	6879      	ldr	r1, [r7, #4]
 8004558:	4613      	mov	r3, r2
 800455a:	011b      	lsls	r3, r3, #4
 800455c:	1a9b      	subs	r3, r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	440b      	add	r3, r1
 8004562:	331b      	adds	r3, #27
 8004564:	2201      	movs	r2, #1
 8004566:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004568:	78fa      	ldrb	r2, [r7, #3]
 800456a:	6879      	ldr	r1, [r7, #4]
 800456c:	4613      	mov	r3, r2
 800456e:	011b      	lsls	r3, r3, #4
 8004570:	1a9b      	subs	r3, r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	440b      	add	r3, r1
 8004576:	334d      	adds	r3, #77	@ 0x4d
 8004578:	2203      	movs	r2, #3
 800457a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	78fa      	ldrb	r2, [r7, #3]
 8004582:	4611      	mov	r1, r2
 8004584:	4618      	mov	r0, r3
 8004586:	f004 fe96 	bl	80092b6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800458a:	78fa      	ldrb	r2, [r7, #3]
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	4613      	mov	r3, r2
 8004590:	011b      	lsls	r3, r3, #4
 8004592:	1a9b      	subs	r3, r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	440b      	add	r3, r1
 8004598:	3344      	adds	r3, #68	@ 0x44
 800459a:	2200      	movs	r2, #0
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	e3f9      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	78fa      	ldrb	r2, [r7, #3]
 80045a6:	4611      	mov	r1, r2
 80045a8:	4618      	mov	r0, r3
 80045aa:	f004 f8da 	bl	8008762 <USB_ReadChInterrupts>
 80045ae:	4603      	mov	r3, r0
 80045b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045b8:	d111      	bne.n	80045de <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80045ba:	78fb      	ldrb	r3, [r7, #3]
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045c6:	461a      	mov	r2, r3
 80045c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045cc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	78fa      	ldrb	r2, [r7, #3]
 80045d4:	4611      	mov	r1, r2
 80045d6:	4618      	mov	r0, r3
 80045d8:	f004 fe6d 	bl	80092b6 <USB_HC_Halt>
 80045dc:	e3da      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	78fa      	ldrb	r2, [r7, #3]
 80045e4:	4611      	mov	r1, r2
 80045e6:	4618      	mov	r0, r3
 80045e8:	f004 f8bb 	bl	8008762 <USB_ReadChInterrupts>
 80045ec:	4603      	mov	r3, r0
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d168      	bne.n	80046c8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80045f6:	78fa      	ldrb	r2, [r7, #3]
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	4613      	mov	r3, r2
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	1a9b      	subs	r3, r3, r2
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	440b      	add	r3, r1
 8004604:	3344      	adds	r3, #68	@ 0x44
 8004606:	2200      	movs	r2, #0
 8004608:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	78fa      	ldrb	r2, [r7, #3]
 8004610:	4611      	mov	r1, r2
 8004612:	4618      	mov	r0, r3
 8004614:	f004 f8a5 	bl	8008762 <USB_ReadChInterrupts>
 8004618:	4603      	mov	r3, r0
 800461a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800461e:	2b40      	cmp	r3, #64	@ 0x40
 8004620:	d112      	bne.n	8004648 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004622:	78fa      	ldrb	r2, [r7, #3]
 8004624:	6879      	ldr	r1, [r7, #4]
 8004626:	4613      	mov	r3, r2
 8004628:	011b      	lsls	r3, r3, #4
 800462a:	1a9b      	subs	r3, r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	440b      	add	r3, r1
 8004630:	3319      	adds	r3, #25
 8004632:	2201      	movs	r2, #1
 8004634:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004636:	78fb      	ldrb	r3, [r7, #3]
 8004638:	015a      	lsls	r2, r3, #5
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	4413      	add	r3, r2
 800463e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004642:	461a      	mov	r2, r3
 8004644:	2340      	movs	r3, #64	@ 0x40
 8004646:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004648:	78fa      	ldrb	r2, [r7, #3]
 800464a:	6879      	ldr	r1, [r7, #4]
 800464c:	4613      	mov	r3, r2
 800464e:	011b      	lsls	r3, r3, #4
 8004650:	1a9b      	subs	r3, r3, r2
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	440b      	add	r3, r1
 8004656:	331b      	adds	r3, #27
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d019      	beq.n	8004692 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800465e:	78fa      	ldrb	r2, [r7, #3]
 8004660:	6879      	ldr	r1, [r7, #4]
 8004662:	4613      	mov	r3, r2
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	1a9b      	subs	r3, r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	440b      	add	r3, r1
 800466c:	331b      	adds	r3, #27
 800466e:	2200      	movs	r2, #0
 8004670:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4413      	add	r3, r2
 800467a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	78fa      	ldrb	r2, [r7, #3]
 8004682:	0151      	lsls	r1, r2, #5
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	440a      	add	r2, r1
 8004688:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800468c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004690:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004692:	78fb      	ldrb	r3, [r7, #3]
 8004694:	015a      	lsls	r2, r3, #5
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	4413      	add	r3, r2
 800469a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800469e:	461a      	mov	r2, r3
 80046a0:	2301      	movs	r3, #1
 80046a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80046a4:	78fa      	ldrb	r2, [r7, #3]
 80046a6:	6879      	ldr	r1, [r7, #4]
 80046a8:	4613      	mov	r3, r2
 80046aa:	011b      	lsls	r3, r3, #4
 80046ac:	1a9b      	subs	r3, r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	440b      	add	r3, r1
 80046b2:	334d      	adds	r3, #77	@ 0x4d
 80046b4:	2201      	movs	r2, #1
 80046b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	78fa      	ldrb	r2, [r7, #3]
 80046be:	4611      	mov	r1, r2
 80046c0:	4618      	mov	r0, r3
 80046c2:	f004 fdf8 	bl	80092b6 <USB_HC_Halt>
 80046c6:	e365      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	78fa      	ldrb	r2, [r7, #3]
 80046ce:	4611      	mov	r1, r2
 80046d0:	4618      	mov	r0, r3
 80046d2:	f004 f846 	bl	8008762 <USB_ReadChInterrupts>
 80046d6:	4603      	mov	r3, r0
 80046d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046dc:	2b40      	cmp	r3, #64	@ 0x40
 80046de:	d139      	bne.n	8004754 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80046e0:	78fa      	ldrb	r2, [r7, #3]
 80046e2:	6879      	ldr	r1, [r7, #4]
 80046e4:	4613      	mov	r3, r2
 80046e6:	011b      	lsls	r3, r3, #4
 80046e8:	1a9b      	subs	r3, r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	440b      	add	r3, r1
 80046ee:	334d      	adds	r3, #77	@ 0x4d
 80046f0:	2205      	movs	r2, #5
 80046f2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80046f4:	78fa      	ldrb	r2, [r7, #3]
 80046f6:	6879      	ldr	r1, [r7, #4]
 80046f8:	4613      	mov	r3, r2
 80046fa:	011b      	lsls	r3, r3, #4
 80046fc:	1a9b      	subs	r3, r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	440b      	add	r3, r1
 8004702:	331a      	adds	r3, #26
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d109      	bne.n	800471e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800470a:	78fa      	ldrb	r2, [r7, #3]
 800470c:	6879      	ldr	r1, [r7, #4]
 800470e:	4613      	mov	r3, r2
 8004710:	011b      	lsls	r3, r3, #4
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	440b      	add	r3, r1
 8004718:	3319      	adds	r3, #25
 800471a:	2201      	movs	r2, #1
 800471c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800471e:	78fa      	ldrb	r2, [r7, #3]
 8004720:	6879      	ldr	r1, [r7, #4]
 8004722:	4613      	mov	r3, r2
 8004724:	011b      	lsls	r3, r3, #4
 8004726:	1a9b      	subs	r3, r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	440b      	add	r3, r1
 800472c:	3344      	adds	r3, #68	@ 0x44
 800472e:	2200      	movs	r2, #0
 8004730:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	78fa      	ldrb	r2, [r7, #3]
 8004738:	4611      	mov	r1, r2
 800473a:	4618      	mov	r0, r3
 800473c:	f004 fdbb 	bl	80092b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004740:	78fb      	ldrb	r3, [r7, #3]
 8004742:	015a      	lsls	r2, r3, #5
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	4413      	add	r3, r2
 8004748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800474c:	461a      	mov	r2, r3
 800474e:	2340      	movs	r3, #64	@ 0x40
 8004750:	6093      	str	r3, [r2, #8]
 8004752:	e31f      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	78fa      	ldrb	r2, [r7, #3]
 800475a:	4611      	mov	r1, r2
 800475c:	4618      	mov	r0, r3
 800475e:	f004 f800 	bl	8008762 <USB_ReadChInterrupts>
 8004762:	4603      	mov	r3, r0
 8004764:	f003 0308 	and.w	r3, r3, #8
 8004768:	2b08      	cmp	r3, #8
 800476a:	d11a      	bne.n	80047a2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800476c:	78fb      	ldrb	r3, [r7, #3]
 800476e:	015a      	lsls	r2, r3, #5
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	4413      	add	r3, r2
 8004774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004778:	461a      	mov	r2, r3
 800477a:	2308      	movs	r3, #8
 800477c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800477e:	78fa      	ldrb	r2, [r7, #3]
 8004780:	6879      	ldr	r1, [r7, #4]
 8004782:	4613      	mov	r3, r2
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	1a9b      	subs	r3, r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	440b      	add	r3, r1
 800478c:	334d      	adds	r3, #77	@ 0x4d
 800478e:	2206      	movs	r2, #6
 8004790:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	78fa      	ldrb	r2, [r7, #3]
 8004798:	4611      	mov	r1, r2
 800479a:	4618      	mov	r0, r3
 800479c:	f004 fd8b 	bl	80092b6 <USB_HC_Halt>
 80047a0:	e2f8      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	4611      	mov	r1, r2
 80047aa:	4618      	mov	r0, r3
 80047ac:	f003 ffd9 	bl	8008762 <USB_ReadChInterrupts>
 80047b0:	4603      	mov	r3, r0
 80047b2:	f003 0310 	and.w	r3, r3, #16
 80047b6:	2b10      	cmp	r3, #16
 80047b8:	d144      	bne.n	8004844 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80047ba:	78fa      	ldrb	r2, [r7, #3]
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	4613      	mov	r3, r2
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	1a9b      	subs	r3, r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	3344      	adds	r3, #68	@ 0x44
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80047ce:	78fa      	ldrb	r2, [r7, #3]
 80047d0:	6879      	ldr	r1, [r7, #4]
 80047d2:	4613      	mov	r3, r2
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	1a9b      	subs	r3, r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	440b      	add	r3, r1
 80047dc:	334d      	adds	r3, #77	@ 0x4d
 80047de:	2204      	movs	r2, #4
 80047e0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80047e2:	78fa      	ldrb	r2, [r7, #3]
 80047e4:	6879      	ldr	r1, [r7, #4]
 80047e6:	4613      	mov	r3, r2
 80047e8:	011b      	lsls	r3, r3, #4
 80047ea:	1a9b      	subs	r3, r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	440b      	add	r3, r1
 80047f0:	3319      	adds	r3, #25
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d114      	bne.n	8004822 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80047f8:	78fa      	ldrb	r2, [r7, #3]
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	4613      	mov	r3, r2
 80047fe:	011b      	lsls	r3, r3, #4
 8004800:	1a9b      	subs	r3, r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	440b      	add	r3, r1
 8004806:	3318      	adds	r3, #24
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d109      	bne.n	8004822 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800480e:	78fa      	ldrb	r2, [r7, #3]
 8004810:	6879      	ldr	r1, [r7, #4]
 8004812:	4613      	mov	r3, r2
 8004814:	011b      	lsls	r3, r3, #4
 8004816:	1a9b      	subs	r3, r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	440b      	add	r3, r1
 800481c:	3319      	adds	r3, #25
 800481e:	2201      	movs	r2, #1
 8004820:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	4611      	mov	r1, r2
 800482a:	4618      	mov	r0, r3
 800482c:	f004 fd43 	bl	80092b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004830:	78fb      	ldrb	r3, [r7, #3]
 8004832:	015a      	lsls	r2, r3, #5
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	4413      	add	r3, r2
 8004838:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800483c:	461a      	mov	r2, r3
 800483e:	2310      	movs	r3, #16
 8004840:	6093      	str	r3, [r2, #8]
 8004842:	e2a7      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	78fa      	ldrb	r2, [r7, #3]
 800484a:	4611      	mov	r1, r2
 800484c:	4618      	mov	r0, r3
 800484e:	f003 ff88 	bl	8008762 <USB_ReadChInterrupts>
 8004852:	4603      	mov	r3, r0
 8004854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004858:	2b80      	cmp	r3, #128	@ 0x80
 800485a:	f040 8083 	bne.w	8004964 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	799b      	ldrb	r3, [r3, #6]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d111      	bne.n	800488a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	334d      	adds	r3, #77	@ 0x4d
 8004876:	2207      	movs	r2, #7
 8004878:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	78fa      	ldrb	r2, [r7, #3]
 8004880:	4611      	mov	r1, r2
 8004882:	4618      	mov	r0, r3
 8004884:	f004 fd17 	bl	80092b6 <USB_HC_Halt>
 8004888:	e062      	b.n	8004950 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800488a:	78fa      	ldrb	r2, [r7, #3]
 800488c:	6879      	ldr	r1, [r7, #4]
 800488e:	4613      	mov	r3, r2
 8004890:	011b      	lsls	r3, r3, #4
 8004892:	1a9b      	subs	r3, r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	440b      	add	r3, r1
 8004898:	3344      	adds	r3, #68	@ 0x44
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	1c59      	adds	r1, r3, #1
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	4613      	mov	r3, r2
 80048a2:	011b      	lsls	r3, r3, #4
 80048a4:	1a9b      	subs	r3, r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4403      	add	r3, r0
 80048aa:	3344      	adds	r3, #68	@ 0x44
 80048ac:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80048ae:	78fa      	ldrb	r2, [r7, #3]
 80048b0:	6879      	ldr	r1, [r7, #4]
 80048b2:	4613      	mov	r3, r2
 80048b4:	011b      	lsls	r3, r3, #4
 80048b6:	1a9b      	subs	r3, r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	440b      	add	r3, r1
 80048bc:	3344      	adds	r3, #68	@ 0x44
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d922      	bls.n	800490a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80048c4:	78fa      	ldrb	r2, [r7, #3]
 80048c6:	6879      	ldr	r1, [r7, #4]
 80048c8:	4613      	mov	r3, r2
 80048ca:	011b      	lsls	r3, r3, #4
 80048cc:	1a9b      	subs	r3, r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	440b      	add	r3, r1
 80048d2:	3344      	adds	r3, #68	@ 0x44
 80048d4:	2200      	movs	r2, #0
 80048d6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80048d8:	78fa      	ldrb	r2, [r7, #3]
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	4613      	mov	r3, r2
 80048de:	011b      	lsls	r3, r3, #4
 80048e0:	1a9b      	subs	r3, r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	440b      	add	r3, r1
 80048e6:	334c      	adds	r3, #76	@ 0x4c
 80048e8:	2204      	movs	r2, #4
 80048ea:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80048ec:	78fa      	ldrb	r2, [r7, #3]
 80048ee:	6879      	ldr	r1, [r7, #4]
 80048f0:	4613      	mov	r3, r2
 80048f2:	011b      	lsls	r3, r3, #4
 80048f4:	1a9b      	subs	r3, r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	334c      	adds	r3, #76	@ 0x4c
 80048fc:	781a      	ldrb	r2, [r3, #0]
 80048fe:	78fb      	ldrb	r3, [r7, #3]
 8004900:	4619      	mov	r1, r3
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f00c f8b0 	bl	8010a68 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004908:	e022      	b.n	8004950 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800490a:	78fa      	ldrb	r2, [r7, #3]
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	011b      	lsls	r3, r3, #4
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	334c      	adds	r3, #76	@ 0x4c
 800491a:	2202      	movs	r2, #2
 800491c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800491e:	78fb      	ldrb	r3, [r7, #3]
 8004920:	015a      	lsls	r2, r3, #5
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	4413      	add	r3, r2
 8004926:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004934:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800493c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800493e:	78fb      	ldrb	r3, [r7, #3]
 8004940:	015a      	lsls	r2, r3, #5
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	4413      	add	r3, r2
 8004946:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800494a:	461a      	mov	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004950:	78fb      	ldrb	r3, [r7, #3]
 8004952:	015a      	lsls	r2, r3, #5
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	4413      	add	r3, r2
 8004958:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800495c:	461a      	mov	r2, r3
 800495e:	2380      	movs	r3, #128	@ 0x80
 8004960:	6093      	str	r3, [r2, #8]
 8004962:	e217      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	78fa      	ldrb	r2, [r7, #3]
 800496a:	4611      	mov	r1, r2
 800496c:	4618      	mov	r0, r3
 800496e:	f003 fef8 	bl	8008762 <USB_ReadChInterrupts>
 8004972:	4603      	mov	r3, r0
 8004974:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800497c:	d11b      	bne.n	80049b6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800497e:	78fa      	ldrb	r2, [r7, #3]
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	334d      	adds	r3, #77	@ 0x4d
 800498e:	2209      	movs	r2, #9
 8004990:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	78fa      	ldrb	r2, [r7, #3]
 8004998:	4611      	mov	r1, r2
 800499a:	4618      	mov	r0, r3
 800499c:	f004 fc8b 	bl	80092b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80049a0:	78fb      	ldrb	r3, [r7, #3]
 80049a2:	015a      	lsls	r2, r3, #5
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	4413      	add	r3, r2
 80049a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049ac:	461a      	mov	r2, r3
 80049ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049b2:	6093      	str	r3, [r2, #8]
 80049b4:	e1ee      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	78fa      	ldrb	r2, [r7, #3]
 80049bc:	4611      	mov	r1, r2
 80049be:	4618      	mov	r0, r3
 80049c0:	f003 fecf 	bl	8008762 <USB_ReadChInterrupts>
 80049c4:	4603      	mov	r3, r0
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	f040 81df 	bne.w	8004d8e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80049d0:	78fb      	ldrb	r3, [r7, #3]
 80049d2:	015a      	lsls	r2, r3, #5
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049dc:	461a      	mov	r2, r3
 80049de:	2302      	movs	r3, #2
 80049e0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80049e2:	78fa      	ldrb	r2, [r7, #3]
 80049e4:	6879      	ldr	r1, [r7, #4]
 80049e6:	4613      	mov	r3, r2
 80049e8:	011b      	lsls	r3, r3, #4
 80049ea:	1a9b      	subs	r3, r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	440b      	add	r3, r1
 80049f0:	334d      	adds	r3, #77	@ 0x4d
 80049f2:	781b      	ldrb	r3, [r3, #0]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	f040 8093 	bne.w	8004b20 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049fa:	78fa      	ldrb	r2, [r7, #3]
 80049fc:	6879      	ldr	r1, [r7, #4]
 80049fe:	4613      	mov	r3, r2
 8004a00:	011b      	lsls	r3, r3, #4
 8004a02:	1a9b      	subs	r3, r3, r2
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	440b      	add	r3, r1
 8004a08:	334d      	adds	r3, #77	@ 0x4d
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004a0e:	78fa      	ldrb	r2, [r7, #3]
 8004a10:	6879      	ldr	r1, [r7, #4]
 8004a12:	4613      	mov	r3, r2
 8004a14:	011b      	lsls	r3, r3, #4
 8004a16:	1a9b      	subs	r3, r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	334c      	adds	r3, #76	@ 0x4c
 8004a1e:	2201      	movs	r2, #1
 8004a20:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004a22:	78fa      	ldrb	r2, [r7, #3]
 8004a24:	6879      	ldr	r1, [r7, #4]
 8004a26:	4613      	mov	r3, r2
 8004a28:	011b      	lsls	r3, r3, #4
 8004a2a:	1a9b      	subs	r3, r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	440b      	add	r3, r1
 8004a30:	3326      	adds	r3, #38	@ 0x26
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d00b      	beq.n	8004a50 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004a38:	78fa      	ldrb	r2, [r7, #3]
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	011b      	lsls	r3, r3, #4
 8004a40:	1a9b      	subs	r3, r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	440b      	add	r3, r1
 8004a46:	3326      	adds	r3, #38	@ 0x26
 8004a48:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004a4a:	2b03      	cmp	r3, #3
 8004a4c:	f040 8190 	bne.w	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	799b      	ldrb	r3, [r3, #6]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d115      	bne.n	8004a84 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004a58:	78fa      	ldrb	r2, [r7, #3]
 8004a5a:	6879      	ldr	r1, [r7, #4]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	011b      	lsls	r3, r3, #4
 8004a60:	1a9b      	subs	r3, r3, r2
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	440b      	add	r3, r1
 8004a66:	333d      	adds	r3, #61	@ 0x3d
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	78fa      	ldrb	r2, [r7, #3]
 8004a6c:	f083 0301 	eor.w	r3, r3, #1
 8004a70:	b2d8      	uxtb	r0, r3
 8004a72:	6879      	ldr	r1, [r7, #4]
 8004a74:	4613      	mov	r3, r2
 8004a76:	011b      	lsls	r3, r3, #4
 8004a78:	1a9b      	subs	r3, r3, r2
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	440b      	add	r3, r1
 8004a7e:	333d      	adds	r3, #61	@ 0x3d
 8004a80:	4602      	mov	r2, r0
 8004a82:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	799b      	ldrb	r3, [r3, #6]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	f040 8171 	bne.w	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
 8004a8e:	78fa      	ldrb	r2, [r7, #3]
 8004a90:	6879      	ldr	r1, [r7, #4]
 8004a92:	4613      	mov	r3, r2
 8004a94:	011b      	lsls	r3, r3, #4
 8004a96:	1a9b      	subs	r3, r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	440b      	add	r3, r1
 8004a9c:	3334      	adds	r3, #52	@ 0x34
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 8165 	beq.w	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004aa6:	78fa      	ldrb	r2, [r7, #3]
 8004aa8:	6879      	ldr	r1, [r7, #4]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	011b      	lsls	r3, r3, #4
 8004aae:	1a9b      	subs	r3, r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	440b      	add	r3, r1
 8004ab4:	3334      	adds	r3, #52	@ 0x34
 8004ab6:	6819      	ldr	r1, [r3, #0]
 8004ab8:	78fa      	ldrb	r2, [r7, #3]
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	4613      	mov	r3, r2
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	1a9b      	subs	r3, r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	4403      	add	r3, r0
 8004ac6:	3328      	adds	r3, #40	@ 0x28
 8004ac8:	881b      	ldrh	r3, [r3, #0]
 8004aca:	440b      	add	r3, r1
 8004acc:	1e59      	subs	r1, r3, #1
 8004ace:	78fa      	ldrb	r2, [r7, #3]
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	1a9b      	subs	r3, r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	4403      	add	r3, r0
 8004adc:	3328      	adds	r3, #40	@ 0x28
 8004ade:	881b      	ldrh	r3, [r3, #0]
 8004ae0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ae4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 813f 	beq.w	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004af2:	78fa      	ldrb	r2, [r7, #3]
 8004af4:	6879      	ldr	r1, [r7, #4]
 8004af6:	4613      	mov	r3, r2
 8004af8:	011b      	lsls	r3, r3, #4
 8004afa:	1a9b      	subs	r3, r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	440b      	add	r3, r1
 8004b00:	333d      	adds	r3, #61	@ 0x3d
 8004b02:	781b      	ldrb	r3, [r3, #0]
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	f083 0301 	eor.w	r3, r3, #1
 8004b0a:	b2d8      	uxtb	r0, r3
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	011b      	lsls	r3, r3, #4
 8004b12:	1a9b      	subs	r3, r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	440b      	add	r3, r1
 8004b18:	333d      	adds	r3, #61	@ 0x3d
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	701a      	strb	r2, [r3, #0]
 8004b1e:	e127      	b.n	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004b20:	78fa      	ldrb	r2, [r7, #3]
 8004b22:	6879      	ldr	r1, [r7, #4]
 8004b24:	4613      	mov	r3, r2
 8004b26:	011b      	lsls	r3, r3, #4
 8004b28:	1a9b      	subs	r3, r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	440b      	add	r3, r1
 8004b2e:	334d      	adds	r3, #77	@ 0x4d
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	2b03      	cmp	r3, #3
 8004b34:	d120      	bne.n	8004b78 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b36:	78fa      	ldrb	r2, [r7, #3]
 8004b38:	6879      	ldr	r1, [r7, #4]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	011b      	lsls	r3, r3, #4
 8004b3e:	1a9b      	subs	r3, r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	440b      	add	r3, r1
 8004b44:	334d      	adds	r3, #77	@ 0x4d
 8004b46:	2202      	movs	r2, #2
 8004b48:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004b4a:	78fa      	ldrb	r2, [r7, #3]
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	011b      	lsls	r3, r3, #4
 8004b52:	1a9b      	subs	r3, r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	440b      	add	r3, r1
 8004b58:	331b      	adds	r3, #27
 8004b5a:	781b      	ldrb	r3, [r3, #0]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	f040 8107 	bne.w	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b62:	78fa      	ldrb	r2, [r7, #3]
 8004b64:	6879      	ldr	r1, [r7, #4]
 8004b66:	4613      	mov	r3, r2
 8004b68:	011b      	lsls	r3, r3, #4
 8004b6a:	1a9b      	subs	r3, r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	440b      	add	r3, r1
 8004b70:	334c      	adds	r3, #76	@ 0x4c
 8004b72:	2202      	movs	r2, #2
 8004b74:	701a      	strb	r2, [r3, #0]
 8004b76:	e0fb      	b.n	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004b78:	78fa      	ldrb	r2, [r7, #3]
 8004b7a:	6879      	ldr	r1, [r7, #4]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	011b      	lsls	r3, r3, #4
 8004b80:	1a9b      	subs	r3, r3, r2
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	440b      	add	r3, r1
 8004b86:	334d      	adds	r3, #77	@ 0x4d
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	2b04      	cmp	r3, #4
 8004b8c:	d13a      	bne.n	8004c04 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b8e:	78fa      	ldrb	r2, [r7, #3]
 8004b90:	6879      	ldr	r1, [r7, #4]
 8004b92:	4613      	mov	r3, r2
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	1a9b      	subs	r3, r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	440b      	add	r3, r1
 8004b9c:	334d      	adds	r3, #77	@ 0x4d
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ba2:	78fa      	ldrb	r2, [r7, #3]
 8004ba4:	6879      	ldr	r1, [r7, #4]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	011b      	lsls	r3, r3, #4
 8004baa:	1a9b      	subs	r3, r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	440b      	add	r3, r1
 8004bb0:	334c      	adds	r3, #76	@ 0x4c
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004bb6:	78fa      	ldrb	r2, [r7, #3]
 8004bb8:	6879      	ldr	r1, [r7, #4]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	011b      	lsls	r3, r3, #4
 8004bbe:	1a9b      	subs	r3, r3, r2
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	440b      	add	r3, r1
 8004bc4:	331b      	adds	r3, #27
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	f040 80d1 	bne.w	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004bce:	78fa      	ldrb	r2, [r7, #3]
 8004bd0:	6879      	ldr	r1, [r7, #4]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	011b      	lsls	r3, r3, #4
 8004bd6:	1a9b      	subs	r3, r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	440b      	add	r3, r1
 8004bdc:	331b      	adds	r3, #27
 8004bde:	2200      	movs	r2, #0
 8004be0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004be2:	78fb      	ldrb	r3, [r7, #3]
 8004be4:	015a      	lsls	r2, r3, #5
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	4413      	add	r3, r2
 8004bea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	78fa      	ldrb	r2, [r7, #3]
 8004bf2:	0151      	lsls	r1, r2, #5
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	440a      	add	r2, r1
 8004bf8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004bfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c00:	6053      	str	r3, [r2, #4]
 8004c02:	e0b5      	b.n	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004c04:	78fa      	ldrb	r2, [r7, #3]
 8004c06:	6879      	ldr	r1, [r7, #4]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	334d      	adds	r3, #77	@ 0x4d
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	2b05      	cmp	r3, #5
 8004c18:	d114      	bne.n	8004c44 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c1a:	78fa      	ldrb	r2, [r7, #3]
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	011b      	lsls	r3, r3, #4
 8004c22:	1a9b      	subs	r3, r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	440b      	add	r3, r1
 8004c28:	334d      	adds	r3, #77	@ 0x4d
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004c2e:	78fa      	ldrb	r2, [r7, #3]
 8004c30:	6879      	ldr	r1, [r7, #4]
 8004c32:	4613      	mov	r3, r2
 8004c34:	011b      	lsls	r3, r3, #4
 8004c36:	1a9b      	subs	r3, r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	440b      	add	r3, r1
 8004c3c:	334c      	adds	r3, #76	@ 0x4c
 8004c3e:	2202      	movs	r2, #2
 8004c40:	701a      	strb	r2, [r3, #0]
 8004c42:	e095      	b.n	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004c44:	78fa      	ldrb	r2, [r7, #3]
 8004c46:	6879      	ldr	r1, [r7, #4]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	1a9b      	subs	r3, r3, r2
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	440b      	add	r3, r1
 8004c52:	334d      	adds	r3, #77	@ 0x4d
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	2b06      	cmp	r3, #6
 8004c58:	d114      	bne.n	8004c84 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c5a:	78fa      	ldrb	r2, [r7, #3]
 8004c5c:	6879      	ldr	r1, [r7, #4]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	1a9b      	subs	r3, r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	440b      	add	r3, r1
 8004c68:	334d      	adds	r3, #77	@ 0x4d
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004c6e:	78fa      	ldrb	r2, [r7, #3]
 8004c70:	6879      	ldr	r1, [r7, #4]
 8004c72:	4613      	mov	r3, r2
 8004c74:	011b      	lsls	r3, r3, #4
 8004c76:	1a9b      	subs	r3, r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	440b      	add	r3, r1
 8004c7c:	334c      	adds	r3, #76	@ 0x4c
 8004c7e:	2205      	movs	r2, #5
 8004c80:	701a      	strb	r2, [r3, #0]
 8004c82:	e075      	b.n	8004d70 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004c84:	78fa      	ldrb	r2, [r7, #3]
 8004c86:	6879      	ldr	r1, [r7, #4]
 8004c88:	4613      	mov	r3, r2
 8004c8a:	011b      	lsls	r3, r3, #4
 8004c8c:	1a9b      	subs	r3, r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	440b      	add	r3, r1
 8004c92:	334d      	adds	r3, #77	@ 0x4d
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	2b07      	cmp	r3, #7
 8004c98:	d00a      	beq.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004c9a:	78fa      	ldrb	r2, [r7, #3]
 8004c9c:	6879      	ldr	r1, [r7, #4]
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	011b      	lsls	r3, r3, #4
 8004ca2:	1a9b      	subs	r3, r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	440b      	add	r3, r1
 8004ca8:	334d      	adds	r3, #77	@ 0x4d
 8004caa:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004cac:	2b09      	cmp	r3, #9
 8004cae:	d170      	bne.n	8004d92 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cb0:	78fa      	ldrb	r2, [r7, #3]
 8004cb2:	6879      	ldr	r1, [r7, #4]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	1a9b      	subs	r3, r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	440b      	add	r3, r1
 8004cbe:	334d      	adds	r3, #77	@ 0x4d
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004cc4:	78fa      	ldrb	r2, [r7, #3]
 8004cc6:	6879      	ldr	r1, [r7, #4]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	011b      	lsls	r3, r3, #4
 8004ccc:	1a9b      	subs	r3, r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	440b      	add	r3, r1
 8004cd2:	3344      	adds	r3, #68	@ 0x44
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	1c59      	adds	r1, r3, #1
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	4403      	add	r3, r0
 8004ce4:	3344      	adds	r3, #68	@ 0x44
 8004ce6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ce8:	78fa      	ldrb	r2, [r7, #3]
 8004cea:	6879      	ldr	r1, [r7, #4]
 8004cec:	4613      	mov	r3, r2
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	1a9b      	subs	r3, r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	440b      	add	r3, r1
 8004cf6:	3344      	adds	r3, #68	@ 0x44
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d914      	bls.n	8004d28 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004cfe:	78fa      	ldrb	r2, [r7, #3]
 8004d00:	6879      	ldr	r1, [r7, #4]
 8004d02:	4613      	mov	r3, r2
 8004d04:	011b      	lsls	r3, r3, #4
 8004d06:	1a9b      	subs	r3, r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	440b      	add	r3, r1
 8004d0c:	3344      	adds	r3, #68	@ 0x44
 8004d0e:	2200      	movs	r2, #0
 8004d10:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004d12:	78fa      	ldrb	r2, [r7, #3]
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	4613      	mov	r3, r2
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	1a9b      	subs	r3, r3, r2
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	440b      	add	r3, r1
 8004d20:	334c      	adds	r3, #76	@ 0x4c
 8004d22:	2204      	movs	r2, #4
 8004d24:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d26:	e022      	b.n	8004d6e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d28:	78fa      	ldrb	r2, [r7, #3]
 8004d2a:	6879      	ldr	r1, [r7, #4]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	1a9b      	subs	r3, r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	440b      	add	r3, r1
 8004d36:	334c      	adds	r3, #76	@ 0x4c
 8004d38:	2202      	movs	r2, #2
 8004d3a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004d3c:	78fb      	ldrb	r3, [r7, #3]
 8004d3e:	015a      	lsls	r2, r3, #5
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	4413      	add	r3, r2
 8004d44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004d52:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d5a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004d5c:	78fb      	ldrb	r3, [r7, #3]
 8004d5e:	015a      	lsls	r2, r3, #5
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	4413      	add	r3, r2
 8004d64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d68:	461a      	mov	r2, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d6e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004d70:	78fa      	ldrb	r2, [r7, #3]
 8004d72:	6879      	ldr	r1, [r7, #4]
 8004d74:	4613      	mov	r3, r2
 8004d76:	011b      	lsls	r3, r3, #4
 8004d78:	1a9b      	subs	r3, r3, r2
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	440b      	add	r3, r1
 8004d7e:	334c      	adds	r3, #76	@ 0x4c
 8004d80:	781a      	ldrb	r2, [r3, #0]
 8004d82:	78fb      	ldrb	r3, [r7, #3]
 8004d84:	4619      	mov	r1, r3
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f00b fe6e 	bl	8010a68 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004d8c:	e002      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004d8e:	bf00      	nop
 8004d90:	e000      	b.n	8004d94 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004d92:	bf00      	nop
  }
}
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b08a      	sub	sp, #40	@ 0x28
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004daa:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	f003 030f 	and.w	r3, r3, #15
 8004dba:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	0c5b      	lsrs	r3, r3, #17
 8004dc0:	f003 030f 	and.w	r3, r3, #15
 8004dc4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	091b      	lsrs	r3, r3, #4
 8004dca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dce:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d004      	beq.n	8004de0 <HCD_RXQLVL_IRQHandler+0x46>
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	2b05      	cmp	r3, #5
 8004dda:	f000 80b6 	beq.w	8004f4a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004dde:	e0b7      	b.n	8004f50 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	f000 80b3 	beq.w	8004f4e <HCD_RXQLVL_IRQHandler+0x1b4>
 8004de8:	6879      	ldr	r1, [r7, #4]
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	4613      	mov	r3, r2
 8004dee:	011b      	lsls	r3, r3, #4
 8004df0:	1a9b      	subs	r3, r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	440b      	add	r3, r1
 8004df6:	332c      	adds	r3, #44	@ 0x2c
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f000 80a7 	beq.w	8004f4e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004e00:	6879      	ldr	r1, [r7, #4]
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	4613      	mov	r3, r2
 8004e06:	011b      	lsls	r3, r3, #4
 8004e08:	1a9b      	subs	r3, r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	440b      	add	r3, r1
 8004e0e:	3338      	adds	r3, #56	@ 0x38
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	18d1      	adds	r1, r2, r3
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	69ba      	ldr	r2, [r7, #24]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	011b      	lsls	r3, r3, #4
 8004e1e:	1a9b      	subs	r3, r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4403      	add	r3, r0
 8004e24:	3334      	adds	r3, #52	@ 0x34
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4299      	cmp	r1, r3
 8004e2a:	f200 8083 	bhi.w	8004f34 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6818      	ldr	r0, [r3, #0]
 8004e32:	6879      	ldr	r1, [r7, #4]
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	4613      	mov	r3, r2
 8004e38:	011b      	lsls	r3, r3, #4
 8004e3a:	1a9b      	subs	r3, r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	440b      	add	r3, r1
 8004e40:	332c      	adds	r3, #44	@ 0x2c
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	b292      	uxth	r2, r2
 8004e48:	4619      	mov	r1, r3
 8004e4a:	f003 fc1f 	bl	800868c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004e4e:	6879      	ldr	r1, [r7, #4]
 8004e50:	69ba      	ldr	r2, [r7, #24]
 8004e52:	4613      	mov	r3, r2
 8004e54:	011b      	lsls	r3, r3, #4
 8004e56:	1a9b      	subs	r3, r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	440b      	add	r3, r1
 8004e5c:	332c      	adds	r3, #44	@ 0x2c
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	18d1      	adds	r1, r2, r3
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	69ba      	ldr	r2, [r7, #24]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	011b      	lsls	r3, r3, #4
 8004e6c:	1a9b      	subs	r3, r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	4403      	add	r3, r0
 8004e72:	332c      	adds	r3, #44	@ 0x2c
 8004e74:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004e76:	6879      	ldr	r1, [r7, #4]
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	1a9b      	subs	r3, r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	440b      	add	r3, r1
 8004e84:	3338      	adds	r3, #56	@ 0x38
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	18d1      	adds	r1, r2, r3
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	4613      	mov	r3, r2
 8004e92:	011b      	lsls	r3, r3, #4
 8004e94:	1a9b      	subs	r3, r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4403      	add	r3, r0
 8004e9a:	3338      	adds	r3, #56	@ 0x38
 8004e9c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	6a3b      	ldr	r3, [r7, #32]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	0cdb      	lsrs	r3, r3, #19
 8004eae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004eb2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	69ba      	ldr	r2, [r7, #24]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	1a9b      	subs	r3, r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	3328      	adds	r3, #40	@ 0x28
 8004ec4:	881b      	ldrh	r3, [r3, #0]
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d13f      	bne.n	8004f4e <HCD_RXQLVL_IRQHandler+0x1b4>
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d03c      	beq.n	8004f4e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	015a      	lsls	r2, r3, #5
 8004ed8:	6a3b      	ldr	r3, [r7, #32]
 8004eda:	4413      	add	r3, r2
 8004edc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004eea:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ef2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	015a      	lsls	r2, r3, #5
 8004ef8:	6a3b      	ldr	r3, [r7, #32]
 8004efa:	4413      	add	r3, r2
 8004efc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f00:	461a      	mov	r2, r3
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	69ba      	ldr	r2, [r7, #24]
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	011b      	lsls	r3, r3, #4
 8004f0e:	1a9b      	subs	r3, r3, r2
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	440b      	add	r3, r1
 8004f14:	333c      	adds	r3, #60	@ 0x3c
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	f083 0301 	eor.w	r3, r3, #1
 8004f1c:	b2d8      	uxtb	r0, r3
 8004f1e:	6879      	ldr	r1, [r7, #4]
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	4613      	mov	r3, r2
 8004f24:	011b      	lsls	r3, r3, #4
 8004f26:	1a9b      	subs	r3, r3, r2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	440b      	add	r3, r1
 8004f2c:	333c      	adds	r3, #60	@ 0x3c
 8004f2e:	4602      	mov	r2, r0
 8004f30:	701a      	strb	r2, [r3, #0]
      break;
 8004f32:	e00c      	b.n	8004f4e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f34:	6879      	ldr	r1, [r7, #4]
 8004f36:	69ba      	ldr	r2, [r7, #24]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	011b      	lsls	r3, r3, #4
 8004f3c:	1a9b      	subs	r3, r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	440b      	add	r3, r1
 8004f42:	334c      	adds	r3, #76	@ 0x4c
 8004f44:	2204      	movs	r2, #4
 8004f46:	701a      	strb	r2, [r3, #0]
      break;
 8004f48:	e001      	b.n	8004f4e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004f4a:	bf00      	nop
 8004f4c:	e000      	b.n	8004f50 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004f4e:	bf00      	nop
  }
}
 8004f50:	bf00      	nop
 8004f52:	3728      	adds	r7, #40	@ 0x28
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004f84:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d10b      	bne.n	8004fa8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d102      	bne.n	8004fa0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f00b fd48 	bl	8010a30 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	f043 0302 	orr.w	r3, r3, #2
 8004fa6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b08      	cmp	r3, #8
 8004fb0:	d132      	bne.n	8005018 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	f043 0308 	orr.w	r3, r3, #8
 8004fb8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f003 0304 	and.w	r3, r3, #4
 8004fc0:	2b04      	cmp	r3, #4
 8004fc2:	d126      	bne.n	8005012 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	7a5b      	ldrb	r3, [r3, #9]
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d113      	bne.n	8004ff4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004fd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fd6:	d106      	bne.n	8004fe6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2102      	movs	r1, #2
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f003 fcea 	bl	80089b8 <USB_InitFSLSPClkSel>
 8004fe4:	e011      	b.n	800500a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2101      	movs	r1, #1
 8004fec:	4618      	mov	r0, r3
 8004fee:	f003 fce3 	bl	80089b8 <USB_InitFSLSPClkSel>
 8004ff2:	e00a      	b.n	800500a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	79db      	ldrb	r3, [r3, #7]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d106      	bne.n	800500a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005002:	461a      	mov	r2, r3
 8005004:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005008:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f00b fd3e 	bl	8010a8c <HAL_HCD_PortEnabled_Callback>
 8005010:	e002      	b.n	8005018 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f00b fd48 	bl	8010aa8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f003 0320 	and.w	r3, r3, #32
 800501e:	2b20      	cmp	r3, #32
 8005020:	d103      	bne.n	800502a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	f043 0320 	orr.w	r3, r3, #32
 8005028:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005030:	461a      	mov	r2, r3
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	6013      	str	r3, [r2, #0]
}
 8005036:	bf00      	nop
 8005038:	3718      	adds	r7, #24
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
	...

08005040 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e12b      	b.n	80052aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b00      	cmp	r3, #0
 800505c:	d106      	bne.n	800506c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f7fc fa1c 	bl	80014a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2224      	movs	r2, #36	@ 0x24
 8005070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f022 0201 	bic.w	r2, r2, #1
 8005082:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005092:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80050a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80050a4:	f001 fa20 	bl	80064e8 <HAL_RCC_GetPCLK1Freq>
 80050a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	4a81      	ldr	r2, [pc, #516]	@ (80052b4 <HAL_I2C_Init+0x274>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d807      	bhi.n	80050c4 <HAL_I2C_Init+0x84>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	4a80      	ldr	r2, [pc, #512]	@ (80052b8 <HAL_I2C_Init+0x278>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	bf94      	ite	ls
 80050bc:	2301      	movls	r3, #1
 80050be:	2300      	movhi	r3, #0
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	e006      	b.n	80050d2 <HAL_I2C_Init+0x92>
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	4a7d      	ldr	r2, [pc, #500]	@ (80052bc <HAL_I2C_Init+0x27c>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	bf94      	ite	ls
 80050cc:	2301      	movls	r3, #1
 80050ce:	2300      	movhi	r3, #0
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e0e7      	b.n	80052aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	4a78      	ldr	r2, [pc, #480]	@ (80052c0 <HAL_I2C_Init+0x280>)
 80050de:	fba2 2303 	umull	r2, r3, r2, r3
 80050e2:	0c9b      	lsrs	r3, r3, #18
 80050e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	430a      	orrs	r2, r1
 80050f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	6a1b      	ldr	r3, [r3, #32]
 8005100:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	4a6a      	ldr	r2, [pc, #424]	@ (80052b4 <HAL_I2C_Init+0x274>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d802      	bhi.n	8005114 <HAL_I2C_Init+0xd4>
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	3301      	adds	r3, #1
 8005112:	e009      	b.n	8005128 <HAL_I2C_Init+0xe8>
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800511a:	fb02 f303 	mul.w	r3, r2, r3
 800511e:	4a69      	ldr	r2, [pc, #420]	@ (80052c4 <HAL_I2C_Init+0x284>)
 8005120:	fba2 2303 	umull	r2, r3, r2, r3
 8005124:	099b      	lsrs	r3, r3, #6
 8005126:	3301      	adds	r3, #1
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	6812      	ldr	r2, [r2, #0]
 800512c:	430b      	orrs	r3, r1
 800512e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800513a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	495c      	ldr	r1, [pc, #368]	@ (80052b4 <HAL_I2C_Init+0x274>)
 8005144:	428b      	cmp	r3, r1
 8005146:	d819      	bhi.n	800517c <HAL_I2C_Init+0x13c>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	1e59      	subs	r1, r3, #1
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	005b      	lsls	r3, r3, #1
 8005152:	fbb1 f3f3 	udiv	r3, r1, r3
 8005156:	1c59      	adds	r1, r3, #1
 8005158:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800515c:	400b      	ands	r3, r1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00a      	beq.n	8005178 <HAL_I2C_Init+0x138>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	1e59      	subs	r1, r3, #1
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	005b      	lsls	r3, r3, #1
 800516c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005170:	3301      	adds	r3, #1
 8005172:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005176:	e051      	b.n	800521c <HAL_I2C_Init+0x1dc>
 8005178:	2304      	movs	r3, #4
 800517a:	e04f      	b.n	800521c <HAL_I2C_Init+0x1dc>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d111      	bne.n	80051a8 <HAL_I2C_Init+0x168>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	1e58      	subs	r0, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6859      	ldr	r1, [r3, #4]
 800518c:	460b      	mov	r3, r1
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	440b      	add	r3, r1
 8005192:	fbb0 f3f3 	udiv	r3, r0, r3
 8005196:	3301      	adds	r3, #1
 8005198:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800519c:	2b00      	cmp	r3, #0
 800519e:	bf0c      	ite	eq
 80051a0:	2301      	moveq	r3, #1
 80051a2:	2300      	movne	r3, #0
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	e012      	b.n	80051ce <HAL_I2C_Init+0x18e>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	1e58      	subs	r0, r3, #1
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6859      	ldr	r1, [r3, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	440b      	add	r3, r1
 80051b6:	0099      	lsls	r1, r3, #2
 80051b8:	440b      	add	r3, r1
 80051ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80051be:	3301      	adds	r3, #1
 80051c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	bf0c      	ite	eq
 80051c8:	2301      	moveq	r3, #1
 80051ca:	2300      	movne	r3, #0
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <HAL_I2C_Init+0x196>
 80051d2:	2301      	movs	r3, #1
 80051d4:	e022      	b.n	800521c <HAL_I2C_Init+0x1dc>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d10e      	bne.n	80051fc <HAL_I2C_Init+0x1bc>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	1e58      	subs	r0, r3, #1
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6859      	ldr	r1, [r3, #4]
 80051e6:	460b      	mov	r3, r1
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	440b      	add	r3, r1
 80051ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80051f0:	3301      	adds	r3, #1
 80051f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051fa:	e00f      	b.n	800521c <HAL_I2C_Init+0x1dc>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	1e58      	subs	r0, r3, #1
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6859      	ldr	r1, [r3, #4]
 8005204:	460b      	mov	r3, r1
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	440b      	add	r3, r1
 800520a:	0099      	lsls	r1, r3, #2
 800520c:	440b      	add	r3, r1
 800520e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005212:	3301      	adds	r3, #1
 8005214:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005218:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800521c:	6879      	ldr	r1, [r7, #4]
 800521e:	6809      	ldr	r1, [r1, #0]
 8005220:	4313      	orrs	r3, r2
 8005222:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	69da      	ldr	r2, [r3, #28]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	430a      	orrs	r2, r1
 800523e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800524a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	6911      	ldr	r1, [r2, #16]
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	68d2      	ldr	r2, [r2, #12]
 8005256:	4311      	orrs	r1, r2
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	6812      	ldr	r2, [r2, #0]
 800525c:	430b      	orrs	r3, r1
 800525e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	695a      	ldr	r2, [r3, #20]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	431a      	orrs	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	430a      	orrs	r2, r1
 800527a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0201 	orr.w	r2, r2, #1
 800528a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2220      	movs	r2, #32
 8005296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	000186a0 	.word	0x000186a0
 80052b8:	001e847f 	.word	0x001e847f
 80052bc:	003d08ff 	.word	0x003d08ff
 80052c0:	431bde83 	.word	0x431bde83
 80052c4:	10624dd3 	.word	0x10624dd3

080052c8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b088      	sub	sp, #32
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e128      	b.n	800552c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d109      	bne.n	80052fa <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a90      	ldr	r2, [pc, #576]	@ (8005534 <HAL_I2S_Init+0x26c>)
 80052f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f7fc f94d 	bl	8001594 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2202      	movs	r2, #2
 80052fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	69db      	ldr	r3, [r3, #28]
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	6812      	ldr	r2, [r2, #0]
 800530c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005310:	f023 030f 	bic.w	r3, r3, #15
 8005314:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2202      	movs	r2, #2
 800531c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	2b02      	cmp	r3, #2
 8005324:	d060      	beq.n	80053e8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d102      	bne.n	8005334 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800532e:	2310      	movs	r3, #16
 8005330:	617b      	str	r3, [r7, #20]
 8005332:	e001      	b.n	8005338 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005334:	2320      	movs	r3, #32
 8005336:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	2b20      	cmp	r3, #32
 800533e:	d802      	bhi.n	8005346 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005346:	2001      	movs	r0, #1
 8005348:	f001 fa0a 	bl	8006760 <HAL_RCCEx_GetPeriphCLKFreq>
 800534c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005356:	d125      	bne.n	80053a4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d010      	beq.n	8005382 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	fbb2 f2f3 	udiv	r2, r2, r3
 800536a:	4613      	mov	r3, r2
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	4413      	add	r3, r2
 8005370:	005b      	lsls	r3, r3, #1
 8005372:	461a      	mov	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	695b      	ldr	r3, [r3, #20]
 8005378:	fbb2 f3f3 	udiv	r3, r2, r3
 800537c:	3305      	adds	r3, #5
 800537e:	613b      	str	r3, [r7, #16]
 8005380:	e01f      	b.n	80053c2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	fbb2 f2f3 	udiv	r2, r2, r3
 800538c:	4613      	mov	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4413      	add	r3, r2
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	461a      	mov	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	fbb2 f3f3 	udiv	r3, r2, r3
 800539e:	3305      	adds	r3, #5
 80053a0:	613b      	str	r3, [r7, #16]
 80053a2:	e00e      	b.n	80053c2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053a4:	68fa      	ldr	r2, [r7, #12]
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80053ac:	4613      	mov	r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	4413      	add	r3, r2
 80053b2:	005b      	lsls	r3, r3, #1
 80053b4:	461a      	mov	r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80053be:	3305      	adds	r3, #5
 80053c0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	4a5c      	ldr	r2, [pc, #368]	@ (8005538 <HAL_I2S_Init+0x270>)
 80053c6:	fba2 2303 	umull	r2, r3, r2, r3
 80053ca:	08db      	lsrs	r3, r3, #3
 80053cc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	f003 0301 	and.w	r3, r3, #1
 80053d4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80053d6:	693a      	ldr	r2, [r7, #16]
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	085b      	lsrs	r3, r3, #1
 80053de:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	021b      	lsls	r3, r3, #8
 80053e4:	61bb      	str	r3, [r7, #24]
 80053e6:	e003      	b.n	80053f0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80053e8:	2302      	movs	r3, #2
 80053ea:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80053ec:	2300      	movs	r3, #0
 80053ee:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d902      	bls.n	80053fc <HAL_I2S_Init+0x134>
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	2bff      	cmp	r3, #255	@ 0xff
 80053fa:	d907      	bls.n	800540c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005400:	f043 0210 	orr.w	r2, r3, #16
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e08f      	b.n	800552c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691a      	ldr	r2, [r3, #16]
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	ea42 0103 	orr.w	r1, r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	69fa      	ldr	r2, [r7, #28]
 800541c:	430a      	orrs	r2, r1
 800541e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	69db      	ldr	r3, [r3, #28]
 8005426:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800542a:	f023 030f 	bic.w	r3, r3, #15
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	6851      	ldr	r1, [r2, #4]
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	6892      	ldr	r2, [r2, #8]
 8005436:	4311      	orrs	r1, r2
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	68d2      	ldr	r2, [r2, #12]
 800543c:	4311      	orrs	r1, r2
 800543e:	687a      	ldr	r2, [r7, #4]
 8005440:	6992      	ldr	r2, [r2, #24]
 8005442:	430a      	orrs	r2, r1
 8005444:	431a      	orrs	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800544e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d161      	bne.n	800551c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a38      	ldr	r2, [pc, #224]	@ (800553c <HAL_I2S_Init+0x274>)
 800545c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a37      	ldr	r2, [pc, #220]	@ (8005540 <HAL_I2S_Init+0x278>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d101      	bne.n	800546c <HAL_I2S_Init+0x1a4>
 8005468:	4b36      	ldr	r3, [pc, #216]	@ (8005544 <HAL_I2S_Init+0x27c>)
 800546a:	e001      	b.n	8005470 <HAL_I2S_Init+0x1a8>
 800546c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	6812      	ldr	r2, [r2, #0]
 8005476:	4932      	ldr	r1, [pc, #200]	@ (8005540 <HAL_I2S_Init+0x278>)
 8005478:	428a      	cmp	r2, r1
 800547a:	d101      	bne.n	8005480 <HAL_I2S_Init+0x1b8>
 800547c:	4a31      	ldr	r2, [pc, #196]	@ (8005544 <HAL_I2S_Init+0x27c>)
 800547e:	e001      	b.n	8005484 <HAL_I2S_Init+0x1bc>
 8005480:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005484:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005488:	f023 030f 	bic.w	r3, r3, #15
 800548c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a2b      	ldr	r2, [pc, #172]	@ (8005540 <HAL_I2S_Init+0x278>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d101      	bne.n	800549c <HAL_I2S_Init+0x1d4>
 8005498:	4b2a      	ldr	r3, [pc, #168]	@ (8005544 <HAL_I2S_Init+0x27c>)
 800549a:	e001      	b.n	80054a0 <HAL_I2S_Init+0x1d8>
 800549c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054a0:	2202      	movs	r2, #2
 80054a2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a25      	ldr	r2, [pc, #148]	@ (8005540 <HAL_I2S_Init+0x278>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d101      	bne.n	80054b2 <HAL_I2S_Init+0x1ea>
 80054ae:	4b25      	ldr	r3, [pc, #148]	@ (8005544 <HAL_I2S_Init+0x27c>)
 80054b0:	e001      	b.n	80054b6 <HAL_I2S_Init+0x1ee>
 80054b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054b6:	69db      	ldr	r3, [r3, #28]
 80054b8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c2:	d003      	beq.n	80054cc <HAL_I2S_Init+0x204>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d103      	bne.n	80054d4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80054cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80054d0:	613b      	str	r3, [r7, #16]
 80054d2:	e001      	b.n	80054d8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80054d4:	2300      	movs	r3, #0
 80054d6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80054e2:	4313      	orrs	r3, r2
 80054e4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80054ec:	4313      	orrs	r3, r2
 80054ee:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80054f6:	4313      	orrs	r3, r2
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	897b      	ldrh	r3, [r7, #10]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	b29b      	uxth	r3, r3
 8005500:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005504:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a0d      	ldr	r2, [pc, #52]	@ (8005540 <HAL_I2S_Init+0x278>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d101      	bne.n	8005514 <HAL_I2S_Init+0x24c>
 8005510:	4b0c      	ldr	r3, [pc, #48]	@ (8005544 <HAL_I2S_Init+0x27c>)
 8005512:	e001      	b.n	8005518 <HAL_I2S_Init+0x250>
 8005514:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005518:	897a      	ldrh	r2, [r7, #10]
 800551a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800552a:	2300      	movs	r3, #0
}
 800552c:	4618      	mov	r0, r3
 800552e:	3720      	adds	r7, #32
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	0800563f 	.word	0x0800563f
 8005538:	cccccccd 	.word	0xcccccccd
 800553c:	08005755 	.word	0x08005755
 8005540:	40003800 	.word	0x40003800
 8005544:	40003400 	.word	0x40003400

08005548 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr

0800555c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005590:	881a      	ldrh	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559c:	1c9a      	adds	r2, r3, #2
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	3b01      	subs	r3, #1
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10e      	bne.n	80055d8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	685a      	ldr	r2, [r3, #4]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80055c8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7ff ffb8 	bl	8005548 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80055d8:	bf00      	nop
 80055da:	3708      	adds	r7, #8
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68da      	ldr	r2, [r3, #12]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f2:	b292      	uxth	r2, r2
 80055f4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055fa:	1c9a      	adds	r2, r3, #2
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005612:	b29b      	uxth	r3, r3
 8005614:	2b00      	cmp	r3, #0
 8005616:	d10e      	bne.n	8005636 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685a      	ldr	r2, [r3, #4]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005626:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f7ff ff93 	bl	800555c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005636:	bf00      	nop
 8005638:	3708      	adds	r7, #8
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b086      	sub	sp, #24
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b04      	cmp	r3, #4
 8005658:	d13a      	bne.n	80056d0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b01      	cmp	r3, #1
 8005662:	d109      	bne.n	8005678 <I2S_IRQHandler+0x3a>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800566e:	2b40      	cmp	r3, #64	@ 0x40
 8005670:	d102      	bne.n	8005678 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7ff ffb4 	bl	80055e0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800567e:	2b40      	cmp	r3, #64	@ 0x40
 8005680:	d126      	bne.n	80056d0 <I2S_IRQHandler+0x92>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	2b20      	cmp	r3, #32
 800568e:	d11f      	bne.n	80056d0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800569e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80056a0:	2300      	movs	r3, #0
 80056a2:	613b      	str	r3, [r7, #16]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	613b      	str	r3, [r7, #16]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	613b      	str	r3, [r7, #16]
 80056b4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056c2:	f043 0202 	orr.w	r2, r3, #2
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7ff ff50 	bl	8005570 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	2b03      	cmp	r3, #3
 80056da:	d136      	bne.n	800574a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	f003 0302 	and.w	r3, r3, #2
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d109      	bne.n	80056fa <I2S_IRQHandler+0xbc>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056f0:	2b80      	cmp	r3, #128	@ 0x80
 80056f2:	d102      	bne.n	80056fa <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f7ff ff45 	bl	8005584 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	f003 0308 	and.w	r3, r3, #8
 8005700:	2b08      	cmp	r3, #8
 8005702:	d122      	bne.n	800574a <I2S_IRQHandler+0x10c>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f003 0320 	and.w	r3, r3, #32
 800570e:	2b20      	cmp	r3, #32
 8005710:	d11b      	bne.n	800574a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	685a      	ldr	r2, [r3, #4]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005720:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005722:	2300      	movs	r3, #0
 8005724:	60fb      	str	r3, [r7, #12]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	60fb      	str	r3, [r7, #12]
 800572e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800573c:	f043 0204 	orr.w	r2, r3, #4
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7ff ff13 	bl	8005570 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800574a:	bf00      	nop
 800574c:	3718      	adds	r7, #24
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b088      	sub	sp, #32
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a92      	ldr	r2, [pc, #584]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d101      	bne.n	8005772 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800576e:	4b92      	ldr	r3, [pc, #584]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005770:	e001      	b.n	8005776 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005772:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a8b      	ldr	r2, [pc, #556]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d101      	bne.n	8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800578c:	4b8a      	ldr	r3, [pc, #552]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800578e:	e001      	b.n	8005794 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005790:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057a0:	d004      	beq.n	80057ac <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f040 8099 	bne.w	80058de <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d107      	bne.n	80057c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f925 	bl	8005a10 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d107      	bne.n	80057e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d002      	beq.n	80057e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f9c8 	bl	8005b70 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e6:	2b40      	cmp	r3, #64	@ 0x40
 80057e8:	d13a      	bne.n	8005860 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	f003 0320 	and.w	r3, r3, #32
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d035      	beq.n	8005860 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a6e      	ldr	r2, [pc, #440]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d101      	bne.n	8005802 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80057fe:	4b6e      	ldr	r3, [pc, #440]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005800:	e001      	b.n	8005806 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005802:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005806:	685a      	ldr	r2, [r3, #4]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4969      	ldr	r1, [pc, #420]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800580e:	428b      	cmp	r3, r1
 8005810:	d101      	bne.n	8005816 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005812:	4b69      	ldr	r3, [pc, #420]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005814:	e001      	b.n	800581a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005816:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800581a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800581e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685a      	ldr	r2, [r3, #4]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800582e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005830:	2300      	movs	r3, #0
 8005832:	60fb      	str	r3, [r7, #12]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	60fb      	str	r3, [r7, #12]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	60fb      	str	r3, [r7, #12]
 8005844:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005852:	f043 0202 	orr.w	r2, r3, #2
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7ff fe88 	bl	8005570 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	f003 0308 	and.w	r3, r3, #8
 8005866:	2b08      	cmp	r3, #8
 8005868:	f040 80c3 	bne.w	80059f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	f003 0320 	and.w	r3, r3, #32
 8005872:	2b00      	cmp	r3, #0
 8005874:	f000 80bd 	beq.w	80059f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	685a      	ldr	r2, [r3, #4]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005886:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a49      	ldr	r2, [pc, #292]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d101      	bne.n	8005896 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005892:	4b49      	ldr	r3, [pc, #292]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005894:	e001      	b.n	800589a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005896:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800589a:	685a      	ldr	r2, [r3, #4]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4944      	ldr	r1, [pc, #272]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80058a2:	428b      	cmp	r3, r1
 80058a4:	d101      	bne.n	80058aa <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80058a6:	4b44      	ldr	r3, [pc, #272]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80058a8:	e001      	b.n	80058ae <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80058aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058ae:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80058b2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80058b4:	2300      	movs	r3, #0
 80058b6:	60bb      	str	r3, [r7, #8]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	60bb      	str	r3, [r7, #8]
 80058c0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ce:	f043 0204 	orr.w	r2, r3, #4
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f7ff fe4a 	bl	8005570 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80058dc:	e089      	b.n	80059f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d107      	bne.n	80058f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d002      	beq.n	80058f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 f8be 	bl	8005a74 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d107      	bne.n	8005912 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005908:	2b00      	cmp	r3, #0
 800590a:	d002      	beq.n	8005912 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f000 f8fd 	bl	8005b0c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005918:	2b40      	cmp	r3, #64	@ 0x40
 800591a:	d12f      	bne.n	800597c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	f003 0320 	and.w	r3, r3, #32
 8005922:	2b00      	cmp	r3, #0
 8005924:	d02a      	beq.n	800597c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005934:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a1e      	ldr	r2, [pc, #120]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d101      	bne.n	8005944 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005940:	4b1d      	ldr	r3, [pc, #116]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005942:	e001      	b.n	8005948 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005944:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4919      	ldr	r1, [pc, #100]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005950:	428b      	cmp	r3, r1
 8005952:	d101      	bne.n	8005958 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005954:	4b18      	ldr	r3, [pc, #96]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005956:	e001      	b.n	800595c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005958:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800595c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005960:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800596e:	f043 0202 	orr.w	r2, r3, #2
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f7ff fdfa 	bl	8005570 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800597c:	69bb      	ldr	r3, [r7, #24]
 800597e:	f003 0308 	and.w	r3, r3, #8
 8005982:	2b08      	cmp	r3, #8
 8005984:	d136      	bne.n	80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	f003 0320 	and.w	r3, r3, #32
 800598c:	2b00      	cmp	r3, #0
 800598e:	d031      	beq.n	80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a07      	ldr	r2, [pc, #28]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d101      	bne.n	800599e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800599a:	4b07      	ldr	r3, [pc, #28]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800599c:	e001      	b.n	80059a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800599e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059a2:	685a      	ldr	r2, [r3, #4]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4902      	ldr	r1, [pc, #8]	@ (80059b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059aa:	428b      	cmp	r3, r1
 80059ac:	d106      	bne.n	80059bc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80059ae:	4b02      	ldr	r3, [pc, #8]	@ (80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059b0:	e006      	b.n	80059c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80059b2:	bf00      	nop
 80059b4:	40003800 	.word	0x40003800
 80059b8:	40003400 	.word	0x40003400
 80059bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059c0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80059c4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80059d4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059e2:	f043 0204 	orr.w	r2, r3, #4
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7ff fdc0 	bl	8005570 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80059f0:	e000      	b.n	80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80059f2:	bf00      	nop
}
 80059f4:	bf00      	nop
 80059f6:	3720      	adds	r7, #32
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1c:	1c99      	adds	r1, r3, #2
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	6251      	str	r1, [r2, #36]	@ 0x24
 8005a22:	881a      	ldrh	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	3b01      	subs	r3, #1
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d113      	bne.n	8005a6a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005a50:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d106      	bne.n	8005a6a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f7ff ffc9 	bl	80059fc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005a6a:	bf00      	nop
 8005a6c:	3708      	adds	r7, #8
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
	...

08005a74 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a80:	1c99      	adds	r1, r3, #2
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	6251      	str	r1, [r2, #36]	@ 0x24
 8005a86:	8819      	ldrh	r1, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b04 <I2SEx_TxISR_I2SExt+0x90>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d101      	bne.n	8005a96 <I2SEx_TxISR_I2SExt+0x22>
 8005a92:	4b1d      	ldr	r3, [pc, #116]	@ (8005b08 <I2SEx_TxISR_I2SExt+0x94>)
 8005a94:	e001      	b.n	8005a9a <I2SEx_TxISR_I2SExt+0x26>
 8005a96:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a9a:	460a      	mov	r2, r1
 8005a9c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d121      	bne.n	8005afa <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a12      	ldr	r2, [pc, #72]	@ (8005b04 <I2SEx_TxISR_I2SExt+0x90>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d101      	bne.n	8005ac4 <I2SEx_TxISR_I2SExt+0x50>
 8005ac0:	4b11      	ldr	r3, [pc, #68]	@ (8005b08 <I2SEx_TxISR_I2SExt+0x94>)
 8005ac2:	e001      	b.n	8005ac8 <I2SEx_TxISR_I2SExt+0x54>
 8005ac4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	490d      	ldr	r1, [pc, #52]	@ (8005b04 <I2SEx_TxISR_I2SExt+0x90>)
 8005ad0:	428b      	cmp	r3, r1
 8005ad2:	d101      	bne.n	8005ad8 <I2SEx_TxISR_I2SExt+0x64>
 8005ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8005b08 <I2SEx_TxISR_I2SExt+0x94>)
 8005ad6:	e001      	b.n	8005adc <I2SEx_TxISR_I2SExt+0x68>
 8005ad8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005adc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005ae0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d106      	bne.n	8005afa <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f7ff ff81 	bl	80059fc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005afa:	bf00      	nop
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	40003800 	.word	0x40003800
 8005b08:	40003400 	.word	0x40003400

08005b0c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68d8      	ldr	r0, [r3, #12]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1e:	1c99      	adds	r1, r3, #2
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005b24:	b282      	uxth	r2, r0
 8005b26:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	b29a      	uxth	r2, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d113      	bne.n	8005b68 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	685a      	ldr	r2, [r3, #4]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005b4e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d106      	bne.n	8005b68 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f7ff ff4a 	bl	80059fc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005b68:	bf00      	nop
 8005b6a:	3708      	adds	r7, #8
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a20      	ldr	r2, [pc, #128]	@ (8005c00 <I2SEx_RxISR_I2SExt+0x90>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d101      	bne.n	8005b86 <I2SEx_RxISR_I2SExt+0x16>
 8005b82:	4b20      	ldr	r3, [pc, #128]	@ (8005c04 <I2SEx_RxISR_I2SExt+0x94>)
 8005b84:	e001      	b.n	8005b8a <I2SEx_RxISR_I2SExt+0x1a>
 8005b86:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b8a:	68d8      	ldr	r0, [r3, #12]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b90:	1c99      	adds	r1, r3, #2
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005b96:	b282      	uxth	r2, r0
 8005b98:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	b29a      	uxth	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d121      	bne.n	8005bf6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a12      	ldr	r2, [pc, #72]	@ (8005c00 <I2SEx_RxISR_I2SExt+0x90>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d101      	bne.n	8005bc0 <I2SEx_RxISR_I2SExt+0x50>
 8005bbc:	4b11      	ldr	r3, [pc, #68]	@ (8005c04 <I2SEx_RxISR_I2SExt+0x94>)
 8005bbe:	e001      	b.n	8005bc4 <I2SEx_RxISR_I2SExt+0x54>
 8005bc0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	490d      	ldr	r1, [pc, #52]	@ (8005c00 <I2SEx_RxISR_I2SExt+0x90>)
 8005bcc:	428b      	cmp	r3, r1
 8005bce:	d101      	bne.n	8005bd4 <I2SEx_RxISR_I2SExt+0x64>
 8005bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8005c04 <I2SEx_RxISR_I2SExt+0x94>)
 8005bd2:	e001      	b.n	8005bd8 <I2SEx_RxISR_I2SExt+0x68>
 8005bd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bd8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005bdc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d106      	bne.n	8005bf6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f7ff ff03 	bl	80059fc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005bf6:	bf00      	nop
 8005bf8:	3708      	adds	r7, #8
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	40003800 	.word	0x40003800
 8005c04:	40003400 	.word	0x40003400

08005c08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b086      	sub	sp, #24
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e267      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d075      	beq.n	8005d12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005c26:	4b88      	ldr	r3, [pc, #544]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f003 030c 	and.w	r3, r3, #12
 8005c2e:	2b04      	cmp	r3, #4
 8005c30:	d00c      	beq.n	8005c4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c32:	4b85      	ldr	r3, [pc, #532]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005c3a:	2b08      	cmp	r3, #8
 8005c3c:	d112      	bne.n	8005c64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c3e:	4b82      	ldr	r3, [pc, #520]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c4a:	d10b      	bne.n	8005c64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c4c:	4b7e      	ldr	r3, [pc, #504]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d05b      	beq.n	8005d10 <HAL_RCC_OscConfig+0x108>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d157      	bne.n	8005d10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e242      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c6c:	d106      	bne.n	8005c7c <HAL_RCC_OscConfig+0x74>
 8005c6e:	4b76      	ldr	r3, [pc, #472]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a75      	ldr	r2, [pc, #468]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	e01d      	b.n	8005cb8 <HAL_RCC_OscConfig+0xb0>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c84:	d10c      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x98>
 8005c86:	4b70      	ldr	r3, [pc, #448]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a6f      	ldr	r2, [pc, #444]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c90:	6013      	str	r3, [r2, #0]
 8005c92:	4b6d      	ldr	r3, [pc, #436]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a6c      	ldr	r2, [pc, #432]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005c98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c9c:	6013      	str	r3, [r2, #0]
 8005c9e:	e00b      	b.n	8005cb8 <HAL_RCC_OscConfig+0xb0>
 8005ca0:	4b69      	ldr	r3, [pc, #420]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a68      	ldr	r2, [pc, #416]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005ca6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005caa:	6013      	str	r3, [r2, #0]
 8005cac:	4b66      	ldr	r3, [pc, #408]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a65      	ldr	r2, [pc, #404]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005cb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d013      	beq.n	8005ce8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc0:	f7fc f9be 	bl	8002040 <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cc8:	f7fc f9ba 	bl	8002040 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b64      	cmp	r3, #100	@ 0x64
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e207      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cda:	4b5b      	ldr	r3, [pc, #364]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f0      	beq.n	8005cc8 <HAL_RCC_OscConfig+0xc0>
 8005ce6:	e014      	b.n	8005d12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ce8:	f7fc f9aa 	bl	8002040 <HAL_GetTick>
 8005cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cee:	e008      	b.n	8005d02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cf0:	f7fc f9a6 	bl	8002040 <HAL_GetTick>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	2b64      	cmp	r3, #100	@ 0x64
 8005cfc:	d901      	bls.n	8005d02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e1f3      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d02:	4b51      	ldr	r3, [pc, #324]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1f0      	bne.n	8005cf0 <HAL_RCC_OscConfig+0xe8>
 8005d0e:	e000      	b.n	8005d12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0302 	and.w	r3, r3, #2
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d063      	beq.n	8005de6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005d1e:	4b4a      	ldr	r3, [pc, #296]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	f003 030c 	and.w	r3, r3, #12
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00b      	beq.n	8005d42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d2a:	4b47      	ldr	r3, [pc, #284]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005d32:	2b08      	cmp	r3, #8
 8005d34:	d11c      	bne.n	8005d70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d36:	4b44      	ldr	r3, [pc, #272]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d116      	bne.n	8005d70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d42:	4b41      	ldr	r3, [pc, #260]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0302 	and.w	r3, r3, #2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d005      	beq.n	8005d5a <HAL_RCC_OscConfig+0x152>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d001      	beq.n	8005d5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e1c7      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d5a:	4b3b      	ldr	r3, [pc, #236]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	00db      	lsls	r3, r3, #3
 8005d68:	4937      	ldr	r1, [pc, #220]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d6e:	e03a      	b.n	8005de6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d020      	beq.n	8005dba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d78:	4b34      	ldr	r3, [pc, #208]	@ (8005e4c <HAL_RCC_OscConfig+0x244>)
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d7e:	f7fc f95f 	bl	8002040 <HAL_GetTick>
 8005d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d84:	e008      	b.n	8005d98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d86:	f7fc f95b 	bl	8002040 <HAL_GetTick>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d901      	bls.n	8005d98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d94:	2303      	movs	r3, #3
 8005d96:	e1a8      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d98:	4b2b      	ldr	r3, [pc, #172]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0302 	and.w	r3, r3, #2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d0f0      	beq.n	8005d86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005da4:	4b28      	ldr	r3, [pc, #160]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	00db      	lsls	r3, r3, #3
 8005db2:	4925      	ldr	r1, [pc, #148]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005db4:	4313      	orrs	r3, r2
 8005db6:	600b      	str	r3, [r1, #0]
 8005db8:	e015      	b.n	8005de6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dba:	4b24      	ldr	r3, [pc, #144]	@ (8005e4c <HAL_RCC_OscConfig+0x244>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc0:	f7fc f93e 	bl	8002040 <HAL_GetTick>
 8005dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dc6:	e008      	b.n	8005dda <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dc8:	f7fc f93a 	bl	8002040 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d901      	bls.n	8005dda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e187      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dda:	4b1b      	ldr	r3, [pc, #108]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 0302 	and.w	r3, r3, #2
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1f0      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0308 	and.w	r3, r3, #8
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d036      	beq.n	8005e60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d016      	beq.n	8005e28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005dfa:	4b15      	ldr	r3, [pc, #84]	@ (8005e50 <HAL_RCC_OscConfig+0x248>)
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e00:	f7fc f91e 	bl	8002040 <HAL_GetTick>
 8005e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e06:	e008      	b.n	8005e1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e08:	f7fc f91a 	bl	8002040 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e167      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8005e48 <HAL_RCC_OscConfig+0x240>)
 8005e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e1e:	f003 0302 	and.w	r3, r3, #2
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0f0      	beq.n	8005e08 <HAL_RCC_OscConfig+0x200>
 8005e26:	e01b      	b.n	8005e60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e28:	4b09      	ldr	r3, [pc, #36]	@ (8005e50 <HAL_RCC_OscConfig+0x248>)
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e2e:	f7fc f907 	bl	8002040 <HAL_GetTick>
 8005e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e34:	e00e      	b.n	8005e54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e36:	f7fc f903 	bl	8002040 <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d907      	bls.n	8005e54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e150      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
 8005e48:	40023800 	.word	0x40023800
 8005e4c:	42470000 	.word	0x42470000
 8005e50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e54:	4b88      	ldr	r3, [pc, #544]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005e56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d1ea      	bne.n	8005e36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 0304 	and.w	r3, r3, #4
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 8097 	beq.w	8005f9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e72:	4b81      	ldr	r3, [pc, #516]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d10f      	bne.n	8005e9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e7e:	2300      	movs	r3, #0
 8005e80:	60bb      	str	r3, [r7, #8]
 8005e82:	4b7d      	ldr	r3, [pc, #500]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e86:	4a7c      	ldr	r2, [pc, #496]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e8e:	4b7a      	ldr	r3, [pc, #488]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e96:	60bb      	str	r3, [r7, #8]
 8005e98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e9e:	4b77      	ldr	r3, [pc, #476]	@ (800607c <HAL_RCC_OscConfig+0x474>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d118      	bne.n	8005edc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005eaa:	4b74      	ldr	r3, [pc, #464]	@ (800607c <HAL_RCC_OscConfig+0x474>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a73      	ldr	r2, [pc, #460]	@ (800607c <HAL_RCC_OscConfig+0x474>)
 8005eb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eb6:	f7fc f8c3 	bl	8002040 <HAL_GetTick>
 8005eba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ebc:	e008      	b.n	8005ed0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ebe:	f7fc f8bf 	bl	8002040 <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d901      	bls.n	8005ed0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e10c      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ed0:	4b6a      	ldr	r3, [pc, #424]	@ (800607c <HAL_RCC_OscConfig+0x474>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d0f0      	beq.n	8005ebe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d106      	bne.n	8005ef2 <HAL_RCC_OscConfig+0x2ea>
 8005ee4:	4b64      	ldr	r3, [pc, #400]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005ee6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ee8:	4a63      	ldr	r2, [pc, #396]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005eea:	f043 0301 	orr.w	r3, r3, #1
 8005eee:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ef0:	e01c      	b.n	8005f2c <HAL_RCC_OscConfig+0x324>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	2b05      	cmp	r3, #5
 8005ef8:	d10c      	bne.n	8005f14 <HAL_RCC_OscConfig+0x30c>
 8005efa:	4b5f      	ldr	r3, [pc, #380]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005efc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005efe:	4a5e      	ldr	r2, [pc, #376]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f00:	f043 0304 	orr.w	r3, r3, #4
 8005f04:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f06:	4b5c      	ldr	r3, [pc, #368]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f0a:	4a5b      	ldr	r2, [pc, #364]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f0c:	f043 0301 	orr.w	r3, r3, #1
 8005f10:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f12:	e00b      	b.n	8005f2c <HAL_RCC_OscConfig+0x324>
 8005f14:	4b58      	ldr	r3, [pc, #352]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f18:	4a57      	ldr	r2, [pc, #348]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f1a:	f023 0301 	bic.w	r3, r3, #1
 8005f1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f20:	4b55      	ldr	r3, [pc, #340]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f24:	4a54      	ldr	r2, [pc, #336]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f26:	f023 0304 	bic.w	r3, r3, #4
 8005f2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d015      	beq.n	8005f60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f34:	f7fc f884 	bl	8002040 <HAL_GetTick>
 8005f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f3a:	e00a      	b.n	8005f52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f3c:	f7fc f880 	bl	8002040 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d901      	bls.n	8005f52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e0cb      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f52:	4b49      	ldr	r3, [pc, #292]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f56:	f003 0302 	and.w	r3, r3, #2
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d0ee      	beq.n	8005f3c <HAL_RCC_OscConfig+0x334>
 8005f5e:	e014      	b.n	8005f8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f60:	f7fc f86e 	bl	8002040 <HAL_GetTick>
 8005f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f66:	e00a      	b.n	8005f7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f68:	f7fc f86a 	bl	8002040 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d901      	bls.n	8005f7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e0b5      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f7e:	4b3e      	ldr	r3, [pc, #248]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d1ee      	bne.n	8005f68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005f8a:	7dfb      	ldrb	r3, [r7, #23]
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d105      	bne.n	8005f9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f90:	4b39      	ldr	r3, [pc, #228]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f94:	4a38      	ldr	r2, [pc, #224]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005f96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	699b      	ldr	r3, [r3, #24]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f000 80a1 	beq.w	80060e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fa6:	4b34      	ldr	r3, [pc, #208]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 030c 	and.w	r3, r3, #12
 8005fae:	2b08      	cmp	r3, #8
 8005fb0:	d05c      	beq.n	800606c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	699b      	ldr	r3, [r3, #24]
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	d141      	bne.n	800603e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fba:	4b31      	ldr	r3, [pc, #196]	@ (8006080 <HAL_RCC_OscConfig+0x478>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fc0:	f7fc f83e 	bl	8002040 <HAL_GetTick>
 8005fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fc6:	e008      	b.n	8005fda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fc8:	f7fc f83a 	bl	8002040 <HAL_GetTick>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	1ad3      	subs	r3, r2, r3
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	d901      	bls.n	8005fda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e087      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fda:	4b27      	ldr	r3, [pc, #156]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1f0      	bne.n	8005fc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	69da      	ldr	r2, [r3, #28]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff4:	019b      	lsls	r3, r3, #6
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffc:	085b      	lsrs	r3, r3, #1
 8005ffe:	3b01      	subs	r3, #1
 8006000:	041b      	lsls	r3, r3, #16
 8006002:	431a      	orrs	r2, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006008:	061b      	lsls	r3, r3, #24
 800600a:	491b      	ldr	r1, [pc, #108]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 800600c:	4313      	orrs	r3, r2
 800600e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006010:	4b1b      	ldr	r3, [pc, #108]	@ (8006080 <HAL_RCC_OscConfig+0x478>)
 8006012:	2201      	movs	r2, #1
 8006014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006016:	f7fc f813 	bl	8002040 <HAL_GetTick>
 800601a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800601c:	e008      	b.n	8006030 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800601e:	f7fc f80f 	bl	8002040 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d901      	bls.n	8006030 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e05c      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006030:	4b11      	ldr	r3, [pc, #68]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d0f0      	beq.n	800601e <HAL_RCC_OscConfig+0x416>
 800603c:	e054      	b.n	80060e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800603e:	4b10      	ldr	r3, [pc, #64]	@ (8006080 <HAL_RCC_OscConfig+0x478>)
 8006040:	2200      	movs	r2, #0
 8006042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006044:	f7fb fffc 	bl	8002040 <HAL_GetTick>
 8006048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800604a:	e008      	b.n	800605e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800604c:	f7fb fff8 	bl	8002040 <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	2b02      	cmp	r3, #2
 8006058:	d901      	bls.n	800605e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800605a:	2303      	movs	r3, #3
 800605c:	e045      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800605e:	4b06      	ldr	r3, [pc, #24]	@ (8006078 <HAL_RCC_OscConfig+0x470>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d1f0      	bne.n	800604c <HAL_RCC_OscConfig+0x444>
 800606a:	e03d      	b.n	80060e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d107      	bne.n	8006084 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e038      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
 8006078:	40023800 	.word	0x40023800
 800607c:	40007000 	.word	0x40007000
 8006080:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006084:	4b1b      	ldr	r3, [pc, #108]	@ (80060f4 <HAL_RCC_OscConfig+0x4ec>)
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d028      	beq.n	80060e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800609c:	429a      	cmp	r2, r3
 800609e:	d121      	bne.n	80060e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d11a      	bne.n	80060e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80060b4:	4013      	ands	r3, r2
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060bc:	4293      	cmp	r3, r2
 80060be:	d111      	bne.n	80060e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ca:	085b      	lsrs	r3, r3, #1
 80060cc:	3b01      	subs	r3, #1
 80060ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d107      	bne.n	80060e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d001      	beq.n	80060e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e000      	b.n	80060ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3718      	adds	r7, #24
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	40023800 	.word	0x40023800

080060f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d101      	bne.n	800610c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e0cc      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800610c:	4b68      	ldr	r3, [pc, #416]	@ (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0307 	and.w	r3, r3, #7
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	429a      	cmp	r2, r3
 8006118:	d90c      	bls.n	8006134 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800611a:	4b65      	ldr	r3, [pc, #404]	@ (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	b2d2      	uxtb	r2, r2
 8006120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006122:	4b63      	ldr	r3, [pc, #396]	@ (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0307 	and.w	r3, r3, #7
 800612a:	683a      	ldr	r2, [r7, #0]
 800612c:	429a      	cmp	r2, r3
 800612e:	d001      	beq.n	8006134 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e0b8      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0302 	and.w	r3, r3, #2
 800613c:	2b00      	cmp	r3, #0
 800613e:	d020      	beq.n	8006182 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0304 	and.w	r3, r3, #4
 8006148:	2b00      	cmp	r3, #0
 800614a:	d005      	beq.n	8006158 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800614c:	4b59      	ldr	r3, [pc, #356]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	4a58      	ldr	r2, [pc, #352]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006152:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006156:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0308 	and.w	r3, r3, #8
 8006160:	2b00      	cmp	r3, #0
 8006162:	d005      	beq.n	8006170 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006164:	4b53      	ldr	r3, [pc, #332]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	4a52      	ldr	r2, [pc, #328]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800616a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800616e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006170:	4b50      	ldr	r3, [pc, #320]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	494d      	ldr	r1, [pc, #308]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800617e:	4313      	orrs	r3, r2
 8006180:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d044      	beq.n	8006218 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	2b01      	cmp	r3, #1
 8006194:	d107      	bne.n	80061a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006196:	4b47      	ldr	r3, [pc, #284]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d119      	bne.n	80061d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e07f      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d003      	beq.n	80061b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061b2:	2b03      	cmp	r3, #3
 80061b4:	d107      	bne.n	80061c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061b6:	4b3f      	ldr	r3, [pc, #252]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d109      	bne.n	80061d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e06f      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061c6:	4b3b      	ldr	r3, [pc, #236]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 0302 	and.w	r3, r3, #2
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d101      	bne.n	80061d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e067      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061d6:	4b37      	ldr	r3, [pc, #220]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f023 0203 	bic.w	r2, r3, #3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	4934      	ldr	r1, [pc, #208]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 80061e4:	4313      	orrs	r3, r2
 80061e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061e8:	f7fb ff2a 	bl	8002040 <HAL_GetTick>
 80061ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061ee:	e00a      	b.n	8006206 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061f0:	f7fb ff26 	bl	8002040 <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061fe:	4293      	cmp	r3, r2
 8006200:	d901      	bls.n	8006206 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e04f      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006206:	4b2b      	ldr	r3, [pc, #172]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f003 020c 	and.w	r2, r3, #12
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	429a      	cmp	r2, r3
 8006216:	d1eb      	bne.n	80061f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006218:	4b25      	ldr	r3, [pc, #148]	@ (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0307 	and.w	r3, r3, #7
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	429a      	cmp	r2, r3
 8006224:	d20c      	bcs.n	8006240 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006226:	4b22      	ldr	r3, [pc, #136]	@ (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 8006228:	683a      	ldr	r2, [r7, #0]
 800622a:	b2d2      	uxtb	r2, r2
 800622c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800622e:	4b20      	ldr	r3, [pc, #128]	@ (80062b0 <HAL_RCC_ClockConfig+0x1b8>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	429a      	cmp	r2, r3
 800623a:	d001      	beq.n	8006240 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e032      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0304 	and.w	r3, r3, #4
 8006248:	2b00      	cmp	r3, #0
 800624a:	d008      	beq.n	800625e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800624c:	4b19      	ldr	r3, [pc, #100]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	4916      	ldr	r1, [pc, #88]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800625a:	4313      	orrs	r3, r2
 800625c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 0308 	and.w	r3, r3, #8
 8006266:	2b00      	cmp	r3, #0
 8006268:	d009      	beq.n	800627e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800626a:	4b12      	ldr	r3, [pc, #72]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	00db      	lsls	r3, r3, #3
 8006278:	490e      	ldr	r1, [pc, #56]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 800627a:	4313      	orrs	r3, r2
 800627c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800627e:	f000 f821 	bl	80062c4 <HAL_RCC_GetSysClockFreq>
 8006282:	4602      	mov	r2, r0
 8006284:	4b0b      	ldr	r3, [pc, #44]	@ (80062b4 <HAL_RCC_ClockConfig+0x1bc>)
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	091b      	lsrs	r3, r3, #4
 800628a:	f003 030f 	and.w	r3, r3, #15
 800628e:	490a      	ldr	r1, [pc, #40]	@ (80062b8 <HAL_RCC_ClockConfig+0x1c0>)
 8006290:	5ccb      	ldrb	r3, [r1, r3]
 8006292:	fa22 f303 	lsr.w	r3, r2, r3
 8006296:	4a09      	ldr	r2, [pc, #36]	@ (80062bc <HAL_RCC_ClockConfig+0x1c4>)
 8006298:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800629a:	4b09      	ldr	r3, [pc, #36]	@ (80062c0 <HAL_RCC_ClockConfig+0x1c8>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fb fba6 	bl	80019f0 <HAL_InitTick>

  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	40023c00 	.word	0x40023c00
 80062b4:	40023800 	.word	0x40023800
 80062b8:	08015ae4 	.word	0x08015ae4
 80062bc:	20000000 	.word	0x20000000
 80062c0:	20000004 	.word	0x20000004

080062c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062c8:	b094      	sub	sp, #80	@ 0x50
 80062ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80062cc:	2300      	movs	r3, #0
 80062ce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80062d8:	2300      	movs	r3, #0
 80062da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062dc:	4b79      	ldr	r3, [pc, #484]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f003 030c 	and.w	r3, r3, #12
 80062e4:	2b08      	cmp	r3, #8
 80062e6:	d00d      	beq.n	8006304 <HAL_RCC_GetSysClockFreq+0x40>
 80062e8:	2b08      	cmp	r3, #8
 80062ea:	f200 80e1 	bhi.w	80064b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d002      	beq.n	80062f8 <HAL_RCC_GetSysClockFreq+0x34>
 80062f2:	2b04      	cmp	r3, #4
 80062f4:	d003      	beq.n	80062fe <HAL_RCC_GetSysClockFreq+0x3a>
 80062f6:	e0db      	b.n	80064b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80062f8:	4b73      	ldr	r3, [pc, #460]	@ (80064c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80062fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80062fc:	e0db      	b.n	80064b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80062fe:	4b73      	ldr	r3, [pc, #460]	@ (80064cc <HAL_RCC_GetSysClockFreq+0x208>)
 8006300:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006302:	e0d8      	b.n	80064b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006304:	4b6f      	ldr	r3, [pc, #444]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800630c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800630e:	4b6d      	ldr	r3, [pc, #436]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006316:	2b00      	cmp	r3, #0
 8006318:	d063      	beq.n	80063e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800631a:	4b6a      	ldr	r3, [pc, #424]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	099b      	lsrs	r3, r3, #6
 8006320:	2200      	movs	r2, #0
 8006322:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006324:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800632c:	633b      	str	r3, [r7, #48]	@ 0x30
 800632e:	2300      	movs	r3, #0
 8006330:	637b      	str	r3, [r7, #52]	@ 0x34
 8006332:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006336:	4622      	mov	r2, r4
 8006338:	462b      	mov	r3, r5
 800633a:	f04f 0000 	mov.w	r0, #0
 800633e:	f04f 0100 	mov.w	r1, #0
 8006342:	0159      	lsls	r1, r3, #5
 8006344:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006348:	0150      	lsls	r0, r2, #5
 800634a:	4602      	mov	r2, r0
 800634c:	460b      	mov	r3, r1
 800634e:	4621      	mov	r1, r4
 8006350:	1a51      	subs	r1, r2, r1
 8006352:	6139      	str	r1, [r7, #16]
 8006354:	4629      	mov	r1, r5
 8006356:	eb63 0301 	sbc.w	r3, r3, r1
 800635a:	617b      	str	r3, [r7, #20]
 800635c:	f04f 0200 	mov.w	r2, #0
 8006360:	f04f 0300 	mov.w	r3, #0
 8006364:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006368:	4659      	mov	r1, fp
 800636a:	018b      	lsls	r3, r1, #6
 800636c:	4651      	mov	r1, sl
 800636e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006372:	4651      	mov	r1, sl
 8006374:	018a      	lsls	r2, r1, #6
 8006376:	4651      	mov	r1, sl
 8006378:	ebb2 0801 	subs.w	r8, r2, r1
 800637c:	4659      	mov	r1, fp
 800637e:	eb63 0901 	sbc.w	r9, r3, r1
 8006382:	f04f 0200 	mov.w	r2, #0
 8006386:	f04f 0300 	mov.w	r3, #0
 800638a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800638e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006392:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006396:	4690      	mov	r8, r2
 8006398:	4699      	mov	r9, r3
 800639a:	4623      	mov	r3, r4
 800639c:	eb18 0303 	adds.w	r3, r8, r3
 80063a0:	60bb      	str	r3, [r7, #8]
 80063a2:	462b      	mov	r3, r5
 80063a4:	eb49 0303 	adc.w	r3, r9, r3
 80063a8:	60fb      	str	r3, [r7, #12]
 80063aa:	f04f 0200 	mov.w	r2, #0
 80063ae:	f04f 0300 	mov.w	r3, #0
 80063b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80063b6:	4629      	mov	r1, r5
 80063b8:	024b      	lsls	r3, r1, #9
 80063ba:	4621      	mov	r1, r4
 80063bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80063c0:	4621      	mov	r1, r4
 80063c2:	024a      	lsls	r2, r1, #9
 80063c4:	4610      	mov	r0, r2
 80063c6:	4619      	mov	r1, r3
 80063c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063ca:	2200      	movs	r2, #0
 80063cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80063d4:	f7fa fc58 	bl	8000c88 <__aeabi_uldivmod>
 80063d8:	4602      	mov	r2, r0
 80063da:	460b      	mov	r3, r1
 80063dc:	4613      	mov	r3, r2
 80063de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063e0:	e058      	b.n	8006494 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063e2:	4b38      	ldr	r3, [pc, #224]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	099b      	lsrs	r3, r3, #6
 80063e8:	2200      	movs	r2, #0
 80063ea:	4618      	mov	r0, r3
 80063ec:	4611      	mov	r1, r2
 80063ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80063f2:	623b      	str	r3, [r7, #32]
 80063f4:	2300      	movs	r3, #0
 80063f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80063f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80063fc:	4642      	mov	r2, r8
 80063fe:	464b      	mov	r3, r9
 8006400:	f04f 0000 	mov.w	r0, #0
 8006404:	f04f 0100 	mov.w	r1, #0
 8006408:	0159      	lsls	r1, r3, #5
 800640a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800640e:	0150      	lsls	r0, r2, #5
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	4641      	mov	r1, r8
 8006416:	ebb2 0a01 	subs.w	sl, r2, r1
 800641a:	4649      	mov	r1, r9
 800641c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006420:	f04f 0200 	mov.w	r2, #0
 8006424:	f04f 0300 	mov.w	r3, #0
 8006428:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800642c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006430:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006434:	ebb2 040a 	subs.w	r4, r2, sl
 8006438:	eb63 050b 	sbc.w	r5, r3, fp
 800643c:	f04f 0200 	mov.w	r2, #0
 8006440:	f04f 0300 	mov.w	r3, #0
 8006444:	00eb      	lsls	r3, r5, #3
 8006446:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800644a:	00e2      	lsls	r2, r4, #3
 800644c:	4614      	mov	r4, r2
 800644e:	461d      	mov	r5, r3
 8006450:	4643      	mov	r3, r8
 8006452:	18e3      	adds	r3, r4, r3
 8006454:	603b      	str	r3, [r7, #0]
 8006456:	464b      	mov	r3, r9
 8006458:	eb45 0303 	adc.w	r3, r5, r3
 800645c:	607b      	str	r3, [r7, #4]
 800645e:	f04f 0200 	mov.w	r2, #0
 8006462:	f04f 0300 	mov.w	r3, #0
 8006466:	e9d7 4500 	ldrd	r4, r5, [r7]
 800646a:	4629      	mov	r1, r5
 800646c:	028b      	lsls	r3, r1, #10
 800646e:	4621      	mov	r1, r4
 8006470:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006474:	4621      	mov	r1, r4
 8006476:	028a      	lsls	r2, r1, #10
 8006478:	4610      	mov	r0, r2
 800647a:	4619      	mov	r1, r3
 800647c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800647e:	2200      	movs	r2, #0
 8006480:	61bb      	str	r3, [r7, #24]
 8006482:	61fa      	str	r2, [r7, #28]
 8006484:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006488:	f7fa fbfe 	bl	8000c88 <__aeabi_uldivmod>
 800648c:	4602      	mov	r2, r0
 800648e:	460b      	mov	r3, r1
 8006490:	4613      	mov	r3, r2
 8006492:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006494:	4b0b      	ldr	r3, [pc, #44]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	0c1b      	lsrs	r3, r3, #16
 800649a:	f003 0303 	and.w	r3, r3, #3
 800649e:	3301      	adds	r3, #1
 80064a0:	005b      	lsls	r3, r3, #1
 80064a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80064a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80064a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064ae:	e002      	b.n	80064b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064b0:	4b05      	ldr	r3, [pc, #20]	@ (80064c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80064b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3750      	adds	r7, #80	@ 0x50
 80064bc:	46bd      	mov	sp, r7
 80064be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064c2:	bf00      	nop
 80064c4:	40023800 	.word	0x40023800
 80064c8:	00f42400 	.word	0x00f42400
 80064cc:	007a1200 	.word	0x007a1200

080064d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064d0:	b480      	push	{r7}
 80064d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064d4:	4b03      	ldr	r3, [pc, #12]	@ (80064e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80064d6:	681b      	ldr	r3, [r3, #0]
}
 80064d8:	4618      	mov	r0, r3
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	20000000 	.word	0x20000000

080064e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80064ec:	f7ff fff0 	bl	80064d0 <HAL_RCC_GetHCLKFreq>
 80064f0:	4602      	mov	r2, r0
 80064f2:	4b05      	ldr	r3, [pc, #20]	@ (8006508 <HAL_RCC_GetPCLK1Freq+0x20>)
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	0a9b      	lsrs	r3, r3, #10
 80064f8:	f003 0307 	and.w	r3, r3, #7
 80064fc:	4903      	ldr	r1, [pc, #12]	@ (800650c <HAL_RCC_GetPCLK1Freq+0x24>)
 80064fe:	5ccb      	ldrb	r3, [r1, r3]
 8006500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006504:	4618      	mov	r0, r3
 8006506:	bd80      	pop	{r7, pc}
 8006508:	40023800 	.word	0x40023800
 800650c:	08015af4 	.word	0x08015af4

08006510 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006514:	f7ff ffdc 	bl	80064d0 <HAL_RCC_GetHCLKFreq>
 8006518:	4602      	mov	r2, r0
 800651a:	4b05      	ldr	r3, [pc, #20]	@ (8006530 <HAL_RCC_GetPCLK2Freq+0x20>)
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	0b5b      	lsrs	r3, r3, #13
 8006520:	f003 0307 	and.w	r3, r3, #7
 8006524:	4903      	ldr	r1, [pc, #12]	@ (8006534 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006526:	5ccb      	ldrb	r3, [r1, r3]
 8006528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800652c:	4618      	mov	r0, r3
 800652e:	bd80      	pop	{r7, pc}
 8006530:	40023800 	.word	0x40023800
 8006534:	08015af4 	.word	0x08015af4

08006538 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	220f      	movs	r2, #15
 8006546:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006548:	4b12      	ldr	r3, [pc, #72]	@ (8006594 <HAL_RCC_GetClockConfig+0x5c>)
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f003 0203 	and.w	r2, r3, #3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006554:	4b0f      	ldr	r3, [pc, #60]	@ (8006594 <HAL_RCC_GetClockConfig+0x5c>)
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006560:	4b0c      	ldr	r3, [pc, #48]	@ (8006594 <HAL_RCC_GetClockConfig+0x5c>)
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800656c:	4b09      	ldr	r3, [pc, #36]	@ (8006594 <HAL_RCC_GetClockConfig+0x5c>)
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	08db      	lsrs	r3, r3, #3
 8006572:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800657a:	4b07      	ldr	r3, [pc, #28]	@ (8006598 <HAL_RCC_GetClockConfig+0x60>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0207 	and.w	r2, r3, #7
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	601a      	str	r2, [r3, #0]
}
 8006586:	bf00      	nop
 8006588:	370c      	adds	r7, #12
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop
 8006594:	40023800 	.word	0x40023800
 8006598:	40023c00 	.word	0x40023c00

0800659c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80065a4:	2300      	movs	r3, #0
 80065a6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80065a8:	2300      	movs	r3, #0
 80065aa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0301 	and.w	r3, r3, #1
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d105      	bne.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d035      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80065c4:	4b62      	ldr	r3, [pc, #392]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80065c6:	2200      	movs	r2, #0
 80065c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065ca:	f7fb fd39 	bl	8002040 <HAL_GetTick>
 80065ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065d0:	e008      	b.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80065d2:	f7fb fd35 	bl	8002040 <HAL_GetTick>
 80065d6:	4602      	mov	r2, r0
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	2b02      	cmp	r3, #2
 80065de:	d901      	bls.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065e0:	2303      	movs	r3, #3
 80065e2:	e0b0      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065e4:	4b5b      	ldr	r3, [pc, #364]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1f0      	bne.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	019a      	lsls	r2, r3, #6
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	071b      	lsls	r3, r3, #28
 80065fc:	4955      	ldr	r1, [pc, #340]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065fe:	4313      	orrs	r3, r2
 8006600:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006604:	4b52      	ldr	r3, [pc, #328]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006606:	2201      	movs	r2, #1
 8006608:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800660a:	f7fb fd19 	bl	8002040 <HAL_GetTick>
 800660e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006610:	e008      	b.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006612:	f7fb fd15 	bl	8002040 <HAL_GetTick>
 8006616:	4602      	mov	r2, r0
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	1ad3      	subs	r3, r2, r3
 800661c:	2b02      	cmp	r3, #2
 800661e:	d901      	bls.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006620:	2303      	movs	r3, #3
 8006622:	e090      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006624:	4b4b      	ldr	r3, [pc, #300]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800662c:	2b00      	cmp	r3, #0
 800662e:	d0f0      	beq.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0302 	and.w	r3, r3, #2
 8006638:	2b00      	cmp	r3, #0
 800663a:	f000 8083 	beq.w	8006744 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800663e:	2300      	movs	r3, #0
 8006640:	60fb      	str	r3, [r7, #12]
 8006642:	4b44      	ldr	r3, [pc, #272]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006646:	4a43      	ldr	r2, [pc, #268]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800664c:	6413      	str	r3, [r2, #64]	@ 0x40
 800664e:	4b41      	ldr	r3, [pc, #260]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006656:	60fb      	str	r3, [r7, #12]
 8006658:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800665a:	4b3f      	ldr	r3, [pc, #252]	@ (8006758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a3e      	ldr	r2, [pc, #248]	@ (8006758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006664:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006666:	f7fb fceb 	bl	8002040 <HAL_GetTick>
 800666a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800666c:	e008      	b.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800666e:	f7fb fce7 	bl	8002040 <HAL_GetTick>
 8006672:	4602      	mov	r2, r0
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	2b02      	cmp	r3, #2
 800667a:	d901      	bls.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e062      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006680:	4b35      	ldr	r3, [pc, #212]	@ (8006758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006688:	2b00      	cmp	r3, #0
 800668a:	d0f0      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800668c:	4b31      	ldr	r3, [pc, #196]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800668e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006690:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006694:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d02f      	beq.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d028      	beq.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80066aa:	4b2a      	ldr	r3, [pc, #168]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066b2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80066b4:	4b29      	ldr	r3, [pc, #164]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80066b6:	2201      	movs	r2, #1
 80066b8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80066ba:	4b28      	ldr	r3, [pc, #160]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80066bc:	2200      	movs	r2, #0
 80066be:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80066c0:	4a24      	ldr	r2, [pc, #144]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80066c6:	4b23      	ldr	r3, [pc, #140]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d114      	bne.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80066d2:	f7fb fcb5 	bl	8002040 <HAL_GetTick>
 80066d6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066d8:	e00a      	b.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066da:	f7fb fcb1 	bl	8002040 <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d901      	bls.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e02a      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066f0:	4b18      	ldr	r3, [pc, #96]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066f4:	f003 0302 	and.w	r3, r3, #2
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d0ee      	beq.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006704:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006708:	d10d      	bne.n	8006726 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800670a:	4b12      	ldr	r3, [pc, #72]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800671a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800671e:	490d      	ldr	r1, [pc, #52]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006720:	4313      	orrs	r3, r2
 8006722:	608b      	str	r3, [r1, #8]
 8006724:	e005      	b.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006726:	4b0b      	ldr	r3, [pc, #44]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	4a0a      	ldr	r2, [pc, #40]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800672c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006730:	6093      	str	r3, [r2, #8]
 8006732:	4b08      	ldr	r3, [pc, #32]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006734:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800673e:	4905      	ldr	r1, [pc, #20]	@ (8006754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006740:	4313      	orrs	r3, r2
 8006742:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3718      	adds	r7, #24
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	42470068 	.word	0x42470068
 8006754:	40023800 	.word	0x40023800
 8006758:	40007000 	.word	0x40007000
 800675c:	42470e40 	.word	0x42470e40

08006760 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006760:	b480      	push	{r7}
 8006762:	b087      	sub	sp, #28
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006768:	2300      	movs	r3, #0
 800676a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800676c:	2300      	movs	r3, #0
 800676e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006770:	2300      	movs	r3, #0
 8006772:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006774:	2300      	movs	r3, #0
 8006776:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b01      	cmp	r3, #1
 800677c:	d13f      	bne.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800677e:	4b24      	ldr	r3, [pc, #144]	@ (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006786:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d006      	beq.n	800679c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006794:	d12f      	bne.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006796:	4b1f      	ldr	r3, [pc, #124]	@ (8006814 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006798:	617b      	str	r3, [r7, #20]
          break;
 800679a:	e02f      	b.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800679c:	4b1c      	ldr	r3, [pc, #112]	@ (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067a8:	d108      	bne.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80067aa:	4b19      	ldr	r3, [pc, #100]	@ (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067b2:	4a19      	ldr	r2, [pc, #100]	@ (8006818 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80067b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b8:	613b      	str	r3, [r7, #16]
 80067ba:	e007      	b.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80067bc:	4b14      	ldr	r3, [pc, #80]	@ (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067c4:	4a15      	ldr	r2, [pc, #84]	@ (800681c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80067c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80067ca:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80067cc:	4b10      	ldr	r3, [pc, #64]	@ (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80067ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067d2:	099b      	lsrs	r3, r3, #6
 80067d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	fb02 f303 	mul.w	r3, r2, r3
 80067de:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80067e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80067e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067e6:	0f1b      	lsrs	r3, r3, #28
 80067e8:	f003 0307 	and.w	r3, r3, #7
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f2:	617b      	str	r3, [r7, #20]
          break;
 80067f4:	e002      	b.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80067f6:	2300      	movs	r3, #0
 80067f8:	617b      	str	r3, [r7, #20]
          break;
 80067fa:	bf00      	nop
        }
      }
      break;
 80067fc:	e000      	b.n	8006800 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80067fe:	bf00      	nop
    }
  }
  return frequency;
 8006800:	697b      	ldr	r3, [r7, #20]
}
 8006802:	4618      	mov	r0, r3
 8006804:	371c      	adds	r7, #28
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	40023800 	.word	0x40023800
 8006814:	00bb8000 	.word	0x00bb8000
 8006818:	007a1200 	.word	0x007a1200
 800681c:	00f42400 	.word	0x00f42400

08006820 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d101      	bne.n	8006832 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e07b      	b.n	800692a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006836:	2b00      	cmp	r3, #0
 8006838:	d108      	bne.n	800684c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006842:	d009      	beq.n	8006858 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	61da      	str	r2, [r3, #28]
 800684a:	e005      	b.n	8006858 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d106      	bne.n	8006878 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f7fb f848 	bl	8001908 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800688e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80068a0:	431a      	orrs	r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068aa:	431a      	orrs	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	431a      	orrs	r2, r3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	f003 0301 	and.w	r3, r3, #1
 80068be:	431a      	orrs	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	699b      	ldr	r3, [r3, #24]
 80068c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068c8:	431a      	orrs	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	69db      	ldr	r3, [r3, #28]
 80068ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a1b      	ldr	r3, [r3, #32]
 80068d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068dc:	ea42 0103 	orr.w	r1, r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	430a      	orrs	r2, r1
 80068ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	699b      	ldr	r3, [r3, #24]
 80068f4:	0c1b      	lsrs	r3, r3, #16
 80068f6:	f003 0104 	and.w	r1, r3, #4
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068fe:	f003 0210 	and.w	r2, r3, #16
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	430a      	orrs	r2, r1
 8006908:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	69da      	ldr	r2, [r3, #28]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006918:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	3708      	adds	r7, #8
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}

08006932 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006932:	b580      	push	{r7, lr}
 8006934:	b082      	sub	sp, #8
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d101      	bne.n	8006944 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e041      	b.n	80069c8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800694a:	b2db      	uxtb	r3, r3
 800694c:	2b00      	cmp	r3, #0
 800694e:	d106      	bne.n	800695e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f000 f839 	bl	80069d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2202      	movs	r2, #2
 8006962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	3304      	adds	r3, #4
 800696e:	4619      	mov	r1, r3
 8006970:	4610      	mov	r0, r2
 8006972:	f000 f9bf 	bl	8006cf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2201      	movs	r2, #1
 800697a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2201      	movs	r2, #1
 8006982:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2201      	movs	r2, #1
 8006992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2201      	movs	r2, #1
 800699a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2201      	movs	r2, #1
 80069a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2201      	movs	r2, #1
 80069ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2201      	movs	r2, #1
 80069c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3708      	adds	r7, #8
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80069d8:	bf00      	nop
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d001      	beq.n	80069fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e04e      	b.n	8006a9a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2202      	movs	r2, #2
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68da      	ldr	r2, [r3, #12]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f042 0201 	orr.w	r2, r2, #1
 8006a12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a23      	ldr	r2, [pc, #140]	@ (8006aa8 <HAL_TIM_Base_Start_IT+0xc4>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d022      	beq.n	8006a64 <HAL_TIM_Base_Start_IT+0x80>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a26:	d01d      	beq.n	8006a64 <HAL_TIM_Base_Start_IT+0x80>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a1f      	ldr	r2, [pc, #124]	@ (8006aac <HAL_TIM_Base_Start_IT+0xc8>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d018      	beq.n	8006a64 <HAL_TIM_Base_Start_IT+0x80>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a1e      	ldr	r2, [pc, #120]	@ (8006ab0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d013      	beq.n	8006a64 <HAL_TIM_Base_Start_IT+0x80>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a1c      	ldr	r2, [pc, #112]	@ (8006ab4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d00e      	beq.n	8006a64 <HAL_TIM_Base_Start_IT+0x80>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ab8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d009      	beq.n	8006a64 <HAL_TIM_Base_Start_IT+0x80>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a19      	ldr	r2, [pc, #100]	@ (8006abc <HAL_TIM_Base_Start_IT+0xd8>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d004      	beq.n	8006a64 <HAL_TIM_Base_Start_IT+0x80>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a18      	ldr	r2, [pc, #96]	@ (8006ac0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d111      	bne.n	8006a88 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f003 0307 	and.w	r3, r3, #7
 8006a6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2b06      	cmp	r3, #6
 8006a74:	d010      	beq.n	8006a98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f042 0201 	orr.w	r2, r2, #1
 8006a84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a86:	e007      	b.n	8006a98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f042 0201 	orr.w	r2, r2, #1
 8006a96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3714      	adds	r7, #20
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr
 8006aa6:	bf00      	nop
 8006aa8:	40010000 	.word	0x40010000
 8006aac:	40000400 	.word	0x40000400
 8006ab0:	40000800 	.word	0x40000800
 8006ab4:	40000c00 	.word	0x40000c00
 8006ab8:	40010400 	.word	0x40010400
 8006abc:	40014000 	.word	0x40014000
 8006ac0:	40001800 	.word	0x40001800

08006ac4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b084      	sub	sp, #16
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	691b      	ldr	r3, [r3, #16]
 8006ada:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	f003 0302 	and.w	r3, r3, #2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d020      	beq.n	8006b28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f003 0302 	and.w	r3, r3, #2
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d01b      	beq.n	8006b28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f06f 0202 	mvn.w	r2, #2
 8006af8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2201      	movs	r2, #1
 8006afe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	f003 0303 	and.w	r3, r3, #3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d003      	beq.n	8006b16 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 f8d2 	bl	8006cb8 <HAL_TIM_IC_CaptureCallback>
 8006b14:	e005      	b.n	8006b22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 f8c4 	bl	8006ca4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 f8d5 	bl	8006ccc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	f003 0304 	and.w	r3, r3, #4
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d020      	beq.n	8006b74 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f003 0304 	and.w	r3, r3, #4
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d01b      	beq.n	8006b74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f06f 0204 	mvn.w	r2, #4
 8006b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2202      	movs	r2, #2
 8006b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d003      	beq.n	8006b62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f000 f8ac 	bl	8006cb8 <HAL_TIM_IC_CaptureCallback>
 8006b60:	e005      	b.n	8006b6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 f89e 	bl	8006ca4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 f8af 	bl	8006ccc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	f003 0308 	and.w	r3, r3, #8
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d020      	beq.n	8006bc0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f003 0308 	and.w	r3, r3, #8
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d01b      	beq.n	8006bc0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f06f 0208 	mvn.w	r2, #8
 8006b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2204      	movs	r2, #4
 8006b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	f003 0303 	and.w	r3, r3, #3
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d003      	beq.n	8006bae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 f886 	bl	8006cb8 <HAL_TIM_IC_CaptureCallback>
 8006bac:	e005      	b.n	8006bba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 f878 	bl	8006ca4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f000 f889 	bl	8006ccc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	f003 0310 	and.w	r3, r3, #16
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d020      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f003 0310 	and.w	r3, r3, #16
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d01b      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f06f 0210 	mvn.w	r2, #16
 8006bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2208      	movs	r2, #8
 8006be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	69db      	ldr	r3, [r3, #28]
 8006bea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d003      	beq.n	8006bfa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 f860 	bl	8006cb8 <HAL_TIM_IC_CaptureCallback>
 8006bf8:	e005      	b.n	8006c06 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f852 	bl	8006ca4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f000 f863 	bl	8006ccc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00c      	beq.n	8006c30 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f003 0301 	and.w	r3, r3, #1
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d007      	beq.n	8006c30 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f06f 0201 	mvn.w	r2, #1
 8006c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f7fa fe1e 	bl	800186c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00c      	beq.n	8006c54 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d007      	beq.n	8006c54 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 f900 	bl	8006e54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00c      	beq.n	8006c78 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d007      	beq.n	8006c78 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f834 	bl	8006ce0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	f003 0320 	and.w	r3, r3, #32
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d00c      	beq.n	8006c9c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f003 0320 	and.w	r3, r3, #32
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d007      	beq.n	8006c9c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f06f 0220 	mvn.w	r2, #32
 8006c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f8d2 	bl	8006e40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c9c:	bf00      	nop
 8006c9e:	3710      	adds	r7, #16
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cd4:	bf00      	nop
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a43      	ldr	r2, [pc, #268]	@ (8006e14 <TIM_Base_SetConfig+0x120>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d013      	beq.n	8006d34 <TIM_Base_SetConfig+0x40>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d12:	d00f      	beq.n	8006d34 <TIM_Base_SetConfig+0x40>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a40      	ldr	r2, [pc, #256]	@ (8006e18 <TIM_Base_SetConfig+0x124>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d00b      	beq.n	8006d34 <TIM_Base_SetConfig+0x40>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a3f      	ldr	r2, [pc, #252]	@ (8006e1c <TIM_Base_SetConfig+0x128>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d007      	beq.n	8006d34 <TIM_Base_SetConfig+0x40>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a3e      	ldr	r2, [pc, #248]	@ (8006e20 <TIM_Base_SetConfig+0x12c>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d003      	beq.n	8006d34 <TIM_Base_SetConfig+0x40>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4a3d      	ldr	r2, [pc, #244]	@ (8006e24 <TIM_Base_SetConfig+0x130>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d108      	bne.n	8006d46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a32      	ldr	r2, [pc, #200]	@ (8006e14 <TIM_Base_SetConfig+0x120>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d02b      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d54:	d027      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a2f      	ldr	r2, [pc, #188]	@ (8006e18 <TIM_Base_SetConfig+0x124>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d023      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a2e      	ldr	r2, [pc, #184]	@ (8006e1c <TIM_Base_SetConfig+0x128>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d01f      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a2d      	ldr	r2, [pc, #180]	@ (8006e20 <TIM_Base_SetConfig+0x12c>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d01b      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4a2c      	ldr	r2, [pc, #176]	@ (8006e24 <TIM_Base_SetConfig+0x130>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d017      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	4a2b      	ldr	r2, [pc, #172]	@ (8006e28 <TIM_Base_SetConfig+0x134>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d013      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a2a      	ldr	r2, [pc, #168]	@ (8006e2c <TIM_Base_SetConfig+0x138>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d00f      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a29      	ldr	r2, [pc, #164]	@ (8006e30 <TIM_Base_SetConfig+0x13c>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d00b      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a28      	ldr	r2, [pc, #160]	@ (8006e34 <TIM_Base_SetConfig+0x140>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d007      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a27      	ldr	r2, [pc, #156]	@ (8006e38 <TIM_Base_SetConfig+0x144>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d003      	beq.n	8006da6 <TIM_Base_SetConfig+0xb2>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a26      	ldr	r2, [pc, #152]	@ (8006e3c <TIM_Base_SetConfig+0x148>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d108      	bne.n	8006db8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	68db      	ldr	r3, [r3, #12]
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	689a      	ldr	r2, [r3, #8]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8006e14 <TIM_Base_SetConfig+0x120>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d003      	beq.n	8006de6 <TIM_Base_SetConfig+0xf2>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	4a10      	ldr	r2, [pc, #64]	@ (8006e24 <TIM_Base_SetConfig+0x130>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d103      	bne.n	8006dee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	691a      	ldr	r2, [r3, #16]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f043 0204 	orr.w	r2, r3, #4
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	68fa      	ldr	r2, [r7, #12]
 8006e04:	601a      	str	r2, [r3, #0]
}
 8006e06:	bf00      	nop
 8006e08:	3714      	adds	r7, #20
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	40010000 	.word	0x40010000
 8006e18:	40000400 	.word	0x40000400
 8006e1c:	40000800 	.word	0x40000800
 8006e20:	40000c00 	.word	0x40000c00
 8006e24:	40010400 	.word	0x40010400
 8006e28:	40014000 	.word	0x40014000
 8006e2c:	40014400 	.word	0x40014400
 8006e30:	40014800 	.word	0x40014800
 8006e34:	40001800 	.word	0x40001800
 8006e38:	40001c00 	.word	0x40001c00
 8006e3c:	40002000 	.word	0x40002000

08006e40 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e48:	bf00      	nop
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e5c:	bf00      	nop
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d101      	bne.n	8006e7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e042      	b.n	8006f00 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d106      	bne.n	8006e94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7fa ff54 	bl	8001d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2224      	movs	r2, #36	@ 0x24
 8006e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68da      	ldr	r2, [r3, #12]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006eaa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f001 f809 	bl	8007ec4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	691a      	ldr	r2, [r3, #16]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ec0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	695a      	ldr	r2, [r3, #20]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ed0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68da      	ldr	r2, [r3, #12]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ee0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2220      	movs	r2, #32
 8006eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2220      	movs	r2, #32
 8006ef4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3708      	adds	r7, #8
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b08a      	sub	sp, #40	@ 0x28
 8006f0c:	af02      	add	r7, sp, #8
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	603b      	str	r3, [r7, #0]
 8006f14:	4613      	mov	r3, r2
 8006f16:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b20      	cmp	r3, #32
 8006f26:	d175      	bne.n	8007014 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d002      	beq.n	8006f34 <HAL_UART_Transmit+0x2c>
 8006f2e:	88fb      	ldrh	r3, [r7, #6]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d101      	bne.n	8006f38 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	e06e      	b.n	8007016 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2221      	movs	r2, #33	@ 0x21
 8006f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f46:	f7fb f87b 	bl	8002040 <HAL_GetTick>
 8006f4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	88fa      	ldrh	r2, [r7, #6]
 8006f50:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	88fa      	ldrh	r2, [r7, #6]
 8006f56:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f60:	d108      	bne.n	8006f74 <HAL_UART_Transmit+0x6c>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d104      	bne.n	8006f74 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	61bb      	str	r3, [r7, #24]
 8006f72:	e003      	b.n	8006f7c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f7c:	e02e      	b.n	8006fdc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	2200      	movs	r2, #0
 8006f86:	2180      	movs	r1, #128	@ 0x80
 8006f88:	68f8      	ldr	r0, [r7, #12]
 8006f8a:	f000 fcd9 	bl	8007940 <UART_WaitOnFlagUntilTimeout>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d005      	beq.n	8006fa0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2220      	movs	r2, #32
 8006f98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	e03a      	b.n	8007016 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10b      	bne.n	8006fbe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	881b      	ldrh	r3, [r3, #0]
 8006faa:	461a      	mov	r2, r3
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fb4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	3302      	adds	r3, #2
 8006fba:	61bb      	str	r3, [r7, #24]
 8006fbc:	e007      	b.n	8006fce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	781a      	ldrb	r2, [r3, #0]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006fc8:	69fb      	ldr	r3, [r7, #28]
 8006fca:	3301      	adds	r3, #1
 8006fcc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	b29a      	uxth	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1cb      	bne.n	8006f7e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	2200      	movs	r2, #0
 8006fee:	2140      	movs	r1, #64	@ 0x40
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f000 fca5 	bl	8007940 <UART_WaitOnFlagUntilTimeout>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d005      	beq.n	8007008 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2220      	movs	r2, #32
 8007000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007004:	2303      	movs	r3, #3
 8007006:	e006      	b.n	8007016 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2220      	movs	r2, #32
 800700c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007010:	2300      	movs	r3, #0
 8007012:	e000      	b.n	8007016 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007014:	2302      	movs	r3, #2
  }
}
 8007016:	4618      	mov	r0, r3
 8007018:	3720      	adds	r7, #32
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}

0800701e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800701e:	b580      	push	{r7, lr}
 8007020:	b08c      	sub	sp, #48	@ 0x30
 8007022:	af00      	add	r7, sp, #0
 8007024:	60f8      	str	r0, [r7, #12]
 8007026:	60b9      	str	r1, [r7, #8]
 8007028:	4613      	mov	r3, r2
 800702a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007032:	b2db      	uxtb	r3, r3
 8007034:	2b20      	cmp	r3, #32
 8007036:	d146      	bne.n	80070c6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d002      	beq.n	8007044 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800703e:	88fb      	ldrh	r3, [r7, #6]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d101      	bne.n	8007048 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	e03f      	b.n	80070c8 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2201      	movs	r2, #1
 800704c:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2200      	movs	r2, #0
 8007052:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007054:	88fb      	ldrh	r3, [r7, #6]
 8007056:	461a      	mov	r2, r3
 8007058:	68b9      	ldr	r1, [r7, #8]
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f000 fcca 	bl	80079f4 <UART_Start_Receive_DMA>
 8007060:	4603      	mov	r3, r0
 8007062:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800706a:	2b01      	cmp	r3, #1
 800706c:	d125      	bne.n	80070ba <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800706e:	2300      	movs	r3, #0
 8007070:	613b      	str	r3, [r7, #16]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	613b      	str	r3, [r7, #16]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	613b      	str	r3, [r7, #16]
 8007082:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	330c      	adds	r3, #12
 800708a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	e853 3f00 	ldrex	r3, [r3]
 8007092:	617b      	str	r3, [r7, #20]
   return(result);
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	f043 0310 	orr.w	r3, r3, #16
 800709a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	330c      	adds	r3, #12
 80070a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80070a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80070a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a8:	6a39      	ldr	r1, [r7, #32]
 80070aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ac:	e841 2300 	strex	r3, r2, [r1]
 80070b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d1e5      	bne.n	8007084 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80070b8:	e002      	b.n	80070c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80070c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80070c4:	e000      	b.n	80070c8 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80070c6:	2302      	movs	r3, #2
  }
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3730      	adds	r7, #48	@ 0x30
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b08e      	sub	sp, #56	@ 0x38
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	330c      	adds	r3, #12
 80070de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	e853 3f00 	ldrex	r3, [r3]
 80070e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80070ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	330c      	adds	r3, #12
 80070f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80070f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007100:	e841 2300 	strex	r3, r2, [r1]
 8007104:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007108:	2b00      	cmp	r3, #0
 800710a:	d1e5      	bne.n	80070d8 <HAL_UART_AbortTransmit+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	695b      	ldr	r3, [r3, #20]
 8007112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007116:	2b80      	cmp	r3, #128	@ 0x80
 8007118:	d136      	bne.n	8007188 <HAL_UART_AbortTransmit+0xb8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	3314      	adds	r3, #20
 8007120:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	e853 3f00 	ldrex	r3, [r3]
 8007128:	60bb      	str	r3, [r7, #8]
   return(result);
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007130:	633b      	str	r3, [r7, #48]	@ 0x30
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	3314      	adds	r3, #20
 8007138:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800713a:	61ba      	str	r2, [r7, #24]
 800713c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713e:	6979      	ldr	r1, [r7, #20]
 8007140:	69ba      	ldr	r2, [r7, #24]
 8007142:	e841 2300 	strex	r3, r2, [r1]
 8007146:	613b      	str	r3, [r7, #16]
   return(result);
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1e5      	bne.n	800711a <HAL_UART_AbortTransmit+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007152:	2b00      	cmp	r3, #0
 8007154:	d018      	beq.n	8007188 <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800715a:	2200      	movs	r2, #0
 800715c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007162:	4618      	mov	r0, r3
 8007164:	f7fb f984 	bl	8002470 <HAL_DMA_Abort>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d00c      	beq.n	8007188 <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007172:	4618      	mov	r0, r3
 8007174:	f7fb fb98 	bl	80028a8 <HAL_DMA_GetError>
 8007178:	4603      	mov	r3, r0
 800717a:	2b20      	cmp	r3, #32
 800717c:	d104      	bne.n	8007188 <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2210      	movs	r2, #16
 8007182:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	e007      	b.n	8007198 <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	84da      	strh	r2, [r3, #38]	@ 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2220      	movs	r2, #32
 8007192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3738      	adds	r7, #56	@ 0x38
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b0ba      	sub	sp, #232	@ 0xe8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	695b      	ldr	r3, [r3, #20]
 80071c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80071c6:	2300      	movs	r3, #0
 80071c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80071cc:	2300      	movs	r3, #0
 80071ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80071d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071d6:	f003 030f 	and.w	r3, r3, #15
 80071da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80071de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d10f      	bne.n	8007206 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ea:	f003 0320 	and.w	r3, r3, #32
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d009      	beq.n	8007206 <HAL_UART_IRQHandler+0x66>
 80071f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071f6:	f003 0320 	and.w	r3, r3, #32
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d003      	beq.n	8007206 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 fda2 	bl	8007d48 <UART_Receive_IT>
      return;
 8007204:	e273      	b.n	80076ee <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007206:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800720a:	2b00      	cmp	r3, #0
 800720c:	f000 80de 	beq.w	80073cc <HAL_UART_IRQHandler+0x22c>
 8007210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007214:	f003 0301 	and.w	r3, r3, #1
 8007218:	2b00      	cmp	r3, #0
 800721a:	d106      	bne.n	800722a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800721c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007220:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 80d1 	beq.w	80073cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800722a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800722e:	f003 0301 	and.w	r3, r3, #1
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00b      	beq.n	800724e <HAL_UART_IRQHandler+0xae>
 8007236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800723a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800723e:	2b00      	cmp	r3, #0
 8007240:	d005      	beq.n	800724e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007246:	f043 0201 	orr.w	r2, r3, #1
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800724e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007252:	f003 0304 	and.w	r3, r3, #4
 8007256:	2b00      	cmp	r3, #0
 8007258:	d00b      	beq.n	8007272 <HAL_UART_IRQHandler+0xd2>
 800725a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800725e:	f003 0301 	and.w	r3, r3, #1
 8007262:	2b00      	cmp	r3, #0
 8007264:	d005      	beq.n	8007272 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800726a:	f043 0202 	orr.w	r2, r3, #2
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007276:	f003 0302 	and.w	r3, r3, #2
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00b      	beq.n	8007296 <HAL_UART_IRQHandler+0xf6>
 800727e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007282:	f003 0301 	and.w	r3, r3, #1
 8007286:	2b00      	cmp	r3, #0
 8007288:	d005      	beq.n	8007296 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800728e:	f043 0204 	orr.w	r2, r3, #4
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800729a:	f003 0308 	and.w	r3, r3, #8
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d011      	beq.n	80072c6 <HAL_UART_IRQHandler+0x126>
 80072a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072a6:	f003 0320 	and.w	r3, r3, #32
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d105      	bne.n	80072ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80072ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d005      	beq.n	80072c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072be:	f043 0208 	orr.w	r2, r3, #8
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	f000 820a 	beq.w	80076e4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072d4:	f003 0320 	and.w	r3, r3, #32
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d008      	beq.n	80072ee <HAL_UART_IRQHandler+0x14e>
 80072dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072e0:	f003 0320 	and.w	r3, r3, #32
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d002      	beq.n	80072ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 fd2d 	bl	8007d48 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	695b      	ldr	r3, [r3, #20]
 80072f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f8:	2b40      	cmp	r3, #64	@ 0x40
 80072fa:	bf0c      	ite	eq
 80072fc:	2301      	moveq	r3, #1
 80072fe:	2300      	movne	r3, #0
 8007300:	b2db      	uxtb	r3, r3
 8007302:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800730a:	f003 0308 	and.w	r3, r3, #8
 800730e:	2b00      	cmp	r3, #0
 8007310:	d103      	bne.n	800731a <HAL_UART_IRQHandler+0x17a>
 8007312:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007316:	2b00      	cmp	r3, #0
 8007318:	d04f      	beq.n	80073ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 fc38 	bl	8007b90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	695b      	ldr	r3, [r3, #20]
 8007326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800732a:	2b40      	cmp	r3, #64	@ 0x40
 800732c:	d141      	bne.n	80073b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	3314      	adds	r3, #20
 8007334:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007338:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800733c:	e853 3f00 	ldrex	r3, [r3]
 8007340:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007344:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007348:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800734c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	3314      	adds	r3, #20
 8007356:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800735a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800735e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007362:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007366:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800736a:	e841 2300 	strex	r3, r2, [r1]
 800736e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1d9      	bne.n	800732e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800737e:	2b00      	cmp	r3, #0
 8007380:	d013      	beq.n	80073aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007386:	4a8a      	ldr	r2, [pc, #552]	@ (80075b0 <HAL_UART_IRQHandler+0x410>)
 8007388:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800738e:	4618      	mov	r0, r3
 8007390:	f7fb f8de 	bl	8002550 <HAL_DMA_Abort_IT>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d016      	beq.n	80073c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800739e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80073a4:	4610      	mov	r0, r2
 80073a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a8:	e00e      	b.n	80073c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f9c0 	bl	8007730 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b0:	e00a      	b.n	80073c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 f9bc 	bl	8007730 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b8:	e006      	b.n	80073c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f9b8 	bl	8007730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80073c6:	e18d      	b.n	80076e4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073c8:	bf00      	nop
    return;
 80073ca:	e18b      	b.n	80076e4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	f040 8167 	bne.w	80076a4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80073d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073da:	f003 0310 	and.w	r3, r3, #16
 80073de:	2b00      	cmp	r3, #0
 80073e0:	f000 8160 	beq.w	80076a4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80073e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073e8:	f003 0310 	and.w	r3, r3, #16
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f000 8159 	beq.w	80076a4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073f2:	2300      	movs	r3, #0
 80073f4:	60bb      	str	r3, [r7, #8]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	60bb      	str	r3, [r7, #8]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	60bb      	str	r3, [r7, #8]
 8007406:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007412:	2b40      	cmp	r3, #64	@ 0x40
 8007414:	f040 80ce 	bne.w	80075b4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007424:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007428:	2b00      	cmp	r3, #0
 800742a:	f000 80a9 	beq.w	8007580 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007432:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007436:	429a      	cmp	r2, r3
 8007438:	f080 80a2 	bcs.w	8007580 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007442:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007448:	69db      	ldr	r3, [r3, #28]
 800744a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800744e:	f000 8088 	beq.w	8007562 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	330c      	adds	r3, #12
 8007458:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007460:	e853 3f00 	ldrex	r3, [r3]
 8007464:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007468:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800746c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007470:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	330c      	adds	r3, #12
 800747a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800747e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007482:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007486:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800748a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800748e:	e841 2300 	strex	r3, r2, [r1]
 8007492:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007496:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1d9      	bne.n	8007452 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	3314      	adds	r3, #20
 80074a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074a8:	e853 3f00 	ldrex	r3, [r3]
 80074ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80074ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074b0:	f023 0301 	bic.w	r3, r3, #1
 80074b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3314      	adds	r3, #20
 80074be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80074c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80074c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80074ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80074ce:	e841 2300 	strex	r3, r2, [r1]
 80074d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80074d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d1e1      	bne.n	800749e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	3314      	adds	r3, #20
 80074e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074e4:	e853 3f00 	ldrex	r3, [r3]
 80074e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80074ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	3314      	adds	r3, #20
 80074fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80074fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007500:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007502:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007504:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007506:	e841 2300 	strex	r3, r2, [r1]
 800750a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800750c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800750e:	2b00      	cmp	r3, #0
 8007510:	d1e3      	bne.n	80074da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2220      	movs	r2, #32
 8007516:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	330c      	adds	r3, #12
 8007526:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800752a:	e853 3f00 	ldrex	r3, [r3]
 800752e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007530:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007532:	f023 0310 	bic.w	r3, r3, #16
 8007536:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	330c      	adds	r3, #12
 8007540:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007544:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007546:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007548:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800754a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800754c:	e841 2300 	strex	r3, r2, [r1]
 8007550:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1e3      	bne.n	8007520 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800755c:	4618      	mov	r0, r3
 800755e:	f7fa ff87 	bl	8002470 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2202      	movs	r2, #2
 8007566:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007570:	b29b      	uxth	r3, r3
 8007572:	1ad3      	subs	r3, r2, r3
 8007574:	b29b      	uxth	r3, r3
 8007576:	4619      	mov	r1, r3
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f004 fdad 	bl	800c0d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800757e:	e0b3      	b.n	80076e8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007584:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007588:	429a      	cmp	r2, r3
 800758a:	f040 80ad 	bne.w	80076e8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007592:	69db      	ldr	r3, [r3, #28]
 8007594:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007598:	f040 80a6 	bne.w	80076e8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2202      	movs	r2, #2
 80075a0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80075a6:	4619      	mov	r1, r3
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f004 fd95 	bl	800c0d8 <HAL_UARTEx_RxEventCallback>
      return;
 80075ae:	e09b      	b.n	80076e8 <HAL_UART_IRQHandler+0x548>
 80075b0:	08007c57 	.word	0x08007c57
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075bc:	b29b      	uxth	r3, r3
 80075be:	1ad3      	subs	r3, r2, r3
 80075c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	f000 808e 	beq.w	80076ec <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80075d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f000 8089 	beq.w	80076ec <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	330c      	adds	r3, #12
 80075e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e4:	e853 3f00 	ldrex	r3, [r3]
 80075e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	330c      	adds	r3, #12
 80075fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80075fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8007600:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007602:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007604:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007606:	e841 2300 	strex	r3, r2, [r1]
 800760a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800760c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e3      	bne.n	80075da <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	3314      	adds	r3, #20
 8007618:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800761c:	e853 3f00 	ldrex	r3, [r3]
 8007620:	623b      	str	r3, [r7, #32]
   return(result);
 8007622:	6a3b      	ldr	r3, [r7, #32]
 8007624:	f023 0301 	bic.w	r3, r3, #1
 8007628:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	3314      	adds	r3, #20
 8007632:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007636:	633a      	str	r2, [r7, #48]	@ 0x30
 8007638:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800763a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800763c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800763e:	e841 2300 	strex	r3, r2, [r1]
 8007642:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007646:	2b00      	cmp	r3, #0
 8007648:	d1e3      	bne.n	8007612 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2220      	movs	r2, #32
 800764e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	330c      	adds	r3, #12
 800765e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	e853 3f00 	ldrex	r3, [r3]
 8007666:	60fb      	str	r3, [r7, #12]
   return(result);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f023 0310 	bic.w	r3, r3, #16
 800766e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	330c      	adds	r3, #12
 8007678:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800767c:	61fa      	str	r2, [r7, #28]
 800767e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007680:	69b9      	ldr	r1, [r7, #24]
 8007682:	69fa      	ldr	r2, [r7, #28]
 8007684:	e841 2300 	strex	r3, r2, [r1]
 8007688:	617b      	str	r3, [r7, #20]
   return(result);
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d1e3      	bne.n	8007658 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2202      	movs	r2, #2
 8007694:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007696:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800769a:	4619      	mov	r1, r3
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f004 fd1b 	bl	800c0d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80076a2:	e023      	b.n	80076ec <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80076a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d009      	beq.n	80076c4 <HAL_UART_IRQHandler+0x524>
 80076b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d003      	beq.n	80076c4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 fadb 	bl	8007c78 <UART_Transmit_IT>
    return;
 80076c2:	e014      	b.n	80076ee <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80076c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00e      	beq.n	80076ee <HAL_UART_IRQHandler+0x54e>
 80076d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d008      	beq.n	80076ee <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f000 fb1b 	bl	8007d18 <UART_EndTransmit_IT>
    return;
 80076e2:	e004      	b.n	80076ee <HAL_UART_IRQHandler+0x54e>
    return;
 80076e4:	bf00      	nop
 80076e6:	e002      	b.n	80076ee <HAL_UART_IRQHandler+0x54e>
      return;
 80076e8:	bf00      	nop
 80076ea:	e000      	b.n	80076ee <HAL_UART_IRQHandler+0x54e>
      return;
 80076ec:	bf00      	nop
  }
}
 80076ee:	37e8      	adds	r7, #232	@ 0xe8
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80076fc:	bf00      	nop
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007708:	b480      	push	{r7}
 800770a:	b083      	sub	sp, #12
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007710:	bf00      	nop
 8007712:	370c      	adds	r7, #12
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr

0800771c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007724:	bf00      	nop
 8007726:	370c      	adds	r7, #12
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr

08007730 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007738:	bf00      	nop
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b09c      	sub	sp, #112	@ 0x70
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007750:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800775c:	2b00      	cmp	r3, #0
 800775e:	d172      	bne.n	8007846 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007760:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007762:	2200      	movs	r2, #0
 8007764:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007766:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	330c      	adds	r3, #12
 800776c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007770:	e853 3f00 	ldrex	r3, [r3]
 8007774:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007778:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800777c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800777e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	330c      	adds	r3, #12
 8007784:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007786:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007788:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800778c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800778e:	e841 2300 	strex	r3, r2, [r1]
 8007792:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007794:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1e5      	bne.n	8007766 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800779a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3314      	adds	r3, #20
 80077a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077a4:	e853 3f00 	ldrex	r3, [r3]
 80077a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ac:	f023 0301 	bic.w	r3, r3, #1
 80077b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80077b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	3314      	adds	r3, #20
 80077b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80077ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80077bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077c2:	e841 2300 	strex	r3, r2, [r1]
 80077c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1e5      	bne.n	800779a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	3314      	adds	r3, #20
 80077d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077d8:	e853 3f00 	ldrex	r3, [r3]
 80077dc:	623b      	str	r3, [r7, #32]
   return(result);
 80077de:	6a3b      	ldr	r3, [r7, #32]
 80077e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80077e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	3314      	adds	r3, #20
 80077ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80077ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80077f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077f6:	e841 2300 	strex	r3, r2, [r1]
 80077fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d1e5      	bne.n	80077ce <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007802:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007804:	2220      	movs	r2, #32
 8007806:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800780a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800780c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800780e:	2b01      	cmp	r3, #1
 8007810:	d119      	bne.n	8007846 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007812:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	330c      	adds	r3, #12
 8007818:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	e853 3f00 	ldrex	r3, [r3]
 8007820:	60fb      	str	r3, [r7, #12]
   return(result);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f023 0310 	bic.w	r3, r3, #16
 8007828:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800782a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	330c      	adds	r3, #12
 8007830:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007832:	61fa      	str	r2, [r7, #28]
 8007834:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007836:	69b9      	ldr	r1, [r7, #24]
 8007838:	69fa      	ldr	r2, [r7, #28]
 800783a:	e841 2300 	strex	r3, r2, [r1]
 800783e:	617b      	str	r3, [r7, #20]
   return(result);
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1e5      	bne.n	8007812 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007846:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007848:	2200      	movs	r2, #0
 800784a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800784c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800784e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007850:	2b01      	cmp	r3, #1
 8007852:	d106      	bne.n	8007862 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007856:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007858:	4619      	mov	r1, r3
 800785a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800785c:	f004 fc3c 	bl	800c0d8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007860:	e002      	b.n	8007868 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007862:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007864:	f7ff ff50 	bl	8007708 <HAL_UART_RxCpltCallback>
}
 8007868:	bf00      	nop
 800786a:	3770      	adds	r7, #112	@ 0x70
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}

08007870 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800787c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2201      	movs	r2, #1
 8007882:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007888:	2b01      	cmp	r3, #1
 800788a:	d108      	bne.n	800789e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007890:	085b      	lsrs	r3, r3, #1
 8007892:	b29b      	uxth	r3, r3
 8007894:	4619      	mov	r1, r3
 8007896:	68f8      	ldr	r0, [r7, #12]
 8007898:	f004 fc1e 	bl	800c0d8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800789c:	e002      	b.n	80078a4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800789e:	68f8      	ldr	r0, [r7, #12]
 80078a0:	f7ff ff3c 	bl	800771c <HAL_UART_RxHalfCpltCallback>
}
 80078a4:	bf00      	nop
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b084      	sub	sp, #16
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80078b4:	2300      	movs	r3, #0
 80078b6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078bc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	695b      	ldr	r3, [r3, #20]
 80078c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078c8:	2b80      	cmp	r3, #128	@ 0x80
 80078ca:	bf0c      	ite	eq
 80078cc:	2301      	moveq	r3, #1
 80078ce:	2300      	movne	r3, #0
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	2b21      	cmp	r3, #33	@ 0x21
 80078de:	d108      	bne.n	80078f2 <UART_DMAError+0x46>
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d005      	beq.n	80078f2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	2200      	movs	r2, #0
 80078ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80078ec:	68b8      	ldr	r0, [r7, #8]
 80078ee:	f000 f927 	bl	8007b40 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	695b      	ldr	r3, [r3, #20]
 80078f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078fc:	2b40      	cmp	r3, #64	@ 0x40
 80078fe:	bf0c      	ite	eq
 8007900:	2301      	moveq	r3, #1
 8007902:	2300      	movne	r3, #0
 8007904:	b2db      	uxtb	r3, r3
 8007906:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800790e:	b2db      	uxtb	r3, r3
 8007910:	2b22      	cmp	r3, #34	@ 0x22
 8007912:	d108      	bne.n	8007926 <UART_DMAError+0x7a>
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d005      	beq.n	8007926 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	2200      	movs	r2, #0
 800791e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007920:	68b8      	ldr	r0, [r7, #8]
 8007922:	f000 f935 	bl	8007b90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800792a:	f043 0210 	orr.w	r2, r3, #16
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007932:	68b8      	ldr	r0, [r7, #8]
 8007934:	f7ff fefc 	bl	8007730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007938:	bf00      	nop
 800793a:	3710      	adds	r7, #16
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b086      	sub	sp, #24
 8007944:	af00      	add	r7, sp, #0
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	603b      	str	r3, [r7, #0]
 800794c:	4613      	mov	r3, r2
 800794e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007950:	e03b      	b.n	80079ca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007952:	6a3b      	ldr	r3, [r7, #32]
 8007954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007958:	d037      	beq.n	80079ca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800795a:	f7fa fb71 	bl	8002040 <HAL_GetTick>
 800795e:	4602      	mov	r2, r0
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	1ad3      	subs	r3, r2, r3
 8007964:	6a3a      	ldr	r2, [r7, #32]
 8007966:	429a      	cmp	r2, r3
 8007968:	d302      	bcc.n	8007970 <UART_WaitOnFlagUntilTimeout+0x30>
 800796a:	6a3b      	ldr	r3, [r7, #32]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d101      	bne.n	8007974 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007970:	2303      	movs	r3, #3
 8007972:	e03a      	b.n	80079ea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	f003 0304 	and.w	r3, r3, #4
 800797e:	2b00      	cmp	r3, #0
 8007980:	d023      	beq.n	80079ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	2b80      	cmp	r3, #128	@ 0x80
 8007986:	d020      	beq.n	80079ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	2b40      	cmp	r3, #64	@ 0x40
 800798c:	d01d      	beq.n	80079ca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f003 0308 	and.w	r3, r3, #8
 8007998:	2b08      	cmp	r3, #8
 800799a:	d116      	bne.n	80079ca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800799c:	2300      	movs	r3, #0
 800799e:	617b      	str	r3, [r7, #20]
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	617b      	str	r3, [r7, #20]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	617b      	str	r3, [r7, #20]
 80079b0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079b2:	68f8      	ldr	r0, [r7, #12]
 80079b4:	f000 f8ec 	bl	8007b90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2208      	movs	r2, #8
 80079bc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2200      	movs	r2, #0
 80079c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e00f      	b.n	80079ea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	4013      	ands	r3, r2
 80079d4:	68ba      	ldr	r2, [r7, #8]
 80079d6:	429a      	cmp	r2, r3
 80079d8:	bf0c      	ite	eq
 80079da:	2301      	moveq	r3, #1
 80079dc:	2300      	movne	r3, #0
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	461a      	mov	r2, r3
 80079e2:	79fb      	ldrb	r3, [r7, #7]
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d0b4      	beq.n	8007952 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
	...

080079f4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b098      	sub	sp, #96	@ 0x60
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	4613      	mov	r3, r2
 8007a00:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007a02:	68ba      	ldr	r2, [r7, #8]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	88fa      	ldrh	r2, [r7, #6]
 8007a0c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2200      	movs	r2, #0
 8007a12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2222      	movs	r2, #34	@ 0x22
 8007a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a20:	4a44      	ldr	r2, [pc, #272]	@ (8007b34 <UART_Start_Receive_DMA+0x140>)
 8007a22:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a28:	4a43      	ldr	r2, [pc, #268]	@ (8007b38 <UART_Start_Receive_DMA+0x144>)
 8007a2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a30:	4a42      	ldr	r2, [pc, #264]	@ (8007b3c <UART_Start_Receive_DMA+0x148>)
 8007a32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a38:	2200      	movs	r2, #0
 8007a3a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007a3c:	f107 0308 	add.w	r3, r7, #8
 8007a40:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	3304      	adds	r3, #4
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	88fb      	ldrh	r3, [r7, #6]
 8007a54:	f7fa fcb4 	bl	80023c0 <HAL_DMA_Start_IT>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d008      	beq.n	8007a70 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2210      	movs	r2, #16
 8007a62:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2220      	movs	r2, #32
 8007a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e05d      	b.n	8007b2c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007a70:	2300      	movs	r3, #0
 8007a72:	613b      	str	r3, [r7, #16]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	613b      	str	r3, [r7, #16]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	613b      	str	r3, [r7, #16]
 8007a84:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d019      	beq.n	8007ac2 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	330c      	adds	r3, #12
 8007a94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a98:	e853 3f00 	ldrex	r3, [r3]
 8007a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007aa4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	330c      	adds	r3, #12
 8007aac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007aae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007ab4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ab6:	e841 2300 	strex	r3, r2, [r1]
 8007aba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007abc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1e5      	bne.n	8007a8e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	3314      	adds	r3, #20
 8007ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007acc:	e853 3f00 	ldrex	r3, [r3]
 8007ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad4:	f043 0301 	orr.w	r3, r3, #1
 8007ad8:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3314      	adds	r3, #20
 8007ae0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007ae2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007ae4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007ae8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007aea:	e841 2300 	strex	r3, r2, [r1]
 8007aee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1e5      	bne.n	8007ac2 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	3314      	adds	r3, #20
 8007afc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	e853 3f00 	ldrex	r3, [r3]
 8007b04:	617b      	str	r3, [r7, #20]
   return(result);
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	3314      	adds	r3, #20
 8007b14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007b16:	627a      	str	r2, [r7, #36]	@ 0x24
 8007b18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1a:	6a39      	ldr	r1, [r7, #32]
 8007b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b1e:	e841 2300 	strex	r3, r2, [r1]
 8007b22:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b24:	69fb      	ldr	r3, [r7, #28]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d1e5      	bne.n	8007af6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007b2a:	2300      	movs	r3, #0
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3760      	adds	r7, #96	@ 0x60
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}
 8007b34:	08007745 	.word	0x08007745
 8007b38:	08007871 	.word	0x08007871
 8007b3c:	080078ad 	.word	0x080078ad

08007b40 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b089      	sub	sp, #36	@ 0x24
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	330c      	adds	r3, #12
 8007b4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	e853 3f00 	ldrex	r3, [r3]
 8007b56:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007b5e:	61fb      	str	r3, [r7, #28]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	330c      	adds	r3, #12
 8007b66:	69fa      	ldr	r2, [r7, #28]
 8007b68:	61ba      	str	r2, [r7, #24]
 8007b6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6c:	6979      	ldr	r1, [r7, #20]
 8007b6e:	69ba      	ldr	r2, [r7, #24]
 8007b70:	e841 2300 	strex	r3, r2, [r1]
 8007b74:	613b      	str	r3, [r7, #16]
   return(result);
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d1e5      	bne.n	8007b48 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2220      	movs	r2, #32
 8007b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007b84:	bf00      	nop
 8007b86:	3724      	adds	r7, #36	@ 0x24
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b095      	sub	sp, #84	@ 0x54
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	330c      	adds	r3, #12
 8007b9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ba2:	e853 3f00 	ldrex	r3, [r3]
 8007ba6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007baa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	330c      	adds	r3, #12
 8007bb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007bb8:	643a      	str	r2, [r7, #64]	@ 0x40
 8007bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bc0:	e841 2300 	strex	r3, r2, [r1]
 8007bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1e5      	bne.n	8007b98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	3314      	adds	r3, #20
 8007bd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd4:	6a3b      	ldr	r3, [r7, #32]
 8007bd6:	e853 3f00 	ldrex	r3, [r3]
 8007bda:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bdc:	69fb      	ldr	r3, [r7, #28]
 8007bde:	f023 0301 	bic.w	r3, r3, #1
 8007be2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	3314      	adds	r3, #20
 8007bea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007bee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007bf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bf4:	e841 2300 	strex	r3, r2, [r1]
 8007bf8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1e5      	bne.n	8007bcc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d119      	bne.n	8007c3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	330c      	adds	r3, #12
 8007c0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	e853 3f00 	ldrex	r3, [r3]
 8007c16:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	f023 0310 	bic.w	r3, r3, #16
 8007c1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	330c      	adds	r3, #12
 8007c26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c28:	61ba      	str	r2, [r7, #24]
 8007c2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2c:	6979      	ldr	r1, [r7, #20]
 8007c2e:	69ba      	ldr	r2, [r7, #24]
 8007c30:	e841 2300 	strex	r3, r2, [r1]
 8007c34:	613b      	str	r3, [r7, #16]
   return(result);
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d1e5      	bne.n	8007c08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2220      	movs	r2, #32
 8007c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007c4a:	bf00      	nop
 8007c4c:	3754      	adds	r7, #84	@ 0x54
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr

08007c56 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c56:	b580      	push	{r7, lr}
 8007c58:	b084      	sub	sp, #16
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2200      	movs	r2, #0
 8007c68:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c6a:	68f8      	ldr	r0, [r7, #12]
 8007c6c:	f7ff fd60 	bl	8007730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c70:	bf00      	nop
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	2b21      	cmp	r3, #33	@ 0x21
 8007c8a:	d13e      	bne.n	8007d0a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c94:	d114      	bne.n	8007cc0 <UART_Transmit_IT+0x48>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d110      	bne.n	8007cc0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6a1b      	ldr	r3, [r3, #32]
 8007ca2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	881b      	ldrh	r3, [r3, #0]
 8007ca8:	461a      	mov	r2, r3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007cb2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6a1b      	ldr	r3, [r3, #32]
 8007cb8:	1c9a      	adds	r2, r3, #2
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	621a      	str	r2, [r3, #32]
 8007cbe:	e008      	b.n	8007cd2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6a1b      	ldr	r3, [r3, #32]
 8007cc4:	1c59      	adds	r1, r3, #1
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	6211      	str	r1, [r2, #32]
 8007cca:	781a      	ldrb	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	3b01      	subs	r3, #1
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	687a      	ldr	r2, [r7, #4]
 8007cde:	4619      	mov	r1, r3
 8007ce0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10f      	bne.n	8007d06 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68da      	ldr	r2, [r3, #12]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007cf4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68da      	ldr	r2, [r3, #12]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d04:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007d06:	2300      	movs	r3, #0
 8007d08:	e000      	b.n	8007d0c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007d0a:	2302      	movs	r3, #2
  }
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3714      	adds	r7, #20
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b082      	sub	sp, #8
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68da      	ldr	r2, [r3, #12]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d2e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2220      	movs	r2, #32
 8007d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f7ff fcdb 	bl	80076f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3708      	adds	r7, #8
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b08c      	sub	sp, #48	@ 0x30
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007d50:	2300      	movs	r3, #0
 8007d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007d54:	2300      	movs	r3, #0
 8007d56:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	2b22      	cmp	r3, #34	@ 0x22
 8007d62:	f040 80aa 	bne.w	8007eba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d6e:	d115      	bne.n	8007d9c <UART_Receive_IT+0x54>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	691b      	ldr	r3, [r3, #16]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d111      	bne.n	8007d9c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d94:	1c9a      	adds	r2, r3, #2
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	629a      	str	r2, [r3, #40]	@ 0x28
 8007d9a:	e024      	b.n	8007de6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007daa:	d007      	beq.n	8007dbc <UART_Receive_IT+0x74>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d10a      	bne.n	8007dca <UART_Receive_IT+0x82>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	691b      	ldr	r3, [r3, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d106      	bne.n	8007dca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	b2da      	uxtb	r2, r3
 8007dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dc6:	701a      	strb	r2, [r3, #0]
 8007dc8:	e008      	b.n	8007ddc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dd6:	b2da      	uxtb	r2, r3
 8007dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dda:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de0:	1c5a      	adds	r2, r3, #1
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	3b01      	subs	r3, #1
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	4619      	mov	r1, r3
 8007df4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d15d      	bne.n	8007eb6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68da      	ldr	r2, [r3, #12]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f022 0220 	bic.w	r2, r2, #32
 8007e08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68da      	ldr	r2, [r3, #12]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007e18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	695a      	ldr	r2, [r3, #20]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f022 0201 	bic.w	r2, r2, #1
 8007e28:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2220      	movs	r2, #32
 8007e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d135      	bne.n	8007eac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2200      	movs	r2, #0
 8007e44:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	330c      	adds	r3, #12
 8007e4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	e853 3f00 	ldrex	r3, [r3]
 8007e54:	613b      	str	r3, [r7, #16]
   return(result);
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	f023 0310 	bic.w	r3, r3, #16
 8007e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	330c      	adds	r3, #12
 8007e64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e66:	623a      	str	r2, [r7, #32]
 8007e68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6a:	69f9      	ldr	r1, [r7, #28]
 8007e6c:	6a3a      	ldr	r2, [r7, #32]
 8007e6e:	e841 2300 	strex	r3, r2, [r1]
 8007e72:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1e5      	bne.n	8007e46 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f003 0310 	and.w	r3, r3, #16
 8007e84:	2b10      	cmp	r3, #16
 8007e86:	d10a      	bne.n	8007e9e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e88:	2300      	movs	r3, #0
 8007e8a:	60fb      	str	r3, [r7, #12]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	60fb      	str	r3, [r7, #12]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	60fb      	str	r3, [r7, #12]
 8007e9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f004 f917 	bl	800c0d8 <HAL_UARTEx_RxEventCallback>
 8007eaa:	e002      	b.n	8007eb2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f7ff fc2b 	bl	8007708 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	e002      	b.n	8007ebc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	e000      	b.n	8007ebc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007eba:	2302      	movs	r3, #2
  }
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3730      	adds	r7, #48	@ 0x30
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ec8:	b0c0      	sub	sp, #256	@ 0x100
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ee0:	68d9      	ldr	r1, [r3, #12]
 8007ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	ea40 0301 	orr.w	r3, r0, r1
 8007eec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ef2:	689a      	ldr	r2, [r3, #8]
 8007ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	431a      	orrs	r2, r3
 8007efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f00:	695b      	ldr	r3, [r3, #20]
 8007f02:	431a      	orrs	r2, r3
 8007f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f08:	69db      	ldr	r3, [r3, #28]
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	68db      	ldr	r3, [r3, #12]
 8007f18:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007f1c:	f021 010c 	bic.w	r1, r1, #12
 8007f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007f2a:	430b      	orrs	r3, r1
 8007f2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	695b      	ldr	r3, [r3, #20]
 8007f36:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f3e:	6999      	ldr	r1, [r3, #24]
 8007f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	ea40 0301 	orr.w	r3, r0, r1
 8007f4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f50:	681a      	ldr	r2, [r3, #0]
 8007f52:	4b8f      	ldr	r3, [pc, #572]	@ (8008190 <UART_SetConfig+0x2cc>)
 8007f54:	429a      	cmp	r2, r3
 8007f56:	d005      	beq.n	8007f64 <UART_SetConfig+0xa0>
 8007f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	4b8d      	ldr	r3, [pc, #564]	@ (8008194 <UART_SetConfig+0x2d0>)
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d104      	bne.n	8007f6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f64:	f7fe fad4 	bl	8006510 <HAL_RCC_GetPCLK2Freq>
 8007f68:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007f6c:	e003      	b.n	8007f76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f6e:	f7fe fabb 	bl	80064e8 <HAL_RCC_GetPCLK1Freq>
 8007f72:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f7a:	69db      	ldr	r3, [r3, #28]
 8007f7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f80:	f040 810c 	bne.w	800819c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007f8e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007f92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007f96:	4622      	mov	r2, r4
 8007f98:	462b      	mov	r3, r5
 8007f9a:	1891      	adds	r1, r2, r2
 8007f9c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007f9e:	415b      	adcs	r3, r3
 8007fa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007fa2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007fa6:	4621      	mov	r1, r4
 8007fa8:	eb12 0801 	adds.w	r8, r2, r1
 8007fac:	4629      	mov	r1, r5
 8007fae:	eb43 0901 	adc.w	r9, r3, r1
 8007fb2:	f04f 0200 	mov.w	r2, #0
 8007fb6:	f04f 0300 	mov.w	r3, #0
 8007fba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007fbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007fc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007fc6:	4690      	mov	r8, r2
 8007fc8:	4699      	mov	r9, r3
 8007fca:	4623      	mov	r3, r4
 8007fcc:	eb18 0303 	adds.w	r3, r8, r3
 8007fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007fd4:	462b      	mov	r3, r5
 8007fd6:	eb49 0303 	adc.w	r3, r9, r3
 8007fda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007fea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007fee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	18db      	adds	r3, r3, r3
 8007ff6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	eb42 0303 	adc.w	r3, r2, r3
 8007ffe:	657b      	str	r3, [r7, #84]	@ 0x54
 8008000:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008004:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008008:	f7f8 fe3e 	bl	8000c88 <__aeabi_uldivmod>
 800800c:	4602      	mov	r2, r0
 800800e:	460b      	mov	r3, r1
 8008010:	4b61      	ldr	r3, [pc, #388]	@ (8008198 <UART_SetConfig+0x2d4>)
 8008012:	fba3 2302 	umull	r2, r3, r3, r2
 8008016:	095b      	lsrs	r3, r3, #5
 8008018:	011c      	lsls	r4, r3, #4
 800801a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800801e:	2200      	movs	r2, #0
 8008020:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008024:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008028:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800802c:	4642      	mov	r2, r8
 800802e:	464b      	mov	r3, r9
 8008030:	1891      	adds	r1, r2, r2
 8008032:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008034:	415b      	adcs	r3, r3
 8008036:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008038:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800803c:	4641      	mov	r1, r8
 800803e:	eb12 0a01 	adds.w	sl, r2, r1
 8008042:	4649      	mov	r1, r9
 8008044:	eb43 0b01 	adc.w	fp, r3, r1
 8008048:	f04f 0200 	mov.w	r2, #0
 800804c:	f04f 0300 	mov.w	r3, #0
 8008050:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008054:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008058:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800805c:	4692      	mov	sl, r2
 800805e:	469b      	mov	fp, r3
 8008060:	4643      	mov	r3, r8
 8008062:	eb1a 0303 	adds.w	r3, sl, r3
 8008066:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800806a:	464b      	mov	r3, r9
 800806c:	eb4b 0303 	adc.w	r3, fp, r3
 8008070:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008080:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008084:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008088:	460b      	mov	r3, r1
 800808a:	18db      	adds	r3, r3, r3
 800808c:	643b      	str	r3, [r7, #64]	@ 0x40
 800808e:	4613      	mov	r3, r2
 8008090:	eb42 0303 	adc.w	r3, r2, r3
 8008094:	647b      	str	r3, [r7, #68]	@ 0x44
 8008096:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800809a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800809e:	f7f8 fdf3 	bl	8000c88 <__aeabi_uldivmod>
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	4611      	mov	r1, r2
 80080a8:	4b3b      	ldr	r3, [pc, #236]	@ (8008198 <UART_SetConfig+0x2d4>)
 80080aa:	fba3 2301 	umull	r2, r3, r3, r1
 80080ae:	095b      	lsrs	r3, r3, #5
 80080b0:	2264      	movs	r2, #100	@ 0x64
 80080b2:	fb02 f303 	mul.w	r3, r2, r3
 80080b6:	1acb      	subs	r3, r1, r3
 80080b8:	00db      	lsls	r3, r3, #3
 80080ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80080be:	4b36      	ldr	r3, [pc, #216]	@ (8008198 <UART_SetConfig+0x2d4>)
 80080c0:	fba3 2302 	umull	r2, r3, r3, r2
 80080c4:	095b      	lsrs	r3, r3, #5
 80080c6:	005b      	lsls	r3, r3, #1
 80080c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80080cc:	441c      	add	r4, r3
 80080ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080d2:	2200      	movs	r2, #0
 80080d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80080d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80080dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80080e0:	4642      	mov	r2, r8
 80080e2:	464b      	mov	r3, r9
 80080e4:	1891      	adds	r1, r2, r2
 80080e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80080e8:	415b      	adcs	r3, r3
 80080ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80080f0:	4641      	mov	r1, r8
 80080f2:	1851      	adds	r1, r2, r1
 80080f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80080f6:	4649      	mov	r1, r9
 80080f8:	414b      	adcs	r3, r1
 80080fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80080fc:	f04f 0200 	mov.w	r2, #0
 8008100:	f04f 0300 	mov.w	r3, #0
 8008104:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008108:	4659      	mov	r1, fp
 800810a:	00cb      	lsls	r3, r1, #3
 800810c:	4651      	mov	r1, sl
 800810e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008112:	4651      	mov	r1, sl
 8008114:	00ca      	lsls	r2, r1, #3
 8008116:	4610      	mov	r0, r2
 8008118:	4619      	mov	r1, r3
 800811a:	4603      	mov	r3, r0
 800811c:	4642      	mov	r2, r8
 800811e:	189b      	adds	r3, r3, r2
 8008120:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008124:	464b      	mov	r3, r9
 8008126:	460a      	mov	r2, r1
 8008128:	eb42 0303 	adc.w	r3, r2, r3
 800812c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008134:	685b      	ldr	r3, [r3, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800813c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008140:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008144:	460b      	mov	r3, r1
 8008146:	18db      	adds	r3, r3, r3
 8008148:	62bb      	str	r3, [r7, #40]	@ 0x28
 800814a:	4613      	mov	r3, r2
 800814c:	eb42 0303 	adc.w	r3, r2, r3
 8008150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008152:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008156:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800815a:	f7f8 fd95 	bl	8000c88 <__aeabi_uldivmod>
 800815e:	4602      	mov	r2, r0
 8008160:	460b      	mov	r3, r1
 8008162:	4b0d      	ldr	r3, [pc, #52]	@ (8008198 <UART_SetConfig+0x2d4>)
 8008164:	fba3 1302 	umull	r1, r3, r3, r2
 8008168:	095b      	lsrs	r3, r3, #5
 800816a:	2164      	movs	r1, #100	@ 0x64
 800816c:	fb01 f303 	mul.w	r3, r1, r3
 8008170:	1ad3      	subs	r3, r2, r3
 8008172:	00db      	lsls	r3, r3, #3
 8008174:	3332      	adds	r3, #50	@ 0x32
 8008176:	4a08      	ldr	r2, [pc, #32]	@ (8008198 <UART_SetConfig+0x2d4>)
 8008178:	fba2 2303 	umull	r2, r3, r2, r3
 800817c:	095b      	lsrs	r3, r3, #5
 800817e:	f003 0207 	and.w	r2, r3, #7
 8008182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4422      	add	r2, r4
 800818a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800818c:	e106      	b.n	800839c <UART_SetConfig+0x4d8>
 800818e:	bf00      	nop
 8008190:	40011000 	.word	0x40011000
 8008194:	40011400 	.word	0x40011400
 8008198:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800819c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081a0:	2200      	movs	r2, #0
 80081a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80081a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80081aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80081ae:	4642      	mov	r2, r8
 80081b0:	464b      	mov	r3, r9
 80081b2:	1891      	adds	r1, r2, r2
 80081b4:	6239      	str	r1, [r7, #32]
 80081b6:	415b      	adcs	r3, r3
 80081b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80081ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80081be:	4641      	mov	r1, r8
 80081c0:	1854      	adds	r4, r2, r1
 80081c2:	4649      	mov	r1, r9
 80081c4:	eb43 0501 	adc.w	r5, r3, r1
 80081c8:	f04f 0200 	mov.w	r2, #0
 80081cc:	f04f 0300 	mov.w	r3, #0
 80081d0:	00eb      	lsls	r3, r5, #3
 80081d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80081d6:	00e2      	lsls	r2, r4, #3
 80081d8:	4614      	mov	r4, r2
 80081da:	461d      	mov	r5, r3
 80081dc:	4643      	mov	r3, r8
 80081de:	18e3      	adds	r3, r4, r3
 80081e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80081e4:	464b      	mov	r3, r9
 80081e6:	eb45 0303 	adc.w	r3, r5, r3
 80081ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80081ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80081fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80081fe:	f04f 0200 	mov.w	r2, #0
 8008202:	f04f 0300 	mov.w	r3, #0
 8008206:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800820a:	4629      	mov	r1, r5
 800820c:	008b      	lsls	r3, r1, #2
 800820e:	4621      	mov	r1, r4
 8008210:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008214:	4621      	mov	r1, r4
 8008216:	008a      	lsls	r2, r1, #2
 8008218:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800821c:	f7f8 fd34 	bl	8000c88 <__aeabi_uldivmod>
 8008220:	4602      	mov	r2, r0
 8008222:	460b      	mov	r3, r1
 8008224:	4b60      	ldr	r3, [pc, #384]	@ (80083a8 <UART_SetConfig+0x4e4>)
 8008226:	fba3 2302 	umull	r2, r3, r3, r2
 800822a:	095b      	lsrs	r3, r3, #5
 800822c:	011c      	lsls	r4, r3, #4
 800822e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008232:	2200      	movs	r2, #0
 8008234:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008238:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800823c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008240:	4642      	mov	r2, r8
 8008242:	464b      	mov	r3, r9
 8008244:	1891      	adds	r1, r2, r2
 8008246:	61b9      	str	r1, [r7, #24]
 8008248:	415b      	adcs	r3, r3
 800824a:	61fb      	str	r3, [r7, #28]
 800824c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008250:	4641      	mov	r1, r8
 8008252:	1851      	adds	r1, r2, r1
 8008254:	6139      	str	r1, [r7, #16]
 8008256:	4649      	mov	r1, r9
 8008258:	414b      	adcs	r3, r1
 800825a:	617b      	str	r3, [r7, #20]
 800825c:	f04f 0200 	mov.w	r2, #0
 8008260:	f04f 0300 	mov.w	r3, #0
 8008264:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008268:	4659      	mov	r1, fp
 800826a:	00cb      	lsls	r3, r1, #3
 800826c:	4651      	mov	r1, sl
 800826e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008272:	4651      	mov	r1, sl
 8008274:	00ca      	lsls	r2, r1, #3
 8008276:	4610      	mov	r0, r2
 8008278:	4619      	mov	r1, r3
 800827a:	4603      	mov	r3, r0
 800827c:	4642      	mov	r2, r8
 800827e:	189b      	adds	r3, r3, r2
 8008280:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008284:	464b      	mov	r3, r9
 8008286:	460a      	mov	r2, r1
 8008288:	eb42 0303 	adc.w	r3, r2, r3
 800828c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	67bb      	str	r3, [r7, #120]	@ 0x78
 800829a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800829c:	f04f 0200 	mov.w	r2, #0
 80082a0:	f04f 0300 	mov.w	r3, #0
 80082a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80082a8:	4649      	mov	r1, r9
 80082aa:	008b      	lsls	r3, r1, #2
 80082ac:	4641      	mov	r1, r8
 80082ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082b2:	4641      	mov	r1, r8
 80082b4:	008a      	lsls	r2, r1, #2
 80082b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80082ba:	f7f8 fce5 	bl	8000c88 <__aeabi_uldivmod>
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	4611      	mov	r1, r2
 80082c4:	4b38      	ldr	r3, [pc, #224]	@ (80083a8 <UART_SetConfig+0x4e4>)
 80082c6:	fba3 2301 	umull	r2, r3, r3, r1
 80082ca:	095b      	lsrs	r3, r3, #5
 80082cc:	2264      	movs	r2, #100	@ 0x64
 80082ce:	fb02 f303 	mul.w	r3, r2, r3
 80082d2:	1acb      	subs	r3, r1, r3
 80082d4:	011b      	lsls	r3, r3, #4
 80082d6:	3332      	adds	r3, #50	@ 0x32
 80082d8:	4a33      	ldr	r2, [pc, #204]	@ (80083a8 <UART_SetConfig+0x4e4>)
 80082da:	fba2 2303 	umull	r2, r3, r2, r3
 80082de:	095b      	lsrs	r3, r3, #5
 80082e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80082e4:	441c      	add	r4, r3
 80082e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082ea:	2200      	movs	r2, #0
 80082ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80082ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80082f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80082f4:	4642      	mov	r2, r8
 80082f6:	464b      	mov	r3, r9
 80082f8:	1891      	adds	r1, r2, r2
 80082fa:	60b9      	str	r1, [r7, #8]
 80082fc:	415b      	adcs	r3, r3
 80082fe:	60fb      	str	r3, [r7, #12]
 8008300:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008304:	4641      	mov	r1, r8
 8008306:	1851      	adds	r1, r2, r1
 8008308:	6039      	str	r1, [r7, #0]
 800830a:	4649      	mov	r1, r9
 800830c:	414b      	adcs	r3, r1
 800830e:	607b      	str	r3, [r7, #4]
 8008310:	f04f 0200 	mov.w	r2, #0
 8008314:	f04f 0300 	mov.w	r3, #0
 8008318:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800831c:	4659      	mov	r1, fp
 800831e:	00cb      	lsls	r3, r1, #3
 8008320:	4651      	mov	r1, sl
 8008322:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008326:	4651      	mov	r1, sl
 8008328:	00ca      	lsls	r2, r1, #3
 800832a:	4610      	mov	r0, r2
 800832c:	4619      	mov	r1, r3
 800832e:	4603      	mov	r3, r0
 8008330:	4642      	mov	r2, r8
 8008332:	189b      	adds	r3, r3, r2
 8008334:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008336:	464b      	mov	r3, r9
 8008338:	460a      	mov	r2, r1
 800833a:	eb42 0303 	adc.w	r3, r2, r3
 800833e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	663b      	str	r3, [r7, #96]	@ 0x60
 800834a:	667a      	str	r2, [r7, #100]	@ 0x64
 800834c:	f04f 0200 	mov.w	r2, #0
 8008350:	f04f 0300 	mov.w	r3, #0
 8008354:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008358:	4649      	mov	r1, r9
 800835a:	008b      	lsls	r3, r1, #2
 800835c:	4641      	mov	r1, r8
 800835e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008362:	4641      	mov	r1, r8
 8008364:	008a      	lsls	r2, r1, #2
 8008366:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800836a:	f7f8 fc8d 	bl	8000c88 <__aeabi_uldivmod>
 800836e:	4602      	mov	r2, r0
 8008370:	460b      	mov	r3, r1
 8008372:	4b0d      	ldr	r3, [pc, #52]	@ (80083a8 <UART_SetConfig+0x4e4>)
 8008374:	fba3 1302 	umull	r1, r3, r3, r2
 8008378:	095b      	lsrs	r3, r3, #5
 800837a:	2164      	movs	r1, #100	@ 0x64
 800837c:	fb01 f303 	mul.w	r3, r1, r3
 8008380:	1ad3      	subs	r3, r2, r3
 8008382:	011b      	lsls	r3, r3, #4
 8008384:	3332      	adds	r3, #50	@ 0x32
 8008386:	4a08      	ldr	r2, [pc, #32]	@ (80083a8 <UART_SetConfig+0x4e4>)
 8008388:	fba2 2303 	umull	r2, r3, r2, r3
 800838c:	095b      	lsrs	r3, r3, #5
 800838e:	f003 020f 	and.w	r2, r3, #15
 8008392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4422      	add	r2, r4
 800839a:	609a      	str	r2, [r3, #8]
}
 800839c:	bf00      	nop
 800839e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80083a2:	46bd      	mov	sp, r7
 80083a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083a8:	51eb851f 	.word	0x51eb851f

080083ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80083ac:	b084      	sub	sp, #16
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b084      	sub	sp, #16
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
 80083b6:	f107 001c 	add.w	r0, r7, #28
 80083ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80083be:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d123      	bne.n	800840e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80083da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	68db      	ldr	r3, [r3, #12]
 80083e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80083ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	d105      	bne.n	8008402 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f9dc 	bl	80087c0 <USB_CoreReset>
 8008408:	4603      	mov	r3, r0
 800840a:	73fb      	strb	r3, [r7, #15]
 800840c:	e01b      	b.n	8008446 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	68db      	ldr	r3, [r3, #12]
 8008412:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 f9d0 	bl	80087c0 <USB_CoreReset>
 8008420:	4603      	mov	r3, r0
 8008422:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008424:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008428:	2b00      	cmp	r3, #0
 800842a:	d106      	bne.n	800843a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008430:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	639a      	str	r2, [r3, #56]	@ 0x38
 8008438:	e005      	b.n	8008446 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800843e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008446:	7fbb      	ldrb	r3, [r7, #30]
 8008448:	2b01      	cmp	r3, #1
 800844a:	d10b      	bne.n	8008464 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	f043 0206 	orr.w	r2, r3, #6
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	f043 0220 	orr.w	r2, r3, #32
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008464:	7bfb      	ldrb	r3, [r7, #15]
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008470:	b004      	add	sp, #16
 8008472:	4770      	bx	lr

08008474 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	f043 0201 	orr.w	r2, r3, #1
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	370c      	adds	r7, #12
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr

08008496 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008496:	b480      	push	{r7}
 8008498:	b083      	sub	sp, #12
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	f023 0201 	bic.w	r2, r3, #1
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80084aa:	2300      	movs	r3, #0
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	370c      	adds	r7, #12
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b084      	sub	sp, #16
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	460b      	mov	r3, r1
 80084c2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80084c4:	2300      	movs	r3, #0
 80084c6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	68db      	ldr	r3, [r3, #12]
 80084cc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80084d4:	78fb      	ldrb	r3, [r7, #3]
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d115      	bne.n	8008506 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80084e6:	200a      	movs	r0, #10
 80084e8:	f7f9 fdb6 	bl	8002058 <HAL_Delay>
      ms += 10U;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	330a      	adds	r3, #10
 80084f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 f956 	bl	80087a4 <USB_GetMode>
 80084f8:	4603      	mov	r3, r0
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d01e      	beq.n	800853c <USB_SetCurrentMode+0x84>
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2bc7      	cmp	r3, #199	@ 0xc7
 8008502:	d9f0      	bls.n	80084e6 <USB_SetCurrentMode+0x2e>
 8008504:	e01a      	b.n	800853c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008506:	78fb      	ldrb	r3, [r7, #3]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d115      	bne.n	8008538 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008518:	200a      	movs	r0, #10
 800851a:	f7f9 fd9d 	bl	8002058 <HAL_Delay>
      ms += 10U;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	330a      	adds	r3, #10
 8008522:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 f93d 	bl	80087a4 <USB_GetMode>
 800852a:	4603      	mov	r3, r0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d005      	beq.n	800853c <USB_SetCurrentMode+0x84>
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2bc7      	cmp	r3, #199	@ 0xc7
 8008534:	d9f0      	bls.n	8008518 <USB_SetCurrentMode+0x60>
 8008536:	e001      	b.n	800853c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008538:	2301      	movs	r3, #1
 800853a:	e005      	b.n	8008548 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2bc8      	cmp	r3, #200	@ 0xc8
 8008540:	d101      	bne.n	8008546 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	e000      	b.n	8008548 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008546:	2300      	movs	r3, #0
}
 8008548:	4618      	mov	r0, r3
 800854a:	3710      	adds	r7, #16
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008550:	b480      	push	{r7}
 8008552:	b085      	sub	sp, #20
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800855a:	2300      	movs	r3, #0
 800855c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	3301      	adds	r3, #1
 8008562:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800856a:	d901      	bls.n	8008570 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800856c:	2303      	movs	r3, #3
 800856e:	e01b      	b.n	80085a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	691b      	ldr	r3, [r3, #16]
 8008574:	2b00      	cmp	r3, #0
 8008576:	daf2      	bge.n	800855e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008578:	2300      	movs	r3, #0
 800857a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	019b      	lsls	r3, r3, #6
 8008580:	f043 0220 	orr.w	r2, r3, #32
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	3301      	adds	r3, #1
 800858c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008594:	d901      	bls.n	800859a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008596:	2303      	movs	r3, #3
 8008598:	e006      	b.n	80085a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	691b      	ldr	r3, [r3, #16]
 800859e:	f003 0320 	and.w	r3, r3, #32
 80085a2:	2b20      	cmp	r3, #32
 80085a4:	d0f0      	beq.n	8008588 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80085a6:	2300      	movs	r3, #0
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3714      	adds	r7, #20
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b085      	sub	sp, #20
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80085bc:	2300      	movs	r3, #0
 80085be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	3301      	adds	r3, #1
 80085c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085cc:	d901      	bls.n	80085d2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80085ce:	2303      	movs	r3, #3
 80085d0:	e018      	b.n	8008604 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	daf2      	bge.n	80085c0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80085da:	2300      	movs	r3, #0
 80085dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2210      	movs	r2, #16
 80085e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	3301      	adds	r3, #1
 80085e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085f0:	d901      	bls.n	80085f6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80085f2:	2303      	movs	r3, #3
 80085f4:	e006      	b.n	8008604 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	f003 0310 	and.w	r3, r3, #16
 80085fe:	2b10      	cmp	r3, #16
 8008600:	d0f0      	beq.n	80085e4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008602:	2300      	movs	r3, #0
}
 8008604:	4618      	mov	r0, r3
 8008606:	3714      	adds	r7, #20
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008610:	b480      	push	{r7}
 8008612:	b089      	sub	sp, #36	@ 0x24
 8008614:	af00      	add	r7, sp, #0
 8008616:	60f8      	str	r0, [r7, #12]
 8008618:	60b9      	str	r1, [r7, #8]
 800861a:	4611      	mov	r1, r2
 800861c:	461a      	mov	r2, r3
 800861e:	460b      	mov	r3, r1
 8008620:	71fb      	strb	r3, [r7, #7]
 8008622:	4613      	mov	r3, r2
 8008624:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800862e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008632:	2b00      	cmp	r3, #0
 8008634:	d123      	bne.n	800867e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008636:	88bb      	ldrh	r3, [r7, #4]
 8008638:	3303      	adds	r3, #3
 800863a:	089b      	lsrs	r3, r3, #2
 800863c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800863e:	2300      	movs	r3, #0
 8008640:	61bb      	str	r3, [r7, #24]
 8008642:	e018      	b.n	8008676 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008644:	79fb      	ldrb	r3, [r7, #7]
 8008646:	031a      	lsls	r2, r3, #12
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	4413      	add	r3, r2
 800864c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008650:	461a      	mov	r2, r3
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	3301      	adds	r3, #1
 800865c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	3301      	adds	r3, #1
 8008662:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008664:	69fb      	ldr	r3, [r7, #28]
 8008666:	3301      	adds	r3, #1
 8008668:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	3301      	adds	r3, #1
 800866e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008670:	69bb      	ldr	r3, [r7, #24]
 8008672:	3301      	adds	r3, #1
 8008674:	61bb      	str	r3, [r7, #24]
 8008676:	69ba      	ldr	r2, [r7, #24]
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	429a      	cmp	r2, r3
 800867c:	d3e2      	bcc.n	8008644 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3724      	adds	r7, #36	@ 0x24
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr

0800868c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800868c:	b480      	push	{r7}
 800868e:	b08b      	sub	sp, #44	@ 0x2c
 8008690:	af00      	add	r7, sp, #0
 8008692:	60f8      	str	r0, [r7, #12]
 8008694:	60b9      	str	r1, [r7, #8]
 8008696:	4613      	mov	r3, r2
 8008698:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80086a2:	88fb      	ldrh	r3, [r7, #6]
 80086a4:	089b      	lsrs	r3, r3, #2
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80086aa:	88fb      	ldrh	r3, [r7, #6]
 80086ac:	f003 0303 	and.w	r3, r3, #3
 80086b0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80086b2:	2300      	movs	r3, #0
 80086b4:	623b      	str	r3, [r7, #32]
 80086b6:	e014      	b.n	80086e2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086be:	681a      	ldr	r2, [r3, #0]
 80086c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c2:	601a      	str	r2, [r3, #0]
    pDest++;
 80086c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c6:	3301      	adds	r3, #1
 80086c8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80086ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086cc:	3301      	adds	r3, #1
 80086ce:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80086d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d2:	3301      	adds	r3, #1
 80086d4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80086d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d8:	3301      	adds	r3, #1
 80086da:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80086dc:	6a3b      	ldr	r3, [r7, #32]
 80086de:	3301      	adds	r3, #1
 80086e0:	623b      	str	r3, [r7, #32]
 80086e2:	6a3a      	ldr	r2, [r7, #32]
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d3e6      	bcc.n	80086b8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80086ea:	8bfb      	ldrh	r3, [r7, #30]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d01e      	beq.n	800872e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80086f0:	2300      	movs	r3, #0
 80086f2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80086f4:	69bb      	ldr	r3, [r7, #24]
 80086f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086fa:	461a      	mov	r2, r3
 80086fc:	f107 0310 	add.w	r3, r7, #16
 8008700:	6812      	ldr	r2, [r2, #0]
 8008702:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008704:	693a      	ldr	r2, [r7, #16]
 8008706:	6a3b      	ldr	r3, [r7, #32]
 8008708:	b2db      	uxtb	r3, r3
 800870a:	00db      	lsls	r3, r3, #3
 800870c:	fa22 f303 	lsr.w	r3, r2, r3
 8008710:	b2da      	uxtb	r2, r3
 8008712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008714:	701a      	strb	r2, [r3, #0]
      i++;
 8008716:	6a3b      	ldr	r3, [r7, #32]
 8008718:	3301      	adds	r3, #1
 800871a:	623b      	str	r3, [r7, #32]
      pDest++;
 800871c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871e:	3301      	adds	r3, #1
 8008720:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008722:	8bfb      	ldrh	r3, [r7, #30]
 8008724:	3b01      	subs	r3, #1
 8008726:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008728:	8bfb      	ldrh	r3, [r7, #30]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d1ea      	bne.n	8008704 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800872e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008730:	4618      	mov	r0, r3
 8008732:	372c      	adds	r7, #44	@ 0x2c
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800873c:	b480      	push	{r7}
 800873e:	b085      	sub	sp, #20
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	695b      	ldr	r3, [r3, #20]
 8008748:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	699b      	ldr	r3, [r3, #24]
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	4013      	ands	r3, r2
 8008752:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008754:	68fb      	ldr	r3, [r7, #12]
}
 8008756:	4618      	mov	r0, r3
 8008758:	3714      	adds	r7, #20
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr

08008762 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8008762:	b480      	push	{r7}
 8008764:	b085      	sub	sp, #20
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
 800876a:	460b      	mov	r3, r1
 800876c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8008772:	78fb      	ldrb	r3, [r7, #3]
 8008774:	015a      	lsls	r2, r3, #5
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	4413      	add	r3, r2
 800877a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8008782:	78fb      	ldrb	r3, [r7, #3]
 8008784:	015a      	lsls	r2, r3, #5
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	4413      	add	r3, r2
 800878a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	68ba      	ldr	r2, [r7, #8]
 8008792:	4013      	ands	r3, r2
 8008794:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008796:	68bb      	ldr	r3, [r7, #8]
}
 8008798:	4618      	mov	r0, r3
 800879a:	3714      	adds	r7, #20
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr

080087a4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	695b      	ldr	r3, [r3, #20]
 80087b0:	f003 0301 	and.w	r3, r3, #1
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b085      	sub	sp, #20
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80087c8:	2300      	movs	r3, #0
 80087ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	3301      	adds	r3, #1
 80087d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80087d8:	d901      	bls.n	80087de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80087da:	2303      	movs	r3, #3
 80087dc:	e022      	b.n	8008824 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	691b      	ldr	r3, [r3, #16]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	daf2      	bge.n	80087cc <USB_CoreReset+0xc>

  count = 10U;
 80087e6:	230a      	movs	r3, #10
 80087e8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80087ea:	e002      	b.n	80087f2 <USB_CoreReset+0x32>
  {
    count--;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	3b01      	subs	r3, #1
 80087f0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d1f9      	bne.n	80087ec <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	691b      	ldr	r3, [r3, #16]
 80087fc:	f043 0201 	orr.w	r2, r3, #1
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	3301      	adds	r3, #1
 8008808:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008810:	d901      	bls.n	8008816 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008812:	2303      	movs	r3, #3
 8008814:	e006      	b.n	8008824 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	691b      	ldr	r3, [r3, #16]
 800881a:	f003 0301 	and.w	r3, r3, #1
 800881e:	2b01      	cmp	r3, #1
 8008820:	d0f0      	beq.n	8008804 <USB_CoreReset+0x44>

  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	3714      	adds	r7, #20
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008830:	b084      	sub	sp, #16
 8008832:	b580      	push	{r7, lr}
 8008834:	b086      	sub	sp, #24
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
 800883a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800883e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008842:	2300      	movs	r3, #0
 8008844:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008850:	461a      	mov	r2, r3
 8008852:	2300      	movs	r3, #0
 8008854:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800885a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008866:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008872:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008882:	2b00      	cmp	r3, #0
 8008884:	d119      	bne.n	80088ba <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8008886:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800888a:	2b01      	cmp	r3, #1
 800888c:	d10a      	bne.n	80088a4 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	68fa      	ldr	r2, [r7, #12]
 8008898:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800889c:	f043 0304 	orr.w	r3, r3, #4
 80088a0:	6013      	str	r3, [r2, #0]
 80088a2:	e014      	b.n	80088ce <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	68fa      	ldr	r2, [r7, #12]
 80088ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80088b2:	f023 0304 	bic.w	r3, r3, #4
 80088b6:	6013      	str	r3, [r2, #0]
 80088b8:	e009      	b.n	80088ce <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68fa      	ldr	r2, [r7, #12]
 80088c4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80088c8:	f023 0304 	bic.w	r3, r3, #4
 80088cc:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80088ce:	2110      	movs	r1, #16
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f7ff fe3d 	bl	8008550 <USB_FlushTxFifo>
 80088d6:	4603      	mov	r3, r0
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d001      	beq.n	80088e0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7ff fe67 	bl	80085b4 <USB_FlushRxFifo>
 80088e6:	4603      	mov	r3, r0
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d001      	beq.n	80088f0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80088f0:	2300      	movs	r3, #0
 80088f2:	613b      	str	r3, [r7, #16]
 80088f4:	e015      	b.n	8008922 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	015a      	lsls	r2, r3, #5
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	4413      	add	r3, r2
 80088fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008902:	461a      	mov	r2, r3
 8008904:	f04f 33ff 	mov.w	r3, #4294967295
 8008908:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	015a      	lsls	r2, r3, #5
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	4413      	add	r3, r2
 8008912:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008916:	461a      	mov	r2, r3
 8008918:	2300      	movs	r3, #0
 800891a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	3301      	adds	r3, #1
 8008920:	613b      	str	r3, [r7, #16]
 8008922:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008926:	461a      	mov	r2, r3
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	4293      	cmp	r3, r2
 800892c:	d3e3      	bcc.n	80088f6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f04f 32ff 	mov.w	r2, #4294967295
 800893a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	4a18      	ldr	r2, [pc, #96]	@ (80089a0 <USB_HostInit+0x170>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d10b      	bne.n	800895c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800894a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	4a15      	ldr	r2, [pc, #84]	@ (80089a4 <USB_HostInit+0x174>)
 8008950:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	4a14      	ldr	r2, [pc, #80]	@ (80089a8 <USB_HostInit+0x178>)
 8008956:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800895a:	e009      	b.n	8008970 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2280      	movs	r2, #128	@ 0x80
 8008960:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	4a11      	ldr	r2, [pc, #68]	@ (80089ac <USB_HostInit+0x17c>)
 8008966:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a11      	ldr	r2, [pc, #68]	@ (80089b0 <USB_HostInit+0x180>)
 800896c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008970:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008974:	2b00      	cmp	r3, #0
 8008976:	d105      	bne.n	8008984 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	699b      	ldr	r3, [r3, #24]
 800897c:	f043 0210 	orr.w	r2, r3, #16
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	699a      	ldr	r2, [r3, #24]
 8008988:	4b0a      	ldr	r3, [pc, #40]	@ (80089b4 <USB_HostInit+0x184>)
 800898a:	4313      	orrs	r3, r2
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008990:	7dfb      	ldrb	r3, [r7, #23]
}
 8008992:	4618      	mov	r0, r3
 8008994:	3718      	adds	r7, #24
 8008996:	46bd      	mov	sp, r7
 8008998:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800899c:	b004      	add	sp, #16
 800899e:	4770      	bx	lr
 80089a0:	40040000 	.word	0x40040000
 80089a4:	01000200 	.word	0x01000200
 80089a8:	00e00300 	.word	0x00e00300
 80089ac:	00600080 	.word	0x00600080
 80089b0:	004000e0 	.word	0x004000e0
 80089b4:	a3200008 	.word	0xa3200008

080089b8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b085      	sub	sp, #20
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
 80089c0:	460b      	mov	r3, r1
 80089c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80089d6:	f023 0303 	bic.w	r3, r3, #3
 80089da:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	78fb      	ldrb	r3, [r7, #3]
 80089e6:	f003 0303 	and.w	r3, r3, #3
 80089ea:	68f9      	ldr	r1, [r7, #12]
 80089ec:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80089f0:	4313      	orrs	r3, r2
 80089f2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80089f4:	78fb      	ldrb	r3, [r7, #3]
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d107      	bne.n	8008a0a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a00:	461a      	mov	r2, r3
 8008a02:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008a06:	6053      	str	r3, [r2, #4]
 8008a08:	e00c      	b.n	8008a24 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008a0a:	78fb      	ldrb	r3, [r7, #3]
 8008a0c:	2b02      	cmp	r3, #2
 8008a0e:	d107      	bne.n	8008a20 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a16:	461a      	mov	r2, r3
 8008a18:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008a1c:	6053      	str	r3, [r2, #4]
 8008a1e:	e001      	b.n	8008a24 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e000      	b.n	8008a26 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008a24:	2300      	movs	r3, #0
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3714      	adds	r7, #20
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a30:	4770      	bx	lr

08008a32 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a32:	b580      	push	{r7, lr}
 8008a34:	b084      	sub	sp, #16
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008a52:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	68fa      	ldr	r2, [r7, #12]
 8008a58:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a60:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008a62:	2064      	movs	r0, #100	@ 0x64
 8008a64:	f7f9 faf8 	bl	8002058 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	68fa      	ldr	r2, [r7, #12]
 8008a6c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008a70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a74:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008a76:	200a      	movs	r0, #10
 8008a78:	f7f9 faee 	bl	8002058 <HAL_Delay>

  return HAL_OK;
 8008a7c:	2300      	movs	r3, #0
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3710      	adds	r7, #16
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}

08008a86 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008a86:	b480      	push	{r7}
 8008a88:	b085      	sub	sp, #20
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
 8008a8e:	460b      	mov	r3, r1
 8008a90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008a96:	2300      	movs	r3, #0
 8008a98:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008aaa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d109      	bne.n	8008aca <USB_DriveVbus+0x44>
 8008ab6:	78fb      	ldrb	r3, [r7, #3]
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	d106      	bne.n	8008aca <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	68fa      	ldr	r2, [r7, #12]
 8008ac0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008ac4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008ac8:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ad4:	d109      	bne.n	8008aea <USB_DriveVbus+0x64>
 8008ad6:	78fb      	ldrb	r3, [r7, #3]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d106      	bne.n	8008aea <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008ae4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ae8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008aea:	2300      	movs	r3, #0
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3714      	adds	r7, #20
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr

08008af8 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008b04:	2300      	movs	r3, #0
 8008b06:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	0c5b      	lsrs	r3, r3, #17
 8008b16:	f003 0303 	and.w	r3, r3, #3
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3714      	adds	r7, #20
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr

08008b26 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8008b26:	b480      	push	{r7}
 8008b28:	b085      	sub	sp, #20
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	b29b      	uxth	r3, r3
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3714      	adds	r7, #20
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b088      	sub	sp, #32
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	4608      	mov	r0, r1
 8008b52:	4611      	mov	r1, r2
 8008b54:	461a      	mov	r2, r3
 8008b56:	4603      	mov	r3, r0
 8008b58:	70fb      	strb	r3, [r7, #3]
 8008b5a:	460b      	mov	r3, r1
 8008b5c:	70bb      	strb	r3, [r7, #2]
 8008b5e:	4613      	mov	r3, r2
 8008b60:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008b62:	2300      	movs	r3, #0
 8008b64:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008b6a:	78fb      	ldrb	r3, [r7, #3]
 8008b6c:	015a      	lsls	r2, r3, #5
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	4413      	add	r3, r2
 8008b72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b76:	461a      	mov	r2, r3
 8008b78:	f04f 33ff 	mov.w	r3, #4294967295
 8008b7c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008b7e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008b82:	2b03      	cmp	r3, #3
 8008b84:	d87c      	bhi.n	8008c80 <USB_HC_Init+0x138>
 8008b86:	a201      	add	r2, pc, #4	@ (adr r2, 8008b8c <USB_HC_Init+0x44>)
 8008b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b8c:	08008b9d 	.word	0x08008b9d
 8008b90:	08008c43 	.word	0x08008c43
 8008b94:	08008b9d 	.word	0x08008b9d
 8008b98:	08008c05 	.word	0x08008c05
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008b9c:	78fb      	ldrb	r3, [r7, #3]
 8008b9e:	015a      	lsls	r2, r3, #5
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	4413      	add	r3, r2
 8008ba4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ba8:	461a      	mov	r2, r3
 8008baa:	f240 439d 	movw	r3, #1181	@ 0x49d
 8008bae:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008bb0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	da10      	bge.n	8008bda <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008bb8:	78fb      	ldrb	r3, [r7, #3]
 8008bba:	015a      	lsls	r2, r3, #5
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bc4:	68db      	ldr	r3, [r3, #12]
 8008bc6:	78fa      	ldrb	r2, [r7, #3]
 8008bc8:	0151      	lsls	r1, r2, #5
 8008bca:	693a      	ldr	r2, [r7, #16]
 8008bcc:	440a      	add	r2, r1
 8008bce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008bd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008bd6:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8008bd8:	e055      	b.n	8008c86 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a6f      	ldr	r2, [pc, #444]	@ (8008d9c <USB_HC_Init+0x254>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d151      	bne.n	8008c86 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8008be2:	78fb      	ldrb	r3, [r7, #3]
 8008be4:	015a      	lsls	r2, r3, #5
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	4413      	add	r3, r2
 8008bea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	78fa      	ldrb	r2, [r7, #3]
 8008bf2:	0151      	lsls	r1, r2, #5
 8008bf4:	693a      	ldr	r2, [r7, #16]
 8008bf6:	440a      	add	r2, r1
 8008bf8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008bfc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008c00:	60d3      	str	r3, [r2, #12]
      break;
 8008c02:	e040      	b.n	8008c86 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008c04:	78fb      	ldrb	r3, [r7, #3]
 8008c06:	015a      	lsls	r2, r3, #5
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	4413      	add	r3, r2
 8008c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c10:	461a      	mov	r2, r3
 8008c12:	f240 639d 	movw	r3, #1693	@ 0x69d
 8008c16:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008c18:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	da34      	bge.n	8008c8a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008c20:	78fb      	ldrb	r3, [r7, #3]
 8008c22:	015a      	lsls	r2, r3, #5
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	4413      	add	r3, r2
 8008c28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c2c:	68db      	ldr	r3, [r3, #12]
 8008c2e:	78fa      	ldrb	r2, [r7, #3]
 8008c30:	0151      	lsls	r1, r2, #5
 8008c32:	693a      	ldr	r2, [r7, #16]
 8008c34:	440a      	add	r2, r1
 8008c36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c3e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008c40:	e023      	b.n	8008c8a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008c42:	78fb      	ldrb	r3, [r7, #3]
 8008c44:	015a      	lsls	r2, r3, #5
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	4413      	add	r3, r2
 8008c4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f240 2325 	movw	r3, #549	@ 0x225
 8008c54:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008c56:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	da17      	bge.n	8008c8e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008c5e:	78fb      	ldrb	r3, [r7, #3]
 8008c60:	015a      	lsls	r2, r3, #5
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	4413      	add	r3, r2
 8008c66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c6a:	68db      	ldr	r3, [r3, #12]
 8008c6c:	78fa      	ldrb	r2, [r7, #3]
 8008c6e:	0151      	lsls	r1, r2, #5
 8008c70:	693a      	ldr	r2, [r7, #16]
 8008c72:	440a      	add	r2, r1
 8008c74:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c78:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008c7c:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008c7e:	e006      	b.n	8008c8e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8008c80:	2301      	movs	r3, #1
 8008c82:	77fb      	strb	r3, [r7, #31]
      break;
 8008c84:	e004      	b.n	8008c90 <USB_HC_Init+0x148>
      break;
 8008c86:	bf00      	nop
 8008c88:	e002      	b.n	8008c90 <USB_HC_Init+0x148>
      break;
 8008c8a:	bf00      	nop
 8008c8c:	e000      	b.n	8008c90 <USB_HC_Init+0x148>
      break;
 8008c8e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008c90:	78fb      	ldrb	r3, [r7, #3]
 8008c92:	015a      	lsls	r2, r3, #5
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	4413      	add	r3, r2
 8008c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c9c:	461a      	mov	r2, r3
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008ca2:	78fb      	ldrb	r3, [r7, #3]
 8008ca4:	015a      	lsls	r2, r3, #5
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	4413      	add	r3, r2
 8008caa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	78fa      	ldrb	r2, [r7, #3]
 8008cb2:	0151      	lsls	r1, r2, #5
 8008cb4:	693a      	ldr	r2, [r7, #16]
 8008cb6:	440a      	add	r2, r1
 8008cb8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cbc:	f043 0302 	orr.w	r3, r3, #2
 8008cc0:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008cc8:	699a      	ldr	r2, [r3, #24]
 8008cca:	78fb      	ldrb	r3, [r7, #3]
 8008ccc:	f003 030f 	and.w	r3, r3, #15
 8008cd0:	2101      	movs	r1, #1
 8008cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8008cd6:	6939      	ldr	r1, [r7, #16]
 8008cd8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	699b      	ldr	r3, [r3, #24]
 8008ce4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008cec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	da03      	bge.n	8008cfc <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008cf4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008cf8:	61bb      	str	r3, [r7, #24]
 8008cfa:	e001      	b.n	8008d00 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f7ff fef9 	bl	8008af8 <USB_GetHostSpeed>
 8008d06:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008d08:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008d0c:	2b02      	cmp	r3, #2
 8008d0e:	d106      	bne.n	8008d1e <USB_HC_Init+0x1d6>
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d003      	beq.n	8008d1e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008d16:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008d1a:	617b      	str	r3, [r7, #20]
 8008d1c:	e001      	b.n	8008d22 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008d22:	787b      	ldrb	r3, [r7, #1]
 8008d24:	059b      	lsls	r3, r3, #22
 8008d26:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008d2a:	78bb      	ldrb	r3, [r7, #2]
 8008d2c:	02db      	lsls	r3, r3, #11
 8008d2e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008d32:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008d34:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008d38:	049b      	lsls	r3, r3, #18
 8008d3a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008d3e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8008d40:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008d42:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008d46:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	431a      	orrs	r2, r3
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008d50:	78fa      	ldrb	r2, [r7, #3]
 8008d52:	0151      	lsls	r1, r2, #5
 8008d54:	693a      	ldr	r2, [r7, #16]
 8008d56:	440a      	add	r2, r1
 8008d58:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008d5c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008d60:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008d62:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008d66:	2b03      	cmp	r3, #3
 8008d68:	d003      	beq.n	8008d72 <USB_HC_Init+0x22a>
 8008d6a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d10f      	bne.n	8008d92 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008d72:	78fb      	ldrb	r3, [r7, #3]
 8008d74:	015a      	lsls	r2, r3, #5
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	4413      	add	r3, r2
 8008d7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	78fa      	ldrb	r2, [r7, #3]
 8008d82:	0151      	lsls	r1, r2, #5
 8008d84:	693a      	ldr	r2, [r7, #16]
 8008d86:	440a      	add	r2, r1
 8008d88:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d8c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d90:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008d92:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3720      	adds	r7, #32
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}
 8008d9c:	40040000 	.word	0x40040000

08008da0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b08c      	sub	sp, #48	@ 0x30
 8008da4:	af02      	add	r7, sp, #8
 8008da6:	60f8      	str	r0, [r7, #12]
 8008da8:	60b9      	str	r1, [r7, #8]
 8008daa:	4613      	mov	r3, r2
 8008dac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	785b      	ldrb	r3, [r3, #1]
 8008db6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008db8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008dbc:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	4a5d      	ldr	r2, [pc, #372]	@ (8008f38 <USB_HC_StartXfer+0x198>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d12f      	bne.n	8008e26 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8008dc6:	79fb      	ldrb	r3, [r7, #7]
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d11c      	bne.n	8008e06 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	7c9b      	ldrb	r3, [r3, #18]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d003      	beq.n	8008ddc <USB_HC_StartXfer+0x3c>
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	7c9b      	ldrb	r3, [r3, #18]
 8008dd8:	2b02      	cmp	r3, #2
 8008dda:	d124      	bne.n	8008e26 <USB_HC_StartXfer+0x86>
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	799b      	ldrb	r3, [r3, #6]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d120      	bne.n	8008e26 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008de4:	69fb      	ldr	r3, [r7, #28]
 8008de6:	015a      	lsls	r2, r3, #5
 8008de8:	6a3b      	ldr	r3, [r7, #32]
 8008dea:	4413      	add	r3, r2
 8008dec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	69fa      	ldr	r2, [r7, #28]
 8008df4:	0151      	lsls	r1, r2, #5
 8008df6:	6a3a      	ldr	r2, [r7, #32]
 8008df8:	440a      	add	r2, r1
 8008dfa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e02:	60d3      	str	r3, [r2, #12]
 8008e04:	e00f      	b.n	8008e26 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	791b      	ldrb	r3, [r3, #4]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d10b      	bne.n	8008e26 <USB_HC_StartXfer+0x86>
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	795b      	ldrb	r3, [r3, #5]
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d107      	bne.n	8008e26 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	785b      	ldrb	r3, [r3, #1]
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f000 fb6b 	bl	80094f8 <USB_DoPing>
        return HAL_OK;
 8008e22:	2300      	movs	r3, #0
 8008e24:	e232      	b.n	800928c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	799b      	ldrb	r3, [r3, #6]
 8008e2a:	2b01      	cmp	r3, #1
 8008e2c:	d158      	bne.n	8008ee0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	78db      	ldrb	r3, [r3, #3]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d007      	beq.n	8008e4a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008e3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e3c:	68ba      	ldr	r2, [r7, #8]
 8008e3e:	8a92      	ldrh	r2, [r2, #20]
 8008e40:	fb03 f202 	mul.w	r2, r3, r2
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	61da      	str	r2, [r3, #28]
 8008e48:	e07c      	b.n	8008f44 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	7c9b      	ldrb	r3, [r3, #18]
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d130      	bne.n	8008eb4 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	6a1b      	ldr	r3, [r3, #32]
 8008e56:	2bbc      	cmp	r3, #188	@ 0xbc
 8008e58:	d918      	bls.n	8008e8c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	8a9b      	ldrh	r3, [r3, #20]
 8008e5e:	461a      	mov	r2, r3
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	69da      	ldr	r2, [r3, #28]
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d003      	beq.n	8008e7c <USB_HC_StartXfer+0xdc>
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	68db      	ldr	r3, [r3, #12]
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d103      	bne.n	8008e84 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	2202      	movs	r2, #2
 8008e80:	60da      	str	r2, [r3, #12]
 8008e82:	e05f      	b.n	8008f44 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	2201      	movs	r2, #1
 8008e88:	60da      	str	r2, [r3, #12]
 8008e8a:	e05b      	b.n	8008f44 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	6a1a      	ldr	r2, [r3, #32]
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	68db      	ldr	r3, [r3, #12]
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	d007      	beq.n	8008eac <USB_HC_StartXfer+0x10c>
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	d003      	beq.n	8008eac <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	2204      	movs	r2, #4
 8008ea8:	60da      	str	r2, [r3, #12]
 8008eaa:	e04b      	b.n	8008f44 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	2203      	movs	r2, #3
 8008eb0:	60da      	str	r2, [r3, #12]
 8008eb2:	e047      	b.n	8008f44 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008eb4:	79fb      	ldrb	r3, [r7, #7]
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d10d      	bne.n	8008ed6 <USB_HC_StartXfer+0x136>
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	6a1b      	ldr	r3, [r3, #32]
 8008ebe:	68ba      	ldr	r2, [r7, #8]
 8008ec0:	8a92      	ldrh	r2, [r2, #20]
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d907      	bls.n	8008ed6 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008ec6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008ec8:	68ba      	ldr	r2, [r7, #8]
 8008eca:	8a92      	ldrh	r2, [r2, #20]
 8008ecc:	fb03 f202 	mul.w	r2, r3, r2
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	61da      	str	r2, [r3, #28]
 8008ed4:	e036      	b.n	8008f44 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	6a1a      	ldr	r2, [r3, #32]
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	61da      	str	r2, [r3, #28]
 8008ede:	e031      	b.n	8008f44 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	6a1b      	ldr	r3, [r3, #32]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d018      	beq.n	8008f1a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	6a1b      	ldr	r3, [r3, #32]
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	8a92      	ldrh	r2, [r2, #20]
 8008ef0:	4413      	add	r3, r2
 8008ef2:	3b01      	subs	r3, #1
 8008ef4:	68ba      	ldr	r2, [r7, #8]
 8008ef6:	8a92      	ldrh	r2, [r2, #20]
 8008ef8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008efc:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8008efe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008f00:	8b7b      	ldrh	r3, [r7, #26]
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d90b      	bls.n	8008f1e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8008f06:	8b7b      	ldrh	r3, [r7, #26]
 8008f08:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008f0a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008f0c:	68ba      	ldr	r2, [r7, #8]
 8008f0e:	8a92      	ldrh	r2, [r2, #20]
 8008f10:	fb03 f202 	mul.w	r2, r3, r2
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	61da      	str	r2, [r3, #28]
 8008f18:	e001      	b.n	8008f1e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	78db      	ldrb	r3, [r3, #3]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00a      	beq.n	8008f3c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008f26:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008f28:	68ba      	ldr	r2, [r7, #8]
 8008f2a:	8a92      	ldrh	r2, [r2, #20]
 8008f2c:	fb03 f202 	mul.w	r2, r3, r2
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	61da      	str	r2, [r3, #28]
 8008f34:	e006      	b.n	8008f44 <USB_HC_StartXfer+0x1a4>
 8008f36:	bf00      	nop
 8008f38:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	6a1a      	ldr	r2, [r3, #32]
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	69db      	ldr	r3, [r3, #28]
 8008f48:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008f4c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008f4e:	04d9      	lsls	r1, r3, #19
 8008f50:	4ba3      	ldr	r3, [pc, #652]	@ (80091e0 <USB_HC_StartXfer+0x440>)
 8008f52:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008f54:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	7d9b      	ldrb	r3, [r3, #22]
 8008f5a:	075b      	lsls	r3, r3, #29
 8008f5c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008f60:	69f9      	ldr	r1, [r7, #28]
 8008f62:	0148      	lsls	r0, r1, #5
 8008f64:	6a39      	ldr	r1, [r7, #32]
 8008f66:	4401      	add	r1, r0
 8008f68:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008f6c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008f6e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008f70:	79fb      	ldrb	r3, [r7, #7]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d009      	beq.n	8008f8a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	6999      	ldr	r1, [r3, #24]
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	015a      	lsls	r2, r3, #5
 8008f7e:	6a3b      	ldr	r3, [r7, #32]
 8008f80:	4413      	add	r3, r2
 8008f82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f86:	460a      	mov	r2, r1
 8008f88:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008f8a:	6a3b      	ldr	r3, [r7, #32]
 8008f8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	f003 0301 	and.w	r3, r3, #1
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	bf0c      	ite	eq
 8008f9a:	2301      	moveq	r3, #1
 8008f9c:	2300      	movne	r3, #0
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008fa2:	69fb      	ldr	r3, [r7, #28]
 8008fa4:	015a      	lsls	r2, r3, #5
 8008fa6:	6a3b      	ldr	r3, [r7, #32]
 8008fa8:	4413      	add	r3, r2
 8008faa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	69fa      	ldr	r2, [r7, #28]
 8008fb2:	0151      	lsls	r1, r2, #5
 8008fb4:	6a3a      	ldr	r2, [r7, #32]
 8008fb6:	440a      	add	r2, r1
 8008fb8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fbc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008fc0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008fc2:	69fb      	ldr	r3, [r7, #28]
 8008fc4:	015a      	lsls	r2, r3, #5
 8008fc6:	6a3b      	ldr	r3, [r7, #32]
 8008fc8:	4413      	add	r3, r2
 8008fca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	7e7b      	ldrb	r3, [r7, #25]
 8008fd2:	075b      	lsls	r3, r3, #29
 8008fd4:	69f9      	ldr	r1, [r7, #28]
 8008fd6:	0148      	lsls	r0, r1, #5
 8008fd8:	6a39      	ldr	r1, [r7, #32]
 8008fda:	4401      	add	r1, r0
 8008fdc:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	799b      	ldrb	r3, [r3, #6]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	f040 80c3 	bne.w	8009174 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	7c5b      	ldrb	r3, [r3, #17]
 8008ff2:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008ff4:	68ba      	ldr	r2, [r7, #8]
 8008ff6:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	69fa      	ldr	r2, [r7, #28]
 8008ffc:	0151      	lsls	r1, r2, #5
 8008ffe:	6a3a      	ldr	r2, [r7, #32]
 8009000:	440a      	add	r2, r1
 8009002:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009006:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800900a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800900c:	69fb      	ldr	r3, [r7, #28]
 800900e:	015a      	lsls	r2, r3, #5
 8009010:	6a3b      	ldr	r3, [r7, #32]
 8009012:	4413      	add	r3, r2
 8009014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009018:	68db      	ldr	r3, [r3, #12]
 800901a:	69fa      	ldr	r2, [r7, #28]
 800901c:	0151      	lsls	r1, r2, #5
 800901e:	6a3a      	ldr	r2, [r7, #32]
 8009020:	440a      	add	r2, r1
 8009022:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009026:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800902a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	79db      	ldrb	r3, [r3, #7]
 8009030:	2b01      	cmp	r3, #1
 8009032:	d123      	bne.n	800907c <USB_HC_StartXfer+0x2dc>
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	78db      	ldrb	r3, [r3, #3]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d11f      	bne.n	800907c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	015a      	lsls	r2, r3, #5
 8009040:	6a3b      	ldr	r3, [r7, #32]
 8009042:	4413      	add	r3, r2
 8009044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009048:	685b      	ldr	r3, [r3, #4]
 800904a:	69fa      	ldr	r2, [r7, #28]
 800904c:	0151      	lsls	r1, r2, #5
 800904e:	6a3a      	ldr	r2, [r7, #32]
 8009050:	440a      	add	r2, r1
 8009052:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009056:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800905a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	015a      	lsls	r2, r3, #5
 8009060:	6a3b      	ldr	r3, [r7, #32]
 8009062:	4413      	add	r3, r2
 8009064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	69fa      	ldr	r2, [r7, #28]
 800906c:	0151      	lsls	r1, r2, #5
 800906e:	6a3a      	ldr	r2, [r7, #32]
 8009070:	440a      	add	r2, r1
 8009072:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800907a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	7c9b      	ldrb	r3, [r3, #18]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d003      	beq.n	800908c <USB_HC_StartXfer+0x2ec>
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	7c9b      	ldrb	r3, [r3, #18]
 8009088:	2b03      	cmp	r3, #3
 800908a:	d117      	bne.n	80090bc <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009090:	2b01      	cmp	r3, #1
 8009092:	d113      	bne.n	80090bc <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	78db      	ldrb	r3, [r3, #3]
 8009098:	2b01      	cmp	r3, #1
 800909a:	d10f      	bne.n	80090bc <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	015a      	lsls	r2, r3, #5
 80090a0:	6a3b      	ldr	r3, [r7, #32]
 80090a2:	4413      	add	r3, r2
 80090a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	69fa      	ldr	r2, [r7, #28]
 80090ac:	0151      	lsls	r1, r2, #5
 80090ae:	6a3a      	ldr	r2, [r7, #32]
 80090b0:	440a      	add	r2, r1
 80090b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80090ba:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	7c9b      	ldrb	r3, [r3, #18]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d162      	bne.n	800918a <USB_HC_StartXfer+0x3ea>
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	78db      	ldrb	r3, [r3, #3]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d15e      	bne.n	800918a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	3b01      	subs	r3, #1
 80090d2:	2b03      	cmp	r3, #3
 80090d4:	d858      	bhi.n	8009188 <USB_HC_StartXfer+0x3e8>
 80090d6:	a201      	add	r2, pc, #4	@ (adr r2, 80090dc <USB_HC_StartXfer+0x33c>)
 80090d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090dc:	080090ed 	.word	0x080090ed
 80090e0:	0800910f 	.word	0x0800910f
 80090e4:	08009131 	.word	0x08009131
 80090e8:	08009153 	.word	0x08009153
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	015a      	lsls	r2, r3, #5
 80090f0:	6a3b      	ldr	r3, [r7, #32]
 80090f2:	4413      	add	r3, r2
 80090f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	69fa      	ldr	r2, [r7, #28]
 80090fc:	0151      	lsls	r1, r2, #5
 80090fe:	6a3a      	ldr	r2, [r7, #32]
 8009100:	440a      	add	r2, r1
 8009102:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009106:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800910a:	6053      	str	r3, [r2, #4]
          break;
 800910c:	e03d      	b.n	800918a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800910e:	69fb      	ldr	r3, [r7, #28]
 8009110:	015a      	lsls	r2, r3, #5
 8009112:	6a3b      	ldr	r3, [r7, #32]
 8009114:	4413      	add	r3, r2
 8009116:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	69fa      	ldr	r2, [r7, #28]
 800911e:	0151      	lsls	r1, r2, #5
 8009120:	6a3a      	ldr	r2, [r7, #32]
 8009122:	440a      	add	r2, r1
 8009124:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009128:	f043 030e 	orr.w	r3, r3, #14
 800912c:	6053      	str	r3, [r2, #4]
          break;
 800912e:	e02c      	b.n	800918a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8009130:	69fb      	ldr	r3, [r7, #28]
 8009132:	015a      	lsls	r2, r3, #5
 8009134:	6a3b      	ldr	r3, [r7, #32]
 8009136:	4413      	add	r3, r2
 8009138:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	69fa      	ldr	r2, [r7, #28]
 8009140:	0151      	lsls	r1, r2, #5
 8009142:	6a3a      	ldr	r2, [r7, #32]
 8009144:	440a      	add	r2, r1
 8009146:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800914a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800914e:	6053      	str	r3, [r2, #4]
          break;
 8009150:	e01b      	b.n	800918a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8009152:	69fb      	ldr	r3, [r7, #28]
 8009154:	015a      	lsls	r2, r3, #5
 8009156:	6a3b      	ldr	r3, [r7, #32]
 8009158:	4413      	add	r3, r2
 800915a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	69fa      	ldr	r2, [r7, #28]
 8009162:	0151      	lsls	r1, r2, #5
 8009164:	6a3a      	ldr	r2, [r7, #32]
 8009166:	440a      	add	r2, r1
 8009168:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800916c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009170:	6053      	str	r3, [r2, #4]
          break;
 8009172:	e00a      	b.n	800918a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009174:	69fb      	ldr	r3, [r7, #28]
 8009176:	015a      	lsls	r2, r3, #5
 8009178:	6a3b      	ldr	r3, [r7, #32]
 800917a:	4413      	add	r3, r2
 800917c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009180:	461a      	mov	r2, r3
 8009182:	2300      	movs	r3, #0
 8009184:	6053      	str	r3, [r2, #4]
 8009186:	e000      	b.n	800918a <USB_HC_StartXfer+0x3ea>
          break;
 8009188:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800918a:	69fb      	ldr	r3, [r7, #28]
 800918c:	015a      	lsls	r2, r3, #5
 800918e:	6a3b      	ldr	r3, [r7, #32]
 8009190:	4413      	add	r3, r2
 8009192:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80091a0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	78db      	ldrb	r3, [r3, #3]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d004      	beq.n	80091b4 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091b0:	613b      	str	r3, [r7, #16]
 80091b2:	e003      	b.n	80091bc <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80091ba:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80091c2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80091c4:	69fb      	ldr	r3, [r7, #28]
 80091c6:	015a      	lsls	r2, r3, #5
 80091c8:	6a3b      	ldr	r3, [r7, #32]
 80091ca:	4413      	add	r3, r2
 80091cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091d0:	461a      	mov	r2, r3
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80091d6:	79fb      	ldrb	r3, [r7, #7]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d003      	beq.n	80091e4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80091dc:	2300      	movs	r3, #0
 80091de:	e055      	b.n	800928c <USB_HC_StartXfer+0x4ec>
 80091e0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	78db      	ldrb	r3, [r3, #3]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d14e      	bne.n	800928a <USB_HC_StartXfer+0x4ea>
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	6a1b      	ldr	r3, [r3, #32]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d04a      	beq.n	800928a <USB_HC_StartXfer+0x4ea>
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	79db      	ldrb	r3, [r3, #7]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d146      	bne.n	800928a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	7c9b      	ldrb	r3, [r3, #18]
 8009200:	2b03      	cmp	r3, #3
 8009202:	d831      	bhi.n	8009268 <USB_HC_StartXfer+0x4c8>
 8009204:	a201      	add	r2, pc, #4	@ (adr r2, 800920c <USB_HC_StartXfer+0x46c>)
 8009206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800920a:	bf00      	nop
 800920c:	0800921d 	.word	0x0800921d
 8009210:	08009241 	.word	0x08009241
 8009214:	0800921d 	.word	0x0800921d
 8009218:	08009241 	.word	0x08009241
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	6a1b      	ldr	r3, [r3, #32]
 8009220:	3303      	adds	r3, #3
 8009222:	089b      	lsrs	r3, r3, #2
 8009224:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009226:	8afa      	ldrh	r2, [r7, #22]
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800922c:	b29b      	uxth	r3, r3
 800922e:	429a      	cmp	r2, r3
 8009230:	d91c      	bls.n	800926c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	699b      	ldr	r3, [r3, #24]
 8009236:	f043 0220 	orr.w	r2, r3, #32
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	619a      	str	r2, [r3, #24]
        }
        break;
 800923e:	e015      	b.n	800926c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	6a1b      	ldr	r3, [r3, #32]
 8009244:	3303      	adds	r3, #3
 8009246:	089b      	lsrs	r3, r3, #2
 8009248:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800924a:	8afa      	ldrh	r2, [r7, #22]
 800924c:	6a3b      	ldr	r3, [r7, #32]
 800924e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009252:	691b      	ldr	r3, [r3, #16]
 8009254:	b29b      	uxth	r3, r3
 8009256:	429a      	cmp	r2, r3
 8009258:	d90a      	bls.n	8009270 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	699b      	ldr	r3, [r3, #24]
 800925e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	619a      	str	r2, [r3, #24]
        }
        break;
 8009266:	e003      	b.n	8009270 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8009268:	bf00      	nop
 800926a:	e002      	b.n	8009272 <USB_HC_StartXfer+0x4d2>
        break;
 800926c:	bf00      	nop
 800926e:	e000      	b.n	8009272 <USB_HC_StartXfer+0x4d2>
        break;
 8009270:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	6999      	ldr	r1, [r3, #24]
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	785a      	ldrb	r2, [r3, #1]
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	6a1b      	ldr	r3, [r3, #32]
 800927e:	b29b      	uxth	r3, r3
 8009280:	2000      	movs	r0, #0
 8009282:	9000      	str	r0, [sp, #0]
 8009284:	68f8      	ldr	r0, [r7, #12]
 8009286:	f7ff f9c3 	bl	8008610 <USB_WritePacket>
  }

  return HAL_OK;
 800928a:	2300      	movs	r3, #0
}
 800928c:	4618      	mov	r0, r3
 800928e:	3728      	adds	r7, #40	@ 0x28
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}

08009294 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009294:	b480      	push	{r7}
 8009296:	b085      	sub	sp, #20
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80092a6:	695b      	ldr	r3, [r3, #20]
 80092a8:	b29b      	uxth	r3, r3
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3714      	adds	r7, #20
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr

080092b6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80092b6:	b480      	push	{r7}
 80092b8:	b089      	sub	sp, #36	@ 0x24
 80092ba:	af00      	add	r7, sp, #0
 80092bc:	6078      	str	r0, [r7, #4]
 80092be:	460b      	mov	r3, r1
 80092c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80092c6:	78fb      	ldrb	r3, [r7, #3]
 80092c8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80092ca:	2300      	movs	r3, #0
 80092cc:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	015a      	lsls	r2, r3, #5
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	4413      	add	r3, r2
 80092d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	0c9b      	lsrs	r3, r3, #18
 80092de:	f003 0303 	and.w	r3, r3, #3
 80092e2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	015a      	lsls	r2, r3, #5
 80092e8:	69fb      	ldr	r3, [r7, #28]
 80092ea:	4413      	add	r3, r2
 80092ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	0fdb      	lsrs	r3, r3, #31
 80092f4:	f003 0301 	and.w	r3, r3, #1
 80092f8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	015a      	lsls	r2, r3, #5
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	4413      	add	r3, r2
 8009302:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	0fdb      	lsrs	r3, r3, #31
 800930a:	f003 0301 	and.w	r3, r3, #1
 800930e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	f003 0320 	and.w	r3, r3, #32
 8009318:	2b20      	cmp	r3, #32
 800931a:	d10d      	bne.n	8009338 <USB_HC_Halt+0x82>
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d10a      	bne.n	8009338 <USB_HC_Halt+0x82>
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d005      	beq.n	8009334 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	2b01      	cmp	r3, #1
 800932c:	d002      	beq.n	8009334 <USB_HC_Halt+0x7e>
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	2b03      	cmp	r3, #3
 8009332:	d101      	bne.n	8009338 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8009334:	2300      	movs	r3, #0
 8009336:	e0d8      	b.n	80094ea <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d002      	beq.n	8009344 <USB_HC_Halt+0x8e>
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	2b02      	cmp	r3, #2
 8009342:	d173      	bne.n	800942c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009344:	69bb      	ldr	r3, [r7, #24]
 8009346:	015a      	lsls	r2, r3, #5
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	4413      	add	r3, r2
 800934c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	69ba      	ldr	r2, [r7, #24]
 8009354:	0151      	lsls	r1, r2, #5
 8009356:	69fa      	ldr	r2, [r7, #28]
 8009358:	440a      	add	r2, r1
 800935a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800935e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009362:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	689b      	ldr	r3, [r3, #8]
 8009368:	f003 0320 	and.w	r3, r3, #32
 800936c:	2b00      	cmp	r3, #0
 800936e:	d14a      	bne.n	8009406 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009374:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009378:	2b00      	cmp	r3, #0
 800937a:	d133      	bne.n	80093e4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	015a      	lsls	r2, r3, #5
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	4413      	add	r3, r2
 8009384:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	69ba      	ldr	r2, [r7, #24]
 800938c:	0151      	lsls	r1, r2, #5
 800938e:	69fa      	ldr	r2, [r7, #28]
 8009390:	440a      	add	r2, r1
 8009392:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009396:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800939a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800939c:	69bb      	ldr	r3, [r7, #24]
 800939e:	015a      	lsls	r2, r3, #5
 80093a0:	69fb      	ldr	r3, [r7, #28]
 80093a2:	4413      	add	r3, r2
 80093a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	69ba      	ldr	r2, [r7, #24]
 80093ac:	0151      	lsls	r1, r2, #5
 80093ae:	69fa      	ldr	r2, [r7, #28]
 80093b0:	440a      	add	r2, r1
 80093b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80093b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80093ba:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	3301      	adds	r3, #1
 80093c0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80093c8:	d82e      	bhi.n	8009428 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	015a      	lsls	r2, r3, #5
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	4413      	add	r3, r2
 80093d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80093dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80093e0:	d0ec      	beq.n	80093bc <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80093e2:	e081      	b.n	80094e8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80093e4:	69bb      	ldr	r3, [r7, #24]
 80093e6:	015a      	lsls	r2, r3, #5
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	4413      	add	r3, r2
 80093ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	69ba      	ldr	r2, [r7, #24]
 80093f4:	0151      	lsls	r1, r2, #5
 80093f6:	69fa      	ldr	r2, [r7, #28]
 80093f8:	440a      	add	r2, r1
 80093fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80093fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009402:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009404:	e070      	b.n	80094e8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009406:	69bb      	ldr	r3, [r7, #24]
 8009408:	015a      	lsls	r2, r3, #5
 800940a:	69fb      	ldr	r3, [r7, #28]
 800940c:	4413      	add	r3, r2
 800940e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	69ba      	ldr	r2, [r7, #24]
 8009416:	0151      	lsls	r1, r2, #5
 8009418:	69fa      	ldr	r2, [r7, #28]
 800941a:	440a      	add	r2, r1
 800941c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009420:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009424:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009426:	e05f      	b.n	80094e8 <USB_HC_Halt+0x232>
            break;
 8009428:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800942a:	e05d      	b.n	80094e8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800942c:	69bb      	ldr	r3, [r7, #24]
 800942e:	015a      	lsls	r2, r3, #5
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	4413      	add	r3, r2
 8009434:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	69ba      	ldr	r2, [r7, #24]
 800943c:	0151      	lsls	r1, r2, #5
 800943e:	69fa      	ldr	r2, [r7, #28]
 8009440:	440a      	add	r2, r1
 8009442:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009446:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800944a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800944c:	69fb      	ldr	r3, [r7, #28]
 800944e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009458:	2b00      	cmp	r3, #0
 800945a:	d133      	bne.n	80094c4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800945c:	69bb      	ldr	r3, [r7, #24]
 800945e:	015a      	lsls	r2, r3, #5
 8009460:	69fb      	ldr	r3, [r7, #28]
 8009462:	4413      	add	r3, r2
 8009464:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	69ba      	ldr	r2, [r7, #24]
 800946c:	0151      	lsls	r1, r2, #5
 800946e:	69fa      	ldr	r2, [r7, #28]
 8009470:	440a      	add	r2, r1
 8009472:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009476:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800947a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800947c:	69bb      	ldr	r3, [r7, #24]
 800947e:	015a      	lsls	r2, r3, #5
 8009480:	69fb      	ldr	r3, [r7, #28]
 8009482:	4413      	add	r3, r2
 8009484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	69ba      	ldr	r2, [r7, #24]
 800948c:	0151      	lsls	r1, r2, #5
 800948e:	69fa      	ldr	r2, [r7, #28]
 8009490:	440a      	add	r2, r1
 8009492:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009496:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800949a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	3301      	adds	r3, #1
 80094a0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80094a8:	d81d      	bhi.n	80094e6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80094aa:	69bb      	ldr	r3, [r7, #24]
 80094ac:	015a      	lsls	r2, r3, #5
 80094ae:	69fb      	ldr	r3, [r7, #28]
 80094b0:	4413      	add	r3, r2
 80094b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80094bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094c0:	d0ec      	beq.n	800949c <USB_HC_Halt+0x1e6>
 80094c2:	e011      	b.n	80094e8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80094c4:	69bb      	ldr	r3, [r7, #24]
 80094c6:	015a      	lsls	r2, r3, #5
 80094c8:	69fb      	ldr	r3, [r7, #28]
 80094ca:	4413      	add	r3, r2
 80094cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	69ba      	ldr	r2, [r7, #24]
 80094d4:	0151      	lsls	r1, r2, #5
 80094d6:	69fa      	ldr	r2, [r7, #28]
 80094d8:	440a      	add	r2, r1
 80094da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80094e2:	6013      	str	r3, [r2, #0]
 80094e4:	e000      	b.n	80094e8 <USB_HC_Halt+0x232>
          break;
 80094e6:	bf00      	nop
    }
  }

  return HAL_OK;
 80094e8:	2300      	movs	r3, #0
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	3724      	adds	r7, #36	@ 0x24
 80094ee:	46bd      	mov	sp, r7
 80094f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f4:	4770      	bx	lr
	...

080094f8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b087      	sub	sp, #28
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	460b      	mov	r3, r1
 8009502:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8009508:	78fb      	ldrb	r3, [r7, #3]
 800950a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800950c:	2301      	movs	r3, #1
 800950e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	04da      	lsls	r2, r3, #19
 8009514:	4b15      	ldr	r3, [pc, #84]	@ (800956c <USB_DoPing+0x74>)
 8009516:	4013      	ands	r3, r2
 8009518:	693a      	ldr	r2, [r7, #16]
 800951a:	0151      	lsls	r1, r2, #5
 800951c:	697a      	ldr	r2, [r7, #20]
 800951e:	440a      	add	r2, r1
 8009520:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009524:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009528:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	015a      	lsls	r2, r3, #5
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	4413      	add	r3, r2
 8009532:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009540:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009548:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	015a      	lsls	r2, r3, #5
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	4413      	add	r3, r2
 8009552:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009556:	461a      	mov	r2, r3
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800955c:	2300      	movs	r3, #0
}
 800955e:	4618      	mov	r0, r3
 8009560:	371c      	adds	r7, #28
 8009562:	46bd      	mov	sp, r7
 8009564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009568:	4770      	bx	lr
 800956a:	bf00      	nop
 800956c:	1ff80000 	.word	0x1ff80000

08009570 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b088      	sub	sp, #32
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009578:	2300      	movs	r3, #0
 800957a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009580:	2300      	movs	r3, #0
 8009582:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f7fe ff86 	bl	8008496 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800958a:	2110      	movs	r1, #16
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f7fe ffdf 	bl	8008550 <USB_FlushTxFifo>
 8009592:	4603      	mov	r3, r0
 8009594:	2b00      	cmp	r3, #0
 8009596:	d001      	beq.n	800959c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009598:	2301      	movs	r3, #1
 800959a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f7ff f809 	bl	80085b4 <USB_FlushRxFifo>
 80095a2:	4603      	mov	r3, r0
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d001      	beq.n	80095ac <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80095a8:	2301      	movs	r3, #1
 80095aa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80095ac:	2300      	movs	r3, #0
 80095ae:	61bb      	str	r3, [r7, #24]
 80095b0:	e01f      	b.n	80095f2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80095b2:	69bb      	ldr	r3, [r7, #24]
 80095b4:	015a      	lsls	r2, r3, #5
 80095b6:	697b      	ldr	r3, [r7, #20]
 80095b8:	4413      	add	r3, r2
 80095ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80095c8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80095d0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80095d8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80095da:	69bb      	ldr	r3, [r7, #24]
 80095dc:	015a      	lsls	r2, r3, #5
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	4413      	add	r3, r2
 80095e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095e6:	461a      	mov	r2, r3
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80095ec:	69bb      	ldr	r3, [r7, #24]
 80095ee:	3301      	adds	r3, #1
 80095f0:	61bb      	str	r3, [r7, #24]
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	2b0f      	cmp	r3, #15
 80095f6:	d9dc      	bls.n	80095b2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80095f8:	2300      	movs	r3, #0
 80095fa:	61bb      	str	r3, [r7, #24]
 80095fc:	e034      	b.n	8009668 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80095fe:	69bb      	ldr	r3, [r7, #24]
 8009600:	015a      	lsls	r2, r3, #5
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	4413      	add	r3, r2
 8009606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009614:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800961c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009624:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009626:	69bb      	ldr	r3, [r7, #24]
 8009628:	015a      	lsls	r2, r3, #5
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	4413      	add	r3, r2
 800962e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009632:	461a      	mov	r2, r3
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	3301      	adds	r3, #1
 800963c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009644:	d80c      	bhi.n	8009660 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009646:	69bb      	ldr	r3, [r7, #24]
 8009648:	015a      	lsls	r2, r3, #5
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	4413      	add	r3, r2
 800964e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009658:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800965c:	d0ec      	beq.n	8009638 <USB_StopHost+0xc8>
 800965e:	e000      	b.n	8009662 <USB_StopHost+0xf2>
        break;
 8009660:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	3301      	adds	r3, #1
 8009666:	61bb      	str	r3, [r7, #24]
 8009668:	69bb      	ldr	r3, [r7, #24]
 800966a:	2b0f      	cmp	r3, #15
 800966c:	d9c7      	bls.n	80095fe <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009674:	461a      	mov	r2, r3
 8009676:	f04f 33ff 	mov.w	r3, #4294967295
 800967a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f04f 32ff 	mov.w	r2, #4294967295
 8009682:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f7fe fef5 	bl	8008474 <USB_EnableGlobalInt>

  return ret;
 800968a:	7ffb      	ldrb	r3, [r7, #31]
}
 800968c:	4618      	mov	r0, r3
 800968e:	3720      	adds	r7, #32
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009694:	b590      	push	{r4, r7, lr}
 8009696:	b089      	sub	sp, #36	@ 0x24
 8009698:	af04      	add	r7, sp, #16
 800969a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800969c:	2301      	movs	r3, #1
 800969e:	2202      	movs	r2, #2
 80096a0:	2102      	movs	r1, #2
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 fcb7 	bl	800a016 <USBH_FindInterface>
 80096a8:	4603      	mov	r3, r0
 80096aa:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80096ac:	7bfb      	ldrb	r3, [r7, #15]
 80096ae:	2bff      	cmp	r3, #255	@ 0xff
 80096b0:	d002      	beq.n	80096b8 <USBH_CDC_InterfaceInit+0x24>
 80096b2:	7bfb      	ldrb	r3, [r7, #15]
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d901      	bls.n	80096bc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80096b8:	2302      	movs	r3, #2
 80096ba:	e13d      	b.n	8009938 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80096bc:	7bfb      	ldrb	r3, [r7, #15]
 80096be:	4619      	mov	r1, r3
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 fc8c 	bl	8009fde <USBH_SelectInterface>
 80096c6:	4603      	mov	r3, r0
 80096c8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80096ca:	7bbb      	ldrb	r3, [r7, #14]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d001      	beq.n	80096d4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80096d0:	2302      	movs	r3, #2
 80096d2:	e131      	b.n	8009938 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80096da:	2050      	movs	r0, #80	@ 0x50
 80096dc:	f007 fbd6 	bl	8010e8c <malloc>
 80096e0:	4603      	mov	r3, r0
 80096e2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096ea:	69db      	ldr	r3, [r3, #28]
 80096ec:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d101      	bne.n	80096f8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80096f4:	2302      	movs	r3, #2
 80096f6:	e11f      	b.n	8009938 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80096f8:	2250      	movs	r2, #80	@ 0x50
 80096fa:	2100      	movs	r1, #0
 80096fc:	68b8      	ldr	r0, [r7, #8]
 80096fe:	f008 fdcf 	bl	80122a0 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009702:	7bfb      	ldrb	r3, [r7, #15]
 8009704:	687a      	ldr	r2, [r7, #4]
 8009706:	211a      	movs	r1, #26
 8009708:	fb01 f303 	mul.w	r3, r1, r3
 800970c:	4413      	add	r3, r2
 800970e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	b25b      	sxtb	r3, r3
 8009716:	2b00      	cmp	r3, #0
 8009718:	da15      	bge.n	8009746 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800971a:	7bfb      	ldrb	r3, [r7, #15]
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	211a      	movs	r1, #26
 8009720:	fb01 f303 	mul.w	r3, r1, r3
 8009724:	4413      	add	r3, r2
 8009726:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800972a:	781a      	ldrb	r2, [r3, #0]
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009730:	7bfb      	ldrb	r3, [r7, #15]
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	211a      	movs	r1, #26
 8009736:	fb01 f303 	mul.w	r3, r1, r3
 800973a:	4413      	add	r3, r2
 800973c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009740:	881a      	ldrh	r2, [r3, #0]
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	785b      	ldrb	r3, [r3, #1]
 800974a:	4619      	mov	r1, r3
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f002 f904 	bl	800b95a <USBH_AllocPipe>
 8009752:	4603      	mov	r3, r0
 8009754:	461a      	mov	r2, r3
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	7819      	ldrb	r1, [r3, #0]
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	7858      	ldrb	r0, [r3, #1]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800976e:	68ba      	ldr	r2, [r7, #8]
 8009770:	8952      	ldrh	r2, [r2, #10]
 8009772:	9202      	str	r2, [sp, #8]
 8009774:	2203      	movs	r2, #3
 8009776:	9201      	str	r2, [sp, #4]
 8009778:	9300      	str	r3, [sp, #0]
 800977a:	4623      	mov	r3, r4
 800977c:	4602      	mov	r2, r0
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f002 f8bc 	bl	800b8fc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	2200      	movs	r2, #0
 800978a:	4619      	mov	r1, r3
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f007 faf7 	bl	8010d80 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8009792:	2300      	movs	r3, #0
 8009794:	2200      	movs	r2, #0
 8009796:	210a      	movs	r1, #10
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f000 fc3c 	bl	800a016 <USBH_FindInterface>
 800979e:	4603      	mov	r3, r0
 80097a0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80097a2:	7bfb      	ldrb	r3, [r7, #15]
 80097a4:	2bff      	cmp	r3, #255	@ 0xff
 80097a6:	d002      	beq.n	80097ae <USBH_CDC_InterfaceInit+0x11a>
 80097a8:	7bfb      	ldrb	r3, [r7, #15]
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d901      	bls.n	80097b2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80097ae:	2302      	movs	r3, #2
 80097b0:	e0c2      	b.n	8009938 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80097b2:	7bfb      	ldrb	r3, [r7, #15]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	211a      	movs	r1, #26
 80097b8:	fb01 f303 	mul.w	r3, r1, r3
 80097bc:	4413      	add	r3, r2
 80097be:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	b25b      	sxtb	r3, r3
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	da16      	bge.n	80097f8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80097ca:	7bfb      	ldrb	r3, [r7, #15]
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	211a      	movs	r1, #26
 80097d0:	fb01 f303 	mul.w	r3, r1, r3
 80097d4:	4413      	add	r3, r2
 80097d6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80097da:	781a      	ldrb	r2, [r3, #0]
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80097e0:	7bfb      	ldrb	r3, [r7, #15]
 80097e2:	687a      	ldr	r2, [r7, #4]
 80097e4:	211a      	movs	r1, #26
 80097e6:	fb01 f303 	mul.w	r3, r1, r3
 80097ea:	4413      	add	r3, r2
 80097ec:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80097f0:	881a      	ldrh	r2, [r3, #0]
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	835a      	strh	r2, [r3, #26]
 80097f6:	e015      	b.n	8009824 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80097f8:	7bfb      	ldrb	r3, [r7, #15]
 80097fa:	687a      	ldr	r2, [r7, #4]
 80097fc:	211a      	movs	r1, #26
 80097fe:	fb01 f303 	mul.w	r3, r1, r3
 8009802:	4413      	add	r3, r2
 8009804:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009808:	781a      	ldrb	r2, [r3, #0]
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800980e:	7bfb      	ldrb	r3, [r7, #15]
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	211a      	movs	r1, #26
 8009814:	fb01 f303 	mul.w	r3, r1, r3
 8009818:	4413      	add	r3, r2
 800981a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800981e:	881a      	ldrh	r2, [r3, #0]
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8009824:	7bfb      	ldrb	r3, [r7, #15]
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	211a      	movs	r1, #26
 800982a:	fb01 f303 	mul.w	r3, r1, r3
 800982e:	4413      	add	r3, r2
 8009830:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	b25b      	sxtb	r3, r3
 8009838:	2b00      	cmp	r3, #0
 800983a:	da16      	bge.n	800986a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800983c:	7bfb      	ldrb	r3, [r7, #15]
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	211a      	movs	r1, #26
 8009842:	fb01 f303 	mul.w	r3, r1, r3
 8009846:	4413      	add	r3, r2
 8009848:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800984c:	781a      	ldrb	r2, [r3, #0]
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009852:	7bfb      	ldrb	r3, [r7, #15]
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	211a      	movs	r1, #26
 8009858:	fb01 f303 	mul.w	r3, r1, r3
 800985c:	4413      	add	r3, r2
 800985e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009862:	881a      	ldrh	r2, [r3, #0]
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	835a      	strh	r2, [r3, #26]
 8009868:	e015      	b.n	8009896 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800986a:	7bfb      	ldrb	r3, [r7, #15]
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	211a      	movs	r1, #26
 8009870:	fb01 f303 	mul.w	r3, r1, r3
 8009874:	4413      	add	r3, r2
 8009876:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800987a:	781a      	ldrb	r2, [r3, #0]
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009880:	7bfb      	ldrb	r3, [r7, #15]
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	211a      	movs	r1, #26
 8009886:	fb01 f303 	mul.w	r3, r1, r3
 800988a:	4413      	add	r3, r2
 800988c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009890:	881a      	ldrh	r2, [r3, #0]
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	7b9b      	ldrb	r3, [r3, #14]
 800989a:	4619      	mov	r1, r3
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f002 f85c 	bl	800b95a <USBH_AllocPipe>
 80098a2:	4603      	mov	r3, r0
 80098a4:	461a      	mov	r2, r3
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	7bdb      	ldrb	r3, [r3, #15]
 80098ae:	4619      	mov	r1, r3
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f002 f852 	bl	800b95a <USBH_AllocPipe>
 80098b6:	4603      	mov	r3, r0
 80098b8:	461a      	mov	r2, r3
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	7b59      	ldrb	r1, [r3, #13]
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	7b98      	ldrb	r0, [r3, #14]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80098d2:	68ba      	ldr	r2, [r7, #8]
 80098d4:	8b12      	ldrh	r2, [r2, #24]
 80098d6:	9202      	str	r2, [sp, #8]
 80098d8:	2202      	movs	r2, #2
 80098da:	9201      	str	r2, [sp, #4]
 80098dc:	9300      	str	r3, [sp, #0]
 80098de:	4623      	mov	r3, r4
 80098e0:	4602      	mov	r2, r0
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f002 f80a 	bl	800b8fc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	7b19      	ldrb	r1, [r3, #12]
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	7bd8      	ldrb	r0, [r3, #15]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80098fc:	68ba      	ldr	r2, [r7, #8]
 80098fe:	8b52      	ldrh	r2, [r2, #26]
 8009900:	9202      	str	r2, [sp, #8]
 8009902:	2202      	movs	r2, #2
 8009904:	9201      	str	r2, [sp, #4]
 8009906:	9300      	str	r3, [sp, #0]
 8009908:	4623      	mov	r3, r4
 800990a:	4602      	mov	r2, r0
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f001 fff5 	bl	800b8fc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	2200      	movs	r2, #0
 8009916:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	7b5b      	ldrb	r3, [r3, #13]
 800991e:	2200      	movs	r2, #0
 8009920:	4619      	mov	r1, r3
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f007 fa2c 	bl	8010d80 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	7b1b      	ldrb	r3, [r3, #12]
 800992c:	2200      	movs	r2, #0
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f007 fa25 	bl	8010d80 <USBH_LL_SetToggle>

  return USBH_OK;
 8009936:	2300      	movs	r3, #0
}
 8009938:	4618      	mov	r0, r3
 800993a:	3714      	adds	r7, #20
 800993c:	46bd      	mov	sp, r7
 800993e:	bd90      	pop	{r4, r7, pc}

08009940 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b084      	sub	sp, #16
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800994e:	69db      	ldr	r3, [r3, #28]
 8009950:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	781b      	ldrb	r3, [r3, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d00e      	beq.n	8009978 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	781b      	ldrb	r3, [r3, #0]
 800995e:	4619      	mov	r1, r3
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f001 ffea 	bl	800b93a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	4619      	mov	r1, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f002 f815 	bl	800b99c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	2200      	movs	r2, #0
 8009976:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	7b1b      	ldrb	r3, [r3, #12]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d00e      	beq.n	800999e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	7b1b      	ldrb	r3, [r3, #12]
 8009984:	4619      	mov	r1, r3
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f001 ffd7 	bl	800b93a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	7b1b      	ldrb	r3, [r3, #12]
 8009990:	4619      	mov	r1, r3
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f002 f802 	bl	800b99c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2200      	movs	r2, #0
 800999c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	7b5b      	ldrb	r3, [r3, #13]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00e      	beq.n	80099c4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	7b5b      	ldrb	r3, [r3, #13]
 80099aa:	4619      	mov	r1, r3
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f001 ffc4 	bl	800b93a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	7b5b      	ldrb	r3, [r3, #13]
 80099b6:	4619      	mov	r1, r3
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f001 ffef 	bl	800b99c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2200      	movs	r2, #0
 80099c2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099ca:	69db      	ldr	r3, [r3, #28]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d00b      	beq.n	80099e8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099d6:	69db      	ldr	r3, [r3, #28]
 80099d8:	4618      	mov	r0, r3
 80099da:	f007 fa5f 	bl	8010e9c <free>
    phost->pActiveClass->pData = 0U;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099e4:	2200      	movs	r2, #0
 80099e6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80099e8:	2300      	movs	r3, #0
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3710      	adds	r7, #16
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b084      	sub	sp, #16
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a00:	69db      	ldr	r3, [r3, #28]
 8009a02:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	3340      	adds	r3, #64	@ 0x40
 8009a08:	4619      	mov	r1, r3
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 f8b1 	bl	8009b72 <GetLineCoding>
 8009a10:	4603      	mov	r3, r0
 8009a12:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8009a14:	7afb      	ldrb	r3, [r7, #11]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d105      	bne.n	8009a26 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009a20:	2102      	movs	r1, #2
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8009a26:	7afb      	ldrb	r3, [r7, #11]
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3710      	adds	r7, #16
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b084      	sub	sp, #16
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a46:	69db      	ldr	r3, [r3, #28]
 8009a48:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009a50:	2b04      	cmp	r3, #4
 8009a52:	d877      	bhi.n	8009b44 <USBH_CDC_Process+0x114>
 8009a54:	a201      	add	r2, pc, #4	@ (adr r2, 8009a5c <USBH_CDC_Process+0x2c>)
 8009a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a5a:	bf00      	nop
 8009a5c:	08009a71 	.word	0x08009a71
 8009a60:	08009a77 	.word	0x08009a77
 8009a64:	08009aa7 	.word	0x08009aa7
 8009a68:	08009b1b 	.word	0x08009b1b
 8009a6c:	08009b29 	.word	0x08009b29
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009a70:	2300      	movs	r3, #0
 8009a72:	73fb      	strb	r3, [r7, #15]
      break;
 8009a74:	e06d      	b.n	8009b52 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f000 f897 	bl	8009bb0 <SetLineCoding>
 8009a82:	4603      	mov	r3, r0
 8009a84:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009a86:	7bbb      	ldrb	r3, [r7, #14]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d104      	bne.n	8009a96 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	2202      	movs	r2, #2
 8009a90:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009a94:	e058      	b.n	8009b48 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8009a96:	7bbb      	ldrb	r3, [r7, #14]
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d055      	beq.n	8009b48 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	2204      	movs	r2, #4
 8009aa0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009aa4:	e050      	b.n	8009b48 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	3340      	adds	r3, #64	@ 0x40
 8009aaa:	4619      	mov	r1, r3
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f000 f860 	bl	8009b72 <GetLineCoding>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009ab6:	7bbb      	ldrb	r3, [r7, #14]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d126      	bne.n	8009b0a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ace:	791b      	ldrb	r3, [r3, #4]
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	d13b      	bne.n	8009b4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ade:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d133      	bne.n	8009b4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009aee:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d12b      	bne.n	8009b4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009afc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d124      	bne.n	8009b4c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8009b02:	6878      	ldr	r0, [r7, #4]
 8009b04:	f000 f96a 	bl	8009ddc <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009b08:	e020      	b.n	8009b4c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009b0a:	7bbb      	ldrb	r3, [r7, #14]
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d01d      	beq.n	8009b4c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	2204      	movs	r2, #4
 8009b14:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009b18:	e018      	b.n	8009b4c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f000 f867 	bl	8009bee <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 f8e6 	bl	8009cf2 <CDC_ProcessReception>
      break;
 8009b26:	e014      	b.n	8009b52 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009b28:	2100      	movs	r1, #0
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f001 f8f8 	bl	800ad20 <USBH_ClrFeature>
 8009b30:	4603      	mov	r3, r0
 8009b32:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009b34:	7bbb      	ldrb	r3, [r7, #14]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d10a      	bne.n	8009b50 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8009b42:	e005      	b.n	8009b50 <USBH_CDC_Process+0x120>

    default:
      break;
 8009b44:	bf00      	nop
 8009b46:	e004      	b.n	8009b52 <USBH_CDC_Process+0x122>
      break;
 8009b48:	bf00      	nop
 8009b4a:	e002      	b.n	8009b52 <USBH_CDC_Process+0x122>
      break;
 8009b4c:	bf00      	nop
 8009b4e:	e000      	b.n	8009b52 <USBH_CDC_Process+0x122>
      break;
 8009b50:	bf00      	nop

  }

  return status;
 8009b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3710      	adds	r7, #16
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b083      	sub	sp, #12
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	370c      	adds	r7, #12
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr

08009b72 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8009b72:	b580      	push	{r7, lr}
 8009b74:	b082      	sub	sp, #8
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	6078      	str	r0, [r7, #4]
 8009b7a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	22a1      	movs	r2, #161	@ 0xa1
 8009b80:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2221      	movs	r2, #33	@ 0x21
 8009b86:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2200      	movs	r2, #0
 8009b92:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2207      	movs	r2, #7
 8009b98:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	2207      	movs	r2, #7
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f001 fbf1 	bl	800b388 <USBH_CtlReq>
 8009ba6:	4603      	mov	r3, r0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3708      	adds	r7, #8
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2221      	movs	r2, #33	@ 0x21
 8009bbe:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2220      	movs	r2, #32
 8009bc4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2207      	movs	r2, #7
 8009bd6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	2207      	movs	r2, #7
 8009bdc:	4619      	mov	r1, r3
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f001 fbd2 	bl	800b388 <USBH_CtlReq>
 8009be4:	4603      	mov	r3, r0
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3708      	adds	r7, #8
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}

08009bee <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009bee:	b580      	push	{r7, lr}
 8009bf0:	b086      	sub	sp, #24
 8009bf2:	af02      	add	r7, sp, #8
 8009bf4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009bfc:	69db      	ldr	r3, [r3, #28]
 8009bfe:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009c00:	2300      	movs	r3, #0
 8009c02:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009c0a:	2b01      	cmp	r3, #1
 8009c0c:	d002      	beq.n	8009c14 <CDC_ProcessTransmission+0x26>
 8009c0e:	2b02      	cmp	r3, #2
 8009c10:	d023      	beq.n	8009c5a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8009c12:	e06a      	b.n	8009cea <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c18:	68fa      	ldr	r2, [r7, #12]
 8009c1a:	8b12      	ldrh	r2, [r2, #24]
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d90b      	bls.n	8009c38 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	69d9      	ldr	r1, [r3, #28]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	8b1a      	ldrh	r2, [r3, #24]
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	7b5b      	ldrb	r3, [r3, #13]
 8009c2c:	2001      	movs	r0, #1
 8009c2e:	9000      	str	r0, [sp, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f001 fe20 	bl	800b876 <USBH_BulkSendData>
 8009c36:	e00b      	b.n	8009c50 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8009c40:	b29a      	uxth	r2, r3
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	7b5b      	ldrb	r3, [r3, #13]
 8009c46:	2001      	movs	r0, #1
 8009c48:	9000      	str	r0, [sp, #0]
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f001 fe13 	bl	800b876 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2202      	movs	r2, #2
 8009c54:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009c58:	e047      	b.n	8009cea <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	7b5b      	ldrb	r3, [r3, #13]
 8009c5e:	4619      	mov	r1, r3
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f007 f863 	bl	8010d2c <USBH_LL_GetURBState>
 8009c66:	4603      	mov	r3, r0
 8009c68:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009c6a:	7afb      	ldrb	r3, [r7, #11]
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d12e      	bne.n	8009cce <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c74:	68fa      	ldr	r2, [r7, #12]
 8009c76:	8b12      	ldrh	r2, [r2, #24]
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d90e      	bls.n	8009c9a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c80:	68fa      	ldr	r2, [r7, #12]
 8009c82:	8b12      	ldrh	r2, [r2, #24]
 8009c84:	1a9a      	subs	r2, r3, r2
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	69db      	ldr	r3, [r3, #28]
 8009c8e:	68fa      	ldr	r2, [r7, #12]
 8009c90:	8b12      	ldrh	r2, [r2, #24]
 8009c92:	441a      	add	r2, r3
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	61da      	str	r2, [r3, #28]
 8009c98:	e002      	b.n	8009ca0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d004      	beq.n	8009cb2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2201      	movs	r2, #1
 8009cac:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8009cb0:	e006      	b.n	8009cc0 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 f87a 	bl	8009db4 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	2104      	movs	r1, #4
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 feb6 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 8009ccc:	e00c      	b.n	8009ce8 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8009cce:	7afb      	ldrb	r3, [r7, #11]
 8009cd0:	2b02      	cmp	r3, #2
 8009cd2:	d109      	bne.n	8009ce8 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8009cdc:	2300      	movs	r3, #0
 8009cde:	2200      	movs	r2, #0
 8009ce0:	2104      	movs	r1, #4
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 fea8 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 8009ce8:	bf00      	nop
  }
}
 8009cea:	bf00      	nop
 8009cec:	3710      	adds	r7, #16
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}

08009cf2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009cf2:	b580      	push	{r7, lr}
 8009cf4:	b086      	sub	sp, #24
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009d00:	69db      	ldr	r3, [r3, #28]
 8009d02:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009d04:	2300      	movs	r3, #0
 8009d06:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8009d0e:	2b03      	cmp	r3, #3
 8009d10:	d002      	beq.n	8009d18 <CDC_ProcessReception+0x26>
 8009d12:	2b04      	cmp	r3, #4
 8009d14:	d00e      	beq.n	8009d34 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8009d16:	e049      	b.n	8009dac <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	6a19      	ldr	r1, [r3, #32]
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	8b5a      	ldrh	r2, [r3, #26]
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	7b1b      	ldrb	r3, [r3, #12]
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f001 fdcb 	bl	800b8c0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	2204      	movs	r2, #4
 8009d2e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009d32:	e03b      	b.n	8009dac <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	7b1b      	ldrb	r3, [r3, #12]
 8009d38:	4619      	mov	r1, r3
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f006 fff6 	bl	8010d2c <USBH_LL_GetURBState>
 8009d40:	4603      	mov	r3, r0
 8009d42:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009d44:	7cfb      	ldrb	r3, [r7, #19]
 8009d46:	2b01      	cmp	r3, #1
 8009d48:	d12f      	bne.n	8009daa <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	7b1b      	ldrb	r3, [r3, #12]
 8009d4e:	4619      	mov	r1, r3
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f006 ff6b 	bl	8010c2c <USBH_LL_GetLastXferSize>
 8009d56:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d5c:	68fa      	ldr	r2, [r7, #12]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d016      	beq.n	8009d90 <CDC_ProcessReception+0x9e>
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	8b5b      	ldrh	r3, [r3, #26]
 8009d66:	461a      	mov	r2, r3
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d110      	bne.n	8009d90 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	1ad2      	subs	r2, r2, r3
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	6a1a      	ldr	r2, [r3, #32]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	441a      	add	r2, r3
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	2203      	movs	r2, #3
 8009d8a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8009d8e:	e006      	b.n	8009d9e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009d90:	697b      	ldr	r3, [r7, #20]
 8009d92:	2200      	movs	r2, #0
 8009d94:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 f815 	bl	8009dc8 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8009d9e:	2300      	movs	r3, #0
 8009da0:	2200      	movs	r2, #0
 8009da2:	2104      	movs	r1, #4
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f000 fe47 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 8009daa:	bf00      	nop
  }
}
 8009dac:	bf00      	nop
 8009dae:	3718      	adds	r7, #24
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b083      	sub	sp, #12
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009dbc:	bf00      	nop
 8009dbe:	370c      	adds	r7, #12
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc6:	4770      	bx	lr

08009dc8 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009dc8:	b480      	push	{r7}
 8009dca:	b083      	sub	sp, #12
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009dd0:	bf00      	nop
 8009dd2:	370c      	adds	r7, #12
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dda:	4770      	bx	lr

08009ddc <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b083      	sub	sp, #12
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009de4:	bf00      	nop
 8009de6:	370c      	adds	r7, #12
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr

08009df0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b084      	sub	sp, #16
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	4613      	mov	r3, r2
 8009dfc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d101      	bne.n	8009e08 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009e04:	2302      	movs	r3, #2
 8009e06:	e044      	b.n	8009e92 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	79fa      	ldrb	r2, [r7, #7]
 8009e0c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2200      	movs	r2, #0
 8009e14:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8009e20:	68f8      	ldr	r0, [r7, #12]
 8009e22:	f000 f841 	bl	8009ea8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2200      	movs	r2, #0
 8009e32:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2200      	movs	r2, #0
 8009e42:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d003      	beq.n	8009e54 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	68ba      	ldr	r2, [r7, #8]
 8009e50:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 8009e54:	2200      	movs	r2, #0
 8009e56:	2104      	movs	r1, #4
 8009e58:	2010      	movs	r0, #16
 8009e5a:	f003 fb6c 	bl	800d536 <osMessageQueueNew>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 8009e66:	4b0d      	ldr	r3, [pc, #52]	@ (8009e9c <USBH_Init+0xac>)
 8009e68:	4a0d      	ldr	r2, [pc, #52]	@ (8009ea0 <USBH_Init+0xb0>)
 8009e6a:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 8009e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8009e9c <USBH_Init+0xac>)
 8009e6e:	2280      	movs	r2, #128	@ 0x80
 8009e70:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 8009e72:	4b0a      	ldr	r3, [pc, #40]	@ (8009e9c <USBH_Init+0xac>)
 8009e74:	2218      	movs	r2, #24
 8009e76:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8009e78:	4a08      	ldr	r2, [pc, #32]	@ (8009e9c <USBH_Init+0xac>)
 8009e7a:	68f9      	ldr	r1, [r7, #12]
 8009e7c:	4809      	ldr	r0, [pc, #36]	@ (8009ea4 <USBH_Init+0xb4>)
 8009e7e:	f003 faad 	bl	800d3dc <osThreadNew>
 8009e82:	4602      	mov	r2, r0
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009e8a:	68f8      	ldr	r0, [r7, #12]
 8009e8c:	f006 fe1a 	bl	8010ac4 <USBH_LL_Init>

  return USBH_OK;
 8009e90:	2300      	movs	r3, #0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3710      	adds	r7, #16
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
 8009e9a:	bf00      	nop
 8009e9c:	200004b4 	.word	0x200004b4
 8009ea0:	08015958 	.word	0x08015958
 8009ea4:	0800aa81 	.word	0x0800aa81

08009ea8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b084      	sub	sp, #16
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	60fb      	str	r3, [r7, #12]
 8009eb4:	e009      	b.n	8009eca <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8009eb6:	687a      	ldr	r2, [r7, #4]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	33e0      	adds	r3, #224	@ 0xe0
 8009ebc:	009b      	lsls	r3, r3, #2
 8009ebe:	4413      	add	r3, r2
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	60fb      	str	r3, [r7, #12]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	2b0f      	cmp	r3, #15
 8009ece:	d9f2      	bls.n	8009eb6 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	60fb      	str	r3, [r7, #12]
 8009ed4:	e009      	b.n	8009eea <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8009ed6:	687a      	ldr	r2, [r7, #4]
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	4413      	add	r3, r2
 8009edc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	60fb      	str	r3, [r7, #12]
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ef0:	d3f1      	bcc.n	8009ed6 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2201      	movs	r2, #1
 8009f02:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2240      	movs	r2, #64	@ 0x40
 8009f16:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2200      	movs	r2, #0
 8009f22:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2201      	movs	r2, #1
 8009f2a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2200      	movs	r2, #0
 8009f32:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	331c      	adds	r3, #28
 8009f42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009f46:	2100      	movs	r1, #0
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f008 f9a9 	bl	80122a0 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009f54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f58:	2100      	movs	r1, #0
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f008 f9a0 	bl	80122a0 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009f66:	2212      	movs	r2, #18
 8009f68:	2100      	movs	r1, #0
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f008 f998 	bl	80122a0 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009f76:	223e      	movs	r2, #62	@ 0x3e
 8009f78:	2100      	movs	r1, #0
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f008 f990 	bl	80122a0 <memset>

  return USBH_OK;
 8009f80:	2300      	movs	r3, #0
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3710      	adds	r7, #16
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}

08009f8a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009f8a:	b480      	push	{r7}
 8009f8c:	b085      	sub	sp, #20
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	6078      	str	r0, [r7, #4]
 8009f92:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009f94:	2300      	movs	r3, #0
 8009f96:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d016      	beq.n	8009fcc <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d10e      	bne.n	8009fc6 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009fae:	1c59      	adds	r1, r3, #1
 8009fb0:	687a      	ldr	r2, [r7, #4]
 8009fb2:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009fb6:	687a      	ldr	r2, [r7, #4]
 8009fb8:	33de      	adds	r3, #222	@ 0xde
 8009fba:	6839      	ldr	r1, [r7, #0]
 8009fbc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	73fb      	strb	r3, [r7, #15]
 8009fc4:	e004      	b.n	8009fd0 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009fc6:	2302      	movs	r3, #2
 8009fc8:	73fb      	strb	r3, [r7, #15]
 8009fca:	e001      	b.n	8009fd0 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009fcc:	2302      	movs	r3, #2
 8009fce:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3714      	adds	r7, #20
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fdc:	4770      	bx	lr

08009fde <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009fde:	b480      	push	{r7}
 8009fe0:	b085      	sub	sp, #20
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
 8009fe6:	460b      	mov	r3, r1
 8009fe8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009fea:	2300      	movs	r3, #0
 8009fec:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009ff4:	78fa      	ldrb	r2, [r7, #3]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d204      	bcs.n	800a004 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	78fa      	ldrb	r2, [r7, #3]
 8009ffe:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800a002:	e001      	b.n	800a008 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800a004:	2302      	movs	r3, #2
 800a006:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a008:	7bfb      	ldrb	r3, [r7, #15]
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3714      	adds	r7, #20
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr

0800a016 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800a016:	b480      	push	{r7}
 800a018:	b087      	sub	sp, #28
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
 800a01e:	4608      	mov	r0, r1
 800a020:	4611      	mov	r1, r2
 800a022:	461a      	mov	r2, r3
 800a024:	4603      	mov	r3, r0
 800a026:	70fb      	strb	r3, [r7, #3]
 800a028:	460b      	mov	r3, r1
 800a02a:	70bb      	strb	r3, [r7, #2]
 800a02c:	4613      	mov	r3, r2
 800a02e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800a030:	2300      	movs	r3, #0
 800a032:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a034:	2300      	movs	r3, #0
 800a036:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a03e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a040:	e025      	b.n	800a08e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800a042:	7dfb      	ldrb	r3, [r7, #23]
 800a044:	221a      	movs	r2, #26
 800a046:	fb02 f303 	mul.w	r3, r2, r3
 800a04a:	3308      	adds	r3, #8
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	4413      	add	r3, r2
 800a050:	3302      	adds	r3, #2
 800a052:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	795b      	ldrb	r3, [r3, #5]
 800a058:	78fa      	ldrb	r2, [r7, #3]
 800a05a:	429a      	cmp	r2, r3
 800a05c:	d002      	beq.n	800a064 <USBH_FindInterface+0x4e>
 800a05e:	78fb      	ldrb	r3, [r7, #3]
 800a060:	2bff      	cmp	r3, #255	@ 0xff
 800a062:	d111      	bne.n	800a088 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a068:	78ba      	ldrb	r2, [r7, #2]
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d002      	beq.n	800a074 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a06e:	78bb      	ldrb	r3, [r7, #2]
 800a070:	2bff      	cmp	r3, #255	@ 0xff
 800a072:	d109      	bne.n	800a088 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a078:	787a      	ldrb	r2, [r7, #1]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d002      	beq.n	800a084 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a07e:	787b      	ldrb	r3, [r7, #1]
 800a080:	2bff      	cmp	r3, #255	@ 0xff
 800a082:	d101      	bne.n	800a088 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800a084:	7dfb      	ldrb	r3, [r7, #23]
 800a086:	e006      	b.n	800a096 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800a088:	7dfb      	ldrb	r3, [r7, #23]
 800a08a:	3301      	adds	r3, #1
 800a08c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a08e:	7dfb      	ldrb	r3, [r7, #23]
 800a090:	2b01      	cmp	r3, #1
 800a092:	d9d6      	bls.n	800a042 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800a094:	23ff      	movs	r3, #255	@ 0xff
}
 800a096:	4618      	mov	r0, r3
 800a098:	371c      	adds	r7, #28
 800a09a:	46bd      	mov	sp, r7
 800a09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a0:	4770      	bx	lr

0800a0a2 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b082      	sub	sp, #8
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f006 fd46 	bl	8010b3c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800a0b0:	2101      	movs	r1, #1
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f006 fe4d 	bl	8010d52 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800a0b8:	2300      	movs	r3, #0
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3708      	adds	r7, #8
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
	...

0800a0c4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b088      	sub	sp, #32
 800a0c8:	af04      	add	r7, sp, #16
 800a0ca:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800a0cc:	2302      	movs	r3, #2
 800a0ce:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800a0da:	b2db      	uxtb	r3, r3
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d102      	bne.n	800a0e6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2203      	movs	r2, #3
 800a0e4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	2b0b      	cmp	r3, #11
 800a0ee:	f200 81f5 	bhi.w	800a4dc <USBH_Process+0x418>
 800a0f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f8 <USBH_Process+0x34>)
 800a0f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f8:	0800a129 	.word	0x0800a129
 800a0fc:	0800a167 	.word	0x0800a167
 800a100:	0800a1dd 	.word	0x0800a1dd
 800a104:	0800a46b 	.word	0x0800a46b
 800a108:	0800a4dd 	.word	0x0800a4dd
 800a10c:	0800a289 	.word	0x0800a289
 800a110:	0800a405 	.word	0x0800a405
 800a114:	0800a2cb 	.word	0x0800a2cb
 800a118:	0800a2f7 	.word	0x0800a2f7
 800a11c:	0800a31f 	.word	0x0800a31f
 800a120:	0800a36d 	.word	0x0800a36d
 800a124:	0800a453 	.word	0x0800a453
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	2b00      	cmp	r3, #0
 800a132:	f000 81d5 	beq.w	800a4e0 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2201      	movs	r2, #1
 800a13a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800a13c:	20c8      	movs	r0, #200	@ 0xc8
 800a13e:	f006 fe52 	bl	8010de6 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f006 fd57 	bl	8010bf6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2200      	movs	r2, #0
 800a14c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2200      	movs	r2, #0
 800a154:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800a158:	2300      	movs	r3, #0
 800a15a:	2200      	movs	r2, #0
 800a15c:	2101      	movs	r1, #1
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 fc6a 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a164:	e1bc      	b.n	800a4e0 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	2b01      	cmp	r3, #1
 800a170:	d107      	bne.n	800a182 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2200      	movs	r2, #0
 800a176:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2202      	movs	r2, #2
 800a17e:	701a      	strb	r2, [r3, #0]
 800a180:	e025      	b.n	800a1ce <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800a188:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a18c:	d914      	bls.n	800a1b8 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800a194:	3301      	adds	r3, #1
 800a196:	b2da      	uxtb	r2, r3
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800a1a4:	2b03      	cmp	r3, #3
 800a1a6:	d903      	bls.n	800a1b0 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	220d      	movs	r2, #13
 800a1ac:	701a      	strb	r2, [r3, #0]
 800a1ae:	e00e      	b.n	800a1ce <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	701a      	strb	r2, [r3, #0]
 800a1b6:	e00a      	b.n	800a1ce <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800a1be:	f103 020a 	add.w	r2, r3, #10
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800a1c8:	200a      	movs	r0, #10
 800a1ca:	f006 fe0c 	bl	8010de6 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	2101      	movs	r1, #1
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 fc2f 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a1da:	e188      	b.n	800a4ee <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d005      	beq.n	800a1f2 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a1ec:	2104      	movs	r1, #4
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800a1f2:	2064      	movs	r0, #100	@ 0x64
 800a1f4:	f006 fdf7 	bl	8010de6 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f006 fcd5 	bl	8010ba8 <USBH_LL_GetSpeed>
 800a1fe:	4603      	mov	r3, r0
 800a200:	461a      	mov	r2, r3
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2205      	movs	r2, #5
 800a20c:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800a20e:	2100      	movs	r1, #0
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f001 fba2 	bl	800b95a <USBH_AllocPipe>
 800a216:	4603      	mov	r3, r0
 800a218:	461a      	mov	r2, r3
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800a21e:	2180      	movs	r1, #128	@ 0x80
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f001 fb9a 	bl	800b95a <USBH_AllocPipe>
 800a226:	4603      	mov	r3, r0
 800a228:	461a      	mov	r2, r3
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	7919      	ldrb	r1, [r3, #4]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a242:	9202      	str	r2, [sp, #8]
 800a244:	2200      	movs	r2, #0
 800a246:	9201      	str	r2, [sp, #4]
 800a248:	9300      	str	r3, [sp, #0]
 800a24a:	4603      	mov	r3, r0
 800a24c:	2280      	movs	r2, #128	@ 0x80
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f001 fb54 	bl	800b8fc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	7959      	ldrb	r1, [r3, #5]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a268:	9202      	str	r2, [sp, #8]
 800a26a:	2200      	movs	r2, #0
 800a26c:	9201      	str	r2, [sp, #4]
 800a26e:	9300      	str	r3, [sp, #0]
 800a270:	4603      	mov	r3, r0
 800a272:	2200      	movs	r2, #0
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f001 fb41 	bl	800b8fc <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800a27a:	2300      	movs	r3, #0
 800a27c:	2200      	movs	r2, #0
 800a27e:	2101      	movs	r1, #1
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 fbd9 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a286:	e132      	b.n	800a4ee <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 f935 	bl	800a4f8 <USBH_HandleEnum>
 800a28e:	4603      	mov	r3, r0
 800a290:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a292:	7bbb      	ldrb	r3, [r7, #14]
 800a294:	b2db      	uxtb	r3, r3
 800a296:	2b00      	cmp	r3, #0
 800a298:	f040 8124 	bne.w	800a4e4 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800a2aa:	2b01      	cmp	r3, #1
 800a2ac:	d103      	bne.n	800a2b6 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2208      	movs	r2, #8
 800a2b2:	701a      	strb	r2, [r3, #0]
 800a2b4:	e002      	b.n	800a2bc <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2207      	movs	r2, #7
 800a2ba:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800a2bc:	2300      	movs	r3, #0
 800a2be:	2200      	movs	r2, #0
 800a2c0:	2105      	movs	r1, #5
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 fbb8 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a2c8:	e10c      	b.n	800a4e4 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	f000 8109 	beq.w	800a4e8 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a2dc:	2101      	movs	r1, #1
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2208      	movs	r2, #8
 800a2e6:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	2105      	movs	r1, #5
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f000 fba2 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800a2f4:	e0f8      	b.n	800a4e8 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 fcc7 	bl	800ac92 <USBH_SetCfg>
 800a304:	4603      	mov	r3, r0
 800a306:	2b00      	cmp	r3, #0
 800a308:	d102      	bne.n	800a310 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2209      	movs	r2, #9
 800a30e:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800a310:	2300      	movs	r3, #0
 800a312:	2200      	movs	r2, #0
 800a314:	2101      	movs	r1, #1
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f000 fb8e 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a31c:	e0e7      	b.n	800a4ee <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800a324:	f003 0320 	and.w	r3, r3, #32
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d015      	beq.n	800a358 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a32c:	2101      	movs	r1, #1
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 fcd2 	bl	800acd8 <USBH_SetFeature>
 800a334:	4603      	mov	r3, r0
 800a336:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a338:	7bbb      	ldrb	r3, [r7, #14]
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d103      	bne.n	800a348 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	220a      	movs	r2, #10
 800a344:	701a      	strb	r2, [r3, #0]
 800a346:	e00a      	b.n	800a35e <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 800a348:	7bbb      	ldrb	r3, [r7, #14]
 800a34a:	b2db      	uxtb	r3, r3
 800a34c:	2b03      	cmp	r3, #3
 800a34e:	d106      	bne.n	800a35e <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	220a      	movs	r2, #10
 800a354:	701a      	strb	r2, [r3, #0]
 800a356:	e002      	b.n	800a35e <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	220a      	movs	r2, #10
 800a35c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800a35e:	2300      	movs	r3, #0
 800a360:	2200      	movs	r2, #0
 800a362:	2101      	movs	r1, #1
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f000 fb67 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a36a:	e0c0      	b.n	800a4ee <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a372:	2b00      	cmp	r3, #0
 800a374:	d03f      	beq.n	800a3f6 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a37e:	2300      	movs	r3, #0
 800a380:	73fb      	strb	r3, [r7, #15]
 800a382:	e016      	b.n	800a3b2 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a384:	7bfa      	ldrb	r2, [r7, #15]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	32de      	adds	r2, #222	@ 0xde
 800a38a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a38e:	791a      	ldrb	r2, [r3, #4]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800a396:	429a      	cmp	r2, r3
 800a398:	d108      	bne.n	800a3ac <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a39a:	7bfa      	ldrb	r2, [r7, #15]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	32de      	adds	r2, #222	@ 0xde
 800a3a0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800a3aa:	e005      	b.n	800a3b8 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a3ac:	7bfb      	ldrb	r3, [r7, #15]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	73fb      	strb	r3, [r7, #15]
 800a3b2:	7bfb      	ldrb	r3, [r7, #15]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d0e5      	beq.n	800a384 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d016      	beq.n	800a3f0 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a3c8:	689b      	ldr	r3, [r3, #8]
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	4798      	blx	r3
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d109      	bne.n	800a3e8 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2206      	movs	r2, #6
 800a3d8:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a3e0:	2103      	movs	r1, #3
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	4798      	blx	r3
 800a3e6:	e006      	b.n	800a3f6 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	220d      	movs	r2, #13
 800a3ec:	701a      	strb	r2, [r3, #0]
 800a3ee:	e002      	b.n	800a3f6 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	220d      	movs	r2, #13
 800a3f4:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	2105      	movs	r1, #5
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f000 fb1b 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a402:	e074      	b.n	800a4ee <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d017      	beq.n	800a43e <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a414:	691b      	ldr	r3, [r3, #16]
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	4798      	blx	r3
 800a41a:	4603      	mov	r3, r0
 800a41c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a41e:	7bbb      	ldrb	r3, [r7, #14]
 800a420:	b2db      	uxtb	r3, r3
 800a422:	2b00      	cmp	r3, #0
 800a424:	d103      	bne.n	800a42e <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	220b      	movs	r2, #11
 800a42a:	701a      	strb	r2, [r3, #0]
 800a42c:	e00a      	b.n	800a444 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 800a42e:	7bbb      	ldrb	r3, [r7, #14]
 800a430:	b2db      	uxtb	r3, r3
 800a432:	2b02      	cmp	r3, #2
 800a434:	d106      	bne.n	800a444 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	220d      	movs	r2, #13
 800a43a:	701a      	strb	r2, [r3, #0]
 800a43c:	e002      	b.n	800a444 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	220d      	movs	r2, #13
 800a442:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800a444:	2300      	movs	r3, #0
 800a446:	2200      	movs	r2, #0
 800a448:	2105      	movs	r1, #5
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f000 faf4 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a450:	e04d      	b.n	800a4ee <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d047      	beq.n	800a4ec <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a462:	695b      	ldr	r3, [r3, #20]
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	4798      	blx	r3
      }
      break;
 800a468:	e040      	b.n	800a4ec <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2200      	movs	r2, #0
 800a46e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f7ff fd18 	bl	8009ea8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d009      	beq.n	800a496 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a488:	68db      	ldr	r3, [r3, #12]
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2200      	movs	r2, #0
 800a492:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d005      	beq.n	800a4ac <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a4a6:	2105      	movs	r1, #5
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800a4b2:	b2db      	uxtb	r3, r3
 800a4b4:	2b01      	cmp	r3, #1
 800a4b6:	d107      	bne.n	800a4c8 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f7ff fdee 	bl	800a0a2 <USBH_Start>
 800a4c6:	e002      	b.n	800a4ce <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f006 fb37 	bl	8010b3c <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	2101      	movs	r1, #1
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 faaf 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a4da:	e008      	b.n	800a4ee <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 800a4dc:	bf00      	nop
 800a4de:	e006      	b.n	800a4ee <USBH_Process+0x42a>
      break;
 800a4e0:	bf00      	nop
 800a4e2:	e004      	b.n	800a4ee <USBH_Process+0x42a>
      break;
 800a4e4:	bf00      	nop
 800a4e6:	e002      	b.n	800a4ee <USBH_Process+0x42a>
    break;
 800a4e8:	bf00      	nop
 800a4ea:	e000      	b.n	800a4ee <USBH_Process+0x42a>
      break;
 800a4ec:	bf00      	nop
  }
  return USBH_OK;
 800a4ee:	2300      	movs	r3, #0
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3710      	adds	r7, #16
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b088      	sub	sp, #32
 800a4fc:	af04      	add	r7, sp, #16
 800a4fe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a500:	2301      	movs	r3, #1
 800a502:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a504:	2301      	movs	r3, #1
 800a506:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	785b      	ldrb	r3, [r3, #1]
 800a50c:	2b07      	cmp	r3, #7
 800a50e:	f200 81db 	bhi.w	800a8c8 <USBH_HandleEnum+0x3d0>
 800a512:	a201      	add	r2, pc, #4	@ (adr r2, 800a518 <USBH_HandleEnum+0x20>)
 800a514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a518:	0800a539 	.word	0x0800a539
 800a51c:	0800a5f3 	.word	0x0800a5f3
 800a520:	0800a65d 	.word	0x0800a65d
 800a524:	0800a6e7 	.word	0x0800a6e7
 800a528:	0800a751 	.word	0x0800a751
 800a52c:	0800a7c1 	.word	0x0800a7c1
 800a530:	0800a82b 	.word	0x0800a82b
 800a534:	0800a889 	.word	0x0800a889
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a538:	2108      	movs	r1, #8
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f000 fac6 	bl	800aacc <USBH_Get_DevDesc>
 800a540:	4603      	mov	r3, r0
 800a542:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a544:	7bbb      	ldrb	r3, [r7, #14]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d12e      	bne.n	800a5a8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	7919      	ldrb	r1, [r3, #4]
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a56a:	687a      	ldr	r2, [r7, #4]
 800a56c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a56e:	9202      	str	r2, [sp, #8]
 800a570:	2200      	movs	r2, #0
 800a572:	9201      	str	r2, [sp, #4]
 800a574:	9300      	str	r3, [sp, #0]
 800a576:	4603      	mov	r3, r0
 800a578:	2280      	movs	r2, #128	@ 0x80
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f001 f9be 	bl	800b8fc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	7959      	ldrb	r1, [r3, #5]
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a590:	687a      	ldr	r2, [r7, #4]
 800a592:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a594:	9202      	str	r2, [sp, #8]
 800a596:	2200      	movs	r2, #0
 800a598:	9201      	str	r2, [sp, #4]
 800a59a:	9300      	str	r3, [sp, #0]
 800a59c:	4603      	mov	r3, r0
 800a59e:	2200      	movs	r2, #0
 800a5a0:	6878      	ldr	r0, [r7, #4]
 800a5a2:	f001 f9ab 	bl	800b8fc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a5a6:	e191      	b.n	800a8cc <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a5a8:	7bbb      	ldrb	r3, [r7, #14]
 800a5aa:	2b03      	cmp	r3, #3
 800a5ac:	f040 818e 	bne.w	800a8cc <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	b2da      	uxtb	r2, r3
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a5c6:	2b03      	cmp	r3, #3
 800a5c8:	d903      	bls.n	800a5d2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	220d      	movs	r2, #13
 800a5ce:	701a      	strb	r2, [r3, #0]
      break;
 800a5d0:	e17c      	b.n	800a8cc <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	795b      	ldrb	r3, [r3, #5]
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f001 f9df 	bl	800b99c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	791b      	ldrb	r3, [r3, #4]
 800a5e2:	4619      	mov	r1, r3
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f001 f9d9 	bl	800b99c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	701a      	strb	r2, [r3, #0]
      break;
 800a5f0:	e16c      	b.n	800a8cc <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a5f2:	2112      	movs	r1, #18
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 fa69 	bl	800aacc <USBH_Get_DevDesc>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a5fe:	7bbb      	ldrb	r3, [r7, #14]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d103      	bne.n	800a60c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2202      	movs	r2, #2
 800a608:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a60a:	e161      	b.n	800a8d0 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a60c:	7bbb      	ldrb	r3, [r7, #14]
 800a60e:	2b03      	cmp	r3, #3
 800a610:	f040 815e 	bne.w	800a8d0 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a61a:	3301      	adds	r3, #1
 800a61c:	b2da      	uxtb	r2, r3
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a62a:	2b03      	cmp	r3, #3
 800a62c:	d903      	bls.n	800a636 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	220d      	movs	r2, #13
 800a632:	701a      	strb	r2, [r3, #0]
      break;
 800a634:	e14c      	b.n	800a8d0 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	795b      	ldrb	r3, [r3, #5]
 800a63a:	4619      	mov	r1, r3
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f001 f9ad 	bl	800b99c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	791b      	ldrb	r3, [r3, #4]
 800a646:	4619      	mov	r1, r3
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f001 f9a7 	bl	800b99c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2200      	movs	r2, #0
 800a652:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	701a      	strb	r2, [r3, #0]
      break;
 800a65a:	e139      	b.n	800a8d0 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a65c:	2101      	movs	r1, #1
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 faf3 	bl	800ac4a <USBH_SetAddress>
 800a664:	4603      	mov	r3, r0
 800a666:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a668:	7bbb      	ldrb	r3, [r7, #14]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d130      	bne.n	800a6d0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800a66e:	2002      	movs	r0, #2
 800a670:	f006 fbb9 	bl	8010de6 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2201      	movs	r2, #1
 800a678:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2203      	movs	r2, #3
 800a680:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	7919      	ldrb	r1, [r3, #4]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a692:	687a      	ldr	r2, [r7, #4]
 800a694:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a696:	9202      	str	r2, [sp, #8]
 800a698:	2200      	movs	r2, #0
 800a69a:	9201      	str	r2, [sp, #4]
 800a69c:	9300      	str	r3, [sp, #0]
 800a69e:	4603      	mov	r3, r0
 800a6a0:	2280      	movs	r2, #128	@ 0x80
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f001 f92a 	bl	800b8fc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	7959      	ldrb	r1, [r3, #5]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a6b8:	687a      	ldr	r2, [r7, #4]
 800a6ba:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a6bc:	9202      	str	r2, [sp, #8]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	9201      	str	r2, [sp, #4]
 800a6c2:	9300      	str	r3, [sp, #0]
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f001 f917 	bl	800b8fc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a6ce:	e101      	b.n	800a8d4 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a6d0:	7bbb      	ldrb	r3, [r7, #14]
 800a6d2:	2b03      	cmp	r3, #3
 800a6d4:	f040 80fe 	bne.w	800a8d4 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	220d      	movs	r2, #13
 800a6dc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	705a      	strb	r2, [r3, #1]
      break;
 800a6e4:	e0f6      	b.n	800a8d4 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a6e6:	2109      	movs	r1, #9
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 fa1b 	bl	800ab24 <USBH_Get_CfgDesc>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a6f2:	7bbb      	ldrb	r3, [r7, #14]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d103      	bne.n	800a700 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2204      	movs	r2, #4
 800a6fc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a6fe:	e0eb      	b.n	800a8d8 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a700:	7bbb      	ldrb	r3, [r7, #14]
 800a702:	2b03      	cmp	r3, #3
 800a704:	f040 80e8 	bne.w	800a8d8 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a70e:	3301      	adds	r3, #1
 800a710:	b2da      	uxtb	r2, r3
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a71e:	2b03      	cmp	r3, #3
 800a720:	d903      	bls.n	800a72a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	220d      	movs	r2, #13
 800a726:	701a      	strb	r2, [r3, #0]
      break;
 800a728:	e0d6      	b.n	800a8d8 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	795b      	ldrb	r3, [r3, #5]
 800a72e:	4619      	mov	r1, r3
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f001 f933 	bl	800b99c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	791b      	ldrb	r3, [r3, #4]
 800a73a:	4619      	mov	r1, r3
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f001 f92d 	bl	800b99c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2200      	movs	r2, #0
 800a746:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2200      	movs	r2, #0
 800a74c:	701a      	strb	r2, [r3, #0]
      break;
 800a74e:	e0c3      	b.n	800a8d8 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800a756:	4619      	mov	r1, r3
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 f9e3 	bl	800ab24 <USBH_Get_CfgDesc>
 800a75e:	4603      	mov	r3, r0
 800a760:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a762:	7bbb      	ldrb	r3, [r7, #14]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d103      	bne.n	800a770 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2205      	movs	r2, #5
 800a76c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a76e:	e0b5      	b.n	800a8dc <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a770:	7bbb      	ldrb	r3, [r7, #14]
 800a772:	2b03      	cmp	r3, #3
 800a774:	f040 80b2 	bne.w	800a8dc <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a77e:	3301      	adds	r3, #1
 800a780:	b2da      	uxtb	r2, r3
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a78e:	2b03      	cmp	r3, #3
 800a790:	d903      	bls.n	800a79a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	220d      	movs	r2, #13
 800a796:	701a      	strb	r2, [r3, #0]
      break;
 800a798:	e0a0      	b.n	800a8dc <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	795b      	ldrb	r3, [r3, #5]
 800a79e:	4619      	mov	r1, r3
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f001 f8fb 	bl	800b99c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	791b      	ldrb	r3, [r3, #4]
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f001 f8f5 	bl	800b99c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	701a      	strb	r2, [r3, #0]
      break;
 800a7be:	e08d      	b.n	800a8dc <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d025      	beq.n	800a816 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a7d6:	23ff      	movs	r3, #255	@ 0xff
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f000 f9cd 	bl	800ab78 <USBH_Get_StringDesc>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a7e2:	7bbb      	ldrb	r3, [r7, #14]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d109      	bne.n	800a7fc <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2206      	movs	r2, #6
 800a7ec:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	2105      	movs	r1, #5
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 f91f 	bl	800aa38 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a7fa:	e071      	b.n	800a8e0 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a7fc:	7bbb      	ldrb	r3, [r7, #14]
 800a7fe:	2b03      	cmp	r3, #3
 800a800:	d16e      	bne.n	800a8e0 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2206      	movs	r2, #6
 800a806:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800a808:	2300      	movs	r3, #0
 800a80a:	2200      	movs	r2, #0
 800a80c:	2105      	movs	r1, #5
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f000 f912 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800a814:	e064      	b.n	800a8e0 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2206      	movs	r2, #6
 800a81a:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800a81c:	2300      	movs	r3, #0
 800a81e:	2200      	movs	r2, #0
 800a820:	2105      	movs	r1, #5
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 f908 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800a828:	e05a      	b.n	800a8e0 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800a830:	2b00      	cmp	r3, #0
 800a832:	d01f      	beq.n	800a874 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a840:	23ff      	movs	r3, #255	@ 0xff
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f000 f998 	bl	800ab78 <USBH_Get_StringDesc>
 800a848:	4603      	mov	r3, r0
 800a84a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a84c:	7bbb      	ldrb	r3, [r7, #14]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d103      	bne.n	800a85a <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2207      	movs	r2, #7
 800a856:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a858:	e044      	b.n	800a8e4 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a85a:	7bbb      	ldrb	r3, [r7, #14]
 800a85c:	2b03      	cmp	r3, #3
 800a85e:	d141      	bne.n	800a8e4 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2207      	movs	r2, #7
 800a864:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800a866:	2300      	movs	r3, #0
 800a868:	2200      	movs	r2, #0
 800a86a:	2105      	movs	r1, #5
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 f8e3 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800a872:	e037      	b.n	800a8e4 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2207      	movs	r2, #7
 800a878:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800a87a:	2300      	movs	r3, #0
 800a87c:	2200      	movs	r2, #0
 800a87e:	2105      	movs	r1, #5
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 f8d9 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800a886:	e02d      	b.n	800a8e4 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d017      	beq.n	800a8c2 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a89e:	23ff      	movs	r3, #255	@ 0xff
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 f969 	bl	800ab78 <USBH_Get_StringDesc>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a8aa:	7bbb      	ldrb	r3, [r7, #14]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d102      	bne.n	800a8b6 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a8b4:	e018      	b.n	800a8e8 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a8b6:	7bbb      	ldrb	r3, [r7, #14]
 800a8b8:	2b03      	cmp	r3, #3
 800a8ba:	d115      	bne.n	800a8e8 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	73fb      	strb	r3, [r7, #15]
      break;
 800a8c0:	e012      	b.n	800a8e8 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	73fb      	strb	r3, [r7, #15]
      break;
 800a8c6:	e00f      	b.n	800a8e8 <USBH_HandleEnum+0x3f0>

    default:
      break;
 800a8c8:	bf00      	nop
 800a8ca:	e00e      	b.n	800a8ea <USBH_HandleEnum+0x3f2>
      break;
 800a8cc:	bf00      	nop
 800a8ce:	e00c      	b.n	800a8ea <USBH_HandleEnum+0x3f2>
      break;
 800a8d0:	bf00      	nop
 800a8d2:	e00a      	b.n	800a8ea <USBH_HandleEnum+0x3f2>
      break;
 800a8d4:	bf00      	nop
 800a8d6:	e008      	b.n	800a8ea <USBH_HandleEnum+0x3f2>
      break;
 800a8d8:	bf00      	nop
 800a8da:	e006      	b.n	800a8ea <USBH_HandleEnum+0x3f2>
      break;
 800a8dc:	bf00      	nop
 800a8de:	e004      	b.n	800a8ea <USBH_HandleEnum+0x3f2>
      break;
 800a8e0:	bf00      	nop
 800a8e2:	e002      	b.n	800a8ea <USBH_HandleEnum+0x3f2>
      break;
 800a8e4:	bf00      	nop
 800a8e6:	e000      	b.n	800a8ea <USBH_HandleEnum+0x3f2>
      break;
 800a8e8:	bf00      	nop
  }
  return Status;
 800a8ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3710      	adds	r7, #16
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b083      	sub	sp, #12
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	683a      	ldr	r2, [r7, #0]
 800a902:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800a906:	bf00      	nop
 800a908:	370c      	adds	r7, #12
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr

0800a912 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b082      	sub	sp, #8
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a920:	1c5a      	adds	r2, r3, #1
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 f804 	bl	800a936 <USBH_HandleSof>
}
 800a92e:	bf00      	nop
 800a930:	3708      	adds	r7, #8
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}

0800a936 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a936:	b580      	push	{r7, lr}
 800a938:	b082      	sub	sp, #8
 800a93a:	af00      	add	r7, sp, #0
 800a93c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	b2db      	uxtb	r3, r3
 800a944:	2b0b      	cmp	r3, #11
 800a946:	d10a      	bne.n	800a95e <USBH_HandleSof+0x28>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d005      	beq.n	800a95e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a958:	699b      	ldr	r3, [r3, #24]
 800a95a:	6878      	ldr	r0, [r7, #4]
 800a95c:	4798      	blx	r3
  }
}
 800a95e:	bf00      	nop
 800a960:	3708      	adds	r7, #8
 800a962:	46bd      	mov	sp, r7
 800a964:	bd80      	pop	{r7, pc}

0800a966 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a966:	b580      	push	{r7, lr}
 800a968:	b082      	sub	sp, #8
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2201      	movs	r2, #1
 800a972:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800a976:	2300      	movs	r3, #0
 800a978:	2200      	movs	r2, #0
 800a97a:	2101      	movs	r1, #1
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 f85b 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 800a982:	bf00      	nop
}
 800a984:	3708      	adds	r7, #8
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}

0800a98a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a98a:	b480      	push	{r7}
 800a98c:	b083      	sub	sp, #12
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2200      	movs	r2, #0
 800a996:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2201      	movs	r2, #1
 800a99e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800a9a2:	bf00      	nop
}
 800a9a4:	370c      	adds	r7, #12
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ac:	4770      	bx	lr

0800a9ae <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b082      	sub	sp, #8
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2201      	movs	r2, #1
 800a9ba:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	2101      	movs	r1, #1
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 f82f 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a9da:	2300      	movs	r3, #0
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3708      	adds	r7, #8
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}

0800a9e4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b082      	sub	sp, #8
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f006 f8b4 	bl	8010b72 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	791b      	ldrb	r3, [r3, #4]
 800aa0e:	4619      	mov	r1, r3
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 ffc3 	bl	800b99c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	795b      	ldrb	r3, [r3, #5]
 800aa1a:	4619      	mov	r1, r3
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f000 ffbd 	bl	800b99c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800aa22:	2300      	movs	r3, #0
 800aa24:	2200      	movs	r2, #0
 800aa26:	2101      	movs	r1, #1
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f000 f805 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800aa2e:	2300      	movs	r3, #0
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	3708      	adds	r7, #8
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bd80      	pop	{r7, pc}

0800aa38 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b084      	sub	sp, #16
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	60f8      	str	r0, [r7, #12]
 800aa40:	607a      	str	r2, [r7, #4]
 800aa42:	603b      	str	r3, [r7, #0]
 800aa44:	460b      	mov	r3, r1
 800aa46:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 800aa48:	7afa      	ldrb	r2, [r7, #11]
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 800aa56:	4618      	mov	r0, r3
 800aa58:	f002 fe9e 	bl	800d798 <osMessageQueueGetSpace>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d00a      	beq.n	800aa78 <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	b2da      	uxtb	r2, r3
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f002 fdd2 	bl	800d61c <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 800aa78:	bf00      	nop
 800aa7a:	3710      	adds	r7, #16
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b084      	sub	sp, #16
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800aa94:	f04f 33ff 	mov.w	r3, #4294967295
 800aa98:	2200      	movs	r2, #0
 800aa9a:	f002 fe1f 	bl	800d6dc <osMessageQueueGet>
 800aa9e:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d1f0      	bne.n	800aa88 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f7ff fb0c 	bl	800a0c4 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800aaac:	e7ec      	b.n	800aa88 <USBH_Process_OS+0x8>

0800aaae <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800aaae:	b580      	push	{r7, lr}
 800aab0:	b082      	sub	sp, #8
 800aab2:	af00      	add	r7, sp, #0
 800aab4:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800aab6:	2300      	movs	r3, #0
 800aab8:	2200      	movs	r2, #0
 800aaba:	2101      	movs	r1, #1
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f7ff ffbb 	bl	800aa38 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800aac2:	2300      	movs	r3, #0
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3708      	adds	r7, #8
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b086      	sub	sp, #24
 800aad0:	af02      	add	r7, sp, #8
 800aad2:	6078      	str	r0, [r7, #4]
 800aad4:	460b      	mov	r3, r1
 800aad6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800aad8:	887b      	ldrh	r3, [r7, #2]
 800aada:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aade:	d901      	bls.n	800aae4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800aae0:	2303      	movs	r3, #3
 800aae2:	e01b      	b.n	800ab1c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800aaea:	887b      	ldrh	r3, [r7, #2]
 800aaec:	9300      	str	r3, [sp, #0]
 800aaee:	4613      	mov	r3, r2
 800aaf0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aaf4:	2100      	movs	r1, #0
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f000 f872 	bl	800abe0 <USBH_GetDescriptor>
 800aafc:	4603      	mov	r3, r0
 800aafe:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800ab00:	7bfb      	ldrb	r3, [r7, #15]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d109      	bne.n	800ab1a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ab0c:	887a      	ldrh	r2, [r7, #2]
 800ab0e:	4619      	mov	r1, r3
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f000 f929 	bl	800ad68 <USBH_ParseDevDesc>
 800ab16:	4603      	mov	r3, r0
 800ab18:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ab1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3710      	adds	r7, #16
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b086      	sub	sp, #24
 800ab28:	af02      	add	r7, sp, #8
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	331c      	adds	r3, #28
 800ab34:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800ab36:	887b      	ldrh	r3, [r7, #2]
 800ab38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab3c:	d901      	bls.n	800ab42 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800ab3e:	2303      	movs	r3, #3
 800ab40:	e016      	b.n	800ab70 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800ab42:	887b      	ldrh	r3, [r7, #2]
 800ab44:	9300      	str	r3, [sp, #0]
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab4c:	2100      	movs	r1, #0
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f000 f846 	bl	800abe0 <USBH_GetDescriptor>
 800ab54:	4603      	mov	r3, r0
 800ab56:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800ab58:	7bfb      	ldrb	r3, [r7, #15]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d107      	bne.n	800ab6e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800ab5e:	887b      	ldrh	r3, [r7, #2]
 800ab60:	461a      	mov	r2, r3
 800ab62:	68b9      	ldr	r1, [r7, #8]
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 f9af 	bl	800aec8 <USBH_ParseCfgDesc>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ab6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	3710      	adds	r7, #16
 800ab74:	46bd      	mov	sp, r7
 800ab76:	bd80      	pop	{r7, pc}

0800ab78 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b088      	sub	sp, #32
 800ab7c:	af02      	add	r7, sp, #8
 800ab7e:	60f8      	str	r0, [r7, #12]
 800ab80:	607a      	str	r2, [r7, #4]
 800ab82:	461a      	mov	r2, r3
 800ab84:	460b      	mov	r3, r1
 800ab86:	72fb      	strb	r3, [r7, #11]
 800ab88:	4613      	mov	r3, r2
 800ab8a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800ab8c:	893b      	ldrh	r3, [r7, #8]
 800ab8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab92:	d802      	bhi.n	800ab9a <USBH_Get_StringDesc+0x22>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d101      	bne.n	800ab9e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800ab9a:	2303      	movs	r3, #3
 800ab9c:	e01c      	b.n	800abd8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800ab9e:	7afb      	ldrb	r3, [r7, #11]
 800aba0:	b29b      	uxth	r3, r3
 800aba2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800aba6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800abae:	893b      	ldrh	r3, [r7, #8]
 800abb0:	9300      	str	r3, [sp, #0]
 800abb2:	460b      	mov	r3, r1
 800abb4:	2100      	movs	r1, #0
 800abb6:	68f8      	ldr	r0, [r7, #12]
 800abb8:	f000 f812 	bl	800abe0 <USBH_GetDescriptor>
 800abbc:	4603      	mov	r3, r0
 800abbe:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800abc0:	7dfb      	ldrb	r3, [r7, #23]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d107      	bne.n	800abd6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800abcc:	893a      	ldrh	r2, [r7, #8]
 800abce:	6879      	ldr	r1, [r7, #4]
 800abd0:	4618      	mov	r0, r3
 800abd2:	f000 fb8c 	bl	800b2ee <USBH_ParseStringDesc>
  }

  return status;
 800abd6:	7dfb      	ldrb	r3, [r7, #23]
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3718      	adds	r7, #24
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}

0800abe0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	60f8      	str	r0, [r7, #12]
 800abe8:	607b      	str	r3, [r7, #4]
 800abea:	460b      	mov	r3, r1
 800abec:	72fb      	strb	r3, [r7, #11]
 800abee:	4613      	mov	r3, r2
 800abf0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	789b      	ldrb	r3, [r3, #2]
 800abf6:	2b01      	cmp	r3, #1
 800abf8:	d11c      	bne.n	800ac34 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800abfa:	7afb      	ldrb	r3, [r7, #11]
 800abfc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ac00:	b2da      	uxtb	r2, r3
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	2206      	movs	r2, #6
 800ac0a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	893a      	ldrh	r2, [r7, #8]
 800ac10:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800ac12:	893b      	ldrh	r3, [r7, #8]
 800ac14:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ac18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac1c:	d104      	bne.n	800ac28 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	f240 4209 	movw	r2, #1033	@ 0x409
 800ac24:	829a      	strh	r2, [r3, #20]
 800ac26:	e002      	b.n	800ac2e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	8b3a      	ldrh	r2, [r7, #24]
 800ac32:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800ac34:	8b3b      	ldrh	r3, [r7, #24]
 800ac36:	461a      	mov	r2, r3
 800ac38:	6879      	ldr	r1, [r7, #4]
 800ac3a:	68f8      	ldr	r0, [r7, #12]
 800ac3c:	f000 fba4 	bl	800b388 <USBH_CtlReq>
 800ac40:	4603      	mov	r3, r0
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3710      	adds	r7, #16
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}

0800ac4a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800ac4a:	b580      	push	{r7, lr}
 800ac4c:	b082      	sub	sp, #8
 800ac4e:	af00      	add	r7, sp, #0
 800ac50:	6078      	str	r0, [r7, #4]
 800ac52:	460b      	mov	r3, r1
 800ac54:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	789b      	ldrb	r3, [r3, #2]
 800ac5a:	2b01      	cmp	r3, #1
 800ac5c:	d10f      	bne.n	800ac7e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2200      	movs	r2, #0
 800ac62:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2205      	movs	r2, #5
 800ac68:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800ac6a:	78fb      	ldrb	r3, [r7, #3]
 800ac6c:	b29a      	uxth	r2, r3
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2200      	movs	r2, #0
 800ac76:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ac7e:	2200      	movs	r2, #0
 800ac80:	2100      	movs	r1, #0
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f000 fb80 	bl	800b388 <USBH_CtlReq>
 800ac88:	4603      	mov	r3, r0
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	3708      	adds	r7, #8
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}

0800ac92 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800ac92:	b580      	push	{r7, lr}
 800ac94:	b082      	sub	sp, #8
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	6078      	str	r0, [r7, #4]
 800ac9a:	460b      	mov	r3, r1
 800ac9c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	789b      	ldrb	r3, [r3, #2]
 800aca2:	2b01      	cmp	r3, #1
 800aca4:	d10e      	bne.n	800acc4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2200      	movs	r2, #0
 800acaa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2209      	movs	r2, #9
 800acb0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	887a      	ldrh	r2, [r7, #2]
 800acb6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2200      	movs	r2, #0
 800acbc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2200      	movs	r2, #0
 800acc2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800acc4:	2200      	movs	r2, #0
 800acc6:	2100      	movs	r1, #0
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 fb5d 	bl	800b388 <USBH_CtlReq>
 800acce:	4603      	mov	r3, r0
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3708      	adds	r7, #8
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b082      	sub	sp, #8
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
 800ace0:	460b      	mov	r3, r1
 800ace2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	789b      	ldrb	r3, [r3, #2]
 800ace8:	2b01      	cmp	r3, #1
 800acea:	d10f      	bne.n	800ad0c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2203      	movs	r2, #3
 800acf6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800acf8:	78fb      	ldrb	r3, [r7, #3]
 800acfa:	b29a      	uxth	r2, r3
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	2100      	movs	r1, #0
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	f000 fb39 	bl	800b388 <USBH_CtlReq>
 800ad16:	4603      	mov	r3, r0
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3708      	adds	r7, #8
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}

0800ad20 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b082      	sub	sp, #8
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
 800ad28:	460b      	mov	r3, r1
 800ad2a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	789b      	ldrb	r3, [r3, #2]
 800ad30:	2b01      	cmp	r3, #1
 800ad32:	d10f      	bne.n	800ad54 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2202      	movs	r2, #2
 800ad38:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2201      	movs	r2, #1
 800ad3e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2200      	movs	r2, #0
 800ad44:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ad46:	78fb      	ldrb	r3, [r7, #3]
 800ad48:	b29a      	uxth	r2, r3
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2200      	movs	r2, #0
 800ad52:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ad54:	2200      	movs	r2, #0
 800ad56:	2100      	movs	r1, #0
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 fb15 	bl	800b388 <USBH_CtlReq>
 800ad5e:	4603      	mov	r3, r0
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3708      	adds	r7, #8
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b087      	sub	sp, #28
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	60f8      	str	r0, [r7, #12]
 800ad70:	60b9      	str	r1, [r7, #8]
 800ad72:	4613      	mov	r3, r2
 800ad74:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800ad7c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d101      	bne.n	800ad8c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800ad88:	2302      	movs	r3, #2
 800ad8a:	e094      	b.n	800aeb6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	781a      	ldrb	r2, [r3, #0]
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	785a      	ldrb	r2, [r3, #1]
 800ad98:	693b      	ldr	r3, [r7, #16]
 800ad9a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	3302      	adds	r3, #2
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	461a      	mov	r2, r3
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	3303      	adds	r3, #3
 800ada8:	781b      	ldrb	r3, [r3, #0]
 800adaa:	021b      	lsls	r3, r3, #8
 800adac:	b29b      	uxth	r3, r3
 800adae:	4313      	orrs	r3, r2
 800adb0:	b29a      	uxth	r2, r3
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	791a      	ldrb	r2, [r3, #4]
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	795a      	ldrb	r2, [r3, #5]
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	799a      	ldrb	r2, [r3, #6]
 800adca:	693b      	ldr	r3, [r7, #16]
 800adcc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	79da      	ldrb	r2, [r3, #7]
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800addc:	2b00      	cmp	r3, #0
 800adde:	d004      	beq.n	800adea <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	d11b      	bne.n	800ae22 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	79db      	ldrb	r3, [r3, #7]
 800adee:	2b20      	cmp	r3, #32
 800adf0:	dc0f      	bgt.n	800ae12 <USBH_ParseDevDesc+0xaa>
 800adf2:	2b08      	cmp	r3, #8
 800adf4:	db0f      	blt.n	800ae16 <USBH_ParseDevDesc+0xae>
 800adf6:	3b08      	subs	r3, #8
 800adf8:	4a32      	ldr	r2, [pc, #200]	@ (800aec4 <USBH_ParseDevDesc+0x15c>)
 800adfa:	fa22 f303 	lsr.w	r3, r2, r3
 800adfe:	f003 0301 	and.w	r3, r3, #1
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	bf14      	ite	ne
 800ae06:	2301      	movne	r3, #1
 800ae08:	2300      	moveq	r3, #0
 800ae0a:	b2db      	uxtb	r3, r3
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d106      	bne.n	800ae1e <USBH_ParseDevDesc+0xb6>
 800ae10:	e001      	b.n	800ae16 <USBH_ParseDevDesc+0xae>
 800ae12:	2b40      	cmp	r3, #64	@ 0x40
 800ae14:	d003      	beq.n	800ae1e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	2208      	movs	r2, #8
 800ae1a:	71da      	strb	r2, [r3, #7]
        break;
 800ae1c:	e000      	b.n	800ae20 <USBH_ParseDevDesc+0xb8>
        break;
 800ae1e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800ae20:	e00e      	b.n	800ae40 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ae28:	2b02      	cmp	r3, #2
 800ae2a:	d107      	bne.n	800ae3c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800ae2c:	693b      	ldr	r3, [r7, #16]
 800ae2e:	79db      	ldrb	r3, [r3, #7]
 800ae30:	2b08      	cmp	r3, #8
 800ae32:	d005      	beq.n	800ae40 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800ae34:	693b      	ldr	r3, [r7, #16]
 800ae36:	2208      	movs	r2, #8
 800ae38:	71da      	strb	r2, [r3, #7]
 800ae3a:	e001      	b.n	800ae40 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800ae3c:	2303      	movs	r3, #3
 800ae3e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800ae40:	88fb      	ldrh	r3, [r7, #6]
 800ae42:	2b08      	cmp	r3, #8
 800ae44:	d936      	bls.n	800aeb4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	3308      	adds	r3, #8
 800ae4a:	781b      	ldrb	r3, [r3, #0]
 800ae4c:	461a      	mov	r2, r3
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	3309      	adds	r3, #9
 800ae52:	781b      	ldrb	r3, [r3, #0]
 800ae54:	021b      	lsls	r3, r3, #8
 800ae56:	b29b      	uxth	r3, r3
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	b29a      	uxth	r2, r3
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	330a      	adds	r3, #10
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	461a      	mov	r2, r3
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	330b      	adds	r3, #11
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	021b      	lsls	r3, r3, #8
 800ae70:	b29b      	uxth	r3, r3
 800ae72:	4313      	orrs	r3, r2
 800ae74:	b29a      	uxth	r2, r3
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	330c      	adds	r3, #12
 800ae7e:	781b      	ldrb	r3, [r3, #0]
 800ae80:	461a      	mov	r2, r3
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	330d      	adds	r3, #13
 800ae86:	781b      	ldrb	r3, [r3, #0]
 800ae88:	021b      	lsls	r3, r3, #8
 800ae8a:	b29b      	uxth	r3, r3
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	b29a      	uxth	r2, r3
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	7b9a      	ldrb	r2, [r3, #14]
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	7bda      	ldrb	r2, [r3, #15]
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	7c1a      	ldrb	r2, [r3, #16]
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	7c5a      	ldrb	r2, [r3, #17]
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800aeb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	371c      	adds	r7, #28
 800aeba:	46bd      	mov	sp, r7
 800aebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec0:	4770      	bx	lr
 800aec2:	bf00      	nop
 800aec4:	01000101 	.word	0x01000101

0800aec8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b08c      	sub	sp, #48	@ 0x30
 800aecc:	af00      	add	r7, sp, #0
 800aece:	60f8      	str	r0, [r7, #12]
 800aed0:	60b9      	str	r1, [r7, #8]
 800aed2:	4613      	mov	r3, r2
 800aed4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800aedc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800aede:	2300      	movs	r3, #0
 800aee0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800aee4:	2300      	movs	r3, #0
 800aee6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800aeea:	2300      	movs	r3, #0
 800aeec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d101      	bne.n	800aefa <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800aef6:	2302      	movs	r3, #2
 800aef8:	e0de      	b.n	800b0b8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800aefe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af00:	781b      	ldrb	r3, [r3, #0]
 800af02:	2b09      	cmp	r3, #9
 800af04:	d002      	beq.n	800af0c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800af06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af08:	2209      	movs	r2, #9
 800af0a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800af0c:	68bb      	ldr	r3, [r7, #8]
 800af0e:	781a      	ldrb	r2, [r3, #0]
 800af10:	6a3b      	ldr	r3, [r7, #32]
 800af12:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	785a      	ldrb	r2, [r3, #1]
 800af18:	6a3b      	ldr	r3, [r7, #32]
 800af1a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	3302      	adds	r3, #2
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	461a      	mov	r2, r3
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	3303      	adds	r3, #3
 800af28:	781b      	ldrb	r3, [r3, #0]
 800af2a:	021b      	lsls	r3, r3, #8
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	4313      	orrs	r3, r2
 800af30:	b29b      	uxth	r3, r3
 800af32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af36:	bf28      	it	cs
 800af38:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800af3c:	b29a      	uxth	r2, r3
 800af3e:	6a3b      	ldr	r3, [r7, #32]
 800af40:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	791a      	ldrb	r2, [r3, #4]
 800af46:	6a3b      	ldr	r3, [r7, #32]
 800af48:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	795a      	ldrb	r2, [r3, #5]
 800af4e:	6a3b      	ldr	r3, [r7, #32]
 800af50:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	799a      	ldrb	r2, [r3, #6]
 800af56:	6a3b      	ldr	r3, [r7, #32]
 800af58:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	79da      	ldrb	r2, [r3, #7]
 800af5e:	6a3b      	ldr	r3, [r7, #32]
 800af60:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	7a1a      	ldrb	r2, [r3, #8]
 800af66:	6a3b      	ldr	r3, [r7, #32]
 800af68:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800af6a:	88fb      	ldrh	r3, [r7, #6]
 800af6c:	2b09      	cmp	r3, #9
 800af6e:	f240 80a1 	bls.w	800b0b4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800af72:	2309      	movs	r3, #9
 800af74:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800af76:	2300      	movs	r3, #0
 800af78:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800af7a:	e085      	b.n	800b088 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800af7c:	f107 0316 	add.w	r3, r7, #22
 800af80:	4619      	mov	r1, r3
 800af82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af84:	f000 f9e6 	bl	800b354 <USBH_GetNextDesc>
 800af88:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800af8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af8c:	785b      	ldrb	r3, [r3, #1]
 800af8e:	2b04      	cmp	r3, #4
 800af90:	d17a      	bne.n	800b088 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800af92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af94:	781b      	ldrb	r3, [r3, #0]
 800af96:	2b09      	cmp	r3, #9
 800af98:	d002      	beq.n	800afa0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800af9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af9c:	2209      	movs	r2, #9
 800af9e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800afa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800afa4:	221a      	movs	r2, #26
 800afa6:	fb02 f303 	mul.w	r3, r2, r3
 800afaa:	3308      	adds	r3, #8
 800afac:	6a3a      	ldr	r2, [r7, #32]
 800afae:	4413      	add	r3, r2
 800afb0:	3302      	adds	r3, #2
 800afb2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800afb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800afb6:	69f8      	ldr	r0, [r7, #28]
 800afb8:	f000 f882 	bl	800b0c0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800afbc:	2300      	movs	r3, #0
 800afbe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800afc2:	2300      	movs	r3, #0
 800afc4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800afc6:	e043      	b.n	800b050 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800afc8:	f107 0316 	add.w	r3, r7, #22
 800afcc:	4619      	mov	r1, r3
 800afce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800afd0:	f000 f9c0 	bl	800b354 <USBH_GetNextDesc>
 800afd4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800afd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afd8:	785b      	ldrb	r3, [r3, #1]
 800afda:	2b05      	cmp	r3, #5
 800afdc:	d138      	bne.n	800b050 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800afde:	69fb      	ldr	r3, [r7, #28]
 800afe0:	795b      	ldrb	r3, [r3, #5]
 800afe2:	2b01      	cmp	r3, #1
 800afe4:	d113      	bne.n	800b00e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800afe6:	69fb      	ldr	r3, [r7, #28]
 800afe8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800afea:	2b02      	cmp	r3, #2
 800afec:	d003      	beq.n	800aff6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800afee:	69fb      	ldr	r3, [r7, #28]
 800aff0:	799b      	ldrb	r3, [r3, #6]
 800aff2:	2b03      	cmp	r3, #3
 800aff4:	d10b      	bne.n	800b00e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800aff6:	69fb      	ldr	r3, [r7, #28]
 800aff8:	79db      	ldrb	r3, [r3, #7]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d10b      	bne.n	800b016 <USBH_ParseCfgDesc+0x14e>
 800affe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b000:	781b      	ldrb	r3, [r3, #0]
 800b002:	2b09      	cmp	r3, #9
 800b004:	d007      	beq.n	800b016 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800b006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b008:	2209      	movs	r2, #9
 800b00a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b00c:	e003      	b.n	800b016 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800b00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b010:	2207      	movs	r2, #7
 800b012:	701a      	strb	r2, [r3, #0]
 800b014:	e000      	b.n	800b018 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b016:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800b018:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b01c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b020:	3201      	adds	r2, #1
 800b022:	00d2      	lsls	r2, r2, #3
 800b024:	211a      	movs	r1, #26
 800b026:	fb01 f303 	mul.w	r3, r1, r3
 800b02a:	4413      	add	r3, r2
 800b02c:	3308      	adds	r3, #8
 800b02e:	6a3a      	ldr	r2, [r7, #32]
 800b030:	4413      	add	r3, r2
 800b032:	3304      	adds	r3, #4
 800b034:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800b036:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b038:	69b9      	ldr	r1, [r7, #24]
 800b03a:	68f8      	ldr	r0, [r7, #12]
 800b03c:	f000 f86f 	bl	800b11e <USBH_ParseEPDesc>
 800b040:	4603      	mov	r3, r0
 800b042:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800b046:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b04a:	3301      	adds	r3, #1
 800b04c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b050:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b054:	2b01      	cmp	r3, #1
 800b056:	d80a      	bhi.n	800b06e <USBH_ParseCfgDesc+0x1a6>
 800b058:	69fb      	ldr	r3, [r7, #28]
 800b05a:	791b      	ldrb	r3, [r3, #4]
 800b05c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b060:	429a      	cmp	r2, r3
 800b062:	d204      	bcs.n	800b06e <USBH_ParseCfgDesc+0x1a6>
 800b064:	6a3b      	ldr	r3, [r7, #32]
 800b066:	885a      	ldrh	r2, [r3, #2]
 800b068:	8afb      	ldrh	r3, [r7, #22]
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d8ac      	bhi.n	800afc8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800b06e:	69fb      	ldr	r3, [r7, #28]
 800b070:	791b      	ldrb	r3, [r3, #4]
 800b072:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b076:	429a      	cmp	r2, r3
 800b078:	d201      	bcs.n	800b07e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800b07a:	2303      	movs	r3, #3
 800b07c:	e01c      	b.n	800b0b8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800b07e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b082:	3301      	adds	r3, #1
 800b084:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b088:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d805      	bhi.n	800b09c <USBH_ParseCfgDesc+0x1d4>
 800b090:	6a3b      	ldr	r3, [r7, #32]
 800b092:	885a      	ldrh	r2, [r3, #2]
 800b094:	8afb      	ldrh	r3, [r7, #22]
 800b096:	429a      	cmp	r2, r3
 800b098:	f63f af70 	bhi.w	800af7c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800b09c:	6a3b      	ldr	r3, [r7, #32]
 800b09e:	791b      	ldrb	r3, [r3, #4]
 800b0a0:	2b02      	cmp	r3, #2
 800b0a2:	bf28      	it	cs
 800b0a4:	2302      	movcs	r3, #2
 800b0a6:	b2db      	uxtb	r3, r3
 800b0a8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d201      	bcs.n	800b0b4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800b0b0:	2303      	movs	r3, #3
 800b0b2:	e001      	b.n	800b0b8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800b0b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3730      	adds	r7, #48	@ 0x30
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800b0c0:	b480      	push	{r7}
 800b0c2:	b083      	sub	sp, #12
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
 800b0c8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	781a      	ldrb	r2, [r3, #0]
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	785a      	ldrb	r2, [r3, #1]
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	789a      	ldrb	r2, [r3, #2]
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	78da      	ldrb	r2, [r3, #3]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	791a      	ldrb	r2, [r3, #4]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	795a      	ldrb	r2, [r3, #5]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	799a      	ldrb	r2, [r3, #6]
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	79da      	ldrb	r2, [r3, #7]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	7a1a      	ldrb	r2, [r3, #8]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	721a      	strb	r2, [r3, #8]
}
 800b112:	bf00      	nop
 800b114:	370c      	adds	r7, #12
 800b116:	46bd      	mov	sp, r7
 800b118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11c:	4770      	bx	lr

0800b11e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800b11e:	b480      	push	{r7}
 800b120:	b087      	sub	sp, #28
 800b122:	af00      	add	r7, sp, #0
 800b124:	60f8      	str	r0, [r7, #12]
 800b126:	60b9      	str	r1, [r7, #8]
 800b128:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800b12a:	2300      	movs	r3, #0
 800b12c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	781a      	ldrb	r2, [r3, #0]
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	785a      	ldrb	r2, [r3, #1]
 800b13a:	68bb      	ldr	r3, [r7, #8]
 800b13c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	789a      	ldrb	r2, [r3, #2]
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	78da      	ldrb	r2, [r3, #3]
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	3304      	adds	r3, #4
 800b152:	781b      	ldrb	r3, [r3, #0]
 800b154:	461a      	mov	r2, r3
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	3305      	adds	r3, #5
 800b15a:	781b      	ldrb	r3, [r3, #0]
 800b15c:	021b      	lsls	r3, r3, #8
 800b15e:	b29b      	uxth	r3, r3
 800b160:	4313      	orrs	r3, r2
 800b162:	b29a      	uxth	r2, r3
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	799a      	ldrb	r2, [r3, #6]
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	889b      	ldrh	r3, [r3, #4]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d009      	beq.n	800b18c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800b17c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b180:	d804      	bhi.n	800b18c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800b186:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b18a:	d901      	bls.n	800b190 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800b18c:	2303      	movs	r3, #3
 800b18e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b196:	2b00      	cmp	r3, #0
 800b198:	d136      	bne.n	800b208 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	78db      	ldrb	r3, [r3, #3]
 800b19e:	f003 0303 	and.w	r3, r3, #3
 800b1a2:	2b02      	cmp	r3, #2
 800b1a4:	d108      	bne.n	800b1b8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	889b      	ldrh	r3, [r3, #4]
 800b1aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1ae:	f240 8097 	bls.w	800b2e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b1b2:	2303      	movs	r3, #3
 800b1b4:	75fb      	strb	r3, [r7, #23]
 800b1b6:	e093      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	78db      	ldrb	r3, [r3, #3]
 800b1bc:	f003 0303 	and.w	r3, r3, #3
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d107      	bne.n	800b1d4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	889b      	ldrh	r3, [r3, #4]
 800b1c8:	2b40      	cmp	r3, #64	@ 0x40
 800b1ca:	f240 8089 	bls.w	800b2e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b1ce:	2303      	movs	r3, #3
 800b1d0:	75fb      	strb	r3, [r7, #23]
 800b1d2:	e085      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	78db      	ldrb	r3, [r3, #3]
 800b1d8:	f003 0303 	and.w	r3, r3, #3
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	d005      	beq.n	800b1ec <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	78db      	ldrb	r3, [r3, #3]
 800b1e4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b1e8:	2b03      	cmp	r3, #3
 800b1ea:	d10a      	bne.n	800b202 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	799b      	ldrb	r3, [r3, #6]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d003      	beq.n	800b1fc <USBH_ParseEPDesc+0xde>
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	799b      	ldrb	r3, [r3, #6]
 800b1f8:	2b10      	cmp	r3, #16
 800b1fa:	d970      	bls.n	800b2de <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800b1fc:	2303      	movs	r3, #3
 800b1fe:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b200:	e06d      	b.n	800b2de <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b202:	2303      	movs	r3, #3
 800b204:	75fb      	strb	r3, [r7, #23]
 800b206:	e06b      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b20e:	2b01      	cmp	r3, #1
 800b210:	d13c      	bne.n	800b28c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	78db      	ldrb	r3, [r3, #3]
 800b216:	f003 0303 	and.w	r3, r3, #3
 800b21a:	2b02      	cmp	r3, #2
 800b21c:	d005      	beq.n	800b22a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	78db      	ldrb	r3, [r3, #3]
 800b222:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800b226:	2b00      	cmp	r3, #0
 800b228:	d106      	bne.n	800b238 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	889b      	ldrh	r3, [r3, #4]
 800b22e:	2b40      	cmp	r3, #64	@ 0x40
 800b230:	d956      	bls.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b232:	2303      	movs	r3, #3
 800b234:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b236:	e053      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	78db      	ldrb	r3, [r3, #3]
 800b23c:	f003 0303 	and.w	r3, r3, #3
 800b240:	2b01      	cmp	r3, #1
 800b242:	d10e      	bne.n	800b262 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	799b      	ldrb	r3, [r3, #6]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d007      	beq.n	800b25c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800b250:	2b10      	cmp	r3, #16
 800b252:	d803      	bhi.n	800b25c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800b258:	2b40      	cmp	r3, #64	@ 0x40
 800b25a:	d941      	bls.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b25c:	2303      	movs	r3, #3
 800b25e:	75fb      	strb	r3, [r7, #23]
 800b260:	e03e      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	78db      	ldrb	r3, [r3, #3]
 800b266:	f003 0303 	and.w	r3, r3, #3
 800b26a:	2b03      	cmp	r3, #3
 800b26c:	d10b      	bne.n	800b286 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	799b      	ldrb	r3, [r3, #6]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d004      	beq.n	800b280 <USBH_ParseEPDesc+0x162>
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	889b      	ldrh	r3, [r3, #4]
 800b27a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b27e:	d32f      	bcc.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b280:	2303      	movs	r3, #3
 800b282:	75fb      	strb	r3, [r7, #23]
 800b284:	e02c      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b286:	2303      	movs	r3, #3
 800b288:	75fb      	strb	r3, [r7, #23]
 800b28a:	e029      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b292:	2b02      	cmp	r3, #2
 800b294:	d120      	bne.n	800b2d8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	78db      	ldrb	r3, [r3, #3]
 800b29a:	f003 0303 	and.w	r3, r3, #3
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d106      	bne.n	800b2b0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	889b      	ldrh	r3, [r3, #4]
 800b2a6:	2b08      	cmp	r3, #8
 800b2a8:	d01a      	beq.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b2aa:	2303      	movs	r3, #3
 800b2ac:	75fb      	strb	r3, [r7, #23]
 800b2ae:	e017      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	78db      	ldrb	r3, [r3, #3]
 800b2b4:	f003 0303 	and.w	r3, r3, #3
 800b2b8:	2b03      	cmp	r3, #3
 800b2ba:	d10a      	bne.n	800b2d2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	799b      	ldrb	r3, [r3, #6]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d003      	beq.n	800b2cc <USBH_ParseEPDesc+0x1ae>
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	889b      	ldrh	r3, [r3, #4]
 800b2c8:	2b08      	cmp	r3, #8
 800b2ca:	d909      	bls.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b2cc:	2303      	movs	r3, #3
 800b2ce:	75fb      	strb	r3, [r7, #23]
 800b2d0:	e006      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b2d2:	2303      	movs	r3, #3
 800b2d4:	75fb      	strb	r3, [r7, #23]
 800b2d6:	e003      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b2d8:	2303      	movs	r3, #3
 800b2da:	75fb      	strb	r3, [r7, #23]
 800b2dc:	e000      	b.n	800b2e0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b2de:	bf00      	nop
  }

  return status;
 800b2e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	371c      	adds	r7, #28
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr

0800b2ee <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b2ee:	b480      	push	{r7}
 800b2f0:	b087      	sub	sp, #28
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	60f8      	str	r0, [r7, #12]
 800b2f6:	60b9      	str	r1, [r7, #8]
 800b2f8:	4613      	mov	r3, r2
 800b2fa:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	3301      	adds	r3, #1
 800b300:	781b      	ldrb	r3, [r3, #0]
 800b302:	2b03      	cmp	r3, #3
 800b304:	d120      	bne.n	800b348 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	781b      	ldrb	r3, [r3, #0]
 800b30a:	1e9a      	subs	r2, r3, #2
 800b30c:	88fb      	ldrh	r3, [r7, #6]
 800b30e:	4293      	cmp	r3, r2
 800b310:	bf28      	it	cs
 800b312:	4613      	movcs	r3, r2
 800b314:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	3302      	adds	r3, #2
 800b31a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b31c:	2300      	movs	r3, #0
 800b31e:	82fb      	strh	r3, [r7, #22]
 800b320:	e00b      	b.n	800b33a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b322:	8afb      	ldrh	r3, [r7, #22]
 800b324:	68fa      	ldr	r2, [r7, #12]
 800b326:	4413      	add	r3, r2
 800b328:	781a      	ldrb	r2, [r3, #0]
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	3301      	adds	r3, #1
 800b332:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b334:	8afb      	ldrh	r3, [r7, #22]
 800b336:	3302      	adds	r3, #2
 800b338:	82fb      	strh	r3, [r7, #22]
 800b33a:	8afa      	ldrh	r2, [r7, #22]
 800b33c:	8abb      	ldrh	r3, [r7, #20]
 800b33e:	429a      	cmp	r2, r3
 800b340:	d3ef      	bcc.n	800b322 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	2200      	movs	r2, #0
 800b346:	701a      	strb	r2, [r3, #0]
  }
}
 800b348:	bf00      	nop
 800b34a:	371c      	adds	r7, #28
 800b34c:	46bd      	mov	sp, r7
 800b34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b352:	4770      	bx	lr

0800b354 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b354:	b480      	push	{r7}
 800b356:	b085      	sub	sp, #20
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
 800b35c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	881b      	ldrh	r3, [r3, #0]
 800b362:	687a      	ldr	r2, [r7, #4]
 800b364:	7812      	ldrb	r2, [r2, #0]
 800b366:	4413      	add	r3, r2
 800b368:	b29a      	uxth	r2, r3
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	781b      	ldrb	r3, [r3, #0]
 800b372:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	4413      	add	r3, r2
 800b378:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b37a:	68fb      	ldr	r3, [r7, #12]
}
 800b37c:	4618      	mov	r0, r3
 800b37e:	3714      	adds	r7, #20
 800b380:	46bd      	mov	sp, r7
 800b382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b386:	4770      	bx	lr

0800b388 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b086      	sub	sp, #24
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	60f8      	str	r0, [r7, #12]
 800b390:	60b9      	str	r1, [r7, #8]
 800b392:	4613      	mov	r3, r2
 800b394:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b396:	2301      	movs	r3, #1
 800b398:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	789b      	ldrb	r3, [r3, #2]
 800b39e:	2b01      	cmp	r3, #1
 800b3a0:	d002      	beq.n	800b3a8 <USBH_CtlReq+0x20>
 800b3a2:	2b02      	cmp	r3, #2
 800b3a4:	d015      	beq.n	800b3d2 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800b3a6:	e033      	b.n	800b410 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	68ba      	ldr	r2, [r7, #8]
 800b3ac:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	88fa      	ldrh	r2, [r7, #6]
 800b3b2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2201      	movs	r2, #1
 800b3b8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	2202      	movs	r2, #2
 800b3be:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	2103      	movs	r1, #3
 800b3ca:	68f8      	ldr	r0, [r7, #12]
 800b3cc:	f7ff fb34 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b3d0:	e01e      	b.n	800b410 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 800b3d2:	68f8      	ldr	r0, [r7, #12]
 800b3d4:	f000 f822 	bl	800b41c <USBH_HandleControl>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b3dc:	7dfb      	ldrb	r3, [r7, #23]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d002      	beq.n	800b3e8 <USBH_CtlReq+0x60>
 800b3e2:	7dfb      	ldrb	r3, [r7, #23]
 800b3e4:	2b03      	cmp	r3, #3
 800b3e6:	d106      	bne.n	800b3f6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	761a      	strb	r2, [r3, #24]
 800b3f4:	e005      	b.n	800b402 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 800b3f6:	7dfb      	ldrb	r3, [r7, #23]
 800b3f8:	2b02      	cmp	r3, #2
 800b3fa:	d102      	bne.n	800b402 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	2201      	movs	r2, #1
 800b400:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b402:	2300      	movs	r3, #0
 800b404:	2200      	movs	r2, #0
 800b406:	2103      	movs	r1, #3
 800b408:	68f8      	ldr	r0, [r7, #12]
 800b40a:	f7ff fb15 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b40e:	bf00      	nop
  }
  return status;
 800b410:	7dfb      	ldrb	r3, [r7, #23]
}
 800b412:	4618      	mov	r0, r3
 800b414:	3718      	adds	r7, #24
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}
	...

0800b41c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b086      	sub	sp, #24
 800b420:	af02      	add	r7, sp, #8
 800b422:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b424:	2301      	movs	r3, #1
 800b426:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b428:	2300      	movs	r3, #0
 800b42a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	7e1b      	ldrb	r3, [r3, #24]
 800b430:	3b01      	subs	r3, #1
 800b432:	2b0a      	cmp	r3, #10
 800b434:	f200 81b2 	bhi.w	800b79c <USBH_HandleControl+0x380>
 800b438:	a201      	add	r2, pc, #4	@ (adr r2, 800b440 <USBH_HandleControl+0x24>)
 800b43a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b43e:	bf00      	nop
 800b440:	0800b46d 	.word	0x0800b46d
 800b444:	0800b487 	.word	0x0800b487
 800b448:	0800b509 	.word	0x0800b509
 800b44c:	0800b52f 	.word	0x0800b52f
 800b450:	0800b58d 	.word	0x0800b58d
 800b454:	0800b5b7 	.word	0x0800b5b7
 800b458:	0800b639 	.word	0x0800b639
 800b45c:	0800b65b 	.word	0x0800b65b
 800b460:	0800b6bd 	.word	0x0800b6bd
 800b464:	0800b6e3 	.word	0x0800b6e3
 800b468:	0800b745 	.word	0x0800b745
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f103 0110 	add.w	r1, r3, #16
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	795b      	ldrb	r3, [r3, #5]
 800b476:	461a      	mov	r2, r3
 800b478:	6878      	ldr	r0, [r7, #4]
 800b47a:	f000 f99f 	bl	800b7bc <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	2202      	movs	r2, #2
 800b482:	761a      	strb	r2, [r3, #24]
      break;
 800b484:	e195      	b.n	800b7b2 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	795b      	ldrb	r3, [r3, #5]
 800b48a:	4619      	mov	r1, r3
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f005 fc4d 	bl	8010d2c <USBH_LL_GetURBState>
 800b492:	4603      	mov	r3, r0
 800b494:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b496:	7bbb      	ldrb	r3, [r7, #14]
 800b498:	2b01      	cmp	r3, #1
 800b49a:	d124      	bne.n	800b4e6 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	7c1b      	ldrb	r3, [r3, #16]
 800b4a0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b4a4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	8adb      	ldrh	r3, [r3, #22]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d00a      	beq.n	800b4c4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b4ae:	7b7b      	ldrb	r3, [r7, #13]
 800b4b0:	2b80      	cmp	r3, #128	@ 0x80
 800b4b2:	d103      	bne.n	800b4bc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2203      	movs	r2, #3
 800b4b8:	761a      	strb	r2, [r3, #24]
 800b4ba:	e00d      	b.n	800b4d8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2205      	movs	r2, #5
 800b4c0:	761a      	strb	r2, [r3, #24]
 800b4c2:	e009      	b.n	800b4d8 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800b4c4:	7b7b      	ldrb	r3, [r7, #13]
 800b4c6:	2b80      	cmp	r3, #128	@ 0x80
 800b4c8:	d103      	bne.n	800b4d2 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2209      	movs	r2, #9
 800b4ce:	761a      	strb	r2, [r3, #24]
 800b4d0:	e002      	b.n	800b4d8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2207      	movs	r2, #7
 800b4d6:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b4d8:	2300      	movs	r3, #0
 800b4da:	2200      	movs	r2, #0
 800b4dc:	2103      	movs	r1, #3
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f7ff faaa 	bl	800aa38 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b4e4:	e15c      	b.n	800b7a0 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b4e6:	7bbb      	ldrb	r3, [r7, #14]
 800b4e8:	2b04      	cmp	r3, #4
 800b4ea:	d003      	beq.n	800b4f4 <USBH_HandleControl+0xd8>
 800b4ec:	7bbb      	ldrb	r3, [r7, #14]
 800b4ee:	2b02      	cmp	r3, #2
 800b4f0:	f040 8156 	bne.w	800b7a0 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	220b      	movs	r2, #11
 800b4f8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	2103      	movs	r1, #3
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f7ff fa99 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b506:	e14b      	b.n	800b7a0 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b50e:	b29a      	uxth	r2, r3
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6899      	ldr	r1, [r3, #8]
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	899a      	ldrh	r2, [r3, #12]
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	791b      	ldrb	r3, [r3, #4]
 800b520:	6878      	ldr	r0, [r7, #4]
 800b522:	f000 f98a 	bl	800b83a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2204      	movs	r2, #4
 800b52a:	761a      	strb	r2, [r3, #24]
      break;
 800b52c:	e141      	b.n	800b7b2 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	791b      	ldrb	r3, [r3, #4]
 800b532:	4619      	mov	r1, r3
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f005 fbf9 	bl	8010d2c <USBH_LL_GetURBState>
 800b53a:	4603      	mov	r3, r0
 800b53c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b53e:	7bbb      	ldrb	r3, [r7, #14]
 800b540:	2b01      	cmp	r3, #1
 800b542:	d109      	bne.n	800b558 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2209      	movs	r2, #9
 800b548:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b54a:	2300      	movs	r3, #0
 800b54c:	2200      	movs	r2, #0
 800b54e:	2103      	movs	r1, #3
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f7ff fa71 	bl	800aa38 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b556:	e125      	b.n	800b7a4 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 800b558:	7bbb      	ldrb	r3, [r7, #14]
 800b55a:	2b05      	cmp	r3, #5
 800b55c:	d108      	bne.n	800b570 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 800b55e:	2303      	movs	r3, #3
 800b560:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b562:	2300      	movs	r3, #0
 800b564:	2200      	movs	r2, #0
 800b566:	2103      	movs	r1, #3
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f7ff fa65 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b56e:	e119      	b.n	800b7a4 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 800b570:	7bbb      	ldrb	r3, [r7, #14]
 800b572:	2b04      	cmp	r3, #4
 800b574:	f040 8116 	bne.w	800b7a4 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	220b      	movs	r2, #11
 800b57c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b57e:	2300      	movs	r3, #0
 800b580:	2200      	movs	r2, #0
 800b582:	2103      	movs	r1, #3
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f7ff fa57 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b58a:	e10b      	b.n	800b7a4 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6899      	ldr	r1, [r3, #8]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	899a      	ldrh	r2, [r3, #12]
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	795b      	ldrb	r3, [r3, #5]
 800b598:	2001      	movs	r0, #1
 800b59a:	9000      	str	r0, [sp, #0]
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f000 f927 	bl	800b7f0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b5a8:	b29a      	uxth	r2, r3
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2206      	movs	r2, #6
 800b5b2:	761a      	strb	r2, [r3, #24]
      break;
 800b5b4:	e0fd      	b.n	800b7b2 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	795b      	ldrb	r3, [r3, #5]
 800b5ba:	4619      	mov	r1, r3
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f005 fbb5 	bl	8010d2c <USBH_LL_GetURBState>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b5c6:	7bbb      	ldrb	r3, [r7, #14]
 800b5c8:	2b01      	cmp	r3, #1
 800b5ca:	d109      	bne.n	800b5e0 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2207      	movs	r2, #7
 800b5d0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	2103      	movs	r1, #3
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f7ff fa2d 	bl	800aa38 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b5de:	e0e3      	b.n	800b7a8 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 800b5e0:	7bbb      	ldrb	r3, [r7, #14]
 800b5e2:	2b05      	cmp	r3, #5
 800b5e4:	d10b      	bne.n	800b5fe <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	220c      	movs	r2, #12
 800b5ea:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b5ec:	2303      	movs	r3, #3
 800b5ee:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	2103      	movs	r1, #3
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	f7ff fa1e 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b5fc:	e0d4      	b.n	800b7a8 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b5fe:	7bbb      	ldrb	r3, [r7, #14]
 800b600:	2b02      	cmp	r3, #2
 800b602:	d109      	bne.n	800b618 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2205      	movs	r2, #5
 800b608:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b60a:	2300      	movs	r3, #0
 800b60c:	2200      	movs	r2, #0
 800b60e:	2103      	movs	r1, #3
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f7ff fa11 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b616:	e0c7      	b.n	800b7a8 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 800b618:	7bbb      	ldrb	r3, [r7, #14]
 800b61a:	2b04      	cmp	r3, #4
 800b61c:	f040 80c4 	bne.w	800b7a8 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	220b      	movs	r2, #11
 800b624:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b626:	2302      	movs	r3, #2
 800b628:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b62a:	2300      	movs	r3, #0
 800b62c:	2200      	movs	r2, #0
 800b62e:	2103      	movs	r1, #3
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f7ff fa01 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b636:	e0b7      	b.n	800b7a8 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	791b      	ldrb	r3, [r3, #4]
 800b63c:	2200      	movs	r2, #0
 800b63e:	2100      	movs	r1, #0
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f000 f8fa 	bl	800b83a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b64c:	b29a      	uxth	r2, r3
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2208      	movs	r2, #8
 800b656:	761a      	strb	r2, [r3, #24]

      break;
 800b658:	e0ab      	b.n	800b7b2 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	791b      	ldrb	r3, [r3, #4]
 800b65e:	4619      	mov	r1, r3
 800b660:	6878      	ldr	r0, [r7, #4]
 800b662:	f005 fb63 	bl	8010d2c <USBH_LL_GetURBState>
 800b666:	4603      	mov	r3, r0
 800b668:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b66a:	7bbb      	ldrb	r3, [r7, #14]
 800b66c:	2b01      	cmp	r3, #1
 800b66e:	d10b      	bne.n	800b688 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	220d      	movs	r2, #13
 800b674:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b676:	2300      	movs	r3, #0
 800b678:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b67a:	2300      	movs	r3, #0
 800b67c:	2200      	movs	r2, #0
 800b67e:	2103      	movs	r1, #3
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	f7ff f9d9 	bl	800aa38 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b686:	e091      	b.n	800b7ac <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 800b688:	7bbb      	ldrb	r3, [r7, #14]
 800b68a:	2b04      	cmp	r3, #4
 800b68c:	d109      	bne.n	800b6a2 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	220b      	movs	r2, #11
 800b692:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b694:	2300      	movs	r3, #0
 800b696:	2200      	movs	r2, #0
 800b698:	2103      	movs	r1, #3
 800b69a:	6878      	ldr	r0, [r7, #4]
 800b69c:	f7ff f9cc 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b6a0:	e084      	b.n	800b7ac <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 800b6a2:	7bbb      	ldrb	r3, [r7, #14]
 800b6a4:	2b05      	cmp	r3, #5
 800b6a6:	f040 8081 	bne.w	800b7ac <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800b6aa:	2303      	movs	r3, #3
 800b6ac:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	2103      	movs	r1, #3
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f7ff f9bf 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b6ba:	e077      	b.n	800b7ac <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	795b      	ldrb	r3, [r3, #5]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	9200      	str	r2, [sp, #0]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	2100      	movs	r1, #0
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 f891 	bl	800b7f0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b6d4:	b29a      	uxth	r2, r3
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	220a      	movs	r2, #10
 800b6de:	761a      	strb	r2, [r3, #24]
      break;
 800b6e0:	e067      	b.n	800b7b2 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	795b      	ldrb	r3, [r3, #5]
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f005 fb1f 	bl	8010d2c <USBH_LL_GetURBState>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b6f2:	7bbb      	ldrb	r3, [r7, #14]
 800b6f4:	2b01      	cmp	r3, #1
 800b6f6:	d10b      	bne.n	800b710 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	220d      	movs	r2, #13
 800b700:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b702:	2300      	movs	r3, #0
 800b704:	2200      	movs	r2, #0
 800b706:	2103      	movs	r1, #3
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f7ff f995 	bl	800aa38 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b70e:	e04f      	b.n	800b7b0 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b710:	7bbb      	ldrb	r3, [r7, #14]
 800b712:	2b02      	cmp	r3, #2
 800b714:	d109      	bne.n	800b72a <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2209      	movs	r2, #9
 800b71a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b71c:	2300      	movs	r3, #0
 800b71e:	2200      	movs	r2, #0
 800b720:	2103      	movs	r1, #3
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f7ff f988 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b728:	e042      	b.n	800b7b0 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 800b72a:	7bbb      	ldrb	r3, [r7, #14]
 800b72c:	2b04      	cmp	r3, #4
 800b72e:	d13f      	bne.n	800b7b0 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	220b      	movs	r2, #11
 800b734:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800b736:	2300      	movs	r3, #0
 800b738:	2200      	movs	r2, #0
 800b73a:	2103      	movs	r1, #3
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f7ff f97b 	bl	800aa38 <USBH_OS_PutMessage>
      break;
 800b742:	e035      	b.n	800b7b0 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	7e5b      	ldrb	r3, [r3, #25]
 800b748:	3301      	adds	r3, #1
 800b74a:	b2da      	uxtb	r2, r3
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	765a      	strb	r2, [r3, #25]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	7e5b      	ldrb	r3, [r3, #25]
 800b754:	2b02      	cmp	r3, #2
 800b756:	d806      	bhi.n	800b766 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2201      	movs	r2, #1
 800b75c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2201      	movs	r2, #1
 800b762:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b764:	e025      	b.n	800b7b2 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b76c:	2106      	movs	r1, #6
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2200      	movs	r2, #0
 800b776:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	795b      	ldrb	r3, [r3, #5]
 800b77c:	4619      	mov	r1, r3
 800b77e:	6878      	ldr	r0, [r7, #4]
 800b780:	f000 f90c 	bl	800b99c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	791b      	ldrb	r3, [r3, #4]
 800b788:	4619      	mov	r1, r3
 800b78a:	6878      	ldr	r0, [r7, #4]
 800b78c:	f000 f906 	bl	800b99c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2200      	movs	r2, #0
 800b794:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b796:	2302      	movs	r3, #2
 800b798:	73fb      	strb	r3, [r7, #15]
      break;
 800b79a:	e00a      	b.n	800b7b2 <USBH_HandleControl+0x396>

    default:
      break;
 800b79c:	bf00      	nop
 800b79e:	e008      	b.n	800b7b2 <USBH_HandleControl+0x396>
      break;
 800b7a0:	bf00      	nop
 800b7a2:	e006      	b.n	800b7b2 <USBH_HandleControl+0x396>
      break;
 800b7a4:	bf00      	nop
 800b7a6:	e004      	b.n	800b7b2 <USBH_HandleControl+0x396>
      break;
 800b7a8:	bf00      	nop
 800b7aa:	e002      	b.n	800b7b2 <USBH_HandleControl+0x396>
      break;
 800b7ac:	bf00      	nop
 800b7ae:	e000      	b.n	800b7b2 <USBH_HandleControl+0x396>
      break;
 800b7b0:	bf00      	nop
  }

  return status;
 800b7b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3710      	adds	r7, #16
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}

0800b7bc <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b088      	sub	sp, #32
 800b7c0:	af04      	add	r7, sp, #16
 800b7c2:	60f8      	str	r0, [r7, #12]
 800b7c4:	60b9      	str	r1, [r7, #8]
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b7ca:	79f9      	ldrb	r1, [r7, #7]
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	9303      	str	r3, [sp, #12]
 800b7d0:	2308      	movs	r3, #8
 800b7d2:	9302      	str	r3, [sp, #8]
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	9301      	str	r3, [sp, #4]
 800b7d8:	2300      	movs	r3, #0
 800b7da:	9300      	str	r3, [sp, #0]
 800b7dc:	2300      	movs	r3, #0
 800b7de:	2200      	movs	r2, #0
 800b7e0:	68f8      	ldr	r0, [r7, #12]
 800b7e2:	f005 fa72 	bl	8010cca <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b7e6:	2300      	movs	r3, #0
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3710      	adds	r7, #16
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}

0800b7f0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b088      	sub	sp, #32
 800b7f4:	af04      	add	r7, sp, #16
 800b7f6:	60f8      	str	r0, [r7, #12]
 800b7f8:	60b9      	str	r1, [r7, #8]
 800b7fa:	4611      	mov	r1, r2
 800b7fc:	461a      	mov	r2, r3
 800b7fe:	460b      	mov	r3, r1
 800b800:	80fb      	strh	r3, [r7, #6]
 800b802:	4613      	mov	r3, r2
 800b804:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d001      	beq.n	800b814 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b810:	2300      	movs	r3, #0
 800b812:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b814:	7979      	ldrb	r1, [r7, #5]
 800b816:	7e3b      	ldrb	r3, [r7, #24]
 800b818:	9303      	str	r3, [sp, #12]
 800b81a:	88fb      	ldrh	r3, [r7, #6]
 800b81c:	9302      	str	r3, [sp, #8]
 800b81e:	68bb      	ldr	r3, [r7, #8]
 800b820:	9301      	str	r3, [sp, #4]
 800b822:	2301      	movs	r3, #1
 800b824:	9300      	str	r3, [sp, #0]
 800b826:	2300      	movs	r3, #0
 800b828:	2200      	movs	r2, #0
 800b82a:	68f8      	ldr	r0, [r7, #12]
 800b82c:	f005 fa4d 	bl	8010cca <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b830:	2300      	movs	r3, #0
}
 800b832:	4618      	mov	r0, r3
 800b834:	3710      	adds	r7, #16
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}

0800b83a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b83a:	b580      	push	{r7, lr}
 800b83c:	b088      	sub	sp, #32
 800b83e:	af04      	add	r7, sp, #16
 800b840:	60f8      	str	r0, [r7, #12]
 800b842:	60b9      	str	r1, [r7, #8]
 800b844:	4611      	mov	r1, r2
 800b846:	461a      	mov	r2, r3
 800b848:	460b      	mov	r3, r1
 800b84a:	80fb      	strh	r3, [r7, #6]
 800b84c:	4613      	mov	r3, r2
 800b84e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b850:	7979      	ldrb	r1, [r7, #5]
 800b852:	2300      	movs	r3, #0
 800b854:	9303      	str	r3, [sp, #12]
 800b856:	88fb      	ldrh	r3, [r7, #6]
 800b858:	9302      	str	r3, [sp, #8]
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	9301      	str	r3, [sp, #4]
 800b85e:	2301      	movs	r3, #1
 800b860:	9300      	str	r3, [sp, #0]
 800b862:	2300      	movs	r3, #0
 800b864:	2201      	movs	r2, #1
 800b866:	68f8      	ldr	r0, [r7, #12]
 800b868:	f005 fa2f 	bl	8010cca <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b86c:	2300      	movs	r3, #0

}
 800b86e:	4618      	mov	r0, r3
 800b870:	3710      	adds	r7, #16
 800b872:	46bd      	mov	sp, r7
 800b874:	bd80      	pop	{r7, pc}

0800b876 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b876:	b580      	push	{r7, lr}
 800b878:	b088      	sub	sp, #32
 800b87a:	af04      	add	r7, sp, #16
 800b87c:	60f8      	str	r0, [r7, #12]
 800b87e:	60b9      	str	r1, [r7, #8]
 800b880:	4611      	mov	r1, r2
 800b882:	461a      	mov	r2, r3
 800b884:	460b      	mov	r3, r1
 800b886:	80fb      	strh	r3, [r7, #6]
 800b888:	4613      	mov	r3, r2
 800b88a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b892:	2b00      	cmp	r3, #0
 800b894:	d001      	beq.n	800b89a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b896:	2300      	movs	r3, #0
 800b898:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b89a:	7979      	ldrb	r1, [r7, #5]
 800b89c:	7e3b      	ldrb	r3, [r7, #24]
 800b89e:	9303      	str	r3, [sp, #12]
 800b8a0:	88fb      	ldrh	r3, [r7, #6]
 800b8a2:	9302      	str	r3, [sp, #8]
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	9301      	str	r3, [sp, #4]
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	9300      	str	r3, [sp, #0]
 800b8ac:	2302      	movs	r3, #2
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	68f8      	ldr	r0, [r7, #12]
 800b8b2:	f005 fa0a 	bl	8010cca <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b8b6:	2300      	movs	r3, #0
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	3710      	adds	r7, #16
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b088      	sub	sp, #32
 800b8c4:	af04      	add	r7, sp, #16
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	4611      	mov	r1, r2
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	460b      	mov	r3, r1
 800b8d0:	80fb      	strh	r3, [r7, #6]
 800b8d2:	4613      	mov	r3, r2
 800b8d4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b8d6:	7979      	ldrb	r1, [r7, #5]
 800b8d8:	2300      	movs	r3, #0
 800b8da:	9303      	str	r3, [sp, #12]
 800b8dc:	88fb      	ldrh	r3, [r7, #6]
 800b8de:	9302      	str	r3, [sp, #8]
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	9301      	str	r3, [sp, #4]
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	9300      	str	r3, [sp, #0]
 800b8e8:	2302      	movs	r3, #2
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	68f8      	ldr	r0, [r7, #12]
 800b8ee:	f005 f9ec 	bl	8010cca <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b8f2:	2300      	movs	r3, #0
}
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	3710      	adds	r7, #16
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	bd80      	pop	{r7, pc}

0800b8fc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b086      	sub	sp, #24
 800b900:	af04      	add	r7, sp, #16
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	4608      	mov	r0, r1
 800b906:	4611      	mov	r1, r2
 800b908:	461a      	mov	r2, r3
 800b90a:	4603      	mov	r3, r0
 800b90c:	70fb      	strb	r3, [r7, #3]
 800b90e:	460b      	mov	r3, r1
 800b910:	70bb      	strb	r3, [r7, #2]
 800b912:	4613      	mov	r3, r2
 800b914:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b916:	7878      	ldrb	r0, [r7, #1]
 800b918:	78ba      	ldrb	r2, [r7, #2]
 800b91a:	78f9      	ldrb	r1, [r7, #3]
 800b91c:	8b3b      	ldrh	r3, [r7, #24]
 800b91e:	9302      	str	r3, [sp, #8]
 800b920:	7d3b      	ldrb	r3, [r7, #20]
 800b922:	9301      	str	r3, [sp, #4]
 800b924:	7c3b      	ldrb	r3, [r7, #16]
 800b926:	9300      	str	r3, [sp, #0]
 800b928:	4603      	mov	r3, r0
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f005 f991 	bl	8010c52 <USBH_LL_OpenPipe>

  return USBH_OK;
 800b930:	2300      	movs	r3, #0
}
 800b932:	4618      	mov	r0, r3
 800b934:	3708      	adds	r7, #8
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}

0800b93a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b93a:	b580      	push	{r7, lr}
 800b93c:	b082      	sub	sp, #8
 800b93e:	af00      	add	r7, sp, #0
 800b940:	6078      	str	r0, [r7, #4]
 800b942:	460b      	mov	r3, r1
 800b944:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b946:	78fb      	ldrb	r3, [r7, #3]
 800b948:	4619      	mov	r1, r3
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f005 f9b0 	bl	8010cb0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b950:	2300      	movs	r3, #0
}
 800b952:	4618      	mov	r0, r3
 800b954:	3708      	adds	r7, #8
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}

0800b95a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b95a:	b580      	push	{r7, lr}
 800b95c:	b084      	sub	sp, #16
 800b95e:	af00      	add	r7, sp, #0
 800b960:	6078      	str	r0, [r7, #4]
 800b962:	460b      	mov	r3, r1
 800b964:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f000 f836 	bl	800b9d8 <USBH_GetFreePipe>
 800b96c:	4603      	mov	r3, r0
 800b96e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b970:	89fb      	ldrh	r3, [r7, #14]
 800b972:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b976:	4293      	cmp	r3, r2
 800b978:	d00a      	beq.n	800b990 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b97a:	78fa      	ldrb	r2, [r7, #3]
 800b97c:	89fb      	ldrh	r3, [r7, #14]
 800b97e:	f003 030f 	and.w	r3, r3, #15
 800b982:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b986:	6879      	ldr	r1, [r7, #4]
 800b988:	33e0      	adds	r3, #224	@ 0xe0
 800b98a:	009b      	lsls	r3, r3, #2
 800b98c:	440b      	add	r3, r1
 800b98e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b990:	89fb      	ldrh	r3, [r7, #14]
 800b992:	b2db      	uxtb	r3, r3
}
 800b994:	4618      	mov	r0, r3
 800b996:	3710      	adds	r7, #16
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}

0800b99c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b99c:	b480      	push	{r7}
 800b99e:	b083      	sub	sp, #12
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
 800b9a4:	460b      	mov	r3, r1
 800b9a6:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b9a8:	78fb      	ldrb	r3, [r7, #3]
 800b9aa:	2b0f      	cmp	r3, #15
 800b9ac:	d80d      	bhi.n	800b9ca <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b9ae:	78fb      	ldrb	r3, [r7, #3]
 800b9b0:	687a      	ldr	r2, [r7, #4]
 800b9b2:	33e0      	adds	r3, #224	@ 0xe0
 800b9b4:	009b      	lsls	r3, r3, #2
 800b9b6:	4413      	add	r3, r2
 800b9b8:	685a      	ldr	r2, [r3, #4]
 800b9ba:	78fb      	ldrb	r3, [r7, #3]
 800b9bc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b9c0:	6879      	ldr	r1, [r7, #4]
 800b9c2:	33e0      	adds	r3, #224	@ 0xe0
 800b9c4:	009b      	lsls	r3, r3, #2
 800b9c6:	440b      	add	r3, r1
 800b9c8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b9ca:	2300      	movs	r3, #0
}
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	370c      	adds	r7, #12
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d6:	4770      	bx	lr

0800b9d8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b085      	sub	sp, #20
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	73fb      	strb	r3, [r7, #15]
 800b9e8:	e00f      	b.n	800ba0a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b9ea:	7bfb      	ldrb	r3, [r7, #15]
 800b9ec:	687a      	ldr	r2, [r7, #4]
 800b9ee:	33e0      	adds	r3, #224	@ 0xe0
 800b9f0:	009b      	lsls	r3, r3, #2
 800b9f2:	4413      	add	r3, r2
 800b9f4:	685b      	ldr	r3, [r3, #4]
 800b9f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d102      	bne.n	800ba04 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b9fe:	7bfb      	ldrb	r3, [r7, #15]
 800ba00:	b29b      	uxth	r3, r3
 800ba02:	e007      	b.n	800ba14 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ba04:	7bfb      	ldrb	r3, [r7, #15]
 800ba06:	3301      	adds	r3, #1
 800ba08:	73fb      	strb	r3, [r7, #15]
 800ba0a:	7bfb      	ldrb	r3, [r7, #15]
 800ba0c:	2b0f      	cmp	r3, #15
 800ba0e:	d9ec      	bls.n	800b9ea <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ba10:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	3714      	adds	r7, #20
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr

0800ba20 <Format_ros_create>:

/**
 * Private definitions
 */

int Format_ros_create(AgvCommFormatIface* out, AgvCommFmtRosCfg* cfg) {
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
 800ba28:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d002      	beq.n	800ba36 <Format_ros_create+0x16>
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d102      	bne.n	800ba3c <Format_ros_create+0x1c>
 800ba36:	f04f 33ff 	mov.w	r3, #4294967295
 800ba3a:	e03b      	b.n	800bab4 <Format_ros_create+0x94>
    RosFmtImpl* impl = (RosFmtImpl*)malloc(sizeof(RosFmtImpl));
 800ba3c:	2018      	movs	r0, #24
 800ba3e:	f005 fa25 	bl	8010e8c <malloc>
 800ba42:	4603      	mov	r3, r0
 800ba44:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d102      	bne.n	800ba52 <Format_ros_create+0x32>
 800ba4c:	f06f 0301 	mvn.w	r3, #1
 800ba50:	e030      	b.n	800bab4 <Format_ros_create+0x94>
    impl->cfg = cfg;
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	683a      	ldr	r2, [r7, #0]
 800ba56:	601a      	str	r2, [r3, #0]

    impl->state = ST_WAIT_H0;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	711a      	strb	r2, [r3, #4]
    impl->data_idx = 0;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	2200      	movs	r2, #0
 800ba62:	609a      	str	r2, [r3, #8]

    // frame
    size_t max_payload_len = cfg->max_frame_len - 5;  // 2h, 2t, 1c
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	689b      	ldr	r3, [r3, #8]
 800ba68:	3b05      	subs	r3, #5
 800ba6a:	60bb      	str	r3, [r7, #8]
    impl->payload_buf = (uint8_t*)malloc(max_payload_len * sizeof(uint8_t));
 800ba6c:	68b8      	ldr	r0, [r7, #8]
 800ba6e:	f005 fa0d 	bl	8010e8c <malloc>
 800ba72:	4603      	mov	r3, r0
 800ba74:	461a      	mov	r2, r3
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	60da      	str	r2, [r3, #12]
    if (!impl->payload_buf) return AGV_ERR_NO_MEMORY;
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	68db      	ldr	r3, [r3, #12]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d102      	bne.n	800ba88 <Format_ros_create+0x68>
 800ba82:	f06f 0301 	mvn.w	r3, #1
 800ba86:	e015      	b.n	800bab4 <Format_ros_create+0x94>

    impl->payload_len = 0;
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	611a      	str	r2, [r3, #16]
    impl->has_payload = 0;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	2200      	movs	r2, #0
 800ba92:	615a      	str	r2, [r3, #20]

    out->impl = impl;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	68fa      	ldr	r2, [r7, #12]
 800ba98:	611a      	str	r2, [r3, #16]
    out->feed_bytes = rosFmt_feed_bytes;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	4a07      	ldr	r2, [pc, #28]	@ (800babc <Format_ros_create+0x9c>)
 800ba9e:	601a      	str	r2, [r3, #0]
    out->pop_payload = rosFmt_pop_payload;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	4a07      	ldr	r2, [pc, #28]	@ (800bac0 <Format_ros_create+0xa0>)
 800baa4:	605a      	str	r2, [r3, #4]
    out->make_frame = rosFmt_make_frame;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	4a06      	ldr	r2, [pc, #24]	@ (800bac4 <Format_ros_create+0xa4>)
 800baaa:	609a      	str	r2, [r3, #8]
    out->destroy = rosFmt_destroy;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	4a06      	ldr	r2, [pc, #24]	@ (800bac8 <Format_ros_create+0xa8>)
 800bab0:	60da      	str	r2, [r3, #12]

    return 0;
 800bab2:	2300      	movs	r3, #0
}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3710      	adds	r7, #16
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}
 800babc:	0800bb39 	.word	0x0800bb39
 800bac0:	0800be09 	.word	0x0800be09
 800bac4:	0800be87 	.word	0x0800be87
 800bac8:	0800bacd 	.word	0x0800bacd

0800bacc <rosFmt_destroy>:

static int rosFmt_destroy(AgvCommFormatIface* iface) {
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
    if (!iface) return AGV_OK;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d101      	bne.n	800bade <rosFmt_destroy+0x12>
 800bada:	2300      	movs	r3, #0
 800badc:	e027      	b.n	800bb2e <rosFmt_destroy+0x62>

    RosFmtImpl* impl = (RosFmtImpl*)iface->impl;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	691b      	ldr	r3, [r3, #16]
 800bae2:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d011      	beq.n	800bb0e <rosFmt_destroy+0x42>
        if (impl->payload_buf) {
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	68db      	ldr	r3, [r3, #12]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d007      	beq.n	800bb02 <rosFmt_destroy+0x36>
            free(impl->payload_buf);
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	68db      	ldr	r3, [r3, #12]
 800baf6:	4618      	mov	r0, r3
 800baf8:	f005 f9d0 	bl	8010e9c <free>
            impl->payload_buf = NULL;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	2200      	movs	r2, #0
 800bb00:	60da      	str	r2, [r3, #12]
        }
        impl->cfg = NULL;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	2200      	movs	r2, #0
 800bb06:	601a      	str	r2, [r3, #0]
        free(impl);
 800bb08:	68f8      	ldr	r0, [r7, #12]
 800bb0a:	f005 f9c7 	bl	8010e9c <free>
    }

    iface->impl = NULL;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2200      	movs	r2, #0
 800bb12:	611a      	str	r2, [r3, #16]
    iface->feed_bytes = NULL;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2200      	movs	r2, #0
 800bb18:	601a      	str	r2, [r3, #0]
    iface->pop_payload = NULL;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	605a      	str	r2, [r3, #4]
    iface->make_frame = NULL;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2200      	movs	r2, #0
 800bb24:	609a      	str	r2, [r3, #8]
    iface->destroy = NULL;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2200      	movs	r2, #0
 800bb2a:	60da      	str	r2, [r3, #12]

    return AGV_OK;
 800bb2c:	2300      	movs	r3, #0
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3710      	adds	r7, #16
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}
	...

0800bb38 <rosFmt_feed_bytes>:

static int rosFmt_feed_bytes(AgvCommFormatIface* iface, const uint8_t* bytes,
                             size_t bytes_len) {
 800bb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb3c:	b093      	sub	sp, #76	@ 0x4c
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	6178      	str	r0, [r7, #20]
 800bb42:	6139      	str	r1, [r7, #16]
 800bb44:	60fa      	str	r2, [r7, #12]
 800bb46:	466b      	mov	r3, sp
 800bb48:	461e      	mov	r6, r3
    if (!iface || !bytes || bytes_len == 0) return AGV_ERR_INVALID_ARG;
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d005      	beq.n	800bb5c <rosFmt_feed_bytes+0x24>
 800bb50:	693b      	ldr	r3, [r7, #16]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d002      	beq.n	800bb5c <rosFmt_feed_bytes+0x24>
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d102      	bne.n	800bb62 <rosFmt_feed_bytes+0x2a>
 800bb5c:	f04f 33ff 	mov.w	r3, #4294967295
 800bb60:	e14c      	b.n	800bdfc <rosFmt_feed_bytes+0x2c4>
    RosFmtImpl* impl = (RosFmtImpl*)iface->impl;
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	691b      	ldr	r3, [r3, #16]
 800bb66:	643b      	str	r3, [r7, #64]	@ 0x40
    if (!impl) return AGV_ERR_NO_MEMORY;
 800bb68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d102      	bne.n	800bb74 <rosFmt_feed_bytes+0x3c>
 800bb6e:	f06f 0301 	mvn.w	r3, #1
 800bb72:	e143      	b.n	800bdfc <rosFmt_feed_bytes+0x2c4>
    const AgvCommFmtRosCfg* cfg = impl->cfg;
 800bb74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (!cfg) return AGV_ERR_NO_MEMORY;
 800bb7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d102      	bne.n	800bb86 <rosFmt_feed_bytes+0x4e>
 800bb80:	f06f 0301 	mvn.w	r3, #1
 800bb84:	e13a      	b.n	800bdfc <rosFmt_feed_bytes+0x2c4>

    size_t max_data_len = impl->cfg->max_frame_len -
 800bb86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	689b      	ldr	r3, [r3, #8]
 800bb8c:	3b07      	subs	r3, #7
 800bb8e:	63bb      	str	r3, [r7, #56]	@ 0x38
                          7;  // -2 headers, 1 cmd, 1 size, -2 tails, -1 crc
    uint8_t data[max_data_len];
 800bb90:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bb92:	460b      	mov	r3, r1
 800bb94:	3b01      	subs	r3, #1
 800bb96:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb98:	2300      	movs	r3, #0
 800bb9a:	6039      	str	r1, [r7, #0]
 800bb9c:	607b      	str	r3, [r7, #4]
 800bb9e:	f04f 0200 	mov.w	r2, #0
 800bba2:	f04f 0300 	mov.w	r3, #0
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	00c3      	lsls	r3, r0, #3
 800bbaa:	6838      	ldr	r0, [r7, #0]
 800bbac:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800bbb0:	6838      	ldr	r0, [r7, #0]
 800bbb2:	00c2      	lsls	r2, r0, #3
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	468a      	mov	sl, r1
 800bbb8:	469b      	mov	fp, r3
 800bbba:	f04f 0200 	mov.w	r2, #0
 800bbbe:	f04f 0300 	mov.w	r3, #0
 800bbc2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bbc6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bbca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bbce:	1dcb      	adds	r3, r1, #7
 800bbd0:	08db      	lsrs	r3, r3, #3
 800bbd2:	00db      	lsls	r3, r3, #3
 800bbd4:	ebad 0d03 	sub.w	sp, sp, r3
 800bbd8:	466b      	mov	r3, sp
 800bbda:	3300      	adds	r3, #0
 800bbdc:	633b      	str	r3, [r7, #48]	@ 0x30

    for (size_t i = 0; i < bytes_len; ++i) {
 800bbde:	2300      	movs	r3, #0
 800bbe0:	647b      	str	r3, [r7, #68]	@ 0x44
 800bbe2:	e105      	b.n	800bdf0 <rosFmt_feed_bytes+0x2b8>
        uint8_t b = bytes[i];
 800bbe4:	693a      	ldr	r2, [r7, #16]
 800bbe6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bbe8:	4413      	add	r3, r2
 800bbea:	781b      	ldrb	r3, [r3, #0]
 800bbec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        switch (impl->state) {
 800bbf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bbf2:	791b      	ldrb	r3, [r3, #4]
 800bbf4:	2b07      	cmp	r3, #7
 800bbf6:	f200 80f8 	bhi.w	800bdea <rosFmt_feed_bytes+0x2b2>
 800bbfa:	a201      	add	r2, pc, #4	@ (adr r2, 800bc00 <rosFmt_feed_bytes+0xc8>)
 800bbfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc00:	0800bc21 	.word	0x0800bc21
 800bc04:	0800bc39 	.word	0x0800bc39
 800bc08:	0800bc57 	.word	0x0800bc57
 800bc0c:	0800bc67 	.word	0x0800bc67
 800bc10:	0800bc91 	.word	0x0800bc91
 800bc14:	0800bcb9 	.word	0x0800bcb9
 800bc18:	0800bd77 	.word	0x0800bd77
 800bc1c:	0800bd95 	.word	0x0800bd95
            case ST_WAIT_H0:
                if (b == cfg->header0) {
 800bc20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bc24:	b29a      	uxth	r2, r3
 800bc26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc28:	881b      	ldrh	r3, [r3, #0]
 800bc2a:	429a      	cmp	r2, r3
 800bc2c:	f040 80da 	bne.w	800bde4 <rosFmt_feed_bytes+0x2ac>
                    impl->state = ST_WAIT_H1;
 800bc30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc32:	2201      	movs	r2, #1
 800bc34:	711a      	strb	r2, [r3, #4]
                }
                break;
 800bc36:	e0d5      	b.n	800bde4 <rosFmt_feed_bytes+0x2ac>

            case ST_WAIT_H1:
                if (b == cfg->header1) {
 800bc38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bc3c:	b29a      	uxth	r2, r3
 800bc3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc40:	885b      	ldrh	r3, [r3, #2]
 800bc42:	429a      	cmp	r2, r3
 800bc44:	d103      	bne.n	800bc4e <rosFmt_feed_bytes+0x116>
                    impl->state = ST_WAIT_CMD;
 800bc46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc48:	2202      	movs	r2, #2
 800bc4a:	711a      	strb	r2, [r3, #4]
                } else {
                    impl->state = ST_WAIT_H0;
                }
                break;
 800bc4c:	e0cd      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>
                    impl->state = ST_WAIT_H0;
 800bc4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc50:	2200      	movs	r2, #0
 800bc52:	711a      	strb	r2, [r3, #4]
                break;
 800bc54:	e0c9      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>

            case ST_WAIT_CMD:
                impl->cmd = b;
 800bc56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc58:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800bc5c:	715a      	strb	r2, [r3, #5]
                impl->state = ST_WAIT_SIZE;
 800bc5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc60:	2203      	movs	r2, #3
 800bc62:	711a      	strb	r2, [r3, #4]
                break;
 800bc64:	e0c1      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>

            case ST_WAIT_SIZE:
                impl->data_len = b;
 800bc66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc68:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800bc6c:	719a      	strb	r2, [r3, #6]
                if (impl->data_len > max_data_len) {
 800bc6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc70:	799b      	ldrb	r3, [r3, #6]
 800bc72:	461a      	mov	r2, r3
 800bc74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d203      	bcs.n	800bc82 <rosFmt_feed_bytes+0x14a>
                    impl->state = ST_WAIT_H0;
 800bc7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	711a      	strb	r2, [r3, #4]
                } else {
                    impl->data_idx = 0;
                    impl->state = ST_WAIT_DATA;
                }
                break;
 800bc80:	e0b3      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>
                    impl->data_idx = 0;
 800bc82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc84:	2200      	movs	r2, #0
 800bc86:	609a      	str	r2, [r3, #8]
                    impl->state = ST_WAIT_DATA;
 800bc88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc8a:	2204      	movs	r2, #4
 800bc8c:	711a      	strb	r2, [r3, #4]
                break;
 800bc8e:	e0ac      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>

            case ST_WAIT_DATA:
                data[impl->data_idx++] = b;
 800bc90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	1c59      	adds	r1, r3, #1
 800bc96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bc98:	6091      	str	r1, [r2, #8]
 800bc9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc9c:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 800bca0:	54d1      	strb	r1, [r2, r3]
                if (impl->data_idx >= impl->data_len) {
 800bca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bca4:	689b      	ldr	r3, [r3, #8]
 800bca6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bca8:	7992      	ldrb	r2, [r2, #6]
 800bcaa:	4293      	cmp	r3, r2
 800bcac:	f0c0 809c 	bcc.w	800bde8 <rosFmt_feed_bytes+0x2b0>
                    impl->state = ST_WAIT_CRC;
 800bcb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcb2:	2205      	movs	r2, #5
 800bcb4:	711a      	strb	r2, [r3, #4]
                }
                break;
 800bcb6:	e097      	b.n	800bde8 <rosFmt_feed_bytes+0x2b0>

            case ST_WAIT_CRC: {
 800bcb8:	466b      	mov	r3, sp
 800bcba:	469a      	mov	sl, r3
                uint8_t payload[2 + impl->data_idx];
 800bcbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcbe:	689b      	ldr	r3, [r3, #8]
 800bcc0:	1c99      	adds	r1, r3, #2
 800bcc2:	460b      	mov	r3, r1
 800bcc4:	3b01      	subs	r3, #1
 800bcc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bcc8:	2300      	movs	r3, #0
 800bcca:	460c      	mov	r4, r1
 800bccc:	461d      	mov	r5, r3
 800bcce:	f04f 0200 	mov.w	r2, #0
 800bcd2:	f04f 0300 	mov.w	r3, #0
 800bcd6:	00eb      	lsls	r3, r5, #3
 800bcd8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bcdc:	00e2      	lsls	r2, r4, #3
 800bcde:	2300      	movs	r3, #0
 800bce0:	4688      	mov	r8, r1
 800bce2:	4699      	mov	r9, r3
 800bce4:	f04f 0200 	mov.w	r2, #0
 800bce8:	f04f 0300 	mov.w	r3, #0
 800bcec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bcf0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bcf4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bcf8:	1dcb      	adds	r3, r1, #7
 800bcfa:	08db      	lsrs	r3, r3, #3
 800bcfc:	00db      	lsls	r3, r3, #3
 800bcfe:	ebad 0d03 	sub.w	sp, sp, r3
 800bd02:	466b      	mov	r3, sp
 800bd04:	3300      	adds	r3, #0
 800bd06:	627b      	str	r3, [r7, #36]	@ 0x24
                size_t payload_idx = 0;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	623b      	str	r3, [r7, #32]
                payload[payload_idx++] = impl->cmd;
 800bd0c:	6a3b      	ldr	r3, [r7, #32]
 800bd0e:	1c5a      	adds	r2, r3, #1
 800bd10:	623a      	str	r2, [r7, #32]
 800bd12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd14:	7951      	ldrb	r1, [r2, #5]
 800bd16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd18:	54d1      	strb	r1, [r2, r3]
                payload[payload_idx++] = impl->data_len;
 800bd1a:	6a3b      	ldr	r3, [r7, #32]
 800bd1c:	1c5a      	adds	r2, r3, #1
 800bd1e:	623a      	str	r2, [r7, #32]
 800bd20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd22:	7991      	ldrb	r1, [r2, #6]
 800bd24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd26:	54d1      	strb	r1, [r2, r3]
                memcpy(&payload[payload_idx], data, impl->data_len);
 800bd28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd2a:	6a3b      	ldr	r3, [r7, #32]
 800bd2c:	18d0      	adds	r0, r2, r3
 800bd2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd30:	799b      	ldrb	r3, [r3, #6]
 800bd32:	461a      	mov	r2, r3
 800bd34:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bd36:	f006 fb9d 	bl	8012474 <memcpy>
                payload_idx += impl->data_len;
 800bd3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd3c:	799b      	ldrb	r3, [r3, #6]
 800bd3e:	461a      	mov	r2, r3
 800bd40:	6a3b      	ldr	r3, [r7, #32]
 800bd42:	4413      	add	r3, r2
 800bd44:	623b      	str	r3, [r7, #32]
                uint8_t crc = crc8_compute(&cfg->crc_cfg, payload, payload_idx);
 800bd46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd48:	330c      	adds	r3, #12
 800bd4a:	6a3a      	ldr	r2, [r7, #32]
 800bd4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bd4e:	4618      	mov	r0, r3
 800bd50:	f000 f937 	bl	800bfc2 <crc8_compute>
 800bd54:	4603      	mov	r3, r0
 800bd56:	77fb      	strb	r3, [r7, #31]
                if (crc != b) {
 800bd58:	7ffa      	ldrb	r2, [r7, #31]
 800bd5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd5e:	429a      	cmp	r2, r3
 800bd60:	d003      	beq.n	800bd6a <rosFmt_feed_bytes+0x232>
                    impl->state = ST_WAIT_H0;
 800bd62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd64:	2200      	movs	r2, #0
 800bd66:	711a      	strb	r2, [r3, #4]
                } else {
                    impl->state = ST_WAIT_T0;
                }
                break;
 800bd68:	e002      	b.n	800bd70 <rosFmt_feed_bytes+0x238>
                    impl->state = ST_WAIT_T0;
 800bd6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd6c:	2206      	movs	r2, #6
 800bd6e:	711a      	strb	r2, [r3, #4]
                break;
 800bd70:	bf00      	nop
 800bd72:	46d5      	mov	sp, sl
 800bd74:	e039      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>
            }

            case ST_WAIT_T0: {
                if (b == cfg->tail0) {
 800bd76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd7a:	b29a      	uxth	r2, r3
 800bd7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd7e:	889b      	ldrh	r3, [r3, #4]
 800bd80:	429a      	cmp	r2, r3
 800bd82:	d103      	bne.n	800bd8c <rosFmt_feed_bytes+0x254>
                    impl->state = ST_WAIT_T1;
 800bd84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd86:	2207      	movs	r2, #7
 800bd88:	711a      	strb	r2, [r3, #4]
                } else {
                    impl->state = ST_WAIT_H0;
                }
                break;
 800bd8a:	e02e      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>
                    impl->state = ST_WAIT_H0;
 800bd8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd8e:	2200      	movs	r2, #0
 800bd90:	711a      	strb	r2, [r3, #4]
                break;
 800bd92:	e02a      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>
            }

            case ST_WAIT_T1: {
                if (b == cfg->tail1) {
 800bd94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd98:	b29a      	uxth	r2, r3
 800bd9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd9c:	88db      	ldrh	r3, [r3, #6]
 800bd9e:	429a      	cmp	r2, r3
 800bda0:	d11c      	bne.n	800bddc <rosFmt_feed_bytes+0x2a4>
                    impl->payload_buf[0] = impl->cmd;
 800bda2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bda4:	68db      	ldr	r3, [r3, #12]
 800bda6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bda8:	7952      	ldrb	r2, [r2, #5]
 800bdaa:	701a      	strb	r2, [r3, #0]
                    impl->payload_buf[1] = impl->data_len;
 800bdac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdae:	68db      	ldr	r3, [r3, #12]
 800bdb0:	3301      	adds	r3, #1
 800bdb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bdb4:	7992      	ldrb	r2, [r2, #6]
 800bdb6:	701a      	strb	r2, [r3, #0]
                    memcpy(&impl->payload_buf[2], data, impl->data_len);
 800bdb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdba:	68db      	ldr	r3, [r3, #12]
 800bdbc:	1c98      	adds	r0, r3, #2
 800bdbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdc0:	799b      	ldrb	r3, [r3, #6]
 800bdc2:	461a      	mov	r2, r3
 800bdc4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bdc6:	f006 fb55 	bl	8012474 <memcpy>
                    impl->payload_len = 2 + impl->data_len;
 800bdca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdcc:	799b      	ldrb	r3, [r3, #6]
 800bdce:	3302      	adds	r3, #2
 800bdd0:	461a      	mov	r2, r3
 800bdd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdd4:	611a      	str	r2, [r3, #16]
                    impl->has_payload = 1;
 800bdd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdd8:	2201      	movs	r2, #1
 800bdda:	615a      	str	r2, [r3, #20]
                }
                impl->state = ST_WAIT_H0;
 800bddc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdde:	2200      	movs	r2, #0
 800bde0:	711a      	strb	r2, [r3, #4]
                break;
 800bde2:	e002      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>
                break;
 800bde4:	bf00      	nop
 800bde6:	e000      	b.n	800bdea <rosFmt_feed_bytes+0x2b2>
                break;
 800bde8:	bf00      	nop
    for (size_t i = 0; i < bytes_len; ++i) {
 800bdea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdec:	3301      	adds	r3, #1
 800bdee:	647b      	str	r3, [r7, #68]	@ 0x44
 800bdf0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	f4ff aef5 	bcc.w	800bbe4 <rosFmt_feed_bytes+0xac>
            }
        }
    }

    return AGV_OK;
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	46b5      	mov	sp, r6
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	374c      	adds	r7, #76	@ 0x4c
 800be02:	46bd      	mov	sp, r7
 800be04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be08 <rosFmt_pop_payload>:

static int rosFmt_pop_payload(AgvCommFormatIface* iface, uint8_t* payload_out,
                              size_t* payload_len) {
 800be08:	b580      	push	{r7, lr}
 800be0a:	b086      	sub	sp, #24
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	60f8      	str	r0, [r7, #12]
 800be10:	60b9      	str	r1, [r7, #8]
 800be12:	607a      	str	r2, [r7, #4]
    if (!iface || !payload_out || !payload_len) return AGV_ERR_INVALID_ARG;
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d005      	beq.n	800be26 <rosFmt_pop_payload+0x1e>
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d002      	beq.n	800be26 <rosFmt_pop_payload+0x1e>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d102      	bne.n	800be2c <rosFmt_pop_payload+0x24>
 800be26:	f04f 33ff 	mov.w	r3, #4294967295
 800be2a:	e028      	b.n	800be7e <rosFmt_pop_payload+0x76>
    RosFmtImpl* impl = (RosFmtImpl*)iface->impl;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	691b      	ldr	r3, [r3, #16]
 800be30:	617b      	str	r3, [r7, #20]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d102      	bne.n	800be3e <rosFmt_pop_payload+0x36>
 800be38:	f06f 0301 	mvn.w	r3, #1
 800be3c:	e01f      	b.n	800be7e <rosFmt_pop_payload+0x76>

    if (!impl->has_payload) return AGV_ERR_COMM_FMT_NO_COMPLETE_FRAME;
 800be3e:	697b      	ldr	r3, [r7, #20]
 800be40:	695b      	ldr	r3, [r3, #20]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d102      	bne.n	800be4c <rosFmt_pop_payload+0x44>
 800be46:	f06f 0318 	mvn.w	r3, #24
 800be4a:	e018      	b.n	800be7e <rosFmt_pop_payload+0x76>

    if (*payload_len < impl->payload_len) {
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	691b      	ldr	r3, [r3, #16]
 800be54:	429a      	cmp	r2, r3
 800be56:	d202      	bcs.n	800be5e <rosFmt_pop_payload+0x56>
        return AGV_ERR_OUTPUT_OVERFLOW;  // buffer 
 800be58:	f06f 0303 	mvn.w	r3, #3
 800be5c:	e00f      	b.n	800be7e <rosFmt_pop_payload+0x76>
    }

    memcpy(payload_out, impl->payload_buf, impl->payload_len);
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	68d9      	ldr	r1, [r3, #12]
 800be62:	697b      	ldr	r3, [r7, #20]
 800be64:	691b      	ldr	r3, [r3, #16]
 800be66:	461a      	mov	r2, r3
 800be68:	68b8      	ldr	r0, [r7, #8]
 800be6a:	f006 fb03 	bl	8012474 <memcpy>
    *payload_len = impl->payload_len;
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	691a      	ldr	r2, [r3, #16]
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	601a      	str	r2, [r3, #0]
    impl->has_payload = 0;
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	2200      	movs	r2, #0
 800be7a:	615a      	str	r2, [r3, #20]

    return AGV_OK;
 800be7c:	2300      	movs	r3, #0
}
 800be7e:	4618      	mov	r0, r3
 800be80:	3718      	adds	r7, #24
 800be82:	46bd      	mov	sp, r7
 800be84:	bd80      	pop	{r7, pc}

0800be86 <rosFmt_make_frame>:

static int rosFmt_make_frame(AgvCommFormatIface* iface, const uint8_t* payload,
                             size_t payload_len, uint8_t* frame_out,
                             size_t* frame_len) {
 800be86:	b580      	push	{r7, lr}
 800be88:	b08a      	sub	sp, #40	@ 0x28
 800be8a:	af00      	add	r7, sp, #0
 800be8c:	60f8      	str	r0, [r7, #12]
 800be8e:	60b9      	str	r1, [r7, #8]
 800be90:	607a      	str	r2, [r7, #4]
 800be92:	603b      	str	r3, [r7, #0]
    if (!iface || !payload || payload_len == 0 || !frame_out || !frame_len)
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d00b      	beq.n	800beb2 <rosFmt_make_frame+0x2c>
 800be9a:	68bb      	ldr	r3, [r7, #8]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d008      	beq.n	800beb2 <rosFmt_make_frame+0x2c>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d005      	beq.n	800beb2 <rosFmt_make_frame+0x2c>
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d002      	beq.n	800beb2 <rosFmt_make_frame+0x2c>
 800beac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d102      	bne.n	800beb8 <rosFmt_make_frame+0x32>
        return AGV_ERR_INVALID_ARG;
 800beb2:	f04f 33ff 	mov.w	r3, #4294967295
 800beb6:	e080      	b.n	800bfba <rosFmt_make_frame+0x134>

    RosFmtImpl* impl = (RosFmtImpl*)iface->impl;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	691b      	ldr	r3, [r3, #16]
 800bebc:	627b      	str	r3, [r7, #36]	@ 0x24
    if (!impl) return AGV_ERR_NO_MEMORY;
 800bebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d102      	bne.n	800beca <rosFmt_make_frame+0x44>
 800bec4:	f06f 0301 	mvn.w	r3, #1
 800bec8:	e077      	b.n	800bfba <rosFmt_make_frame+0x134>

    const AgvCommFmtRosCfg* cfg = impl->cfg;
 800beca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	623b      	str	r3, [r7, #32]
    if (!cfg) return AGV_ERR_NO_MEMORY;
 800bed0:	6a3b      	ldr	r3, [r7, #32]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d102      	bne.n	800bedc <rosFmt_make_frame+0x56>
 800bed6:	f06f 0301 	mvn.w	r3, #1
 800beda:	e06e      	b.n	800bfba <rosFmt_make_frame+0x134>

    uint8_t cmd = payload[0];
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	781b      	ldrb	r3, [r3, #0]
 800bee0:	77fb      	strb	r3, [r7, #31]
    uint8_t data_len = payload[1];
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	3301      	adds	r3, #1
 800bee6:	781b      	ldrb	r3, [r3, #0]
 800bee8:	77bb      	strb	r3, [r7, #30]
    if ((size_t)(2 + data_len) != payload_len) return AGV_ERR_INVALID_ARG;
 800beea:	7fbb      	ldrb	r3, [r7, #30]
 800beec:	1c9a      	adds	r2, r3, #2
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	429a      	cmp	r2, r3
 800bef2:	d002      	beq.n	800befa <rosFmt_make_frame+0x74>
 800bef4:	f04f 33ff 	mov.w	r3, #4294967295
 800bef8:	e05f      	b.n	800bfba <rosFmt_make_frame+0x134>

    size_t need =
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	3305      	adds	r3, #5
 800befe:	61bb      	str	r3, [r7, #24]
        2 + payload_len + 1 + 2;  // header2 + payload(data_len) + crc + tail2
    if (*frame_len < need) return AGV_ERR_OUTPUT_OVERFLOW;
 800bf00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	69ba      	ldr	r2, [r7, #24]
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d902      	bls.n	800bf10 <rosFmt_make_frame+0x8a>
 800bf0a:	f06f 0303 	mvn.w	r3, #3
 800bf0e:	e054      	b.n	800bfba <rosFmt_make_frame+0x134>

    size_t idx = 0;
 800bf10:	2300      	movs	r3, #0
 800bf12:	617b      	str	r3, [r7, #20]
    frame_out[idx++] = cfg->header0;
 800bf14:	6a3b      	ldr	r3, [r7, #32]
 800bf16:	8819      	ldrh	r1, [r3, #0]
 800bf18:	697b      	ldr	r3, [r7, #20]
 800bf1a:	1c5a      	adds	r2, r3, #1
 800bf1c:	617a      	str	r2, [r7, #20]
 800bf1e:	683a      	ldr	r2, [r7, #0]
 800bf20:	4413      	add	r3, r2
 800bf22:	b2ca      	uxtb	r2, r1
 800bf24:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = cfg->header1;
 800bf26:	6a3b      	ldr	r3, [r7, #32]
 800bf28:	8859      	ldrh	r1, [r3, #2]
 800bf2a:	697b      	ldr	r3, [r7, #20]
 800bf2c:	1c5a      	adds	r2, r3, #1
 800bf2e:	617a      	str	r2, [r7, #20]
 800bf30:	683a      	ldr	r2, [r7, #0]
 800bf32:	4413      	add	r3, r2
 800bf34:	b2ca      	uxtb	r2, r1
 800bf36:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = cmd;
 800bf38:	697b      	ldr	r3, [r7, #20]
 800bf3a:	1c5a      	adds	r2, r3, #1
 800bf3c:	617a      	str	r2, [r7, #20]
 800bf3e:	683a      	ldr	r2, [r7, #0]
 800bf40:	4413      	add	r3, r2
 800bf42:	7ffa      	ldrb	r2, [r7, #31]
 800bf44:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = data_len;
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	1c5a      	adds	r2, r3, #1
 800bf4a:	617a      	str	r2, [r7, #20]
 800bf4c:	683a      	ldr	r2, [r7, #0]
 800bf4e:	4413      	add	r3, r2
 800bf50:	7fba      	ldrb	r2, [r7, #30]
 800bf52:	701a      	strb	r2, [r3, #0]
    memcpy(&frame_out[idx], &payload[2], data_len);
 800bf54:	683a      	ldr	r2, [r7, #0]
 800bf56:	697b      	ldr	r3, [r7, #20]
 800bf58:	18d0      	adds	r0, r2, r3
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	3302      	adds	r3, #2
 800bf5e:	7fba      	ldrb	r2, [r7, #30]
 800bf60:	4619      	mov	r1, r3
 800bf62:	f006 fa87 	bl	8012474 <memcpy>
    idx += data_len;
 800bf66:	7fbb      	ldrb	r3, [r7, #30]
 800bf68:	697a      	ldr	r2, [r7, #20]
 800bf6a:	4413      	add	r3, r2
 800bf6c:	617b      	str	r3, [r7, #20]

    uint8_t crc = crc8_compute(&cfg->crc_cfg, frame_out,
 800bf6e:	6a3b      	ldr	r3, [r7, #32]
 800bf70:	330c      	adds	r3, #12
 800bf72:	697a      	ldr	r2, [r7, #20]
 800bf74:	6839      	ldr	r1, [r7, #0]
 800bf76:	4618      	mov	r0, r3
 800bf78:	f000 f823 	bl	800bfc2 <crc8_compute>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	74fb      	strb	r3, [r7, #19]
                               idx);  // [header0, header1, cmd, size, data...]
    frame_out[idx++] = crc;
 800bf80:	697b      	ldr	r3, [r7, #20]
 800bf82:	1c5a      	adds	r2, r3, #1
 800bf84:	617a      	str	r2, [r7, #20]
 800bf86:	683a      	ldr	r2, [r7, #0]
 800bf88:	4413      	add	r3, r2
 800bf8a:	7cfa      	ldrb	r2, [r7, #19]
 800bf8c:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = cfg->tail0;
 800bf8e:	6a3b      	ldr	r3, [r7, #32]
 800bf90:	8899      	ldrh	r1, [r3, #4]
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	1c5a      	adds	r2, r3, #1
 800bf96:	617a      	str	r2, [r7, #20]
 800bf98:	683a      	ldr	r2, [r7, #0]
 800bf9a:	4413      	add	r3, r2
 800bf9c:	b2ca      	uxtb	r2, r1
 800bf9e:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = cfg->tail1;
 800bfa0:	6a3b      	ldr	r3, [r7, #32]
 800bfa2:	88d9      	ldrh	r1, [r3, #6]
 800bfa4:	697b      	ldr	r3, [r7, #20]
 800bfa6:	1c5a      	adds	r2, r3, #1
 800bfa8:	617a      	str	r2, [r7, #20]
 800bfaa:	683a      	ldr	r2, [r7, #0]
 800bfac:	4413      	add	r3, r2
 800bfae:	b2ca      	uxtb	r2, r1
 800bfb0:	701a      	strb	r2, [r3, #0]

    *frame_len = idx;
 800bfb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfb4:	697a      	ldr	r2, [r7, #20]
 800bfb6:	601a      	str	r2, [r3, #0]
    return 0;
 800bfb8:	2300      	movs	r3, #0
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3728      	adds	r7, #40	@ 0x28
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}

0800bfc2 <crc8_compute>:

static uint8_t crc8_compute(const CrcCfg* cfg, const uint8_t* data,
                            size_t data_len) {
 800bfc2:	b480      	push	{r7}
 800bfc4:	b089      	sub	sp, #36	@ 0x24
 800bfc6:	af00      	add	r7, sp, #0
 800bfc8:	60f8      	str	r0, [r7, #12]
 800bfca:	60b9      	str	r1, [r7, #8]
 800bfcc:	607a      	str	r2, [r7, #4]
    uint8_t crc = cfg->crc_init;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	885b      	ldrh	r3, [r3, #2]
 800bfd2:	77fb      	strb	r3, [r7, #31]
    const uint8_t poly = cfg->crc_poly;  // 
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	881b      	ldrh	r3, [r3, #0]
 800bfd8:	74fb      	strb	r3, [r7, #19]
    for (size_t i = 0; i < data_len; ++i) {
 800bfda:	2300      	movs	r3, #0
 800bfdc:	61bb      	str	r3, [r7, #24]
 800bfde:	e023      	b.n	800c028 <crc8_compute+0x66>
        crc ^= data[i];
 800bfe0:	68ba      	ldr	r2, [r7, #8]
 800bfe2:	69bb      	ldr	r3, [r7, #24]
 800bfe4:	4413      	add	r3, r2
 800bfe6:	781a      	ldrb	r2, [r3, #0]
 800bfe8:	7ffb      	ldrb	r3, [r7, #31]
 800bfea:	4053      	eors	r3, r2
 800bfec:	77fb      	strb	r3, [r7, #31]
        for (int b = 0; b < 8; ++b) {
 800bfee:	2300      	movs	r3, #0
 800bff0:	617b      	str	r3, [r7, #20]
 800bff2:	e013      	b.n	800c01c <crc8_compute+0x5a>
            if (crc & 0x80)
 800bff4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	da09      	bge.n	800c010 <crc8_compute+0x4e>
                crc = (crc << 1) ^ poly;
 800bffc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c000:	005b      	lsls	r3, r3, #1
 800c002:	b25a      	sxtb	r2, r3
 800c004:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c008:	4053      	eors	r3, r2
 800c00a:	b25b      	sxtb	r3, r3
 800c00c:	77fb      	strb	r3, [r7, #31]
 800c00e:	e002      	b.n	800c016 <crc8_compute+0x54>
            else
                crc <<= 1;
 800c010:	7ffb      	ldrb	r3, [r7, #31]
 800c012:	005b      	lsls	r3, r3, #1
 800c014:	77fb      	strb	r3, [r7, #31]
        for (int b = 0; b < 8; ++b) {
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	3301      	adds	r3, #1
 800c01a:	617b      	str	r3, [r7, #20]
 800c01c:	697b      	ldr	r3, [r7, #20]
 800c01e:	2b07      	cmp	r3, #7
 800c020:	dde8      	ble.n	800bff4 <crc8_compute+0x32>
    for (size_t i = 0; i < data_len; ++i) {
 800c022:	69bb      	ldr	r3, [r7, #24]
 800c024:	3301      	adds	r3, #1
 800c026:	61bb      	str	r3, [r7, #24]
 800c028:	69ba      	ldr	r2, [r7, #24]
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	429a      	cmp	r2, r3
 800c02e:	d3d7      	bcc.n	800bfe0 <crc8_compute+0x1e>
        }
    }
    return crc;
 800c030:	7ffb      	ldrb	r3, [r7, #31]
 800c032:	4618      	mov	r0, r3
 800c034:	3724      	adds	r7, #36	@ 0x24
 800c036:	46bd      	mov	sp, r7
 800c038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03c:	4770      	bx	lr
	...

0800c040 <UartIsr_Register>:
} LinkRegistryItem;

static LinkRegistryItem s_link_reg[TTL_MAX_LINKS] = {0};

int UartIsr_Register(UART_HandleTypeDef* huart, UartIdleHandler handler,
                     void* ctx) {
 800c040:	b480      	push	{r7}
 800c042:	b087      	sub	sp, #28
 800c044:	af00      	add	r7, sp, #0
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	607a      	str	r2, [r7, #4]
    if (!huart || !handler) return -1;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d002      	beq.n	800c058 <UartIsr_Register+0x18>
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d102      	bne.n	800c05e <UartIsr_Register+0x1e>
 800c058:	f04f 33ff 	mov.w	r3, #4294967295
 800c05c:	e033      	b.n	800c0c6 <UartIsr_Register+0x86>
    for (int i = 0; i < TTL_MAX_LINKS; ++i) {
 800c05e:	2300      	movs	r3, #0
 800c060:	617b      	str	r3, [r7, #20]
 800c062:	e02b      	b.n	800c0bc <UartIsr_Register+0x7c>
        if (s_link_reg[i].huart == NULL) {
 800c064:	491b      	ldr	r1, [pc, #108]	@ (800c0d4 <UartIsr_Register+0x94>)
 800c066:	697a      	ldr	r2, [r7, #20]
 800c068:	4613      	mov	r3, r2
 800c06a:	005b      	lsls	r3, r3, #1
 800c06c:	4413      	add	r3, r2
 800c06e:	009b      	lsls	r3, r3, #2
 800c070:	440b      	add	r3, r1
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d11e      	bne.n	800c0b6 <UartIsr_Register+0x76>
            s_link_reg[i].huart = huart;
 800c078:	4916      	ldr	r1, [pc, #88]	@ (800c0d4 <UartIsr_Register+0x94>)
 800c07a:	697a      	ldr	r2, [r7, #20]
 800c07c:	4613      	mov	r3, r2
 800c07e:	005b      	lsls	r3, r3, #1
 800c080:	4413      	add	r3, r2
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	440b      	add	r3, r1
 800c086:	68fa      	ldr	r2, [r7, #12]
 800c088:	601a      	str	r2, [r3, #0]
            s_link_reg[i].handler = handler;
 800c08a:	4912      	ldr	r1, [pc, #72]	@ (800c0d4 <UartIsr_Register+0x94>)
 800c08c:	697a      	ldr	r2, [r7, #20]
 800c08e:	4613      	mov	r3, r2
 800c090:	005b      	lsls	r3, r3, #1
 800c092:	4413      	add	r3, r2
 800c094:	009b      	lsls	r3, r3, #2
 800c096:	440b      	add	r3, r1
 800c098:	3304      	adds	r3, #4
 800c09a:	68ba      	ldr	r2, [r7, #8]
 800c09c:	601a      	str	r2, [r3, #0]
            s_link_reg[i].ctx = ctx;
 800c09e:	490d      	ldr	r1, [pc, #52]	@ (800c0d4 <UartIsr_Register+0x94>)
 800c0a0:	697a      	ldr	r2, [r7, #20]
 800c0a2:	4613      	mov	r3, r2
 800c0a4:	005b      	lsls	r3, r3, #1
 800c0a6:	4413      	add	r3, r2
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	440b      	add	r3, r1
 800c0ac:	3308      	adds	r3, #8
 800c0ae:	687a      	ldr	r2, [r7, #4]
 800c0b0:	601a      	str	r2, [r3, #0]
            return 0;
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	e007      	b.n	800c0c6 <UartIsr_Register+0x86>
    for (int i = 0; i < TTL_MAX_LINKS; ++i) {
 800c0b6:	697b      	ldr	r3, [r7, #20]
 800c0b8:	3301      	adds	r3, #1
 800c0ba:	617b      	str	r3, [r7, #20]
 800c0bc:	697b      	ldr	r3, [r7, #20]
 800c0be:	2b03      	cmp	r3, #3
 800c0c0:	ddd0      	ble.n	800c064 <UartIsr_Register+0x24>
        }
    }
    return -2;  // 
 800c0c2:	f06f 0301 	mvn.w	r3, #1
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	371c      	adds	r7, #28
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d0:	4770      	bx	lr
 800c0d2:	bf00      	nop
 800c0d4:	200004d8 	.word	0x200004d8

0800c0d8 <HAL_UARTEx_RxEventCallback>:
        }
    }
    return -3;  // 
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart, uint16_t Size) {
 800c0d8:	b590      	push	{r4, r7, lr}
 800c0da:	b085      	sub	sp, #20
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
 800c0e0:	460b      	mov	r3, r1
 800c0e2:	807b      	strh	r3, [r7, #2]
    for (int i = 0; i < TTL_MAX_LINKS; ++i) {
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	60fb      	str	r3, [r7, #12]
 800c0e8:	e03a      	b.n	800c160 <HAL_UARTEx_RxEventCallback+0x88>
        if (s_link_reg[i].huart &&
 800c0ea:	4921      	ldr	r1, [pc, #132]	@ (800c170 <HAL_UARTEx_RxEventCallback+0x98>)
 800c0ec:	68fa      	ldr	r2, [r7, #12]
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	005b      	lsls	r3, r3, #1
 800c0f2:	4413      	add	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	440b      	add	r3, r1
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d02d      	beq.n	800c15a <HAL_UARTEx_RxEventCallback+0x82>
            s_link_reg[i].huart->Instance == huart->Instance &&
 800c0fe:	491c      	ldr	r1, [pc, #112]	@ (800c170 <HAL_UARTEx_RxEventCallback+0x98>)
 800c100:	68fa      	ldr	r2, [r7, #12]
 800c102:	4613      	mov	r3, r2
 800c104:	005b      	lsls	r3, r3, #1
 800c106:	4413      	add	r3, r2
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	440b      	add	r3, r1
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	681a      	ldr	r2, [r3, #0]
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	681b      	ldr	r3, [r3, #0]
        if (s_link_reg[i].huart &&
 800c114:	429a      	cmp	r2, r3
 800c116:	d120      	bne.n	800c15a <HAL_UARTEx_RxEventCallback+0x82>
            s_link_reg[i].handler) {
 800c118:	4915      	ldr	r1, [pc, #84]	@ (800c170 <HAL_UARTEx_RxEventCallback+0x98>)
 800c11a:	68fa      	ldr	r2, [r7, #12]
 800c11c:	4613      	mov	r3, r2
 800c11e:	005b      	lsls	r3, r3, #1
 800c120:	4413      	add	r3, r2
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	440b      	add	r3, r1
 800c126:	3304      	adds	r3, #4
 800c128:	681b      	ldr	r3, [r3, #0]
            s_link_reg[i].huart->Instance == huart->Instance &&
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d015      	beq.n	800c15a <HAL_UARTEx_RxEventCallback+0x82>
            s_link_reg[i].handler(s_link_reg[i].ctx, huart, Size);
 800c12e:	4910      	ldr	r1, [pc, #64]	@ (800c170 <HAL_UARTEx_RxEventCallback+0x98>)
 800c130:	68fa      	ldr	r2, [r7, #12]
 800c132:	4613      	mov	r3, r2
 800c134:	005b      	lsls	r3, r3, #1
 800c136:	4413      	add	r3, r2
 800c138:	009b      	lsls	r3, r3, #2
 800c13a:	440b      	add	r3, r1
 800c13c:	3304      	adds	r3, #4
 800c13e:	681c      	ldr	r4, [r3, #0]
 800c140:	490b      	ldr	r1, [pc, #44]	@ (800c170 <HAL_UARTEx_RxEventCallback+0x98>)
 800c142:	68fa      	ldr	r2, [r7, #12]
 800c144:	4613      	mov	r3, r2
 800c146:	005b      	lsls	r3, r3, #1
 800c148:	4413      	add	r3, r2
 800c14a:	009b      	lsls	r3, r3, #2
 800c14c:	440b      	add	r3, r1
 800c14e:	3308      	adds	r3, #8
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	887a      	ldrh	r2, [r7, #2]
 800c154:	6879      	ldr	r1, [r7, #4]
 800c156:	4618      	mov	r0, r3
 800c158:	47a0      	blx	r4
    for (int i = 0; i < TTL_MAX_LINKS; ++i) {
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	3301      	adds	r3, #1
 800c15e:	60fb      	str	r3, [r7, #12]
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	2b03      	cmp	r3, #3
 800c164:	ddc1      	ble.n	800c0ea <HAL_UARTEx_RxEventCallback+0x12>
        }
    }
}
 800c166:	bf00      	nop
 800c168:	bf00      	nop
 800c16a:	3714      	adds	r7, #20
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd90      	pop	{r4, r7, pc}
 800c170:	200004d8 	.word	0x200004d8

0800c174 <Link_uart_ttl_create>:
/**
 * Private definitions
 */

int Link_uart_ttl_create(AgvCommLinkIface* out,
                         const AgvCommLnkUartTtlCfg* cfg) {
 800c174:	b580      	push	{r7, lr}
 800c176:	b084      	sub	sp, #16
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
 800c17c:	6039      	str	r1, [r7, #0]
    if (!out || !cfg || !cfg->huart) return AGV_ERR_INVALID_ARG;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d006      	beq.n	800c192 <Link_uart_ttl_create+0x1e>
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d003      	beq.n	800c192 <Link_uart_ttl_create+0x1e>
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d102      	bne.n	800c198 <Link_uart_ttl_create+0x24>
 800c192:	f04f 33ff 	mov.w	r3, #4294967295
 800c196:	e08d      	b.n	800c2b4 <Link_uart_ttl_create+0x140>

    UartTtlImpl* impl = (UartTtlImpl*)malloc(sizeof(UartTtlImpl));
 800c198:	2018      	movs	r0, #24
 800c19a:	f004 fe77 	bl	8010e8c <malloc>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d102      	bne.n	800c1ae <Link_uart_ttl_create+0x3a>
 800c1a8:	f06f 0301 	mvn.w	r3, #1
 800c1ac:	e082      	b.n	800c2b4 <Link_uart_ttl_create+0x140>

    impl->cfg = cfg;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	683a      	ldr	r2, [r7, #0]
 800c1b2:	601a      	str	r2, [r3, #0]
    impl->rx_buf = (uint8_t*)malloc(cfg->max_data_len * sizeof(uint8_t));
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	689b      	ldr	r3, [r3, #8]
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	f004 fe67 	bl	8010e8c <malloc>
 800c1be:	4603      	mov	r3, r0
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	605a      	str	r2, [r3, #4]
    if (!impl->rx_buf) {
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	685b      	ldr	r3, [r3, #4]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d105      	bne.n	800c1da <Link_uart_ttl_create+0x66>
        free(impl);
 800c1ce:	68f8      	ldr	r0, [r7, #12]
 800c1d0:	f004 fe64 	bl	8010e9c <free>
        return AGV_ERR_NO_MEMORY;
 800c1d4:	f06f 0301 	mvn.w	r3, #1
 800c1d8:	e06c      	b.n	800c2b4 <Link_uart_ttl_create+0x140>
    }
    impl->rx_len = 0;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	609a      	str	r2, [r3, #8]

    impl->frame_item_size = sizeof(TtlFrame) + cfg->max_data_len;
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	689b      	ldr	r3, [r3, #8]
 800c1e4:	f103 0208 	add.w	r2, r3, #8
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	611a      	str	r2, [r3, #16]
    impl->rx_data_queue = xQueueCreate(cfg->queue_len, impl->frame_item_size);
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	6918      	ldr	r0, [r3, #16]
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	691b      	ldr	r3, [r3, #16]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	4619      	mov	r1, r3
 800c1f8:	f001 fcd3 	bl	800dba2 <xQueueGenericCreate>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	60da      	str	r2, [r3, #12]
    if (!impl->rx_data_queue) {
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	68db      	ldr	r3, [r3, #12]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d10a      	bne.n	800c220 <Link_uart_ttl_create+0xac>
        free(impl->rx_buf);
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	4618      	mov	r0, r3
 800c210:	f004 fe44 	bl	8010e9c <free>
        free(impl);
 800c214:	68f8      	ldr	r0, [r7, #12]
 800c216:	f004 fe41 	bl	8010e9c <free>
        return AGV_ERR_NO_MEMORY;
 800c21a:	f06f 0301 	mvn.w	r3, #1
 800c21e:	e049      	b.n	800c2b4 <Link_uart_ttl_create+0x140>
    }
    impl->num_dropped_data = 0;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	2200      	movs	r2, #0
 800c224:	615a      	str	r2, [r3, #20]

    out->impl = impl;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	68fa      	ldr	r2, [r7, #12]
 800c22a:	611a      	str	r2, [r3, #16]
    out->send_bytes = send_bytes_ttl;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	4a23      	ldr	r2, [pc, #140]	@ (800c2bc <Link_uart_ttl_create+0x148>)
 800c230:	601a      	str	r2, [r3, #0]
    out->recv_bytes = recv_bytes_ttl;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	4a22      	ldr	r2, [pc, #136]	@ (800c2c0 <Link_uart_ttl_create+0x14c>)
 800c236:	605a      	str	r2, [r3, #4]
    out->read_buf = pop_rx_queue_ttl;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	4a22      	ldr	r2, [pc, #136]	@ (800c2c4 <Link_uart_ttl_create+0x150>)
 800c23c:	609a      	str	r2, [r3, #8]
    out->destroy = destroy_ttl;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	4a21      	ldr	r2, [pc, #132]	@ (800c2c8 <Link_uart_ttl_create+0x154>)
 800c242:	60da      	str	r2, [r3, #12]

    if (HAL_UARTEx_ReceiveToIdle_DMA(cfg->huart, impl->rx_buf,
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	6818      	ldr	r0, [r3, #0]
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	6859      	ldr	r1, [r3, #4]
                                     cfg->max_data_len) != HAL_OK) {
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	689b      	ldr	r3, [r3, #8]
    if (HAL_UARTEx_ReceiveToIdle_DMA(cfg->huart, impl->rx_buf,
 800c250:	b29b      	uxth	r3, r3
 800c252:	461a      	mov	r2, r3
 800c254:	f7fa fee3 	bl	800701e <HAL_UARTEx_ReceiveToIdle_DMA>
 800c258:	4603      	mov	r3, r0
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d00f      	beq.n	800c27e <Link_uart_ttl_create+0x10a>
        vQueueDelete(impl->rx_data_queue);
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	68db      	ldr	r3, [r3, #12]
 800c262:	4618      	mov	r0, r3
 800c264:	f002 f966 	bl	800e534 <vQueueDelete>
        free(impl->rx_buf);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	4618      	mov	r0, r3
 800c26e:	f004 fe15 	bl	8010e9c <free>
        free(impl);
 800c272:	68f8      	ldr	r0, [r7, #12]
 800c274:	f004 fe12 	bl	8010e9c <free>
        return AGV_ERR_COMM_LINK_HAL;
 800c278:	f06f 0309 	mvn.w	r3, #9
 800c27c:	e01a      	b.n	800c2b4 <Link_uart_ttl_create+0x140>
    }
    if (UartIsr_Register(cfg->huart, ttl_idle_handler, out) != 0) {
 800c27e:	683b      	ldr	r3, [r7, #0]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	687a      	ldr	r2, [r7, #4]
 800c284:	4911      	ldr	r1, [pc, #68]	@ (800c2cc <Link_uart_ttl_create+0x158>)
 800c286:	4618      	mov	r0, r3
 800c288:	f7ff feda 	bl	800c040 <UartIsr_Register>
 800c28c:	4603      	mov	r3, r0
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d00f      	beq.n	800c2b2 <Link_uart_ttl_create+0x13e>
        vQueueDelete(impl->rx_data_queue);
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	68db      	ldr	r3, [r3, #12]
 800c296:	4618      	mov	r0, r3
 800c298:	f002 f94c 	bl	800e534 <vQueueDelete>
        free(impl->rx_buf);
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f004 fdfb 	bl	8010e9c <free>
        free(impl);
 800c2a6:	68f8      	ldr	r0, [r7, #12]
 800c2a8:	f004 fdf8 	bl	8010e9c <free>
        return AGV_ERR_COMM_LINK_HAL;
 800c2ac:	f06f 0309 	mvn.w	r3, #9
 800c2b0:	e000      	b.n	800c2b4 <Link_uart_ttl_create+0x140>
    }

    return AGV_OK;
 800c2b2:	2300      	movs	r3, #0
}
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	3710      	adds	r7, #16
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd80      	pop	{r7, pc}
 800c2bc:	0800c353 	.word	0x0800c353
 800c2c0:	0800c3ed 	.word	0x0800c3ed
 800c2c4:	0800c451 	.word	0x0800c451
 800c2c8:	0800c2d1 	.word	0x0800c2d1
 800c2cc:	0800c54f 	.word	0x0800c54f

0800c2d0 <destroy_ttl>:

static int destroy_ttl(AgvCommLinkIface* iface) {
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b084      	sub	sp, #16
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
    if (!iface) return AGV_OK;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d101      	bne.n	800c2e2 <destroy_ttl+0x12>
 800c2de:	2300      	movs	r3, #0
 800c2e0:	e033      	b.n	800c34a <destroy_ttl+0x7a>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	691b      	ldr	r3, [r3, #16]
 800c2e6:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d01d      	beq.n	800c32a <destroy_ttl+0x5a>
        if (impl->rx_buf) {
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	685b      	ldr	r3, [r3, #4]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d007      	beq.n	800c306 <destroy_ttl+0x36>
            free(impl->rx_buf);
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	685b      	ldr	r3, [r3, #4]
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f004 fdce 	bl	8010e9c <free>
            impl->rx_buf = NULL;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	2200      	movs	r2, #0
 800c304:	605a      	str	r2, [r3, #4]
        }
        if (impl->rx_data_queue != NULL) {
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	68db      	ldr	r3, [r3, #12]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d007      	beq.n	800c31e <destroy_ttl+0x4e>
            vQueueDelete(impl->rx_data_queue);
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	68db      	ldr	r3, [r3, #12]
 800c312:	4618      	mov	r0, r3
 800c314:	f002 f90e 	bl	800e534 <vQueueDelete>
            impl->rx_data_queue = NULL;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	2200      	movs	r2, #0
 800c31c:	60da      	str	r2, [r3, #12]
        }
        impl->cfg = NULL;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	2200      	movs	r2, #0
 800c322:	601a      	str	r2, [r3, #0]
        free(impl);
 800c324:	68f8      	ldr	r0, [r7, #12]
 800c326:	f004 fdb9 	bl	8010e9c <free>
    }

    iface->impl = NULL;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2200      	movs	r2, #0
 800c32e:	611a      	str	r2, [r3, #16]
    iface->send_bytes = NULL;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2200      	movs	r2, #0
 800c334:	601a      	str	r2, [r3, #0]
    iface->recv_bytes = NULL;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2200      	movs	r2, #0
 800c33a:	605a      	str	r2, [r3, #4]
    iface->read_buf = NULL;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2200      	movs	r2, #0
 800c340:	609a      	str	r2, [r3, #8]
    iface->destroy = NULL;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2200      	movs	r2, #0
 800c346:	60da      	str	r2, [r3, #12]
    return AGV_OK;
 800c348:	2300      	movs	r3, #0
}
 800c34a:	4618      	mov	r0, r3
 800c34c:	3710      	adds	r7, #16
 800c34e:	46bd      	mov	sp, r7
 800c350:	bd80      	pop	{r7, pc}

0800c352 <send_bytes_ttl>:

static int send_bytes_ttl(AgvCommLinkIface* iface, const uint8_t* data_in,
                          size_t data_len) {
 800c352:	b580      	push	{r7, lr}
 800c354:	b088      	sub	sp, #32
 800c356:	af00      	add	r7, sp, #0
 800c358:	60f8      	str	r0, [r7, #12]
 800c35a:	60b9      	str	r1, [r7, #8]
 800c35c:	607a      	str	r2, [r7, #4]
    if (!iface || !iface->impl || !data_in || data_len == 0)
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d009      	beq.n	800c378 <send_bytes_ttl+0x26>
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	691b      	ldr	r3, [r3, #16]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d005      	beq.n	800c378 <send_bytes_ttl+0x26>
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d002      	beq.n	800c378 <send_bytes_ttl+0x26>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d102      	bne.n	800c37e <send_bytes_ttl+0x2c>
        return AGV_ERR_INVALID_ARG;
 800c378:	f04f 33ff 	mov.w	r3, #4294967295
 800c37c:	e032      	b.n	800c3e4 <send_bytes_ttl+0x92>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	691b      	ldr	r3, [r3, #16]
 800c382:	61fb      	str	r3, [r7, #28]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800c384:	69fb      	ldr	r3, [r7, #28]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d102      	bne.n	800c390 <send_bytes_ttl+0x3e>
 800c38a:	f06f 0301 	mvn.w	r3, #1
 800c38e:	e029      	b.n	800c3e4 <send_bytes_ttl+0x92>
    const AgvCommLnkUartTtlCfg* cfg = impl->cfg;
 800c390:	69fb      	ldr	r3, [r7, #28]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	61bb      	str	r3, [r7, #24]
    if (!cfg || !cfg->huart) return AGV_ERR_NO_MEMORY;
 800c396:	69bb      	ldr	r3, [r7, #24]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d003      	beq.n	800c3a4 <send_bytes_ttl+0x52>
 800c39c:	69bb      	ldr	r3, [r7, #24]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d102      	bne.n	800c3aa <send_bytes_ttl+0x58>
 800c3a4:	f06f 0301 	mvn.w	r3, #1
 800c3a8:	e01c      	b.n	800c3e4 <send_bytes_ttl+0x92>

    UART_HandleTypeDef* huart = cfg->huart;
 800c3aa:	69bb      	ldr	r3, [r7, #24]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	617b      	str	r3, [r7, #20]
    if (huart->gState != HAL_UART_STATE_READY) {
 800c3b0:	697b      	ldr	r3, [r7, #20]
 800c3b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c3b6:	b2db      	uxtb	r3, r3
 800c3b8:	2b20      	cmp	r3, #32
 800c3ba:	d002      	beq.n	800c3c2 <send_bytes_ttl+0x70>
        HAL_UART_AbortTransmit(huart);
 800c3bc:	6978      	ldr	r0, [r7, #20]
 800c3be:	f7fa fe87 	bl	80070d0 <HAL_UART_AbortTransmit>
    }
    HAL_StatusTypeDef st = HAL_UART_Transmit(huart, data_in, (uint16_t)data_len,
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	b29a      	uxth	r2, r3
                                             cfg->operation_timeout_ms);
 800c3c6:	69bb      	ldr	r3, [r7, #24]
 800c3c8:	68db      	ldr	r3, [r3, #12]
    HAL_StatusTypeDef st = HAL_UART_Transmit(huart, data_in, (uint16_t)data_len,
 800c3ca:	68b9      	ldr	r1, [r7, #8]
 800c3cc:	6978      	ldr	r0, [r7, #20]
 800c3ce:	f7fa fd9b 	bl	8006f08 <HAL_UART_Transmit>
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	74fb      	strb	r3, [r7, #19]

    if (st != HAL_OK) return AGV_ERR_COMM_LINK_HAL;
 800c3d6:	7cfb      	ldrb	r3, [r7, #19]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d002      	beq.n	800c3e2 <send_bytes_ttl+0x90>
 800c3dc:	f06f 0309 	mvn.w	r3, #9
 800c3e0:	e000      	b.n	800c3e4 <send_bytes_ttl+0x92>

    return AGV_OK;
 800c3e2:	2300      	movs	r3, #0
}
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	3720      	adds	r7, #32
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bd80      	pop	{r7, pc}

0800c3ec <recv_bytes_ttl>:

static int recv_bytes_ttl(AgvCommLinkIface* iface, uint8_t* data_out,
                          size_t data_len) {
 800c3ec:	b480      	push	{r7}
 800c3ee:	b089      	sub	sp, #36	@ 0x24
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	60f8      	str	r0, [r7, #12]
 800c3f4:	60b9      	str	r1, [r7, #8]
 800c3f6:	607a      	str	r2, [r7, #4]
    if (!iface || !data_out || data_len == 0) return AGV_ERR_INVALID_ARG;
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d005      	beq.n	800c40a <recv_bytes_ttl+0x1e>
 800c3fe:	68bb      	ldr	r3, [r7, #8]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d002      	beq.n	800c40a <recv_bytes_ttl+0x1e>
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d102      	bne.n	800c410 <recv_bytes_ttl+0x24>
 800c40a:	f04f 33ff 	mov.w	r3, #4294967295
 800c40e:	e019      	b.n	800c444 <recv_bytes_ttl+0x58>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	691b      	ldr	r3, [r3, #16]
 800c414:	61fb      	str	r3, [r7, #28]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800c416:	69fb      	ldr	r3, [r7, #28]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d102      	bne.n	800c422 <recv_bytes_ttl+0x36>
 800c41c:	f06f 0301 	mvn.w	r3, #1
 800c420:	e010      	b.n	800c444 <recv_bytes_ttl+0x58>
    const AgvCommLnkUartTtlCfg* cfg = impl->cfg;
 800c422:	69fb      	ldr	r3, [r7, #28]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	61bb      	str	r3, [r7, #24]
    if (!cfg || !cfg->huart) return AGV_ERR_NO_MEMORY;
 800c428:	69bb      	ldr	r3, [r7, #24]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d003      	beq.n	800c436 <recv_bytes_ttl+0x4a>
 800c42e:	69bb      	ldr	r3, [r7, #24]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d102      	bne.n	800c43c <recv_bytes_ttl+0x50>
 800c436:	f06f 0301 	mvn.w	r3, #1
 800c43a:	e003      	b.n	800c444 <recv_bytes_ttl+0x58>

    UART_HandleTypeDef* huart = cfg->huart;
 800c43c:	69bb      	ldr	r3, [r7, #24]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	617b      	str	r3, [r7, #20]
    // HAL_StatusTypeDef st = HAL_UART_Receive(
    //     huart, data_out, (uint16_t)(data_len), cfg->operation_timeout_ms);

    // if (st != HAL_OK) return AGV_ERR_COMM_LINK_HAL;

    return AGV_OK;
 800c442:	2300      	movs	r3, #0
}
 800c444:	4618      	mov	r0, r3
 800c446:	3724      	adds	r7, #36	@ 0x24
 800c448:	46bd      	mov	sp, r7
 800c44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44e:	4770      	bx	lr

0800c450 <pop_rx_queue_ttl>:

static int pop_rx_queue_ttl(AgvCommLinkIface* iface, uint8_t* buf_out,
                            size_t* buf_len, uint32_t* timestamp_out) {
 800c450:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c454:	b089      	sub	sp, #36	@ 0x24
 800c456:	af00      	add	r7, sp, #0
 800c458:	60f8      	str	r0, [r7, #12]
 800c45a:	60b9      	str	r1, [r7, #8]
 800c45c:	607a      	str	r2, [r7, #4]
 800c45e:	603b      	str	r3, [r7, #0]
 800c460:	466b      	mov	r3, sp
 800c462:	461e      	mov	r6, r3
    if (!iface || !buf_out || !buf_len || !timestamp_out)
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d008      	beq.n	800c47c <pop_rx_queue_ttl+0x2c>
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d005      	beq.n	800c47c <pop_rx_queue_ttl+0x2c>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d002      	beq.n	800c47c <pop_rx_queue_ttl+0x2c>
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d102      	bne.n	800c482 <pop_rx_queue_ttl+0x32>
        return AGV_ERR_INVALID_ARG;
 800c47c:	f04f 33ff 	mov.w	r3, #4294967295
 800c480:	e05f      	b.n	800c542 <pop_rx_queue_ttl+0xf2>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	691b      	ldr	r3, [r3, #16]
 800c486:	61fb      	str	r3, [r7, #28]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800c488:	69fb      	ldr	r3, [r7, #28]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d102      	bne.n	800c494 <pop_rx_queue_ttl+0x44>
 800c48e:	f06f 0301 	mvn.w	r3, #1
 800c492:	e056      	b.n	800c542 <pop_rx_queue_ttl+0xf2>
    if (!impl->rx_data_queue) return AGV_ERR_NO_MEMORY;
 800c494:	69fb      	ldr	r3, [r7, #28]
 800c496:	68db      	ldr	r3, [r3, #12]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d102      	bne.n	800c4a2 <pop_rx_queue_ttl+0x52>
 800c49c:	f06f 0301 	mvn.w	r3, #1
 800c4a0:	e04f      	b.n	800c542 <pop_rx_queue_ttl+0xf2>

    uint8_t raw[impl->frame_item_size];
 800c4a2:	69fb      	ldr	r3, [r7, #28]
 800c4a4:	6919      	ldr	r1, [r3, #16]
 800c4a6:	460b      	mov	r3, r1
 800c4a8:	3b01      	subs	r3, #1
 800c4aa:	61bb      	str	r3, [r7, #24]
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	4688      	mov	r8, r1
 800c4b0:	4699      	mov	r9, r3
 800c4b2:	f04f 0200 	mov.w	r2, #0
 800c4b6:	f04f 0300 	mov.w	r3, #0
 800c4ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c4be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c4c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	460c      	mov	r4, r1
 800c4ca:	461d      	mov	r5, r3
 800c4cc:	f04f 0200 	mov.w	r2, #0
 800c4d0:	f04f 0300 	mov.w	r3, #0
 800c4d4:	00eb      	lsls	r3, r5, #3
 800c4d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c4da:	00e2      	lsls	r2, r4, #3
 800c4dc:	1dcb      	adds	r3, r1, #7
 800c4de:	08db      	lsrs	r3, r3, #3
 800c4e0:	00db      	lsls	r3, r3, #3
 800c4e2:	ebad 0d03 	sub.w	sp, sp, r3
 800c4e6:	466b      	mov	r3, sp
 800c4e8:	3300      	adds	r3, #0
 800c4ea:	617b      	str	r3, [r7, #20]
    TtlFrame* frame = (TtlFrame*)raw;
 800c4ec:	697b      	ldr	r3, [r7, #20]
 800c4ee:	613b      	str	r3, [r7, #16]

    if (xQueueReceive(impl->rx_data_queue, frame, portMAX_DELAY) != pdPASS)
 800c4f0:	69fb      	ldr	r3, [r7, #28]
 800c4f2:	68db      	ldr	r3, [r3, #12]
 800c4f4:	f04f 32ff 	mov.w	r2, #4294967295
 800c4f8:	6939      	ldr	r1, [r7, #16]
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f001 fd82 	bl	800e004 <xQueueReceive>
 800c500:	4603      	mov	r3, r0
 800c502:	2b01      	cmp	r3, #1
 800c504:	d002      	beq.n	800c50c <pop_rx_queue_ttl+0xbc>
        return AGV_ERR_COMM_LINK_RX_EMPTY;
 800c506:	f06f 030c 	mvn.w	r3, #12
 800c50a:	e01a      	b.n	800c542 <pop_rx_queue_ttl+0xf2>

    if (*buf_len < frame->len) return AGV_ERR_OUTPUT_OVERFLOW;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681a      	ldr	r2, [r3, #0]
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	685b      	ldr	r3, [r3, #4]
 800c514:	429a      	cmp	r2, r3
 800c516:	d202      	bcs.n	800c51e <pop_rx_queue_ttl+0xce>
 800c518:	f06f 0303 	mvn.w	r3, #3
 800c51c:	e011      	b.n	800c542 <pop_rx_queue_ttl+0xf2>

    *timestamp_out = frame->timestamp;
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	681a      	ldr	r2, [r3, #0]
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	601a      	str	r2, [r3, #0]
    *buf_len = frame->len;
 800c526:	693b      	ldr	r3, [r7, #16]
 800c528:	685a      	ldr	r2, [r3, #4]
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	601a      	str	r2, [r3, #0]
    memcpy(buf_out, frame->data, *buf_len);
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	f103 0108 	add.w	r1, r3, #8
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	461a      	mov	r2, r3
 800c53a:	68b8      	ldr	r0, [r7, #8]
 800c53c:	f005 ff9a 	bl	8012474 <memcpy>

    return AGV_OK;
 800c540:	2300      	movs	r3, #0
 800c542:	46b5      	mov	sp, r6
}
 800c544:	4618      	mov	r0, r3
 800c546:	3724      	adds	r7, #36	@ 0x24
 800c548:	46bd      	mov	sp, r7
 800c54a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c54e <ttl_idle_handler>:

static void ttl_idle_handler(void* ctx, UART_HandleTypeDef* huart,
                             uint16_t size) {
 800c54e:	b580      	push	{r7, lr}
 800c550:	b086      	sub	sp, #24
 800c552:	af00      	add	r7, sp, #0
 800c554:	60f8      	str	r0, [r7, #12]
 800c556:	60b9      	str	r1, [r7, #8]
 800c558:	4613      	mov	r3, r2
 800c55a:	80fb      	strh	r3, [r7, #6]
    AgvCommLinkIface* link = (AgvCommLinkIface*)ctx;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	617b      	str	r3, [r7, #20]
    if (!link) return;
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d019      	beq.n	800c59a <ttl_idle_handler+0x4c>
    UartTtlImpl* impl = (UartTtlImpl*)link->impl;
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	691b      	ldr	r3, [r3, #16]
 800c56a:	613b      	str	r3, [r7, #16]
    if (!impl || !impl->cfg) return;
 800c56c:	693b      	ldr	r3, [r7, #16]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d015      	beq.n	800c59e <ttl_idle_handler+0x50>
 800c572:	693b      	ldr	r3, [r7, #16]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d011      	beq.n	800c59e <ttl_idle_handler+0x50>

    on_rx_rcv_ttl(link, size);
 800c57a:	88fb      	ldrh	r3, [r7, #6]
 800c57c:	4619      	mov	r1, r3
 800c57e:	6978      	ldr	r0, [r7, #20]
 800c580:	f000 f812 	bl	800c5a8 <on_rx_rcv_ttl>

    HAL_UARTEx_ReceiveToIdle_DMA(huart, impl->rx_buf, impl->cfg->max_data_len);
 800c584:	693b      	ldr	r3, [r7, #16]
 800c586:	6859      	ldr	r1, [r3, #4]
 800c588:	693b      	ldr	r3, [r7, #16]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	689b      	ldr	r3, [r3, #8]
 800c58e:	b29b      	uxth	r3, r3
 800c590:	461a      	mov	r2, r3
 800c592:	68b8      	ldr	r0, [r7, #8]
 800c594:	f7fa fd43 	bl	800701e <HAL_UARTEx_ReceiveToIdle_DMA>
 800c598:	e002      	b.n	800c5a0 <ttl_idle_handler+0x52>
    if (!link) return;
 800c59a:	bf00      	nop
 800c59c:	e000      	b.n	800c5a0 <ttl_idle_handler+0x52>
    if (!impl || !impl->cfg) return;
 800c59e:	bf00      	nop
}
 800c5a0:	3718      	adds	r7, #24
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}
	...

0800c5a8 <on_rx_rcv_ttl>:

int on_rx_rcv_ttl(AgvCommLinkIface* iface, size_t data_len) {
 800c5a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5ac:	b089      	sub	sp, #36	@ 0x24
 800c5ae:	af00      	add	r7, sp, #0
 800c5b0:	6078      	str	r0, [r7, #4]
 800c5b2:	6039      	str	r1, [r7, #0]
 800c5b4:	466b      	mov	r3, sp
 800c5b6:	461e      	mov	r6, r3
    if (!iface || data_len == 0) return AGV_ERR_INVALID_ARG;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d002      	beq.n	800c5c4 <on_rx_rcv_ttl+0x1c>
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d102      	bne.n	800c5ca <on_rx_rcv_ttl+0x22>
 800c5c4:	f04f 33ff 	mov.w	r3, #4294967295
 800c5c8:	e07e      	b.n	800c6c8 <on_rx_rcv_ttl+0x120>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	691b      	ldr	r3, [r3, #16]
 800c5ce:	61fb      	str	r3, [r7, #28]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800c5d0:	69fb      	ldr	r3, [r7, #28]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d102      	bne.n	800c5dc <on_rx_rcv_ttl+0x34>
 800c5d6:	f06f 0301 	mvn.w	r3, #1
 800c5da:	e075      	b.n	800c6c8 <on_rx_rcv_ttl+0x120>

    if (data_len > impl->cfg->max_data_len)
 800c5dc:	69fb      	ldr	r3, [r7, #28]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	689b      	ldr	r3, [r3, #8]
 800c5e2:	683a      	ldr	r2, [r7, #0]
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	d902      	bls.n	800c5ee <on_rx_rcv_ttl+0x46>
        return AGV_ERR_COMM_LINK_BUFFER_OVERFLOW;
 800c5e8:	f06f 030b 	mvn.w	r3, #11
 800c5ec:	e06c      	b.n	800c6c8 <on_rx_rcv_ttl+0x120>

    impl->rx_len = data_len;
 800c5ee:	69fb      	ldr	r3, [r7, #28]
 800c5f0:	683a      	ldr	r2, [r7, #0]
 800c5f2:	609a      	str	r2, [r3, #8]

    uint8_t raw[impl->frame_item_size];
 800c5f4:	69fb      	ldr	r3, [r7, #28]
 800c5f6:	6919      	ldr	r1, [r3, #16]
 800c5f8:	460b      	mov	r3, r1
 800c5fa:	3b01      	subs	r3, #1
 800c5fc:	61bb      	str	r3, [r7, #24]
 800c5fe:	2300      	movs	r3, #0
 800c600:	4688      	mov	r8, r1
 800c602:	4699      	mov	r9, r3
 800c604:	f04f 0200 	mov.w	r2, #0
 800c608:	f04f 0300 	mov.w	r3, #0
 800c60c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c610:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c614:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c618:	2300      	movs	r3, #0
 800c61a:	460c      	mov	r4, r1
 800c61c:	461d      	mov	r5, r3
 800c61e:	f04f 0200 	mov.w	r2, #0
 800c622:	f04f 0300 	mov.w	r3, #0
 800c626:	00eb      	lsls	r3, r5, #3
 800c628:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c62c:	00e2      	lsls	r2, r4, #3
 800c62e:	1dcb      	adds	r3, r1, #7
 800c630:	08db      	lsrs	r3, r3, #3
 800c632:	00db      	lsls	r3, r3, #3
 800c634:	ebad 0d03 	sub.w	sp, sp, r3
 800c638:	466b      	mov	r3, sp
 800c63a:	3300      	adds	r3, #0
 800c63c:	617b      	str	r3, [r7, #20]
    TtlFrame* frame = (TtlFrame*)raw;
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	613b      	str	r3, [r7, #16]

    frame->timestamp = xTaskGetTickCountFromISR();
 800c642:	f002 fc6b 	bl	800ef1c <xTaskGetTickCountFromISR>
 800c646:	4602      	mov	r2, r0
 800c648:	693b      	ldr	r3, [r7, #16]
 800c64a:	601a      	str	r2, [r3, #0]
    frame->len = data_len;
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	683a      	ldr	r2, [r7, #0]
 800c650:	605a      	str	r2, [r3, #4]
    memcpy(frame->data, impl->rx_buf, data_len);
 800c652:	693b      	ldr	r3, [r7, #16]
 800c654:	f103 0008 	add.w	r0, r3, #8
 800c658:	69fb      	ldr	r3, [r7, #28]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	683a      	ldr	r2, [r7, #0]
 800c65e:	4619      	mov	r1, r3
 800c660:	f005 ff08 	bl	8012474 <memcpy>

    BaseType_t hpw = pdFALSE;
 800c664:	2300      	movs	r3, #0
 800c666:	60fb      	str	r3, [r7, #12]
    if (xQueueSendFromISR(impl->rx_data_queue, frame, &hpw) != pdPASS) {
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	68d8      	ldr	r0, [r3, #12]
 800c66c:	f107 020c 	add.w	r2, r7, #12
 800c670:	2300      	movs	r3, #0
 800c672:	6939      	ldr	r1, [r7, #16]
 800c674:	f001 fc28 	bl	800dec8 <xQueueGenericSendFromISR>
 800c678:	4603      	mov	r3, r0
 800c67a:	2b01      	cmp	r3, #1
 800c67c:	d00d      	beq.n	800c69a <on_rx_rcv_ttl+0xf2>
        ++impl->num_dropped_data;
 800c67e:	69fb      	ldr	r3, [r7, #28]
 800c680:	695b      	ldr	r3, [r3, #20]
 800c682:	1c5a      	adds	r2, r3, #1
 800c684:	69fb      	ldr	r3, [r7, #28]
 800c686:	615a      	str	r2, [r3, #20]
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800c688:	2201      	movs	r2, #1
 800c68a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800c68e:	4811      	ldr	r0, [pc, #68]	@ (800c6d4 <on_rx_rcv_ttl+0x12c>)
 800c690:	f7f6 fb92 	bl	8002db8 <HAL_GPIO_WritePin>
        return AGV_ERR_COMM_LINK_BUFFER_OVERFLOW;
 800c694:	f06f 030b 	mvn.w	r3, #11
 800c698:	e016      	b.n	800c6c8 <on_rx_rcv_ttl+0x120>
    }
    portYIELD_FROM_ISR(hpw);
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d007      	beq.n	800c6b0 <on_rx_rcv_ttl+0x108>
 800c6a0:	4b0d      	ldr	r3, [pc, #52]	@ (800c6d8 <on_rx_rcv_ttl+0x130>)
 800c6a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6a6:	601a      	str	r2, [r3, #0]
 800c6a8:	f3bf 8f4f 	dsb	sy
 800c6ac:	f3bf 8f6f 	isb	sy

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800c6b6:	4807      	ldr	r0, [pc, #28]	@ (800c6d4 <on_rx_rcv_ttl+0x12c>)
 800c6b8:	f7f6 fb7e 	bl	8002db8 <HAL_GPIO_WritePin>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800c6bc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800c6c0:	4804      	ldr	r0, [pc, #16]	@ (800c6d4 <on_rx_rcv_ttl+0x12c>)
 800c6c2:	f7f6 fb92 	bl	8002dea <HAL_GPIO_TogglePin>

    return AGV_OK;
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	46b5      	mov	sp, r6
}
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	3724      	adds	r7, #36	@ 0x24
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6d4:	40020c00 	.word	0x40020c00
 800c6d8:	e000ed04 	.word	0xe000ed04

0800c6dc <Protocol_host_create>:
/**
 * Private definitions
 */

int Protocol_host_create(AgvCommProtocolIface* out,
                         const AgvCommPrtclHostCfg* cfg) {
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
 800c6e4:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d002      	beq.n	800c6f2 <Protocol_host_create+0x16>
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d102      	bne.n	800c6f8 <Protocol_host_create+0x1c>
 800c6f2:	f04f 33ff 	mov.w	r3, #4294967295
 800c6f6:	e01d      	b.n	800c734 <Protocol_host_create+0x58>
    HostProtoImpl* impl = (HostProtoImpl*)malloc(sizeof(HostProtoImpl));
 800c6f8:	20a0      	movs	r0, #160	@ 0xa0
 800c6fa:	f004 fbc7 	bl	8010e8c <malloc>
 800c6fe:	4603      	mov	r3, r0
 800c700:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d102      	bne.n	800c70e <Protocol_host_create+0x32>
 800c708:	f06f 0301 	mvn.w	r3, #1
 800c70c:	e012      	b.n	800c734 <Protocol_host_create+0x58>

    impl->cfg = cfg;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	683a      	ldr	r2, [r7, #0]
 800c712:	601a      	str	r2, [r3, #0]

    out->impl = impl;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	68fa      	ldr	r2, [r7, #12]
 800c718:	611a      	str	r2, [r3, #16]
    out->feed_payload = hostProto_feed_payload;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	4a07      	ldr	r2, [pc, #28]	@ (800c73c <Protocol_host_create+0x60>)
 800c71e:	601a      	str	r2, [r3, #0]
    out->pop_msg = hostProto_pop_msg;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	4a07      	ldr	r2, [pc, #28]	@ (800c740 <Protocol_host_create+0x64>)
 800c724:	605a      	str	r2, [r3, #4]
    out->make_payload = hostProto_make_payload;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	4a06      	ldr	r2, [pc, #24]	@ (800c744 <Protocol_host_create+0x68>)
 800c72a:	609a      	str	r2, [r3, #8]
    out->destroy = hostProto_destroy;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	4a06      	ldr	r2, [pc, #24]	@ (800c748 <Protocol_host_create+0x6c>)
 800c730:	60da      	str	r2, [r3, #12]
    return AGV_OK;
 800c732:	2300      	movs	r3, #0
}
 800c734:	4618      	mov	r0, r3
 800c736:	3710      	adds	r7, #16
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	0800c79f 	.word	0x0800c79f
 800c740:	0800c8c3 	.word	0x0800c8c3
 800c744:	0800c923 	.word	0x0800c923
 800c748:	0800c74d 	.word	0x0800c74d

0800c74c <hostProto_destroy>:

static int hostProto_destroy(AgvCommProtocolIface* iface) {
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b084      	sub	sp, #16
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
    if (!iface) return AGV_OK;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d101      	bne.n	800c75e <hostProto_destroy+0x12>
 800c75a:	2300      	movs	r3, #0
 800c75c:	e01b      	b.n	800c796 <hostProto_destroy+0x4a>
    HostProtoImpl* impl = (HostProtoImpl*)iface->impl;
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	691b      	ldr	r3, [r3, #16]
 800c762:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d005      	beq.n	800c776 <hostProto_destroy+0x2a>
        impl->cfg = NULL;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	2200      	movs	r2, #0
 800c76e:	601a      	str	r2, [r3, #0]
        free(impl);
 800c770:	68f8      	ldr	r0, [r7, #12]
 800c772:	f004 fb93 	bl	8010e9c <free>
    };

    iface->impl = NULL;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2200      	movs	r2, #0
 800c77a:	611a      	str	r2, [r3, #16]
    iface->feed_payload = NULL;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	2200      	movs	r2, #0
 800c780:	601a      	str	r2, [r3, #0]
    iface->pop_msg = NULL;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2200      	movs	r2, #0
 800c786:	605a      	str	r2, [r3, #4]
    iface->make_payload = NULL;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2200      	movs	r2, #0
 800c78c:	609a      	str	r2, [r3, #8]
    iface->destroy = NULL;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2200      	movs	r2, #0
 800c792:	60da      	str	r2, [r3, #12]

    return AGV_OK;
 800c794:	2300      	movs	r3, #0
}
 800c796:	4618      	mov	r0, r3
 800c798:	3710      	adds	r7, #16
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}

0800c79e <hostProto_feed_payload>:

static int hostProto_feed_payload(AgvCommProtocolIface* iface,
                                  const uint8_t* payload_in,
                                  size_t payload_len) {
 800c79e:	b580      	push	{r7, lr}
 800c7a0:	b0b0      	sub	sp, #192	@ 0xc0
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	60f8      	str	r0, [r7, #12]
 800c7a6:	60b9      	str	r1, [r7, #8]
 800c7a8:	607a      	str	r2, [r7, #4]
    if (!iface || !payload_in || payload_len == 0) return AGV_ERR_INVALID_ARG;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d005      	beq.n	800c7bc <hostProto_feed_payload+0x1e>
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d002      	beq.n	800c7bc <hostProto_feed_payload+0x1e>
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d102      	bne.n	800c7c2 <hostProto_feed_payload+0x24>
 800c7bc:	f04f 33ff 	mov.w	r3, #4294967295
 800c7c0:	e07b      	b.n	800c8ba <hostProto_feed_payload+0x11c>
    HostProtoImpl* impl = (HostProtoImpl*)iface->impl;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	691b      	ldr	r3, [r3, #16]
 800c7c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (!impl) return AGV_ERR_NO_MEMORY;
 800c7ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d102      	bne.n	800c7d8 <hostProto_feed_payload+0x3a>
 800c7d2:	f06f 0301 	mvn.w	r3, #1
 800c7d6:	e070      	b.n	800c8ba <hostProto_feed_payload+0x11c>
    if (payload_len <= 2) return AGV_ERR_COMM_PRTCL_BAD_PAYLOAD;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2b02      	cmp	r3, #2
 800c7dc:	d802      	bhi.n	800c7e4 <hostProto_feed_payload+0x46>
 800c7de:	f06f 031f 	mvn.w	r3, #31
 800c7e2:	e06a      	b.n	800c8ba <hostProto_feed_payload+0x11c>

    size_t idx = 0;
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    uint8_t cmd = payload_in[idx++];
 800c7ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c7ee:	1c5a      	adds	r2, r3, #1
 800c7f0:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800c7f4:	68ba      	ldr	r2, [r7, #8]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	781b      	ldrb	r3, [r3, #0]
 800c7fa:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    uint8_t len = payload_in[idx++];
 800c7fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c802:	1c5a      	adds	r2, r3, #1
 800c804:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800c808:	68ba      	ldr	r2, [r7, #8]
 800c80a:	4413      	add	r3, r2
 800c80c:	781b      	ldrb	r3, [r3, #0]
 800c80e:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6

    if (2 + len != payload_len) {
 800c812:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 800c816:	3302      	adds	r3, #2
 800c818:	461a      	mov	r2, r3
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	4293      	cmp	r3, r2
 800c81e:	d002      	beq.n	800c826 <hostProto_feed_payload+0x88>
        return AGV_ERR_COMM_PRTCL_BAD_PAYLOAD;
 800c820:	f06f 031f 	mvn.w	r3, #31
 800c824:	e049      	b.n	800c8ba <hostProto_feed_payload+0x11c>
    }

    AgvCommMsg msg;
    msg.msg_type = HOST_MSG;
 800c826:	2300      	movs	r3, #0
 800c828:	753b      	strb	r3, [r7, #20]
    msg.u.host_msg.type = VEL_CMD;
 800c82a:	2300      	movs	r3, #0
 800c82c:	763b      	strb	r3, [r7, #24]

    switch (cmd) {
 800c82e:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800c832:	2b01      	cmp	r3, #1
 800c834:	d13f      	bne.n	800c8b6 <hostProto_feed_payload+0x118>
        case HOST_COMM_CMD_SET_VEL: {
            size_t expected_len = 3 * sizeof(float);  // float * (vx, vy, vyaw)
 800c836:	230c      	movs	r3, #12
 800c838:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
            if (len != expected_len) return AGV_ERR_COMM_PRTCL_BAD_PAYLOAD;
 800c83c:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 800c840:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c844:	429a      	cmp	r2, r3
 800c846:	d002      	beq.n	800c84e <hostProto_feed_payload+0xb0>
 800c848:	f06f 031f 	mvn.w	r3, #31
 800c84c:	e035      	b.n	800c8ba <hostProto_feed_payload+0x11c>
            uint8_t* p = &payload_in[idx];
 800c84e:	68ba      	ldr	r2, [r7, #8]
 800c850:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c854:	4413      	add	r3, r2
 800c856:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

            p = get_f32_le(p, &msg.u.host_msg.msg.vel.x);
 800c85a:	f107 0314 	add.w	r3, r7, #20
 800c85e:	3308      	adds	r3, #8
 800c860:	4619      	mov	r1, r3
 800c862:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800c866:	f000 f915 	bl	800ca94 <get_f32_le>
 800c86a:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
            p = get_f32_le(p, &msg.u.host_msg.msg.vel.y);
 800c86e:	f107 0314 	add.w	r3, r7, #20
 800c872:	330c      	adds	r3, #12
 800c874:	4619      	mov	r1, r3
 800c876:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800c87a:	f000 f90b 	bl	800ca94 <get_f32_le>
 800c87e:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
            p = get_f32_le(p, &msg.u.host_msg.msg.vel.yaw);
 800c882:	f107 0314 	add.w	r3, r7, #20
 800c886:	3310      	adds	r3, #16
 800c888:	4619      	mov	r1, r3
 800c88a:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800c88e:	f000 f901 	bl	800ca94 <get_f32_le>
 800c892:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

            impl->pending_msg = msg;
 800c896:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800c89a:	3304      	adds	r3, #4
 800c89c:	f107 0114 	add.w	r1, r7, #20
 800c8a0:	2298      	movs	r2, #152	@ 0x98
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	f005 fde6 	bl	8012474 <memcpy>
            impl->has_pending = 1;
 800c8a8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800c8ac:	2201      	movs	r2, #1
 800c8ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

            return AGV_OK;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	e001      	b.n	800c8ba <hostProto_feed_payload+0x11c>
        }
        default:
            return AGV_ERR_COMM_PRTCL_INVALID_MSG_TYPE;
 800c8b6:	f06f 0322 	mvn.w	r3, #34	@ 0x22
    }

    return AGV_OK;
}
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	37c0      	adds	r7, #192	@ 0xc0
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	bd80      	pop	{r7, pc}

0800c8c2 <hostProto_pop_msg>:

static int hostProto_pop_msg(AgvCommProtocolIface* iface, AgvCommMsg* msg_out) {
 800c8c2:	b580      	push	{r7, lr}
 800c8c4:	b084      	sub	sp, #16
 800c8c6:	af00      	add	r7, sp, #0
 800c8c8:	6078      	str	r0, [r7, #4]
 800c8ca:	6039      	str	r1, [r7, #0]
    if (!iface || !msg_out) return AGV_ERR_INVALID_ARG;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d002      	beq.n	800c8d8 <hostProto_pop_msg+0x16>
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d102      	bne.n	800c8de <hostProto_pop_msg+0x1c>
 800c8d8:	f04f 33ff 	mov.w	r3, #4294967295
 800c8dc:	e01d      	b.n	800c91a <hostProto_pop_msg+0x58>

    HostProtoImpl* impl = (HostProtoImpl*)iface->impl;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	691b      	ldr	r3, [r3, #16]
 800c8e2:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d102      	bne.n	800c8f0 <hostProto_pop_msg+0x2e>
 800c8ea:	f06f 0301 	mvn.w	r3, #1
 800c8ee:	e014      	b.n	800c91a <hostProto_pop_msg+0x58>

    if (!impl->has_pending) return AGV_ERR_COMM_PRTCL_NO_PENDING_MSG;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d102      	bne.n	800c900 <hostProto_pop_msg+0x3e>
 800c8fa:	f06f 0321 	mvn.w	r3, #33	@ 0x21
 800c8fe:	e00c      	b.n	800c91a <hostProto_pop_msg+0x58>

    *msg_out = impl->pending_msg;
 800c900:	683a      	ldr	r2, [r7, #0]
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	4610      	mov	r0, r2
 800c906:	3304      	adds	r3, #4
 800c908:	2298      	movs	r2, #152	@ 0x98
 800c90a:	4619      	mov	r1, r3
 800c90c:	f005 fdb2 	bl	8012474 <memcpy>
    impl->has_pending = 0;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	2200      	movs	r2, #0
 800c914:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return 0;
 800c918:	2300      	movs	r3, #0
}
 800c91a:	4618      	mov	r0, r3
 800c91c:	3710      	adds	r7, #16
 800c91e:	46bd      	mov	sp, r7
 800c920:	bd80      	pop	{r7, pc}

0800c922 <hostProto_make_payload>:

static int hostProto_make_payload(AgvCommProtocolIface* iface,
                                  const AgvCommMsg* msg_in,
                                  uint8_t* payload_out, size_t* payload_len) {
 800c922:	b580      	push	{r7, lr}
 800c924:	b088      	sub	sp, #32
 800c926:	af00      	add	r7, sp, #0
 800c928:	60f8      	str	r0, [r7, #12]
 800c92a:	60b9      	str	r1, [r7, #8]
 800c92c:	607a      	str	r2, [r7, #4]
 800c92e:	603b      	str	r3, [r7, #0]
    if (!msg_in || !payload_out || !payload_len) return AGV_ERR_INVALID_ARG;
 800c930:	68bb      	ldr	r3, [r7, #8]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d005      	beq.n	800c942 <hostProto_make_payload+0x20>
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d002      	beq.n	800c942 <hostProto_make_payload+0x20>
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d102      	bne.n	800c948 <hostProto_make_payload+0x26>
 800c942:	f04f 33ff 	mov.w	r3, #4294967295
 800c946:	e077      	b.n	800ca38 <hostProto_make_payload+0x116>

    if (msg_in->msg_type != HOST_MSG)
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	781b      	ldrb	r3, [r3, #0]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d002      	beq.n	800c956 <hostProto_make_payload+0x34>
        return AGV_ERR_COMM_PRTCL_INVALID_MSG_TYPE;
 800c950:	f06f 0322 	mvn.w	r3, #34	@ 0x22
 800c954:	e070      	b.n	800ca38 <hostProto_make_payload+0x116>
    HostCommMsg* host_msg = &msg_in->u.host_msg;
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	3304      	adds	r3, #4
 800c95a:	61fb      	str	r3, [r7, #28]

    uint8_t cmd = 0;
 800c95c:	2300      	movs	r3, #0
 800c95e:	76fb      	strb	r3, [r7, #27]
    uint8_t data_len = 0;
 800c960:	2300      	movs	r3, #0
 800c962:	76bb      	strb	r3, [r7, #26]

    size_t idx = 0;
 800c964:	2300      	movs	r3, #0
 800c966:	617b      	str	r3, [r7, #20]
    switch (host_msg->type) {
 800c968:	69fb      	ldr	r3, [r7, #28]
 800c96a:	781b      	ldrb	r3, [r3, #0]
 800c96c:	2b01      	cmp	r3, #1
 800c96e:	d002      	beq.n	800c976 <hostProto_make_payload+0x54>
 800c970:	2b03      	cmp	r3, #3
 800c972:	d05d      	beq.n	800ca30 <hostProto_make_payload+0x10e>
 800c974:	e05e      	b.n	800ca34 <hostProto_make_payload+0x112>
        case ODOMETRY: {
            cmd = HOST_COMM_CMD_ODOMETRY_FEEDBACK;
 800c976:	2302      	movs	r3, #2
 800c978:	76fb      	strb	r3, [r7, #27]
            data_len = 6 * sizeof(float);  // cmd + len + float * (x, y, yaw,
 800c97a:	2318      	movs	r3, #24
 800c97c:	76bb      	strb	r3, [r7, #26]
                                           // vx, vy, vyaw)
            if (*payload_len < data_len) return AGV_ERR_OUTPUT_OVERFLOW;
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	681a      	ldr	r2, [r3, #0]
 800c982:	7ebb      	ldrb	r3, [r7, #26]
 800c984:	429a      	cmp	r2, r3
 800c986:	d202      	bcs.n	800c98e <hostProto_make_payload+0x6c>
 800c988:	f06f 0303 	mvn.w	r3, #3
 800c98c:	e054      	b.n	800ca38 <hostProto_make_payload+0x116>

            payload_out[idx++] = cmd;
 800c98e:	697b      	ldr	r3, [r7, #20]
 800c990:	1c5a      	adds	r2, r3, #1
 800c992:	617a      	str	r2, [r7, #20]
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	4413      	add	r3, r2
 800c998:	7efa      	ldrb	r2, [r7, #27]
 800c99a:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = data_len;
 800c99c:	697b      	ldr	r3, [r7, #20]
 800c99e:	1c5a      	adds	r2, r3, #1
 800c9a0:	617a      	str	r2, [r7, #20]
 800c9a2:	687a      	ldr	r2, [r7, #4]
 800c9a4:	4413      	add	r3, r2
 800c9a6:	7eba      	ldrb	r2, [r7, #26]
 800c9a8:	701a      	strb	r2, [r3, #0]
            uint8_t* p = &payload_out[idx];
 800c9aa:	687a      	ldr	r2, [r7, #4]
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	4413      	add	r3, r2
 800c9b0:	613b      	str	r3, [r7, #16]

            p = put_f32_le(p, host_msg->msg.odom.pose.x);
 800c9b2:	69fb      	ldr	r3, [r7, #28]
 800c9b4:	edd3 7a01 	vldr	s15, [r3, #4]
 800c9b8:	eeb0 0a67 	vmov.f32	s0, s15
 800c9bc:	6938      	ldr	r0, [r7, #16]
 800c9be:	f000 f83f 	bl	800ca40 <put_f32_le>
 800c9c2:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.pose.y);
 800c9c4:	69fb      	ldr	r3, [r7, #28]
 800c9c6:	edd3 7a02 	vldr	s15, [r3, #8]
 800c9ca:	eeb0 0a67 	vmov.f32	s0, s15
 800c9ce:	6938      	ldr	r0, [r7, #16]
 800c9d0:	f000 f836 	bl	800ca40 <put_f32_le>
 800c9d4:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.pose.yaw);
 800c9d6:	69fb      	ldr	r3, [r7, #28]
 800c9d8:	edd3 7a03 	vldr	s15, [r3, #12]
 800c9dc:	eeb0 0a67 	vmov.f32	s0, s15
 800c9e0:	6938      	ldr	r0, [r7, #16]
 800c9e2:	f000 f82d 	bl	800ca40 <put_f32_le>
 800c9e6:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.twist.x);
 800c9e8:	69fb      	ldr	r3, [r7, #28]
 800c9ea:	edd3 7a04 	vldr	s15, [r3, #16]
 800c9ee:	eeb0 0a67 	vmov.f32	s0, s15
 800c9f2:	6938      	ldr	r0, [r7, #16]
 800c9f4:	f000 f824 	bl	800ca40 <put_f32_le>
 800c9f8:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.twist.y);
 800c9fa:	69fb      	ldr	r3, [r7, #28]
 800c9fc:	edd3 7a05 	vldr	s15, [r3, #20]
 800ca00:	eeb0 0a67 	vmov.f32	s0, s15
 800ca04:	6938      	ldr	r0, [r7, #16]
 800ca06:	f000 f81b 	bl	800ca40 <put_f32_le>
 800ca0a:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.twist.yaw);
 800ca0c:	69fb      	ldr	r3, [r7, #28]
 800ca0e:	edd3 7a06 	vldr	s15, [r3, #24]
 800ca12:	eeb0 0a67 	vmov.f32	s0, s15
 800ca16:	6938      	ldr	r0, [r7, #16]
 800ca18:	f000 f812 	bl	800ca40 <put_f32_le>
 800ca1c:	6138      	str	r0, [r7, #16]

            idx = (size_t)(p - payload_out);
 800ca1e:	693a      	ldr	r2, [r7, #16]
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	1ad3      	subs	r3, r2, r3
 800ca24:	617b      	str	r3, [r7, #20]
            *payload_len = idx;
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	697a      	ldr	r2, [r7, #20]
 800ca2a:	601a      	str	r2, [r3, #0]

            return AGV_OK;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	e003      	b.n	800ca38 <hostProto_make_payload+0x116>
        }
        case HOST_COMM_CMD_HEARTBEAT: {
            return AGV_OK;
 800ca30:	2300      	movs	r3, #0
 800ca32:	e001      	b.n	800ca38 <hostProto_make_payload+0x116>
        }
        default:
            return AGV_ERR_COMM_PRTCL_INVALID_MSG_TYPE;
 800ca34:	f06f 0322 	mvn.w	r3, #34	@ 0x22
    }
    return AGV_OK;
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	3720      	adds	r7, #32
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	bd80      	pop	{r7, pc}

0800ca40 <put_f32_le>:

uint8_t* put_f32_le(uint8_t* p, float v) {
 800ca40:	b480      	push	{r7}
 800ca42:	b085      	sub	sp, #20
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
 800ca48:	ed87 0a00 	vstr	s0, [r7]
    uint32_t u;
    memcpy(&u, &v, 4);  // float -> uint32_t (bit pattern )
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	60fb      	str	r3, [r7, #12]

    *p++ = (uint8_t)(u & 0xFF);
 800ca50:	68f9      	ldr	r1, [r7, #12]
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	1c5a      	adds	r2, r3, #1
 800ca56:	607a      	str	r2, [r7, #4]
 800ca58:	b2ca      	uxtb	r2, r1
 800ca5a:	701a      	strb	r2, [r3, #0]
    *p++ = (uint8_t)((u >> 8) & 0xFF);
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	0a19      	lsrs	r1, r3, #8
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	1c5a      	adds	r2, r3, #1
 800ca64:	607a      	str	r2, [r7, #4]
 800ca66:	b2ca      	uxtb	r2, r1
 800ca68:	701a      	strb	r2, [r3, #0]
    *p++ = (uint8_t)((u >> 16) & 0xFF);
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	0c19      	lsrs	r1, r3, #16
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	1c5a      	adds	r2, r3, #1
 800ca72:	607a      	str	r2, [r7, #4]
 800ca74:	b2ca      	uxtb	r2, r1
 800ca76:	701a      	strb	r2, [r3, #0]
    *p++ = (uint8_t)((u >> 24) & 0xFF);
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	0e19      	lsrs	r1, r3, #24
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	1c5a      	adds	r2, r3, #1
 800ca80:	607a      	str	r2, [r7, #4]
 800ca82:	b2ca      	uxtb	r2, r1
 800ca84:	701a      	strb	r2, [r3, #0]
    return p;
 800ca86:	687b      	ldr	r3, [r7, #4]
}
 800ca88:	4618      	mov	r0, r3
 800ca8a:	3714      	adds	r7, #20
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca92:	4770      	bx	lr

0800ca94 <get_f32_le>:

const uint8_t* get_f32_le(const uint8_t* p, float* out) {
 800ca94:	b480      	push	{r7}
 800ca96:	b085      	sub	sp, #20
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
 800ca9c:	6039      	str	r1, [r7, #0]
    uint32_t u = 0;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	60fb      	str	r3, [r7, #12]
    u |= (uint32_t)(*p++);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	1c5a      	adds	r2, r3, #1
 800caa6:	607a      	str	r2, [r7, #4]
 800caa8:	781b      	ldrb	r3, [r3, #0]
 800caaa:	461a      	mov	r2, r3
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	4313      	orrs	r3, r2
 800cab0:	60fb      	str	r3, [r7, #12]
    u |= (uint32_t)(*p++) << 8;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	1c5a      	adds	r2, r3, #1
 800cab6:	607a      	str	r2, [r7, #4]
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	021a      	lsls	r2, r3, #8
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	4313      	orrs	r3, r2
 800cac0:	60fb      	str	r3, [r7, #12]
    u |= (uint32_t)(*p++) << 16;
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	1c5a      	adds	r2, r3, #1
 800cac6:	607a      	str	r2, [r7, #4]
 800cac8:	781b      	ldrb	r3, [r3, #0]
 800caca:	041a      	lsls	r2, r3, #16
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	4313      	orrs	r3, r2
 800cad0:	60fb      	str	r3, [r7, #12]
    u |= (uint32_t)(*p++) << 24;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	1c5a      	adds	r2, r3, #1
 800cad6:	607a      	str	r2, [r7, #4]
 800cad8:	781b      	ldrb	r3, [r3, #0]
 800cada:	061a      	lsls	r2, r3, #24
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	4313      	orrs	r3, r2
 800cae0:	60fb      	str	r3, [r7, #12]

    memcpy(out, &u, 4);  // uint32_t -> float
 800cae2:	68fa      	ldr	r2, [r7, #12]
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	601a      	str	r2, [r3, #0]
    return p;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	4618      	mov	r0, r3
 800caec:	3714      	adds	r7, #20
 800caee:	46bd      	mov	sp, r7
 800caf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf4:	4770      	bx	lr
	...

0800caf8 <Agv_comm_create>:
    Ctrl_PID_create(&core->control_law_base, pid_cfg);

    return AGV_OK;
}

int Agv_comm_create(AgvCore* core, const AgvHostRosCfg* host_ros_cfg) {
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b084      	sub	sp, #16
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
 800cb00:	6039      	str	r1, [r7, #0]
    printf("Creating host communication module...\n");
 800cb02:	4807      	ldr	r0, [pc, #28]	@ (800cb20 <Agv_comm_create+0x28>)
 800cb04:	f005 fa0e 	bl	8011f24 <puts>
    int code = Host_communication_ros_create(&core->host_communication_base,
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	3334      	adds	r3, #52	@ 0x34
 800cb0c:	6839      	ldr	r1, [r7, #0]
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f000 f808 	bl	800cb24 <Host_communication_ros_create>
 800cb14:	60f8      	str	r0, [r7, #12]
                                             host_ros_cfg);
    return code;
 800cb16:	68fb      	ldr	r3, [r7, #12]
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3710      	adds	r7, #16
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}
 800cb20:	08015964 	.word	0x08015964

0800cb24 <Host_communication_ros_create>:
/**
 * Private definitions
 */

int Host_communication_ros_create(AgvHostCommunicationBase* out,
                                  const AgvHostRosCfg* cfg) {
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b084      	sub	sp, #16
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
 800cb2c:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d002      	beq.n	800cb3a <Host_communication_ros_create+0x16>
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d102      	bne.n	800cb40 <Host_communication_ros_create+0x1c>
 800cb3a:	f04f 33ff 	mov.w	r3, #4294967295
 800cb3e:	e0a6      	b.n	800cc8e <Host_communication_ros_create+0x16a>
    CommHostRosImpl* impl = (CommHostRosImpl*)malloc(sizeof(CommHostRosImpl));
 800cb40:	2054      	movs	r0, #84	@ 0x54
 800cb42:	f004 f9a3 	bl	8010e8c <malloc>
 800cb46:	4603      	mov	r3, r0
 800cb48:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d102      	bne.n	800cb56 <Host_communication_ros_create+0x32>
 800cb50:	f06f 0301 	mvn.w	r3, #1
 800cb54:	e09b      	b.n	800cc8e <Host_communication_ros_create+0x16a>
    impl->cfg = cfg;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	683a      	ldr	r2, [r7, #0]
 800cb5a:	601a      	str	r2, [r3, #0]

    int code;
    printf("Creating uart_ttl link...\n");
 800cb5c:	484e      	ldr	r0, [pc, #312]	@ (800cc98 <Host_communication_ros_create+0x174>)
 800cb5e:	f005 f9e1 	bl	8011f24 <puts>
    code = Link_uart_ttl_create(&impl->link, &cfg->uart_cfg);
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	3304      	adds	r3, #4
 800cb66:	683a      	ldr	r2, [r7, #0]
 800cb68:	4611      	mov	r1, r2
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	f7ff fb02 	bl	800c174 <Link_uart_ttl_create>
 800cb70:	60b8      	str	r0, [r7, #8]
    if (code < 0) {
 800cb72:	68bb      	ldr	r3, [r7, #8]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	da0a      	bge.n	800cb8e <Host_communication_ros_create+0x6a>
        impl->link.destroy(&impl->link);
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	691b      	ldr	r3, [r3, #16]
 800cb7c:	68fa      	ldr	r2, [r7, #12]
 800cb7e:	3204      	adds	r2, #4
 800cb80:	4610      	mov	r0, r2
 800cb82:	4798      	blx	r3
        free(impl);
 800cb84:	68f8      	ldr	r0, [r7, #12]
 800cb86:	f004 f989 	bl	8010e9c <free>
        return code;
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	e07f      	b.n	800cc8e <Host_communication_ros_create+0x16a>
    }
    printf("Creating ros format...\n");
 800cb8e:	4843      	ldr	r0, [pc, #268]	@ (800cc9c <Host_communication_ros_create+0x178>)
 800cb90:	f005 f9c8 	bl	8011f24 <puts>
    code = Format_ros_create(&impl->fmt, &cfg->rosFmt_cfg);
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	f103 0218 	add.w	r2, r3, #24
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	3314      	adds	r3, #20
 800cb9e:	4619      	mov	r1, r3
 800cba0:	4610      	mov	r0, r2
 800cba2:	f7fe ff3d 	bl	800ba20 <Format_ros_create>
 800cba6:	60b8      	str	r0, [r7, #8]
    if (code < 0) {
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	da10      	bge.n	800cbd0 <Host_communication_ros_create+0xac>
        impl->fmt.destroy(&impl->fmt);
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbb2:	68fa      	ldr	r2, [r7, #12]
 800cbb4:	3218      	adds	r2, #24
 800cbb6:	4610      	mov	r0, r2
 800cbb8:	4798      	blx	r3
        impl->link.destroy(&impl->link);
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	691b      	ldr	r3, [r3, #16]
 800cbbe:	68fa      	ldr	r2, [r7, #12]
 800cbc0:	3204      	adds	r2, #4
 800cbc2:	4610      	mov	r0, r2
 800cbc4:	4798      	blx	r3
        free(impl);
 800cbc6:	68f8      	ldr	r0, [r7, #12]
 800cbc8:	f004 f968 	bl	8010e9c <free>
        return code;
 800cbcc:	68bb      	ldr	r3, [r7, #8]
 800cbce:	e05e      	b.n	800cc8e <Host_communication_ros_create+0x16a>
    }
    printf("Creating host protocol...\n");
 800cbd0:	4833      	ldr	r0, [pc, #204]	@ (800cca0 <Host_communication_ros_create+0x17c>)
 800cbd2:	f005 f9a7 	bl	8011f24 <puts>
    code = Protocol_host_create(&impl->prtcl, &cfg->prtcl_host_cfg);
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	3324      	adds	r3, #36	@ 0x24
 800cbe0:	4619      	mov	r1, r3
 800cbe2:	4610      	mov	r0, r2
 800cbe4:	f7ff fd7a 	bl	800c6dc <Protocol_host_create>
 800cbe8:	60b8      	str	r0, [r7, #8]
    if (code < 0) {
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	da16      	bge.n	800cc1e <Host_communication_ros_create+0xfa>
        impl->prtcl.destroy(&impl->prtcl);
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbf4:	68fa      	ldr	r2, [r7, #12]
 800cbf6:	322c      	adds	r2, #44	@ 0x2c
 800cbf8:	4610      	mov	r0, r2
 800cbfa:	4798      	blx	r3
        impl->fmt.destroy(&impl->fmt);
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc00:	68fa      	ldr	r2, [r7, #12]
 800cc02:	3218      	adds	r2, #24
 800cc04:	4610      	mov	r0, r2
 800cc06:	4798      	blx	r3
        impl->link.destroy(&impl->link);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	691b      	ldr	r3, [r3, #16]
 800cc0c:	68fa      	ldr	r2, [r7, #12]
 800cc0e:	3204      	adds	r2, #4
 800cc10:	4610      	mov	r0, r2
 800cc12:	4798      	blx	r3
        free(impl);
 800cc14:	68f8      	ldr	r0, [r7, #12]
 800cc16:	f004 f941 	bl	8010e9c <free>
        return code;
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	e037      	b.n	800cc8e <Host_communication_ros_create+0x16a>
    }

    impl->mutex_buf = xSemaphoreCreateMutex();
 800cc1e:	2001      	movs	r0, #1
 800cc20:	f001 f837 	bl	800dc92 <xQueueCreateMutex>
 800cc24:	4602      	mov	r2, r0
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	651a      	str	r2, [r3, #80]	@ 0x50
    if (impl->mutex_buf == NULL) {
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d117      	bne.n	800cc62 <Host_communication_ros_create+0x13e>
        impl->prtcl.destroy(&impl->prtcl);
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc36:	68fa      	ldr	r2, [r7, #12]
 800cc38:	322c      	adds	r2, #44	@ 0x2c
 800cc3a:	4610      	mov	r0, r2
 800cc3c:	4798      	blx	r3
        impl->fmt.destroy(&impl->fmt);
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc42:	68fa      	ldr	r2, [r7, #12]
 800cc44:	3218      	adds	r2, #24
 800cc46:	4610      	mov	r0, r2
 800cc48:	4798      	blx	r3
        impl->link.destroy(&impl->link);
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	691b      	ldr	r3, [r3, #16]
 800cc4e:	68fa      	ldr	r2, [r7, #12]
 800cc50:	3204      	adds	r2, #4
 800cc52:	4610      	mov	r0, r2
 800cc54:	4798      	blx	r3
        free(impl);
 800cc56:	68f8      	ldr	r0, [r7, #12]
 800cc58:	f004 f920 	bl	8010e9c <free>
        return AGV_ERR_MUTEX_FAIL;
 800cc5c:	f06f 0302 	mvn.w	r3, #2
 800cc60:	e015      	b.n	800cc8e <Host_communication_ros_create+0x16a>
    }

    out->impl = impl;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	68fa      	ldr	r2, [r7, #12]
 800cc66:	615a      	str	r2, [r3, #20]
    out->get_des_vel_from_buffer = ros_get_des_vel_from_buf;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	4a0e      	ldr	r2, [pc, #56]	@ (800cca4 <Host_communication_ros_create+0x180>)
 800cc6c:	601a      	str	r2, [r3, #0]
    out->process_pending_msg_to_buffer = ros_process_pending_msg_to_buf;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	4a0d      	ldr	r2, [pc, #52]	@ (800cca8 <Host_communication_ros_create+0x184>)
 800cc72:	60da      	str	r2, [r3, #12]
    out->send_odom = ros_send_odom;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	4a0d      	ldr	r2, [pc, #52]	@ (800ccac <Host_communication_ros_create+0x188>)
 800cc78:	605a      	str	r2, [r3, #4]
    out->send_heartbeat = ros_send_heartbeat;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	4a0c      	ldr	r2, [pc, #48]	@ (800ccb0 <Host_communication_ros_create+0x18c>)
 800cc7e:	609a      	str	r2, [r3, #8]
    out->destroy = Host_communication_ros_destroy;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	4a0c      	ldr	r2, [pc, #48]	@ (800ccb4 <Host_communication_ros_create+0x190>)
 800cc84:	611a      	str	r2, [r3, #16]

    printf("Host communication module created\n");
 800cc86:	480c      	ldr	r0, [pc, #48]	@ (800ccb8 <Host_communication_ros_create+0x194>)
 800cc88:	f005 f94c 	bl	8011f24 <puts>
    return AGV_OK;
 800cc8c:	2300      	movs	r3, #0
}
 800cc8e:	4618      	mov	r0, r3
 800cc90:	3710      	adds	r7, #16
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}
 800cc96:	bf00      	nop
 800cc98:	0801598c 	.word	0x0801598c
 800cc9c:	080159a8 	.word	0x080159a8
 800cca0:	080159c0 	.word	0x080159c0
 800cca4:	0800cd69 	.word	0x0800cd69
 800cca8:	0800cfd5 	.word	0x0800cfd5
 800ccac:	0800cdd5 	.word	0x0800cdd5
 800ccb0:	0800cfbf 	.word	0x0800cfbf
 800ccb4:	0800ccbd 	.word	0x0800ccbd
 800ccb8:	080159dc 	.word	0x080159dc

0800ccbc <Host_communication_ros_destroy>:

static int Host_communication_ros_destroy(AgvHostCommunicationBase* base) {
 800ccbc:	b580      	push	{r7, lr}
 800ccbe:	b084      	sub	sp, #16
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
    if (!base) return AGV_OK;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d101      	bne.n	800ccce <Host_communication_ros_destroy+0x12>
 800ccca:	2300      	movs	r3, #0
 800cccc:	e048      	b.n	800cd60 <Host_communication_ros_destroy+0xa4>

    CommHostRosImpl* impl = (CommHostRosImpl*)base->impl;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	695b      	ldr	r3, [r3, #20]
 800ccd2:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d02f      	beq.n	800cd3a <Host_communication_ros_destroy+0x7e>
        if (impl->mutex_buf) {
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d007      	beq.n	800ccf2 <Host_communication_ros_destroy+0x36>
            vSemaphoreDelete(impl->mutex_buf);
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cce6:	4618      	mov	r0, r3
 800cce8:	f001 fc24 	bl	800e534 <vQueueDelete>
            impl->mutex_buf = NULL;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	2200      	movs	r2, #0
 800ccf0:	651a      	str	r2, [r3, #80]	@ 0x50
        }
        if (impl->prtcl.destroy) impl->prtcl.destroy(&impl->prtcl);
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d005      	beq.n	800cd06 <Host_communication_ros_destroy+0x4a>
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccfe:	68fa      	ldr	r2, [r7, #12]
 800cd00:	322c      	adds	r2, #44	@ 0x2c
 800cd02:	4610      	mov	r0, r2
 800cd04:	4798      	blx	r3
        if (impl->fmt.destroy) impl->fmt.destroy(&impl->fmt);
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d005      	beq.n	800cd1a <Host_communication_ros_destroy+0x5e>
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd12:	68fa      	ldr	r2, [r7, #12]
 800cd14:	3218      	adds	r2, #24
 800cd16:	4610      	mov	r0, r2
 800cd18:	4798      	blx	r3
        if (impl->link.destroy) impl->link.destroy(&impl->link);
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	691b      	ldr	r3, [r3, #16]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d005      	beq.n	800cd2e <Host_communication_ros_destroy+0x72>
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	691b      	ldr	r3, [r3, #16]
 800cd26:	68fa      	ldr	r2, [r7, #12]
 800cd28:	3204      	adds	r2, #4
 800cd2a:	4610      	mov	r0, r2
 800cd2c:	4798      	blx	r3
        impl->cfg = NULL;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	2200      	movs	r2, #0
 800cd32:	601a      	str	r2, [r3, #0]
        free(impl);
 800cd34:	68f8      	ldr	r0, [r7, #12]
 800cd36:	f004 f8b1 	bl	8010e9c <free>
    }

    base->impl = NULL;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	615a      	str	r2, [r3, #20]
    base->get_des_vel_from_buffer = NULL;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	2200      	movs	r2, #0
 800cd44:	601a      	str	r2, [r3, #0]
    base->process_pending_msg_to_buffer = NULL;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	60da      	str	r2, [r3, #12]
    base->send_odom = NULL;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2200      	movs	r2, #0
 800cd50:	605a      	str	r2, [r3, #4]
    base->send_heartbeat = NULL;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	2200      	movs	r2, #0
 800cd56:	609a      	str	r2, [r3, #8]
    base->destroy = NULL;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	611a      	str	r2, [r3, #16]

    return AGV_OK;
 800cd5e:	2300      	movs	r3, #0
}
 800cd60:	4618      	mov	r0, r3
 800cd62:	3710      	adds	r7, #16
 800cd64:	46bd      	mov	sp, r7
 800cd66:	bd80      	pop	{r7, pc}

0800cd68 <ros_get_des_vel_from_buf>:

static int ros_get_des_vel_from_buf(AgvHostCommunicationBase* base,
                                    Twist2D* twist_out) {
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b084      	sub	sp, #16
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	6039      	str	r1, [r7, #0]
    if (!base || !twist_out) return AGV_ERR_INVALID_ARG;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d002      	beq.n	800cd7e <ros_get_des_vel_from_buf+0x16>
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d102      	bne.n	800cd84 <ros_get_des_vel_from_buf+0x1c>
 800cd7e:	f04f 33ff 	mov.w	r3, #4294967295
 800cd82:	e023      	b.n	800cdcc <ros_get_des_vel_from_buf+0x64>
    CommHostRosImpl* impl = (CommHostRosImpl*)base->impl;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	695b      	ldr	r3, [r3, #20]
 800cd88:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d102      	bne.n	800cd96 <ros_get_des_vel_from_buf+0x2e>
 800cd90:	f06f 0301 	mvn.w	r3, #1
 800cd94:	e01a      	b.n	800cdcc <ros_get_des_vel_from_buf+0x64>

    xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd9a:	f04f 31ff 	mov.w	r1, #4294967295
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f001 fa12 	bl	800e1c8 <xQueueSemaphoreTake>
    twist_out->x = impl->cmd_vel_buf.cmd_vel.x;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cda8:	683b      	ldr	r3, [r7, #0]
 800cdaa:	601a      	str	r2, [r3, #0]
    twist_out->y = impl->cmd_vel_buf.cmd_vel.y;
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	605a      	str	r2, [r3, #4]
    twist_out->yaw = impl->cmd_vel_buf.cmd_vel.yaw;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	609a      	str	r2, [r3, #8]
    xSemaphoreGive(impl->mutex_buf);
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	2100      	movs	r1, #0
 800cdc6:	f000 ff7d 	bl	800dcc4 <xQueueGenericSend>
    return AGV_OK;
 800cdca:	2300      	movs	r3, #0
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3710      	adds	r7, #16
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}

0800cdd4 <ros_send_odom>:

static int ros_send_odom(AgvHostCommunicationBase* base,
                         const Odometry* odom_in) {
 800cdd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdd8:	b0bb      	sub	sp, #236	@ 0xec
 800cdda:	af02      	add	r7, sp, #8
 800cddc:	6178      	str	r0, [r7, #20]
 800cdde:	6139      	str	r1, [r7, #16]
 800cde0:	466b      	mov	r3, sp
 800cde2:	607b      	str	r3, [r7, #4]
    if (!base || !odom_in) return AGV_ERR_INVALID_ARG;
 800cde4:	697b      	ldr	r3, [r7, #20]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d002      	beq.n	800cdf0 <ros_send_odom+0x1c>
 800cdea:	693b      	ldr	r3, [r7, #16]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d102      	bne.n	800cdf6 <ros_send_odom+0x22>
 800cdf0:	f04f 33ff 	mov.w	r3, #4294967295
 800cdf4:	e0dc      	b.n	800cfb0 <ros_send_odom+0x1dc>
    CommHostRosImpl* impl = (CommHostRosImpl*)base->impl;
 800cdf6:	697b      	ldr	r3, [r7, #20]
 800cdf8:	695b      	ldr	r3, [r3, #20]
 800cdfa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    if (!impl) return AGV_ERR_NO_MEMORY;
 800cdfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d102      	bne.n	800ce0c <ros_send_odom+0x38>
 800ce06:	f06f 0301 	mvn.w	r3, #1
 800ce0a:	e0d1      	b.n	800cfb0 <ros_send_odom+0x1dc>

    AgvCommLinkIface* link = &impl->link;
 800ce0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce10:	3304      	adds	r3, #4
 800ce12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    AgvCommFormatIface* fmt = &impl->fmt;
 800ce16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce1a:	3318      	adds	r3, #24
 800ce1c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    AgvCommProtocolIface* prtcl = &impl->prtcl;
 800ce20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce24:	332c      	adds	r3, #44	@ 0x2c
 800ce26:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    const AgvHostRosCfg* cfg = impl->cfg;
 800ce2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (!link || !fmt || !prtcl || !cfg) return AGV_ERR_NO_MEMORY;
 800ce34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d00b      	beq.n	800ce54 <ros_send_odom+0x80>
 800ce3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d007      	beq.n	800ce54 <ros_send_odom+0x80>
 800ce44:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d003      	beq.n	800ce54 <ros_send_odom+0x80>
 800ce4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d102      	bne.n	800ce5a <ros_send_odom+0x86>
 800ce54:	f06f 0301 	mvn.w	r3, #1
 800ce58:	e0aa      	b.n	800cfb0 <ros_send_odom+0x1dc>

    int code = AGV_OK;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

    AgvCommMsg msg;
    msg.msg_type = HOST_MSG;
 800ce60:	2300      	movs	r3, #0
 800ce62:	f887 3020 	strb.w	r3, [r7, #32]
    msg.u.host_msg.type = ODOMETRY;
 800ce66:	2301      	movs	r3, #1
 800ce68:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    msg.u.host_msg.msg.odom.pose.x = odom_in->pose.x;
 800ce6c:	693b      	ldr	r3, [r7, #16]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.u.host_msg.msg.odom.pose.y = odom_in->pose.y;
 800ce72:	693b      	ldr	r3, [r7, #16]
 800ce74:	685b      	ldr	r3, [r3, #4]
 800ce76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.u.host_msg.msg.odom.pose.yaw = odom_in->pose.yaw;
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	689b      	ldr	r3, [r3, #8]
 800ce7c:	633b      	str	r3, [r7, #48]	@ 0x30
    msg.u.host_msg.msg.odom.twist.x = odom_in->twist.x;
 800ce7e:	693b      	ldr	r3, [r7, #16]
 800ce80:	68db      	ldr	r3, [r3, #12]
 800ce82:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.u.host_msg.msg.odom.twist.y = odom_in->twist.y;
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	691b      	ldr	r3, [r3, #16]
 800ce88:	63bb      	str	r3, [r7, #56]	@ 0x38
    msg.u.host_msg.msg.odom.twist.yaw = odom_in->twist.yaw;
 800ce8a:	693b      	ldr	r3, [r7, #16]
 800ce8c:	695b      	ldr	r3, [r3, #20]
 800ce8e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    size_t payload_len = cfg->prtcl_host_cfg.max_payload_len;
 800ce90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ce94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce96:	61fb      	str	r3, [r7, #28]
    uint8_t payload[payload_len];
 800ce98:	69f9      	ldr	r1, [r7, #28]
 800ce9a:	460b      	mov	r3, r1
 800ce9c:	3b01      	subs	r3, #1
 800ce9e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cea2:	2300      	movs	r3, #0
 800cea4:	60b9      	str	r1, [r7, #8]
 800cea6:	60fb      	str	r3, [r7, #12]
 800cea8:	f04f 0200 	mov.w	r2, #0
 800ceac:	f04f 0300 	mov.w	r3, #0
 800ceb0:	68f8      	ldr	r0, [r7, #12]
 800ceb2:	00c3      	lsls	r3, r0, #3
 800ceb4:	68b8      	ldr	r0, [r7, #8]
 800ceb6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800ceba:	68b8      	ldr	r0, [r7, #8]
 800cebc:	00c2      	lsls	r2, r0, #3
 800cebe:	2300      	movs	r3, #0
 800cec0:	468a      	mov	sl, r1
 800cec2:	469b      	mov	fp, r3
 800cec4:	f04f 0200 	mov.w	r2, #0
 800cec8:	f04f 0300 	mov.w	r3, #0
 800cecc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ced0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ced4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ced8:	1dcb      	adds	r3, r1, #7
 800ceda:	08db      	lsrs	r3, r3, #3
 800cedc:	00db      	lsls	r3, r3, #3
 800cede:	ebad 0d03 	sub.w	sp, sp, r3
 800cee2:	ab02      	add	r3, sp, #8
 800cee4:	3300      	adds	r3, #0
 800cee6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    code = prtcl->make_payload(prtcl, &msg, payload, &payload_len);
 800ceea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ceee:	689e      	ldr	r6, [r3, #8]
 800cef0:	f107 031c 	add.w	r3, r7, #28
 800cef4:	f107 0120 	add.w	r1, r7, #32
 800cef8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800cefc:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 800cf00:	47b0      	blx	r6
 800cf02:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800cf06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d002      	beq.n	800cf14 <ros_send_odom+0x140>
 800cf0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cf12:	e04d      	b.n	800cfb0 <ros_send_odom+0x1dc>

    size_t frame_len = cfg->rosFmt_cfg.max_frame_len;
 800cf14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800cf18:	69db      	ldr	r3, [r3, #28]
 800cf1a:	61bb      	str	r3, [r7, #24]
    uint8_t frame[frame_len];
 800cf1c:	69b9      	ldr	r1, [r7, #24]
 800cf1e:	460b      	mov	r3, r1
 800cf20:	3b01      	subs	r3, #1
 800cf22:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800cf26:	2300      	movs	r3, #0
 800cf28:	4688      	mov	r8, r1
 800cf2a:	4699      	mov	r9, r3
 800cf2c:	f04f 0200 	mov.w	r2, #0
 800cf30:	f04f 0300 	mov.w	r3, #0
 800cf34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cf38:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cf3c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cf40:	2300      	movs	r3, #0
 800cf42:	460c      	mov	r4, r1
 800cf44:	461d      	mov	r5, r3
 800cf46:	f04f 0200 	mov.w	r2, #0
 800cf4a:	f04f 0300 	mov.w	r3, #0
 800cf4e:	00eb      	lsls	r3, r5, #3
 800cf50:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cf54:	00e2      	lsls	r2, r4, #3
 800cf56:	1dcb      	adds	r3, r1, #7
 800cf58:	08db      	lsrs	r3, r3, #3
 800cf5a:	00db      	lsls	r3, r3, #3
 800cf5c:	ebad 0d03 	sub.w	sp, sp, r3
 800cf60:	ab02      	add	r3, sp, #8
 800cf62:	3300      	adds	r3, #0
 800cf64:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    code = fmt->make_frame(fmt, payload, payload_len, frame, &frame_len);
 800cf68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cf6c:	689c      	ldr	r4, [r3, #8]
 800cf6e:	69fa      	ldr	r2, [r7, #28]
 800cf70:	f107 0318 	add.w	r3, r7, #24
 800cf74:	9300      	str	r3, [sp, #0]
 800cf76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cf7a:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 800cf7e:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800cf82:	47a0      	blx	r4
 800cf84:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800cf88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d002      	beq.n	800cf96 <ros_send_odom+0x1c2>
 800cf90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cf94:	e00c      	b.n	800cfb0 <ros_send_odom+0x1dc>

    code = link->send_bytes(link, frame, frame_len);
 800cf96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	69ba      	ldr	r2, [r7, #24]
 800cf9e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800cfa2:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 800cfa6:	4798      	blx	r3
 800cfa8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

    return code;
 800cfac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cfb0:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	37e4      	adds	r7, #228	@ 0xe4
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cfbe <ros_send_heartbeat>:

static int ros_send_heartbeat(AgvHostCommunicationBase* base) { return 0; }
 800cfbe:	b480      	push	{r7}
 800cfc0:	b083      	sub	sp, #12
 800cfc2:	af00      	add	r7, sp, #0
 800cfc4:	6078      	str	r0, [r7, #4]
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	4618      	mov	r0, r3
 800cfca:	370c      	adds	r7, #12
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd2:	4770      	bx	lr

0800cfd4 <ros_process_pending_msg_to_buf>:

static int ros_process_pending_msg_to_buf(AgvHostCommunicationBase* base) {
 800cfd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfd8:	b0bd      	sub	sp, #244	@ 0xf4
 800cfda:	af04      	add	r7, sp, #16
 800cfdc:	60f8      	str	r0, [r7, #12]
 800cfde:	466b      	mov	r3, sp
 800cfe0:	60bb      	str	r3, [r7, #8]
    if (!base) return AGV_ERR_INVALID_ARG;
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d102      	bne.n	800cfee <ros_process_pending_msg_to_buf+0x1a>
 800cfe8:	f04f 33ff 	mov.w	r3, #4294967295
 800cfec:	e159      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>
    CommHostRosImpl* impl = (CommHostRosImpl*)base->impl;
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	695b      	ldr	r3, [r3, #20]
 800cff2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    if (!impl) return AGV_ERR_NO_MEMORY;
 800cff6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d102      	bne.n	800d004 <ros_process_pending_msg_to_buf+0x30>
 800cffe:	f06f 0301 	mvn.w	r3, #1
 800d002:	e14e      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>

    AgvCommLinkIface* link = &impl->link;
 800d004:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d008:	3304      	adds	r3, #4
 800d00a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    AgvCommFormatIface* fmt = &impl->fmt;
 800d00e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d012:	3318      	adds	r3, #24
 800d014:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    AgvCommProtocolIface* prtcl = &impl->prtcl;
 800d018:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d01c:	332c      	adds	r3, #44	@ 0x2c
 800d01e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    const AgvHostRosCfg* cfg = impl->cfg;
 800d022:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (!link || !fmt || !prtcl || !cfg) return AGV_ERR_NO_MEMORY;
 800d02c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d030:	2b00      	cmp	r3, #0
 800d032:	d00b      	beq.n	800d04c <ros_process_pending_msg_to_buf+0x78>
 800d034:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d007      	beq.n	800d04c <ros_process_pending_msg_to_buf+0x78>
 800d03c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800d040:	2b00      	cmp	r3, #0
 800d042:	d003      	beq.n	800d04c <ros_process_pending_msg_to_buf+0x78>
 800d044:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d102      	bne.n	800d052 <ros_process_pending_msg_to_buf+0x7e>
 800d04c:	f06f 0301 	mvn.w	r3, #1
 800d050:	e127      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>

    int code = AGV_OK;
 800d052:	2300      	movs	r3, #0
 800d054:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

    printf("Trying to read buf...\n");
 800d058:	4895      	ldr	r0, [pc, #596]	@ (800d2b0 <ros_process_pending_msg_to_buf+0x2dc>)
 800d05a:	f004 ff63 	bl	8011f24 <puts>
    size_t data_len = cfg->uart_cfg.max_data_len;
 800d05e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d062:	689b      	ldr	r3, [r3, #8]
 800d064:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    uint8_t data[data_len];
 800d068:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 800d06c:	460b      	mov	r3, r1
 800d06e:	3b01      	subs	r3, #1
 800d070:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d074:	2300      	movs	r3, #0
 800d076:	6039      	str	r1, [r7, #0]
 800d078:	607b      	str	r3, [r7, #4]
 800d07a:	f04f 0200 	mov.w	r2, #0
 800d07e:	f04f 0300 	mov.w	r3, #0
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	00c3      	lsls	r3, r0, #3
 800d086:	6838      	ldr	r0, [r7, #0]
 800d088:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800d08c:	6838      	ldr	r0, [r7, #0]
 800d08e:	00c2      	lsls	r2, r0, #3
 800d090:	2300      	movs	r3, #0
 800d092:	468a      	mov	sl, r1
 800d094:	469b      	mov	fp, r3
 800d096:	f04f 0200 	mov.w	r2, #0
 800d09a:	f04f 0300 	mov.w	r3, #0
 800d09e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d0a2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d0a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d0aa:	1dcb      	adds	r3, r1, #7
 800d0ac:	08db      	lsrs	r3, r3, #3
 800d0ae:	00db      	lsls	r3, r3, #3
 800d0b0:	ebad 0d03 	sub.w	sp, sp, r3
 800d0b4:	ab04      	add	r3, sp, #16
 800d0b6:	3300      	adds	r3, #0
 800d0b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    uint32_t timestamp;
    code = link->read_buf(link, data, &data_len, &timestamp);
 800d0bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d0c0:	689e      	ldr	r6, [r3, #8]
 800d0c2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d0c6:	f107 02b0 	add.w	r2, r7, #176	@ 0xb0
 800d0ca:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 800d0ce:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 800d0d2:	47b0      	blx	r6
 800d0d4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800d0d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d002      	beq.n	800d0e6 <ros_process_pending_msg_to_buf+0x112>
 800d0e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d0e4:	e0dd      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>
    TickType_t now = xTaskGetTickCount();
 800d0e6:	f001 ff09 	bl	800eefc <xTaskGetTickCount>
 800d0ea:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
    if (now - (TickType_t)timestamp > cfg->data_expiration_threshold)
 800d0ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0f2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800d0f6:	1ad2      	subs	r2, r2, r3
 800d0f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d0fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0fe:	429a      	cmp	r2, r3
 800d100:	d901      	bls.n	800d106 <ros_process_pending_msg_to_buf+0x132>
        return 0;  // TODO: def a error, data expired;
 800d102:	2300      	movs	r3, #0
 800d104:	e0cd      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>
    printf("New data bytes_len: %d \n", data_len);
 800d106:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d10a:	4619      	mov	r1, r3
 800d10c:	4869      	ldr	r0, [pc, #420]	@ (800d2b4 <ros_process_pending_msg_to_buf+0x2e0>)
 800d10e:	f004 fea1 	bl	8011e54 <iprintf>

    code = fmt->feed_bytes(fmt, data, data_len);
 800d112:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d11c:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 800d120:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800d124:	4798      	blx	r3
 800d126:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800d12a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d002      	beq.n	800d138 <ros_process_pending_msg_to_buf+0x164>
 800d132:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d136:	e0b4      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>
    size_t ros_payload_len = cfg->rosFmt_cfg.max_frame_len;
 800d138:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d13c:	69db      	ldr	r3, [r3, #28]
 800d13e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    uint8_t payload[ros_payload_len];
 800d142:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 800d146:	460b      	mov	r3, r1
 800d148:	3b01      	subs	r3, #1
 800d14a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d14e:	2300      	movs	r3, #0
 800d150:	4688      	mov	r8, r1
 800d152:	4699      	mov	r9, r3
 800d154:	f04f 0200 	mov.w	r2, #0
 800d158:	f04f 0300 	mov.w	r3, #0
 800d15c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d160:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d164:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d168:	2300      	movs	r3, #0
 800d16a:	460c      	mov	r4, r1
 800d16c:	461d      	mov	r5, r3
 800d16e:	f04f 0200 	mov.w	r2, #0
 800d172:	f04f 0300 	mov.w	r3, #0
 800d176:	00eb      	lsls	r3, r5, #3
 800d178:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d17c:	00e2      	lsls	r2, r4, #3
 800d17e:	1dcb      	adds	r3, r1, #7
 800d180:	08db      	lsrs	r3, r3, #3
 800d182:	00db      	lsls	r3, r3, #3
 800d184:	ebad 0d03 	sub.w	sp, sp, r3
 800d188:	ab04      	add	r3, sp, #16
 800d18a:	3300      	adds	r3, #0
 800d18c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    code = fmt->pop_payload(fmt, payload, &ros_payload_len);
 800d190:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d194:	685b      	ldr	r3, [r3, #4]
 800d196:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 800d19a:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800d19e:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800d1a2:	4798      	blx	r3
 800d1a4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    printf("Payload len: %d \n", ros_payload_len);
 800d1a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d1ac:	4619      	mov	r1, r3
 800d1ae:	4842      	ldr	r0, [pc, #264]	@ (800d2b8 <ros_process_pending_msg_to_buf+0x2e4>)
 800d1b0:	f004 fe50 	bl	8011e54 <iprintf>
    if (code != AGV_OK) return code;
 800d1b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d002      	beq.n	800d1c2 <ros_process_pending_msg_to_buf+0x1ee>
 800d1bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d1c0:	e06f      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>

    code = prtcl->feed_payload(prtcl, payload, ros_payload_len);
 800d1c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d1cc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800d1d0:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 800d1d4:	4798      	blx	r3
 800d1d6:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800d1da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d002      	beq.n	800d1e8 <ros_process_pending_msg_to_buf+0x214>
 800d1e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d1e6:	e05c      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>
    AgvCommMsg msg_popped;
    msg_popped.msg_type = HOST_MSG;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	743b      	strb	r3, [r7, #16]
    code = prtcl->pop_msg(prtcl, &msg_popped);
 800d1ec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800d1f0:	685b      	ldr	r3, [r3, #4]
 800d1f2:	f107 0210 	add.w	r2, r7, #16
 800d1f6:	4611      	mov	r1, r2
 800d1f8:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 800d1fc:	4798      	blx	r3
 800d1fe:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800d202:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d206:	2b00      	cmp	r3, #0
 800d208:	d002      	beq.n	800d210 <ros_process_pending_msg_to_buf+0x23c>
 800d20a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d20e:	e048      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>

    switch (msg_popped.u.host_msg.type) {
 800d210:	7d3b      	ldrb	r3, [r7, #20]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d143      	bne.n	800d29e <ros_process_pending_msg_to_buf+0x2ca>
        case VEL_CMD: {
            xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 800d216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d21a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d21c:	f04f 31ff 	mov.w	r1, #4294967295
 800d220:	4618      	mov	r0, r3
 800d222:	f000 ffd1 	bl	800e1c8 <xQueueSemaphoreTake>
            impl->cmd_vel_buf.cmd_vel.x = msg_popped.u.host_msg.msg.vel.x;
 800d226:	69ba      	ldr	r2, [r7, #24]
 800d228:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d22c:	645a      	str	r2, [r3, #68]	@ 0x44
            impl->cmd_vel_buf.cmd_vel.y = msg_popped.u.host_msg.msg.vel.y;
 800d22e:	69fa      	ldr	r2, [r7, #28]
 800d230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d234:	649a      	str	r2, [r3, #72]	@ 0x48
            impl->cmd_vel_buf.cmd_vel.yaw = msg_popped.u.host_msg.msg.vel.yaw;
 800d236:	6a3a      	ldr	r2, [r7, #32]
 800d238:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d23c:	64da      	str	r2, [r3, #76]	@ 0x4c
            impl->cmd_vel_buf.timestamp = (TickType_t)timestamp;
 800d23e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d242:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d246:	641a      	str	r2, [r3, #64]	@ 0x40
            xSemaphoreGive(impl->mutex_buf);
 800d248:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d24c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d24e:	2300      	movs	r3, #0
 800d250:	2200      	movs	r2, #0
 800d252:	2100      	movs	r1, #0
 800d254:	f000 fd36 	bl	800dcc4 <xQueueGenericSend>
            printf("cmd_vel msg: %f %f %f\n", impl->cmd_vel_buf.cmd_vel.x,
 800d258:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d25c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d25e:	4618      	mov	r0, r3
 800d260:	f7f3 f972 	bl	8000548 <__aeabi_f2d>
 800d264:	4680      	mov	r8, r0
 800d266:	4689      	mov	r9, r1
                   impl->cmd_vel_buf.cmd_vel.y, impl->cmd_vel_buf.cmd_vel.yaw);
 800d268:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d26c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
            printf("cmd_vel msg: %f %f %f\n", impl->cmd_vel_buf.cmd_vel.x,
 800d26e:	4618      	mov	r0, r3
 800d270:	f7f3 f96a 	bl	8000548 <__aeabi_f2d>
 800d274:	4604      	mov	r4, r0
 800d276:	460d      	mov	r5, r1
                   impl->cmd_vel_buf.cmd_vel.y, impl->cmd_vel_buf.cmd_vel.yaw);
 800d278:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d27c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            printf("cmd_vel msg: %f %f %f\n", impl->cmd_vel_buf.cmd_vel.x,
 800d27e:	4618      	mov	r0, r3
 800d280:	f7f3 f962 	bl	8000548 <__aeabi_f2d>
 800d284:	4602      	mov	r2, r0
 800d286:	460b      	mov	r3, r1
 800d288:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d28c:	e9cd 4500 	strd	r4, r5, [sp]
 800d290:	4642      	mov	r2, r8
 800d292:	464b      	mov	r3, r9
 800d294:	4809      	ldr	r0, [pc, #36]	@ (800d2bc <ros_process_pending_msg_to_buf+0x2e8>)
 800d296:	f004 fddd 	bl	8011e54 <iprintf>
            return AGV_OK;
 800d29a:	2300      	movs	r3, #0
 800d29c:	e001      	b.n	800d2a2 <ros_process_pending_msg_to_buf+0x2ce>
        }
        default:
            return AGV_ERR_UNKNOWN;
 800d29e:	f06f 0308 	mvn.w	r3, #8
 800d2a2:	f8d7 d008 	ldr.w	sp, [r7, #8]
    }

    return AGV_OK;
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	37e4      	adds	r7, #228	@ 0xe4
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2b0:	08015a00 	.word	0x08015a00
 800d2b4:	08015a18 	.word	0x08015a18
 800d2b8:	08015a34 	.word	0x08015a34
 800d2bc:	08015a48 	.word	0x08015a48

0800d2c0 <__NVIC_SetPriority>:
{
 800d2c0:	b480      	push	{r7}
 800d2c2:	b083      	sub	sp, #12
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	6039      	str	r1, [r7, #0]
 800d2ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d2cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	db0a      	blt.n	800d2ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	b2da      	uxtb	r2, r3
 800d2d8:	490c      	ldr	r1, [pc, #48]	@ (800d30c <__NVIC_SetPriority+0x4c>)
 800d2da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2de:	0112      	lsls	r2, r2, #4
 800d2e0:	b2d2      	uxtb	r2, r2
 800d2e2:	440b      	add	r3, r1
 800d2e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800d2e8:	e00a      	b.n	800d300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	b2da      	uxtb	r2, r3
 800d2ee:	4908      	ldr	r1, [pc, #32]	@ (800d310 <__NVIC_SetPriority+0x50>)
 800d2f0:	79fb      	ldrb	r3, [r7, #7]
 800d2f2:	f003 030f 	and.w	r3, r3, #15
 800d2f6:	3b04      	subs	r3, #4
 800d2f8:	0112      	lsls	r2, r2, #4
 800d2fa:	b2d2      	uxtb	r2, r2
 800d2fc:	440b      	add	r3, r1
 800d2fe:	761a      	strb	r2, [r3, #24]
}
 800d300:	bf00      	nop
 800d302:	370c      	adds	r7, #12
 800d304:	46bd      	mov	sp, r7
 800d306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30a:	4770      	bx	lr
 800d30c:	e000e100 	.word	0xe000e100
 800d310:	e000ed00 	.word	0xe000ed00

0800d314 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d314:	b580      	push	{r7, lr}
 800d316:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d318:	4b05      	ldr	r3, [pc, #20]	@ (800d330 <SysTick_Handler+0x1c>)
 800d31a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d31c:	f002 f948 	bl	800f5b0 <xTaskGetSchedulerState>
 800d320:	4603      	mov	r3, r0
 800d322:	2b01      	cmp	r3, #1
 800d324:	d001      	beq.n	800d32a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d326:	f003 f83f 	bl	80103a8 <xPortSysTickHandler>
  }
}
 800d32a:	bf00      	nop
 800d32c:	bd80      	pop	{r7, pc}
 800d32e:	bf00      	nop
 800d330:	e000e010 	.word	0xe000e010

0800d334 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d334:	b580      	push	{r7, lr}
 800d336:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d338:	2100      	movs	r1, #0
 800d33a:	f06f 0004 	mvn.w	r0, #4
 800d33e:	f7ff ffbf 	bl	800d2c0 <__NVIC_SetPriority>
#endif
}
 800d342:	bf00      	nop
 800d344:	bd80      	pop	{r7, pc}
	...

0800d348 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d348:	b480      	push	{r7}
 800d34a:	b083      	sub	sp, #12
 800d34c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d34e:	f3ef 8305 	mrs	r3, IPSR
 800d352:	603b      	str	r3, [r7, #0]
  return(result);
 800d354:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d356:	2b00      	cmp	r3, #0
 800d358:	d003      	beq.n	800d362 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d35a:	f06f 0305 	mvn.w	r3, #5
 800d35e:	607b      	str	r3, [r7, #4]
 800d360:	e00c      	b.n	800d37c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d362:	4b0a      	ldr	r3, [pc, #40]	@ (800d38c <osKernelInitialize+0x44>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d105      	bne.n	800d376 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d36a:	4b08      	ldr	r3, [pc, #32]	@ (800d38c <osKernelInitialize+0x44>)
 800d36c:	2201      	movs	r2, #1
 800d36e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d370:	2300      	movs	r3, #0
 800d372:	607b      	str	r3, [r7, #4]
 800d374:	e002      	b.n	800d37c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d376:	f04f 33ff 	mov.w	r3, #4294967295
 800d37a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d37c:	687b      	ldr	r3, [r7, #4]
}
 800d37e:	4618      	mov	r0, r3
 800d380:	370c      	adds	r7, #12
 800d382:	46bd      	mov	sp, r7
 800d384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d388:	4770      	bx	lr
 800d38a:	bf00      	nop
 800d38c:	20000508 	.word	0x20000508

0800d390 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d390:	b580      	push	{r7, lr}
 800d392:	b082      	sub	sp, #8
 800d394:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d396:	f3ef 8305 	mrs	r3, IPSR
 800d39a:	603b      	str	r3, [r7, #0]
  return(result);
 800d39c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d003      	beq.n	800d3aa <osKernelStart+0x1a>
    stat = osErrorISR;
 800d3a2:	f06f 0305 	mvn.w	r3, #5
 800d3a6:	607b      	str	r3, [r7, #4]
 800d3a8:	e010      	b.n	800d3cc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d3aa:	4b0b      	ldr	r3, [pc, #44]	@ (800d3d8 <osKernelStart+0x48>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	2b01      	cmp	r3, #1
 800d3b0:	d109      	bne.n	800d3c6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d3b2:	f7ff ffbf 	bl	800d334 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d3b6:	4b08      	ldr	r3, [pc, #32]	@ (800d3d8 <osKernelStart+0x48>)
 800d3b8:	2202      	movs	r2, #2
 800d3ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d3bc:	f001 fc82 	bl	800ecc4 <vTaskStartScheduler>
      stat = osOK;
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	607b      	str	r3, [r7, #4]
 800d3c4:	e002      	b.n	800d3cc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d3c6:	f04f 33ff 	mov.w	r3, #4294967295
 800d3ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d3cc:	687b      	ldr	r3, [r7, #4]
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	3708      	adds	r7, #8
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd80      	pop	{r7, pc}
 800d3d6:	bf00      	nop
 800d3d8:	20000508 	.word	0x20000508

0800d3dc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b08e      	sub	sp, #56	@ 0x38
 800d3e0:	af04      	add	r7, sp, #16
 800d3e2:	60f8      	str	r0, [r7, #12]
 800d3e4:	60b9      	str	r1, [r7, #8]
 800d3e6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d3ec:	f3ef 8305 	mrs	r3, IPSR
 800d3f0:	617b      	str	r3, [r7, #20]
  return(result);
 800d3f2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d17e      	bne.n	800d4f6 <osThreadNew+0x11a>
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d07b      	beq.n	800d4f6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d3fe:	2380      	movs	r3, #128	@ 0x80
 800d400:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d402:	2318      	movs	r3, #24
 800d404:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d406:	2300      	movs	r3, #0
 800d408:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800d40a:	f04f 33ff 	mov.w	r3, #4294967295
 800d40e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d045      	beq.n	800d4a2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d002      	beq.n	800d424 <osThreadNew+0x48>
        name = attr->name;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	699b      	ldr	r3, [r3, #24]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d002      	beq.n	800d432 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	699b      	ldr	r3, [r3, #24]
 800d430:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d432:	69fb      	ldr	r3, [r7, #28]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d008      	beq.n	800d44a <osThreadNew+0x6e>
 800d438:	69fb      	ldr	r3, [r7, #28]
 800d43a:	2b38      	cmp	r3, #56	@ 0x38
 800d43c:	d805      	bhi.n	800d44a <osThreadNew+0x6e>
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	685b      	ldr	r3, [r3, #4]
 800d442:	f003 0301 	and.w	r3, r3, #1
 800d446:	2b00      	cmp	r3, #0
 800d448:	d001      	beq.n	800d44e <osThreadNew+0x72>
        return (NULL);
 800d44a:	2300      	movs	r3, #0
 800d44c:	e054      	b.n	800d4f8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	695b      	ldr	r3, [r3, #20]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d003      	beq.n	800d45e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	695b      	ldr	r3, [r3, #20]
 800d45a:	089b      	lsrs	r3, r3, #2
 800d45c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	689b      	ldr	r3, [r3, #8]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d00e      	beq.n	800d484 <osThreadNew+0xa8>
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	68db      	ldr	r3, [r3, #12]
 800d46a:	2ba7      	cmp	r3, #167	@ 0xa7
 800d46c:	d90a      	bls.n	800d484 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d472:	2b00      	cmp	r3, #0
 800d474:	d006      	beq.n	800d484 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	695b      	ldr	r3, [r3, #20]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d002      	beq.n	800d484 <osThreadNew+0xa8>
        mem = 1;
 800d47e:	2301      	movs	r3, #1
 800d480:	61bb      	str	r3, [r7, #24]
 800d482:	e010      	b.n	800d4a6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	689b      	ldr	r3, [r3, #8]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d10c      	bne.n	800d4a6 <osThreadNew+0xca>
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	68db      	ldr	r3, [r3, #12]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d108      	bne.n	800d4a6 <osThreadNew+0xca>
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	691b      	ldr	r3, [r3, #16]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d104      	bne.n	800d4a6 <osThreadNew+0xca>
          mem = 0;
 800d49c:	2300      	movs	r3, #0
 800d49e:	61bb      	str	r3, [r7, #24]
 800d4a0:	e001      	b.n	800d4a6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d4a6:	69bb      	ldr	r3, [r7, #24]
 800d4a8:	2b01      	cmp	r3, #1
 800d4aa:	d110      	bne.n	800d4ce <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d4b0:	687a      	ldr	r2, [r7, #4]
 800d4b2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d4b4:	9202      	str	r2, [sp, #8]
 800d4b6:	9301      	str	r3, [sp, #4]
 800d4b8:	69fb      	ldr	r3, [r7, #28]
 800d4ba:	9300      	str	r3, [sp, #0]
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	6a3a      	ldr	r2, [r7, #32]
 800d4c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d4c2:	68f8      	ldr	r0, [r7, #12]
 800d4c4:	f001 fa0a 	bl	800e8dc <xTaskCreateStatic>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	613b      	str	r3, [r7, #16]
 800d4cc:	e013      	b.n	800d4f6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d4ce:	69bb      	ldr	r3, [r7, #24]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d110      	bne.n	800d4f6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d4d4:	6a3b      	ldr	r3, [r7, #32]
 800d4d6:	b29a      	uxth	r2, r3
 800d4d8:	f107 0310 	add.w	r3, r7, #16
 800d4dc:	9301      	str	r3, [sp, #4]
 800d4de:	69fb      	ldr	r3, [r7, #28]
 800d4e0:	9300      	str	r3, [sp, #0]
 800d4e2:	68bb      	ldr	r3, [r7, #8]
 800d4e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d4e6:	68f8      	ldr	r0, [r7, #12]
 800d4e8:	f001 fa58 	bl	800e99c <xTaskCreate>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2b01      	cmp	r3, #1
 800d4f0:	d001      	beq.n	800d4f6 <osThreadNew+0x11a>
            hTask = NULL;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d4f6:	693b      	ldr	r3, [r7, #16]
}
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	3728      	adds	r7, #40	@ 0x28
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	bd80      	pop	{r7, pc}

0800d500 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d500:	b580      	push	{r7, lr}
 800d502:	b084      	sub	sp, #16
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d508:	f3ef 8305 	mrs	r3, IPSR
 800d50c:	60bb      	str	r3, [r7, #8]
  return(result);
 800d50e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d510:	2b00      	cmp	r3, #0
 800d512:	d003      	beq.n	800d51c <osDelay+0x1c>
    stat = osErrorISR;
 800d514:	f06f 0305 	mvn.w	r3, #5
 800d518:	60fb      	str	r3, [r7, #12]
 800d51a:	e007      	b.n	800d52c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d51c:	2300      	movs	r3, #0
 800d51e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d002      	beq.n	800d52c <osDelay+0x2c>
      vTaskDelay(ticks);
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f001 fb96 	bl	800ec58 <vTaskDelay>
    }
  }

  return (stat);
 800d52c:	68fb      	ldr	r3, [r7, #12]
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3710      	adds	r7, #16
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}

0800d536 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800d536:	b580      	push	{r7, lr}
 800d538:	b08a      	sub	sp, #40	@ 0x28
 800d53a:	af02      	add	r7, sp, #8
 800d53c:	60f8      	str	r0, [r7, #12]
 800d53e:	60b9      	str	r1, [r7, #8]
 800d540:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800d542:	2300      	movs	r3, #0
 800d544:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d546:	f3ef 8305 	mrs	r3, IPSR
 800d54a:	613b      	str	r3, [r7, #16]
  return(result);
 800d54c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d15f      	bne.n	800d612 <osMessageQueueNew+0xdc>
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d05c      	beq.n	800d612 <osMessageQueueNew+0xdc>
 800d558:	68bb      	ldr	r3, [r7, #8]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d059      	beq.n	800d612 <osMessageQueueNew+0xdc>
    mem = -1;
 800d55e:	f04f 33ff 	mov.w	r3, #4294967295
 800d562:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d029      	beq.n	800d5be <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	689b      	ldr	r3, [r3, #8]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d012      	beq.n	800d598 <osMessageQueueNew+0x62>
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	68db      	ldr	r3, [r3, #12]
 800d576:	2b4f      	cmp	r3, #79	@ 0x4f
 800d578:	d90e      	bls.n	800d598 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d00a      	beq.n	800d598 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	695a      	ldr	r2, [r3, #20]
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	68b9      	ldr	r1, [r7, #8]
 800d58a:	fb01 f303 	mul.w	r3, r1, r3
 800d58e:	429a      	cmp	r2, r3
 800d590:	d302      	bcc.n	800d598 <osMessageQueueNew+0x62>
        mem = 1;
 800d592:	2301      	movs	r3, #1
 800d594:	61bb      	str	r3, [r7, #24]
 800d596:	e014      	b.n	800d5c2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	689b      	ldr	r3, [r3, #8]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d110      	bne.n	800d5c2 <osMessageQueueNew+0x8c>
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	68db      	ldr	r3, [r3, #12]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d10c      	bne.n	800d5c2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d108      	bne.n	800d5c2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	695b      	ldr	r3, [r3, #20]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d104      	bne.n	800d5c2 <osMessageQueueNew+0x8c>
          mem = 0;
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	61bb      	str	r3, [r7, #24]
 800d5bc:	e001      	b.n	800d5c2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800d5be:	2300      	movs	r3, #0
 800d5c0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d5c2:	69bb      	ldr	r3, [r7, #24]
 800d5c4:	2b01      	cmp	r3, #1
 800d5c6:	d10b      	bne.n	800d5e0 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	691a      	ldr	r2, [r3, #16]
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	689b      	ldr	r3, [r3, #8]
 800d5d0:	2100      	movs	r1, #0
 800d5d2:	9100      	str	r1, [sp, #0]
 800d5d4:	68b9      	ldr	r1, [r7, #8]
 800d5d6:	68f8      	ldr	r0, [r7, #12]
 800d5d8:	f000 fa66 	bl	800daa8 <xQueueGenericCreateStatic>
 800d5dc:	61f8      	str	r0, [r7, #28]
 800d5de:	e008      	b.n	800d5f2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800d5e0:	69bb      	ldr	r3, [r7, #24]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d105      	bne.n	800d5f2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	68b9      	ldr	r1, [r7, #8]
 800d5ea:	68f8      	ldr	r0, [r7, #12]
 800d5ec:	f000 fad9 	bl	800dba2 <xQueueGenericCreate>
 800d5f0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800d5f2:	69fb      	ldr	r3, [r7, #28]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d00c      	beq.n	800d612 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d003      	beq.n	800d606 <osMessageQueueNew+0xd0>
        name = attr->name;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	617b      	str	r3, [r7, #20]
 800d604:	e001      	b.n	800d60a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800d606:	2300      	movs	r3, #0
 800d608:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800d60a:	6979      	ldr	r1, [r7, #20]
 800d60c:	69f8      	ldr	r0, [r7, #28]
 800d60e:	f001 f8dd 	bl	800e7cc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800d612:	69fb      	ldr	r3, [r7, #28]
}
 800d614:	4618      	mov	r0, r3
 800d616:	3720      	adds	r7, #32
 800d618:	46bd      	mov	sp, r7
 800d61a:	bd80      	pop	{r7, pc}

0800d61c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b088      	sub	sp, #32
 800d620:	af00      	add	r7, sp, #0
 800d622:	60f8      	str	r0, [r7, #12]
 800d624:	60b9      	str	r1, [r7, #8]
 800d626:	603b      	str	r3, [r7, #0]
 800d628:	4613      	mov	r3, r2
 800d62a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800d630:	2300      	movs	r3, #0
 800d632:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d634:	f3ef 8305 	mrs	r3, IPSR
 800d638:	617b      	str	r3, [r7, #20]
  return(result);
 800d63a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d028      	beq.n	800d692 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800d640:	69bb      	ldr	r3, [r7, #24]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d005      	beq.n	800d652 <osMessageQueuePut+0x36>
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d002      	beq.n	800d652 <osMessageQueuePut+0x36>
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d003      	beq.n	800d65a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800d652:	f06f 0303 	mvn.w	r3, #3
 800d656:	61fb      	str	r3, [r7, #28]
 800d658:	e038      	b.n	800d6cc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800d65a:	2300      	movs	r3, #0
 800d65c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800d65e:	f107 0210 	add.w	r2, r7, #16
 800d662:	2300      	movs	r3, #0
 800d664:	68b9      	ldr	r1, [r7, #8]
 800d666:	69b8      	ldr	r0, [r7, #24]
 800d668:	f000 fc2e 	bl	800dec8 <xQueueGenericSendFromISR>
 800d66c:	4603      	mov	r3, r0
 800d66e:	2b01      	cmp	r3, #1
 800d670:	d003      	beq.n	800d67a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800d672:	f06f 0302 	mvn.w	r3, #2
 800d676:	61fb      	str	r3, [r7, #28]
 800d678:	e028      	b.n	800d6cc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800d67a:	693b      	ldr	r3, [r7, #16]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d025      	beq.n	800d6cc <osMessageQueuePut+0xb0>
 800d680:	4b15      	ldr	r3, [pc, #84]	@ (800d6d8 <osMessageQueuePut+0xbc>)
 800d682:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d686:	601a      	str	r2, [r3, #0]
 800d688:	f3bf 8f4f 	dsb	sy
 800d68c:	f3bf 8f6f 	isb	sy
 800d690:	e01c      	b.n	800d6cc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800d692:	69bb      	ldr	r3, [r7, #24]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d002      	beq.n	800d69e <osMessageQueuePut+0x82>
 800d698:	68bb      	ldr	r3, [r7, #8]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d103      	bne.n	800d6a6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800d69e:	f06f 0303 	mvn.w	r3, #3
 800d6a2:	61fb      	str	r3, [r7, #28]
 800d6a4:	e012      	b.n	800d6cc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	683a      	ldr	r2, [r7, #0]
 800d6aa:	68b9      	ldr	r1, [r7, #8]
 800d6ac:	69b8      	ldr	r0, [r7, #24]
 800d6ae:	f000 fb09 	bl	800dcc4 <xQueueGenericSend>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	2b01      	cmp	r3, #1
 800d6b6:	d009      	beq.n	800d6cc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d003      	beq.n	800d6c6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800d6be:	f06f 0301 	mvn.w	r3, #1
 800d6c2:	61fb      	str	r3, [r7, #28]
 800d6c4:	e002      	b.n	800d6cc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800d6c6:	f06f 0302 	mvn.w	r3, #2
 800d6ca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800d6cc:	69fb      	ldr	r3, [r7, #28]
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3720      	adds	r7, #32
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}
 800d6d6:	bf00      	nop
 800d6d8:	e000ed04 	.word	0xe000ed04

0800d6dc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b088      	sub	sp, #32
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	60f8      	str	r0, [r7, #12]
 800d6e4:	60b9      	str	r1, [r7, #8]
 800d6e6:	607a      	str	r2, [r7, #4]
 800d6e8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d6f2:	f3ef 8305 	mrs	r3, IPSR
 800d6f6:	617b      	str	r3, [r7, #20]
  return(result);
 800d6f8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d028      	beq.n	800d750 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800d6fe:	69bb      	ldr	r3, [r7, #24]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d005      	beq.n	800d710 <osMessageQueueGet+0x34>
 800d704:	68bb      	ldr	r3, [r7, #8]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d002      	beq.n	800d710 <osMessageQueueGet+0x34>
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d003      	beq.n	800d718 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800d710:	f06f 0303 	mvn.w	r3, #3
 800d714:	61fb      	str	r3, [r7, #28]
 800d716:	e037      	b.n	800d788 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800d718:	2300      	movs	r3, #0
 800d71a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800d71c:	f107 0310 	add.w	r3, r7, #16
 800d720:	461a      	mov	r2, r3
 800d722:	68b9      	ldr	r1, [r7, #8]
 800d724:	69b8      	ldr	r0, [r7, #24]
 800d726:	f000 fe5f 	bl	800e3e8 <xQueueReceiveFromISR>
 800d72a:	4603      	mov	r3, r0
 800d72c:	2b01      	cmp	r3, #1
 800d72e:	d003      	beq.n	800d738 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800d730:	f06f 0302 	mvn.w	r3, #2
 800d734:	61fb      	str	r3, [r7, #28]
 800d736:	e027      	b.n	800d788 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800d738:	693b      	ldr	r3, [r7, #16]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d024      	beq.n	800d788 <osMessageQueueGet+0xac>
 800d73e:	4b15      	ldr	r3, [pc, #84]	@ (800d794 <osMessageQueueGet+0xb8>)
 800d740:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d744:	601a      	str	r2, [r3, #0]
 800d746:	f3bf 8f4f 	dsb	sy
 800d74a:	f3bf 8f6f 	isb	sy
 800d74e:	e01b      	b.n	800d788 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800d750:	69bb      	ldr	r3, [r7, #24]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d002      	beq.n	800d75c <osMessageQueueGet+0x80>
 800d756:	68bb      	ldr	r3, [r7, #8]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d103      	bne.n	800d764 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800d75c:	f06f 0303 	mvn.w	r3, #3
 800d760:	61fb      	str	r3, [r7, #28]
 800d762:	e011      	b.n	800d788 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800d764:	683a      	ldr	r2, [r7, #0]
 800d766:	68b9      	ldr	r1, [r7, #8]
 800d768:	69b8      	ldr	r0, [r7, #24]
 800d76a:	f000 fc4b 	bl	800e004 <xQueueReceive>
 800d76e:	4603      	mov	r3, r0
 800d770:	2b01      	cmp	r3, #1
 800d772:	d009      	beq.n	800d788 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800d774:	683b      	ldr	r3, [r7, #0]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d003      	beq.n	800d782 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800d77a:	f06f 0301 	mvn.w	r3, #1
 800d77e:	61fb      	str	r3, [r7, #28]
 800d780:	e002      	b.n	800d788 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800d782:	f06f 0302 	mvn.w	r3, #2
 800d786:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800d788:	69fb      	ldr	r3, [r7, #28]
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	3720      	adds	r7, #32
 800d78e:	46bd      	mov	sp, r7
 800d790:	bd80      	pop	{r7, pc}
 800d792:	bf00      	nop
 800d794:	e000ed04 	.word	0xe000ed04

0800d798 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 800d798:	b580      	push	{r7, lr}
 800d79a:	b08a      	sub	sp, #40	@ 0x28
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 800d7a4:	6a3b      	ldr	r3, [r7, #32]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d102      	bne.n	800d7b0 <osMessageQueueGetSpace+0x18>
    space = 0U;
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800d7ae:	e023      	b.n	800d7f8 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d7b0:	f3ef 8305 	mrs	r3, IPSR
 800d7b4:	61bb      	str	r3, [r7, #24]
  return(result);
 800d7b6:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d019      	beq.n	800d7f0 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d7bc:	f3ef 8211 	mrs	r2, BASEPRI
 800d7c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7c4:	f383 8811 	msr	BASEPRI, r3
 800d7c8:	f3bf 8f6f 	isb	sy
 800d7cc:	f3bf 8f4f 	dsb	sy
 800d7d0:	613a      	str	r2, [r7, #16]
 800d7d2:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d7d4:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 800d7d6:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 800d7d8:	6a3b      	ldr	r3, [r7, #32]
 800d7da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d7dc:	6a3b      	ldr	r3, [r7, #32]
 800d7de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7e0:	1ad3      	subs	r3, r2, r3
 800d7e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d7e4:	69fb      	ldr	r3, [r7, #28]
 800d7e6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d7e8:	697b      	ldr	r3, [r7, #20]
 800d7ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d7ee:	e003      	b.n	800d7f8 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 800d7f0:	6a38      	ldr	r0, [r7, #32]
 800d7f2:	f000 fe7b 	bl	800e4ec <uxQueueSpacesAvailable>
 800d7f6:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 800d7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3728      	adds	r7, #40	@ 0x28
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
	...

0800d804 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d804:	b480      	push	{r7}
 800d806:	b085      	sub	sp, #20
 800d808:	af00      	add	r7, sp, #0
 800d80a:	60f8      	str	r0, [r7, #12]
 800d80c:	60b9      	str	r1, [r7, #8]
 800d80e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	4a07      	ldr	r2, [pc, #28]	@ (800d830 <vApplicationGetIdleTaskMemory+0x2c>)
 800d814:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	4a06      	ldr	r2, [pc, #24]	@ (800d834 <vApplicationGetIdleTaskMemory+0x30>)
 800d81a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2280      	movs	r2, #128	@ 0x80
 800d820:	601a      	str	r2, [r3, #0]
}
 800d822:	bf00      	nop
 800d824:	3714      	adds	r7, #20
 800d826:	46bd      	mov	sp, r7
 800d828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82c:	4770      	bx	lr
 800d82e:	bf00      	nop
 800d830:	2000050c 	.word	0x2000050c
 800d834:	200005b4 	.word	0x200005b4

0800d838 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d838:	b480      	push	{r7}
 800d83a:	b085      	sub	sp, #20
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	60f8      	str	r0, [r7, #12]
 800d840:	60b9      	str	r1, [r7, #8]
 800d842:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	4a07      	ldr	r2, [pc, #28]	@ (800d864 <vApplicationGetTimerTaskMemory+0x2c>)
 800d848:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	4a06      	ldr	r2, [pc, #24]	@ (800d868 <vApplicationGetTimerTaskMemory+0x30>)
 800d84e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d856:	601a      	str	r2, [r3, #0]
}
 800d858:	bf00      	nop
 800d85a:	3714      	adds	r7, #20
 800d85c:	46bd      	mov	sp, r7
 800d85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d862:	4770      	bx	lr
 800d864:	200007b4 	.word	0x200007b4
 800d868:	2000085c 	.word	0x2000085c

0800d86c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d86c:	b480      	push	{r7}
 800d86e:	b083      	sub	sp, #12
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	f103 0208 	add.w	r2, r3, #8
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	f04f 32ff 	mov.w	r2, #4294967295
 800d884:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	f103 0208 	add.w	r2, r3, #8
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	f103 0208 	add.w	r2, r3, #8
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	2200      	movs	r2, #0
 800d89e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d8a0:	bf00      	nop
 800d8a2:	370c      	adds	r7, #12
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8aa:	4770      	bx	lr

0800d8ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	b083      	sub	sp, #12
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d8ba:	bf00      	nop
 800d8bc:	370c      	adds	r7, #12
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c4:	4770      	bx	lr

0800d8c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d8c6:	b480      	push	{r7}
 800d8c8:	b085      	sub	sp, #20
 800d8ca:	af00      	add	r7, sp, #0
 800d8cc:	6078      	str	r0, [r7, #4]
 800d8ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	685b      	ldr	r3, [r3, #4]
 800d8d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	68fa      	ldr	r2, [r7, #12]
 800d8da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	689a      	ldr	r2, [r3, #8]
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	689b      	ldr	r3, [r3, #8]
 800d8e8:	683a      	ldr	r2, [r7, #0]
 800d8ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	683a      	ldr	r2, [r7, #0]
 800d8f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d8f2:	683b      	ldr	r3, [r7, #0]
 800d8f4:	687a      	ldr	r2, [r7, #4]
 800d8f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	1c5a      	adds	r2, r3, #1
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	601a      	str	r2, [r3, #0]
}
 800d902:	bf00      	nop
 800d904:	3714      	adds	r7, #20
 800d906:	46bd      	mov	sp, r7
 800d908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90c:	4770      	bx	lr

0800d90e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d90e:	b480      	push	{r7}
 800d910:	b085      	sub	sp, #20
 800d912:	af00      	add	r7, sp, #0
 800d914:	6078      	str	r0, [r7, #4]
 800d916:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d918:	683b      	ldr	r3, [r7, #0]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d91e:	68bb      	ldr	r3, [r7, #8]
 800d920:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d924:	d103      	bne.n	800d92e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	691b      	ldr	r3, [r3, #16]
 800d92a:	60fb      	str	r3, [r7, #12]
 800d92c:	e00c      	b.n	800d948 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	3308      	adds	r3, #8
 800d932:	60fb      	str	r3, [r7, #12]
 800d934:	e002      	b.n	800d93c <vListInsert+0x2e>
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	685b      	ldr	r3, [r3, #4]
 800d93a:	60fb      	str	r3, [r7, #12]
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	685b      	ldr	r3, [r3, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	68ba      	ldr	r2, [r7, #8]
 800d944:	429a      	cmp	r2, r3
 800d946:	d2f6      	bcs.n	800d936 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	685a      	ldr	r2, [r3, #4]
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	685b      	ldr	r3, [r3, #4]
 800d954:	683a      	ldr	r2, [r7, #0]
 800d956:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d958:	683b      	ldr	r3, [r7, #0]
 800d95a:	68fa      	ldr	r2, [r7, #12]
 800d95c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	683a      	ldr	r2, [r7, #0]
 800d962:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	687a      	ldr	r2, [r7, #4]
 800d968:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	1c5a      	adds	r2, r3, #1
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	601a      	str	r2, [r3, #0]
}
 800d974:	bf00      	nop
 800d976:	3714      	adds	r7, #20
 800d978:	46bd      	mov	sp, r7
 800d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97e:	4770      	bx	lr

0800d980 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d980:	b480      	push	{r7}
 800d982:	b085      	sub	sp, #20
 800d984:	af00      	add	r7, sp, #0
 800d986:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	691b      	ldr	r3, [r3, #16]
 800d98c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	685b      	ldr	r3, [r3, #4]
 800d992:	687a      	ldr	r2, [r7, #4]
 800d994:	6892      	ldr	r2, [r2, #8]
 800d996:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	689b      	ldr	r3, [r3, #8]
 800d99c:	687a      	ldr	r2, [r7, #4]
 800d99e:	6852      	ldr	r2, [r2, #4]
 800d9a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	685b      	ldr	r3, [r3, #4]
 800d9a6:	687a      	ldr	r2, [r7, #4]
 800d9a8:	429a      	cmp	r2, r3
 800d9aa:	d103      	bne.n	800d9b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	689a      	ldr	r2, [r3, #8]
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	1e5a      	subs	r2, r3, #1
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	681b      	ldr	r3, [r3, #0]
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3714      	adds	r7, #20
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d2:	4770      	bx	lr

0800d9d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b084      	sub	sp, #16
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
 800d9dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d10b      	bne.n	800da00 <xQueueGenericReset+0x2c>
	__asm volatile
 800d9e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9ec:	f383 8811 	msr	BASEPRI, r3
 800d9f0:	f3bf 8f6f 	isb	sy
 800d9f4:	f3bf 8f4f 	dsb	sy
 800d9f8:	60bb      	str	r3, [r7, #8]
}
 800d9fa:	bf00      	nop
 800d9fc:	bf00      	nop
 800d9fe:	e7fd      	b.n	800d9fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800da00:	f002 fc42 	bl	8010288 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	681a      	ldr	r2, [r3, #0]
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da0c:	68f9      	ldr	r1, [r7, #12]
 800da0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800da10:	fb01 f303 	mul.w	r3, r1, r3
 800da14:	441a      	add	r2, r3
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	2200      	movs	r2, #0
 800da1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	681a      	ldr	r2, [r3, #0]
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	681a      	ldr	r2, [r3, #0]
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da30:	3b01      	subs	r3, #1
 800da32:	68f9      	ldr	r1, [r7, #12]
 800da34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800da36:	fb01 f303 	mul.w	r3, r1, r3
 800da3a:	441a      	add	r2, r3
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	22ff      	movs	r2, #255	@ 0xff
 800da44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	22ff      	movs	r2, #255	@ 0xff
 800da4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d114      	bne.n	800da80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	691b      	ldr	r3, [r3, #16]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d01a      	beq.n	800da94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	3310      	adds	r3, #16
 800da62:	4618      	mov	r0, r3
 800da64:	f001 fbde 	bl	800f224 <xTaskRemoveFromEventList>
 800da68:	4603      	mov	r3, r0
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d012      	beq.n	800da94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800da6e:	4b0d      	ldr	r3, [pc, #52]	@ (800daa4 <xQueueGenericReset+0xd0>)
 800da70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da74:	601a      	str	r2, [r3, #0]
 800da76:	f3bf 8f4f 	dsb	sy
 800da7a:	f3bf 8f6f 	isb	sy
 800da7e:	e009      	b.n	800da94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	3310      	adds	r3, #16
 800da84:	4618      	mov	r0, r3
 800da86:	f7ff fef1 	bl	800d86c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	3324      	adds	r3, #36	@ 0x24
 800da8e:	4618      	mov	r0, r3
 800da90:	f7ff feec 	bl	800d86c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800da94:	f002 fc2a 	bl	80102ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800da98:	2301      	movs	r3, #1
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	3710      	adds	r7, #16
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd80      	pop	{r7, pc}
 800daa2:	bf00      	nop
 800daa4:	e000ed04 	.word	0xe000ed04

0800daa8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b08e      	sub	sp, #56	@ 0x38
 800daac:	af02      	add	r7, sp, #8
 800daae:	60f8      	str	r0, [r7, #12]
 800dab0:	60b9      	str	r1, [r7, #8]
 800dab2:	607a      	str	r2, [r7, #4]
 800dab4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d10b      	bne.n	800dad4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800dabc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dac0:	f383 8811 	msr	BASEPRI, r3
 800dac4:	f3bf 8f6f 	isb	sy
 800dac8:	f3bf 8f4f 	dsb	sy
 800dacc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800dace:	bf00      	nop
 800dad0:	bf00      	nop
 800dad2:	e7fd      	b.n	800dad0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d10b      	bne.n	800daf2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800dada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dade:	f383 8811 	msr	BASEPRI, r3
 800dae2:	f3bf 8f6f 	isb	sy
 800dae6:	f3bf 8f4f 	dsb	sy
 800daea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800daec:	bf00      	nop
 800daee:	bf00      	nop
 800daf0:	e7fd      	b.n	800daee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d002      	beq.n	800dafe <xQueueGenericCreateStatic+0x56>
 800daf8:	68bb      	ldr	r3, [r7, #8]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d001      	beq.n	800db02 <xQueueGenericCreateStatic+0x5a>
 800dafe:	2301      	movs	r3, #1
 800db00:	e000      	b.n	800db04 <xQueueGenericCreateStatic+0x5c>
 800db02:	2300      	movs	r3, #0
 800db04:	2b00      	cmp	r3, #0
 800db06:	d10b      	bne.n	800db20 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800db08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db0c:	f383 8811 	msr	BASEPRI, r3
 800db10:	f3bf 8f6f 	isb	sy
 800db14:	f3bf 8f4f 	dsb	sy
 800db18:	623b      	str	r3, [r7, #32]
}
 800db1a:	bf00      	nop
 800db1c:	bf00      	nop
 800db1e:	e7fd      	b.n	800db1c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d102      	bne.n	800db2c <xQueueGenericCreateStatic+0x84>
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d101      	bne.n	800db30 <xQueueGenericCreateStatic+0x88>
 800db2c:	2301      	movs	r3, #1
 800db2e:	e000      	b.n	800db32 <xQueueGenericCreateStatic+0x8a>
 800db30:	2300      	movs	r3, #0
 800db32:	2b00      	cmp	r3, #0
 800db34:	d10b      	bne.n	800db4e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800db36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db3a:	f383 8811 	msr	BASEPRI, r3
 800db3e:	f3bf 8f6f 	isb	sy
 800db42:	f3bf 8f4f 	dsb	sy
 800db46:	61fb      	str	r3, [r7, #28]
}
 800db48:	bf00      	nop
 800db4a:	bf00      	nop
 800db4c:	e7fd      	b.n	800db4a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800db4e:	2350      	movs	r3, #80	@ 0x50
 800db50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800db52:	697b      	ldr	r3, [r7, #20]
 800db54:	2b50      	cmp	r3, #80	@ 0x50
 800db56:	d00b      	beq.n	800db70 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800db58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db5c:	f383 8811 	msr	BASEPRI, r3
 800db60:	f3bf 8f6f 	isb	sy
 800db64:	f3bf 8f4f 	dsb	sy
 800db68:	61bb      	str	r3, [r7, #24]
}
 800db6a:	bf00      	nop
 800db6c:	bf00      	nop
 800db6e:	e7fd      	b.n	800db6c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800db70:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800db72:	683b      	ldr	r3, [r7, #0]
 800db74:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800db76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d00d      	beq.n	800db98 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800db7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db7e:	2201      	movs	r2, #1
 800db80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800db84:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800db88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db8a:	9300      	str	r3, [sp, #0]
 800db8c:	4613      	mov	r3, r2
 800db8e:	687a      	ldr	r2, [r7, #4]
 800db90:	68b9      	ldr	r1, [r7, #8]
 800db92:	68f8      	ldr	r0, [r7, #12]
 800db94:	f000 f840 	bl	800dc18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800db98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800db9a:	4618      	mov	r0, r3
 800db9c:	3730      	adds	r7, #48	@ 0x30
 800db9e:	46bd      	mov	sp, r7
 800dba0:	bd80      	pop	{r7, pc}

0800dba2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800dba2:	b580      	push	{r7, lr}
 800dba4:	b08a      	sub	sp, #40	@ 0x28
 800dba6:	af02      	add	r7, sp, #8
 800dba8:	60f8      	str	r0, [r7, #12]
 800dbaa:	60b9      	str	r1, [r7, #8]
 800dbac:	4613      	mov	r3, r2
 800dbae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d10b      	bne.n	800dbce <xQueueGenericCreate+0x2c>
	__asm volatile
 800dbb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbba:	f383 8811 	msr	BASEPRI, r3
 800dbbe:	f3bf 8f6f 	isb	sy
 800dbc2:	f3bf 8f4f 	dsb	sy
 800dbc6:	613b      	str	r3, [r7, #16]
}
 800dbc8:	bf00      	nop
 800dbca:	bf00      	nop
 800dbcc:	e7fd      	b.n	800dbca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	68ba      	ldr	r2, [r7, #8]
 800dbd2:	fb02 f303 	mul.w	r3, r2, r3
 800dbd6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800dbd8:	69fb      	ldr	r3, [r7, #28]
 800dbda:	3350      	adds	r3, #80	@ 0x50
 800dbdc:	4618      	mov	r0, r3
 800dbde:	f002 fc75 	bl	80104cc <pvPortMalloc>
 800dbe2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800dbe4:	69bb      	ldr	r3, [r7, #24]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d011      	beq.n	800dc0e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800dbea:	69bb      	ldr	r3, [r7, #24]
 800dbec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dbee:	697b      	ldr	r3, [r7, #20]
 800dbf0:	3350      	adds	r3, #80	@ 0x50
 800dbf2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800dbf4:	69bb      	ldr	r3, [r7, #24]
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800dbfc:	79fa      	ldrb	r2, [r7, #7]
 800dbfe:	69bb      	ldr	r3, [r7, #24]
 800dc00:	9300      	str	r3, [sp, #0]
 800dc02:	4613      	mov	r3, r2
 800dc04:	697a      	ldr	r2, [r7, #20]
 800dc06:	68b9      	ldr	r1, [r7, #8]
 800dc08:	68f8      	ldr	r0, [r7, #12]
 800dc0a:	f000 f805 	bl	800dc18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800dc0e:	69bb      	ldr	r3, [r7, #24]
	}
 800dc10:	4618      	mov	r0, r3
 800dc12:	3720      	adds	r7, #32
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}

0800dc18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b084      	sub	sp, #16
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	60f8      	str	r0, [r7, #12]
 800dc20:	60b9      	str	r1, [r7, #8]
 800dc22:	607a      	str	r2, [r7, #4]
 800dc24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800dc26:	68bb      	ldr	r3, [r7, #8]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d103      	bne.n	800dc34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800dc2c:	69bb      	ldr	r3, [r7, #24]
 800dc2e:	69ba      	ldr	r2, [r7, #24]
 800dc30:	601a      	str	r2, [r3, #0]
 800dc32:	e002      	b.n	800dc3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800dc34:	69bb      	ldr	r3, [r7, #24]
 800dc36:	687a      	ldr	r2, [r7, #4]
 800dc38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800dc3a:	69bb      	ldr	r3, [r7, #24]
 800dc3c:	68fa      	ldr	r2, [r7, #12]
 800dc3e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800dc40:	69bb      	ldr	r3, [r7, #24]
 800dc42:	68ba      	ldr	r2, [r7, #8]
 800dc44:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800dc46:	2101      	movs	r1, #1
 800dc48:	69b8      	ldr	r0, [r7, #24]
 800dc4a:	f7ff fec3 	bl	800d9d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800dc4e:	69bb      	ldr	r3, [r7, #24]
 800dc50:	78fa      	ldrb	r2, [r7, #3]
 800dc52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800dc56:	bf00      	nop
 800dc58:	3710      	adds	r7, #16
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}

0800dc5e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800dc5e:	b580      	push	{r7, lr}
 800dc60:	b082      	sub	sp, #8
 800dc62:	af00      	add	r7, sp, #0
 800dc64:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d00e      	beq.n	800dc8a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2200      	movs	r2, #0
 800dc70:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2200      	movs	r2, #0
 800dc76:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800dc7e:	2300      	movs	r3, #0
 800dc80:	2200      	movs	r2, #0
 800dc82:	2100      	movs	r1, #0
 800dc84:	6878      	ldr	r0, [r7, #4]
 800dc86:	f000 f81d 	bl	800dcc4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800dc8a:	bf00      	nop
 800dc8c:	3708      	adds	r7, #8
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	bd80      	pop	{r7, pc}

0800dc92 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800dc92:	b580      	push	{r7, lr}
 800dc94:	b086      	sub	sp, #24
 800dc96:	af00      	add	r7, sp, #0
 800dc98:	4603      	mov	r3, r0
 800dc9a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	617b      	str	r3, [r7, #20]
 800dca0:	2300      	movs	r3, #0
 800dca2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800dca4:	79fb      	ldrb	r3, [r7, #7]
 800dca6:	461a      	mov	r2, r3
 800dca8:	6939      	ldr	r1, [r7, #16]
 800dcaa:	6978      	ldr	r0, [r7, #20]
 800dcac:	f7ff ff79 	bl	800dba2 <xQueueGenericCreate>
 800dcb0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800dcb2:	68f8      	ldr	r0, [r7, #12]
 800dcb4:	f7ff ffd3 	bl	800dc5e <prvInitialiseMutex>

		return xNewQueue;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
	}
 800dcba:	4618      	mov	r0, r3
 800dcbc:	3718      	adds	r7, #24
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}
	...

0800dcc4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b08e      	sub	sp, #56	@ 0x38
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	60f8      	str	r0, [r7, #12]
 800dccc:	60b9      	str	r1, [r7, #8]
 800dcce:	607a      	str	r2, [r7, #4]
 800dcd0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800dcda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d10b      	bne.n	800dcf8 <xQueueGenericSend+0x34>
	__asm volatile
 800dce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dce4:	f383 8811 	msr	BASEPRI, r3
 800dce8:	f3bf 8f6f 	isb	sy
 800dcec:	f3bf 8f4f 	dsb	sy
 800dcf0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800dcf2:	bf00      	nop
 800dcf4:	bf00      	nop
 800dcf6:	e7fd      	b.n	800dcf4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dcf8:	68bb      	ldr	r3, [r7, #8]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d103      	bne.n	800dd06 <xQueueGenericSend+0x42>
 800dcfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d101      	bne.n	800dd0a <xQueueGenericSend+0x46>
 800dd06:	2301      	movs	r3, #1
 800dd08:	e000      	b.n	800dd0c <xQueueGenericSend+0x48>
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d10b      	bne.n	800dd28 <xQueueGenericSend+0x64>
	__asm volatile
 800dd10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd14:	f383 8811 	msr	BASEPRI, r3
 800dd18:	f3bf 8f6f 	isb	sy
 800dd1c:	f3bf 8f4f 	dsb	sy
 800dd20:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800dd22:	bf00      	nop
 800dd24:	bf00      	nop
 800dd26:	e7fd      	b.n	800dd24 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800dd28:	683b      	ldr	r3, [r7, #0]
 800dd2a:	2b02      	cmp	r3, #2
 800dd2c:	d103      	bne.n	800dd36 <xQueueGenericSend+0x72>
 800dd2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd32:	2b01      	cmp	r3, #1
 800dd34:	d101      	bne.n	800dd3a <xQueueGenericSend+0x76>
 800dd36:	2301      	movs	r3, #1
 800dd38:	e000      	b.n	800dd3c <xQueueGenericSend+0x78>
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d10b      	bne.n	800dd58 <xQueueGenericSend+0x94>
	__asm volatile
 800dd40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd44:	f383 8811 	msr	BASEPRI, r3
 800dd48:	f3bf 8f6f 	isb	sy
 800dd4c:	f3bf 8f4f 	dsb	sy
 800dd50:	623b      	str	r3, [r7, #32]
}
 800dd52:	bf00      	nop
 800dd54:	bf00      	nop
 800dd56:	e7fd      	b.n	800dd54 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dd58:	f001 fc2a 	bl	800f5b0 <xTaskGetSchedulerState>
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d102      	bne.n	800dd68 <xQueueGenericSend+0xa4>
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d101      	bne.n	800dd6c <xQueueGenericSend+0xa8>
 800dd68:	2301      	movs	r3, #1
 800dd6a:	e000      	b.n	800dd6e <xQueueGenericSend+0xaa>
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d10b      	bne.n	800dd8a <xQueueGenericSend+0xc6>
	__asm volatile
 800dd72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd76:	f383 8811 	msr	BASEPRI, r3
 800dd7a:	f3bf 8f6f 	isb	sy
 800dd7e:	f3bf 8f4f 	dsb	sy
 800dd82:	61fb      	str	r3, [r7, #28]
}
 800dd84:	bf00      	nop
 800dd86:	bf00      	nop
 800dd88:	e7fd      	b.n	800dd86 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dd8a:	f002 fa7d 	bl	8010288 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800dd8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dd92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd96:	429a      	cmp	r2, r3
 800dd98:	d302      	bcc.n	800dda0 <xQueueGenericSend+0xdc>
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	2b02      	cmp	r3, #2
 800dd9e:	d129      	bne.n	800ddf4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800dda0:	683a      	ldr	r2, [r7, #0]
 800dda2:	68b9      	ldr	r1, [r7, #8]
 800dda4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dda6:	f000 fc01 	bl	800e5ac <prvCopyDataToQueue>
 800ddaa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ddac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d010      	beq.n	800ddd6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ddb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddb6:	3324      	adds	r3, #36	@ 0x24
 800ddb8:	4618      	mov	r0, r3
 800ddba:	f001 fa33 	bl	800f224 <xTaskRemoveFromEventList>
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d013      	beq.n	800ddec <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ddc4:	4b3f      	ldr	r3, [pc, #252]	@ (800dec4 <xQueueGenericSend+0x200>)
 800ddc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ddca:	601a      	str	r2, [r3, #0]
 800ddcc:	f3bf 8f4f 	dsb	sy
 800ddd0:	f3bf 8f6f 	isb	sy
 800ddd4:	e00a      	b.n	800ddec <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ddd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d007      	beq.n	800ddec <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800dddc:	4b39      	ldr	r3, [pc, #228]	@ (800dec4 <xQueueGenericSend+0x200>)
 800ddde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dde2:	601a      	str	r2, [r3, #0]
 800dde4:	f3bf 8f4f 	dsb	sy
 800dde8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ddec:	f002 fa7e 	bl	80102ec <vPortExitCritical>
				return pdPASS;
 800ddf0:	2301      	movs	r3, #1
 800ddf2:	e063      	b.n	800debc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d103      	bne.n	800de02 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ddfa:	f002 fa77 	bl	80102ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ddfe:	2300      	movs	r3, #0
 800de00:	e05c      	b.n	800debc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800de02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de04:	2b00      	cmp	r3, #0
 800de06:	d106      	bne.n	800de16 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800de08:	f107 0314 	add.w	r3, r7, #20
 800de0c:	4618      	mov	r0, r3
 800de0e:	f001 fa6d 	bl	800f2ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800de12:	2301      	movs	r3, #1
 800de14:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800de16:	f002 fa69 	bl	80102ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800de1a:	f000 ffc3 	bl	800eda4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800de1e:	f002 fa33 	bl	8010288 <vPortEnterCritical>
 800de22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de28:	b25b      	sxtb	r3, r3
 800de2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de2e:	d103      	bne.n	800de38 <xQueueGenericSend+0x174>
 800de30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de32:	2200      	movs	r2, #0
 800de34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800de38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de3e:	b25b      	sxtb	r3, r3
 800de40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de44:	d103      	bne.n	800de4e <xQueueGenericSend+0x18a>
 800de46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de48:	2200      	movs	r2, #0
 800de4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800de4e:	f002 fa4d 	bl	80102ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800de52:	1d3a      	adds	r2, r7, #4
 800de54:	f107 0314 	add.w	r3, r7, #20
 800de58:	4611      	mov	r1, r2
 800de5a:	4618      	mov	r0, r3
 800de5c:	f001 fa5c 	bl	800f318 <xTaskCheckForTimeOut>
 800de60:	4603      	mov	r3, r0
 800de62:	2b00      	cmp	r3, #0
 800de64:	d124      	bne.n	800deb0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800de66:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800de68:	f000 fc98 	bl	800e79c <prvIsQueueFull>
 800de6c:	4603      	mov	r3, r0
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d018      	beq.n	800dea4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800de72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de74:	3310      	adds	r3, #16
 800de76:	687a      	ldr	r2, [r7, #4]
 800de78:	4611      	mov	r1, r2
 800de7a:	4618      	mov	r0, r3
 800de7c:	f001 f980 	bl	800f180 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800de80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800de82:	f000 fc23 	bl	800e6cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800de86:	f000 ff9b 	bl	800edc0 <xTaskResumeAll>
 800de8a:	4603      	mov	r3, r0
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	f47f af7c 	bne.w	800dd8a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800de92:	4b0c      	ldr	r3, [pc, #48]	@ (800dec4 <xQueueGenericSend+0x200>)
 800de94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800de98:	601a      	str	r2, [r3, #0]
 800de9a:	f3bf 8f4f 	dsb	sy
 800de9e:	f3bf 8f6f 	isb	sy
 800dea2:	e772      	b.n	800dd8a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800dea4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dea6:	f000 fc11 	bl	800e6cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800deaa:	f000 ff89 	bl	800edc0 <xTaskResumeAll>
 800deae:	e76c      	b.n	800dd8a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800deb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800deb2:	f000 fc0b 	bl	800e6cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800deb6:	f000 ff83 	bl	800edc0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800deba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800debc:	4618      	mov	r0, r3
 800debe:	3738      	adds	r7, #56	@ 0x38
 800dec0:	46bd      	mov	sp, r7
 800dec2:	bd80      	pop	{r7, pc}
 800dec4:	e000ed04 	.word	0xe000ed04

0800dec8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b090      	sub	sp, #64	@ 0x40
 800decc:	af00      	add	r7, sp, #0
 800dece:	60f8      	str	r0, [r7, #12]
 800ded0:	60b9      	str	r1, [r7, #8]
 800ded2:	607a      	str	r2, [r7, #4]
 800ded4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800deda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d10b      	bne.n	800def8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800dee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dee4:	f383 8811 	msr	BASEPRI, r3
 800dee8:	f3bf 8f6f 	isb	sy
 800deec:	f3bf 8f4f 	dsb	sy
 800def0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800def2:	bf00      	nop
 800def4:	bf00      	nop
 800def6:	e7fd      	b.n	800def4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800def8:	68bb      	ldr	r3, [r7, #8]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d103      	bne.n	800df06 <xQueueGenericSendFromISR+0x3e>
 800defe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df02:	2b00      	cmp	r3, #0
 800df04:	d101      	bne.n	800df0a <xQueueGenericSendFromISR+0x42>
 800df06:	2301      	movs	r3, #1
 800df08:	e000      	b.n	800df0c <xQueueGenericSendFromISR+0x44>
 800df0a:	2300      	movs	r3, #0
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d10b      	bne.n	800df28 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800df10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df14:	f383 8811 	msr	BASEPRI, r3
 800df18:	f3bf 8f6f 	isb	sy
 800df1c:	f3bf 8f4f 	dsb	sy
 800df20:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800df22:	bf00      	nop
 800df24:	bf00      	nop
 800df26:	e7fd      	b.n	800df24 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	2b02      	cmp	r3, #2
 800df2c:	d103      	bne.n	800df36 <xQueueGenericSendFromISR+0x6e>
 800df2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df32:	2b01      	cmp	r3, #1
 800df34:	d101      	bne.n	800df3a <xQueueGenericSendFromISR+0x72>
 800df36:	2301      	movs	r3, #1
 800df38:	e000      	b.n	800df3c <xQueueGenericSendFromISR+0x74>
 800df3a:	2300      	movs	r3, #0
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d10b      	bne.n	800df58 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800df40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df44:	f383 8811 	msr	BASEPRI, r3
 800df48:	f3bf 8f6f 	isb	sy
 800df4c:	f3bf 8f4f 	dsb	sy
 800df50:	623b      	str	r3, [r7, #32]
}
 800df52:	bf00      	nop
 800df54:	bf00      	nop
 800df56:	e7fd      	b.n	800df54 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800df58:	f002 fa76 	bl	8010448 <vPortValidateInterruptPriority>
	__asm volatile
 800df5c:	f3ef 8211 	mrs	r2, BASEPRI
 800df60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df64:	f383 8811 	msr	BASEPRI, r3
 800df68:	f3bf 8f6f 	isb	sy
 800df6c:	f3bf 8f4f 	dsb	sy
 800df70:	61fa      	str	r2, [r7, #28]
 800df72:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800df74:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800df76:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800df78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800df7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df80:	429a      	cmp	r2, r3
 800df82:	d302      	bcc.n	800df8a <xQueueGenericSendFromISR+0xc2>
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	2b02      	cmp	r3, #2
 800df88:	d12f      	bne.n	800dfea <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800df8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800df90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800df94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df98:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800df9a:	683a      	ldr	r2, [r7, #0]
 800df9c:	68b9      	ldr	r1, [r7, #8]
 800df9e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dfa0:	f000 fb04 	bl	800e5ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800dfa4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800dfa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfac:	d112      	bne.n	800dfd4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dfae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d016      	beq.n	800dfe4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dfb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfb8:	3324      	adds	r3, #36	@ 0x24
 800dfba:	4618      	mov	r0, r3
 800dfbc:	f001 f932 	bl	800f224 <xTaskRemoveFromEventList>
 800dfc0:	4603      	mov	r3, r0
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d00e      	beq.n	800dfe4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d00b      	beq.n	800dfe4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2201      	movs	r2, #1
 800dfd0:	601a      	str	r2, [r3, #0]
 800dfd2:	e007      	b.n	800dfe4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800dfd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800dfd8:	3301      	adds	r3, #1
 800dfda:	b2db      	uxtb	r3, r3
 800dfdc:	b25a      	sxtb	r2, r3
 800dfde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800dfe4:	2301      	movs	r3, #1
 800dfe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800dfe8:	e001      	b.n	800dfee <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800dfea:	2300      	movs	r3, #0
 800dfec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dfee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dff0:	617b      	str	r3, [r7, #20]
	__asm volatile
 800dff2:	697b      	ldr	r3, [r7, #20]
 800dff4:	f383 8811 	msr	BASEPRI, r3
}
 800dff8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800dffc:	4618      	mov	r0, r3
 800dffe:	3740      	adds	r7, #64	@ 0x40
 800e000:	46bd      	mov	sp, r7
 800e002:	bd80      	pop	{r7, pc}

0800e004 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b08c      	sub	sp, #48	@ 0x30
 800e008:	af00      	add	r7, sp, #0
 800e00a:	60f8      	str	r0, [r7, #12]
 800e00c:	60b9      	str	r1, [r7, #8]
 800e00e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e010:	2300      	movs	r3, #0
 800e012:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d10b      	bne.n	800e036 <xQueueReceive+0x32>
	__asm volatile
 800e01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e022:	f383 8811 	msr	BASEPRI, r3
 800e026:	f3bf 8f6f 	isb	sy
 800e02a:	f3bf 8f4f 	dsb	sy
 800e02e:	623b      	str	r3, [r7, #32]
}
 800e030:	bf00      	nop
 800e032:	bf00      	nop
 800e034:	e7fd      	b.n	800e032 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e036:	68bb      	ldr	r3, [r7, #8]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d103      	bne.n	800e044 <xQueueReceive+0x40>
 800e03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e03e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e040:	2b00      	cmp	r3, #0
 800e042:	d101      	bne.n	800e048 <xQueueReceive+0x44>
 800e044:	2301      	movs	r3, #1
 800e046:	e000      	b.n	800e04a <xQueueReceive+0x46>
 800e048:	2300      	movs	r3, #0
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d10b      	bne.n	800e066 <xQueueReceive+0x62>
	__asm volatile
 800e04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e052:	f383 8811 	msr	BASEPRI, r3
 800e056:	f3bf 8f6f 	isb	sy
 800e05a:	f3bf 8f4f 	dsb	sy
 800e05e:	61fb      	str	r3, [r7, #28]
}
 800e060:	bf00      	nop
 800e062:	bf00      	nop
 800e064:	e7fd      	b.n	800e062 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e066:	f001 faa3 	bl	800f5b0 <xTaskGetSchedulerState>
 800e06a:	4603      	mov	r3, r0
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d102      	bne.n	800e076 <xQueueReceive+0x72>
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d101      	bne.n	800e07a <xQueueReceive+0x76>
 800e076:	2301      	movs	r3, #1
 800e078:	e000      	b.n	800e07c <xQueueReceive+0x78>
 800e07a:	2300      	movs	r3, #0
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d10b      	bne.n	800e098 <xQueueReceive+0x94>
	__asm volatile
 800e080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e084:	f383 8811 	msr	BASEPRI, r3
 800e088:	f3bf 8f6f 	isb	sy
 800e08c:	f3bf 8f4f 	dsb	sy
 800e090:	61bb      	str	r3, [r7, #24]
}
 800e092:	bf00      	nop
 800e094:	bf00      	nop
 800e096:	e7fd      	b.n	800e094 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e098:	f002 f8f6 	bl	8010288 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e09e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0a0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d01f      	beq.n	800e0e8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e0a8:	68b9      	ldr	r1, [r7, #8]
 800e0aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e0ac:	f000 fae8 	bl	800e680 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e0b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0b2:	1e5a      	subs	r2, r3, #1
 800e0b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0b6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e0b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0ba:	691b      	ldr	r3, [r3, #16]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d00f      	beq.n	800e0e0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e0c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0c2:	3310      	adds	r3, #16
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	f001 f8ad 	bl	800f224 <xTaskRemoveFromEventList>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d007      	beq.n	800e0e0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e0d0:	4b3c      	ldr	r3, [pc, #240]	@ (800e1c4 <xQueueReceive+0x1c0>)
 800e0d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e0d6:	601a      	str	r2, [r3, #0]
 800e0d8:	f3bf 8f4f 	dsb	sy
 800e0dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e0e0:	f002 f904 	bl	80102ec <vPortExitCritical>
				return pdPASS;
 800e0e4:	2301      	movs	r3, #1
 800e0e6:	e069      	b.n	800e1bc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d103      	bne.n	800e0f6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e0ee:	f002 f8fd 	bl	80102ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	e062      	b.n	800e1bc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d106      	bne.n	800e10a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e0fc:	f107 0310 	add.w	r3, r7, #16
 800e100:	4618      	mov	r0, r3
 800e102:	f001 f8f3 	bl	800f2ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e106:	2301      	movs	r3, #1
 800e108:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e10a:	f002 f8ef 	bl	80102ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e10e:	f000 fe49 	bl	800eda4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e112:	f002 f8b9 	bl	8010288 <vPortEnterCritical>
 800e116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e118:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e11c:	b25b      	sxtb	r3, r3
 800e11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e122:	d103      	bne.n	800e12c <xQueueReceive+0x128>
 800e124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e126:	2200      	movs	r2, #0
 800e128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e12e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e132:	b25b      	sxtb	r3, r3
 800e134:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e138:	d103      	bne.n	800e142 <xQueueReceive+0x13e>
 800e13a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e13c:	2200      	movs	r2, #0
 800e13e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e142:	f002 f8d3 	bl	80102ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e146:	1d3a      	adds	r2, r7, #4
 800e148:	f107 0310 	add.w	r3, r7, #16
 800e14c:	4611      	mov	r1, r2
 800e14e:	4618      	mov	r0, r3
 800e150:	f001 f8e2 	bl	800f318 <xTaskCheckForTimeOut>
 800e154:	4603      	mov	r3, r0
 800e156:	2b00      	cmp	r3, #0
 800e158:	d123      	bne.n	800e1a2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e15a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e15c:	f000 fb08 	bl	800e770 <prvIsQueueEmpty>
 800e160:	4603      	mov	r3, r0
 800e162:	2b00      	cmp	r3, #0
 800e164:	d017      	beq.n	800e196 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e168:	3324      	adds	r3, #36	@ 0x24
 800e16a:	687a      	ldr	r2, [r7, #4]
 800e16c:	4611      	mov	r1, r2
 800e16e:	4618      	mov	r0, r3
 800e170:	f001 f806 	bl	800f180 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e174:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e176:	f000 faa9 	bl	800e6cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e17a:	f000 fe21 	bl	800edc0 <xTaskResumeAll>
 800e17e:	4603      	mov	r3, r0
 800e180:	2b00      	cmp	r3, #0
 800e182:	d189      	bne.n	800e098 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800e184:	4b0f      	ldr	r3, [pc, #60]	@ (800e1c4 <xQueueReceive+0x1c0>)
 800e186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e18a:	601a      	str	r2, [r3, #0]
 800e18c:	f3bf 8f4f 	dsb	sy
 800e190:	f3bf 8f6f 	isb	sy
 800e194:	e780      	b.n	800e098 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e198:	f000 fa98 	bl	800e6cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e19c:	f000 fe10 	bl	800edc0 <xTaskResumeAll>
 800e1a0:	e77a      	b.n	800e098 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e1a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e1a4:	f000 fa92 	bl	800e6cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e1a8:	f000 fe0a 	bl	800edc0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e1ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e1ae:	f000 fadf 	bl	800e770 <prvIsQueueEmpty>
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	f43f af6f 	beq.w	800e098 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e1ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e1bc:	4618      	mov	r0, r3
 800e1be:	3730      	adds	r7, #48	@ 0x30
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	bd80      	pop	{r7, pc}
 800e1c4:	e000ed04 	.word	0xe000ed04

0800e1c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e1c8:	b580      	push	{r7, lr}
 800e1ca:	b08e      	sub	sp, #56	@ 0x38
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
 800e1d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e1da:	2300      	movs	r3, #0
 800e1dc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e1de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d10b      	bne.n	800e1fc <xQueueSemaphoreTake+0x34>
	__asm volatile
 800e1e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1e8:	f383 8811 	msr	BASEPRI, r3
 800e1ec:	f3bf 8f6f 	isb	sy
 800e1f0:	f3bf 8f4f 	dsb	sy
 800e1f4:	623b      	str	r3, [r7, #32]
}
 800e1f6:	bf00      	nop
 800e1f8:	bf00      	nop
 800e1fa:	e7fd      	b.n	800e1f8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e1fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e200:	2b00      	cmp	r3, #0
 800e202:	d00b      	beq.n	800e21c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800e204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e208:	f383 8811 	msr	BASEPRI, r3
 800e20c:	f3bf 8f6f 	isb	sy
 800e210:	f3bf 8f4f 	dsb	sy
 800e214:	61fb      	str	r3, [r7, #28]
}
 800e216:	bf00      	nop
 800e218:	bf00      	nop
 800e21a:	e7fd      	b.n	800e218 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e21c:	f001 f9c8 	bl	800f5b0 <xTaskGetSchedulerState>
 800e220:	4603      	mov	r3, r0
 800e222:	2b00      	cmp	r3, #0
 800e224:	d102      	bne.n	800e22c <xQueueSemaphoreTake+0x64>
 800e226:	683b      	ldr	r3, [r7, #0]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d101      	bne.n	800e230 <xQueueSemaphoreTake+0x68>
 800e22c:	2301      	movs	r3, #1
 800e22e:	e000      	b.n	800e232 <xQueueSemaphoreTake+0x6a>
 800e230:	2300      	movs	r3, #0
 800e232:	2b00      	cmp	r3, #0
 800e234:	d10b      	bne.n	800e24e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800e236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e23a:	f383 8811 	msr	BASEPRI, r3
 800e23e:	f3bf 8f6f 	isb	sy
 800e242:	f3bf 8f4f 	dsb	sy
 800e246:	61bb      	str	r3, [r7, #24]
}
 800e248:	bf00      	nop
 800e24a:	bf00      	nop
 800e24c:	e7fd      	b.n	800e24a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e24e:	f002 f81b 	bl	8010288 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e256:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d024      	beq.n	800e2a8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e25e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e260:	1e5a      	subs	r2, r3, #1
 800e262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e264:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d104      	bne.n	800e278 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e26e:	f001 fb19 	bl	800f8a4 <pvTaskIncrementMutexHeldCount>
 800e272:	4602      	mov	r2, r0
 800e274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e276:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e27a:	691b      	ldr	r3, [r3, #16]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d00f      	beq.n	800e2a0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e282:	3310      	adds	r3, #16
 800e284:	4618      	mov	r0, r3
 800e286:	f000 ffcd 	bl	800f224 <xTaskRemoveFromEventList>
 800e28a:	4603      	mov	r3, r0
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d007      	beq.n	800e2a0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e290:	4b54      	ldr	r3, [pc, #336]	@ (800e3e4 <xQueueSemaphoreTake+0x21c>)
 800e292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e296:	601a      	str	r2, [r3, #0]
 800e298:	f3bf 8f4f 	dsb	sy
 800e29c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e2a0:	f002 f824 	bl	80102ec <vPortExitCritical>
				return pdPASS;
 800e2a4:	2301      	movs	r3, #1
 800e2a6:	e098      	b.n	800e3da <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d112      	bne.n	800e2d4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d00b      	beq.n	800e2cc <xQueueSemaphoreTake+0x104>
	__asm volatile
 800e2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2b8:	f383 8811 	msr	BASEPRI, r3
 800e2bc:	f3bf 8f6f 	isb	sy
 800e2c0:	f3bf 8f4f 	dsb	sy
 800e2c4:	617b      	str	r3, [r7, #20]
}
 800e2c6:	bf00      	nop
 800e2c8:	bf00      	nop
 800e2ca:	e7fd      	b.n	800e2c8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e2cc:	f002 f80e 	bl	80102ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	e082      	b.n	800e3da <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e2d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d106      	bne.n	800e2e8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e2da:	f107 030c 	add.w	r3, r7, #12
 800e2de:	4618      	mov	r0, r3
 800e2e0:	f001 f804 	bl	800f2ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e2e4:	2301      	movs	r3, #1
 800e2e6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e2e8:	f002 f800 	bl	80102ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e2ec:	f000 fd5a 	bl	800eda4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e2f0:	f001 ffca 	bl	8010288 <vPortEnterCritical>
 800e2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e2fa:	b25b      	sxtb	r3, r3
 800e2fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e300:	d103      	bne.n	800e30a <xQueueSemaphoreTake+0x142>
 800e302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e304:	2200      	movs	r2, #0
 800e306:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e30a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e30c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e310:	b25b      	sxtb	r3, r3
 800e312:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e316:	d103      	bne.n	800e320 <xQueueSemaphoreTake+0x158>
 800e318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e31a:	2200      	movs	r2, #0
 800e31c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e320:	f001 ffe4 	bl	80102ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e324:	463a      	mov	r2, r7
 800e326:	f107 030c 	add.w	r3, r7, #12
 800e32a:	4611      	mov	r1, r2
 800e32c:	4618      	mov	r0, r3
 800e32e:	f000 fff3 	bl	800f318 <xTaskCheckForTimeOut>
 800e332:	4603      	mov	r3, r0
 800e334:	2b00      	cmp	r3, #0
 800e336:	d132      	bne.n	800e39e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e338:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e33a:	f000 fa19 	bl	800e770 <prvIsQueueEmpty>
 800e33e:	4603      	mov	r3, r0
 800e340:	2b00      	cmp	r3, #0
 800e342:	d026      	beq.n	800e392 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d109      	bne.n	800e360 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800e34c:	f001 ff9c 	bl	8010288 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e352:	689b      	ldr	r3, [r3, #8]
 800e354:	4618      	mov	r0, r3
 800e356:	f001 f949 	bl	800f5ec <xTaskPriorityInherit>
 800e35a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800e35c:	f001 ffc6 	bl	80102ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e362:	3324      	adds	r3, #36	@ 0x24
 800e364:	683a      	ldr	r2, [r7, #0]
 800e366:	4611      	mov	r1, r2
 800e368:	4618      	mov	r0, r3
 800e36a:	f000 ff09 	bl	800f180 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e36e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e370:	f000 f9ac 	bl	800e6cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e374:	f000 fd24 	bl	800edc0 <xTaskResumeAll>
 800e378:	4603      	mov	r3, r0
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	f47f af67 	bne.w	800e24e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800e380:	4b18      	ldr	r3, [pc, #96]	@ (800e3e4 <xQueueSemaphoreTake+0x21c>)
 800e382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e386:	601a      	str	r2, [r3, #0]
 800e388:	f3bf 8f4f 	dsb	sy
 800e38c:	f3bf 8f6f 	isb	sy
 800e390:	e75d      	b.n	800e24e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e392:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e394:	f000 f99a 	bl	800e6cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e398:	f000 fd12 	bl	800edc0 <xTaskResumeAll>
 800e39c:	e757      	b.n	800e24e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e39e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e3a0:	f000 f994 	bl	800e6cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e3a4:	f000 fd0c 	bl	800edc0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e3a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e3aa:	f000 f9e1 	bl	800e770 <prvIsQueueEmpty>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	f43f af4c 	beq.w	800e24e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e3b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d00d      	beq.n	800e3d8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800e3bc:	f001 ff64 	bl	8010288 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e3c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e3c2:	f000 f8db 	bl	800e57c <prvGetDisinheritPriorityAfterTimeout>
 800e3c6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e3c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3ca:	689b      	ldr	r3, [r3, #8]
 800e3cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	f001 f9e4 	bl	800f79c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e3d4:	f001 ff8a 	bl	80102ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e3d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3738      	adds	r7, #56	@ 0x38
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}
 800e3e2:	bf00      	nop
 800e3e4:	e000ed04 	.word	0xe000ed04

0800e3e8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b08e      	sub	sp, #56	@ 0x38
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	60f8      	str	r0, [r7, #12]
 800e3f0:	60b9      	str	r1, [r7, #8]
 800e3f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e3f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d10b      	bne.n	800e416 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800e3fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e402:	f383 8811 	msr	BASEPRI, r3
 800e406:	f3bf 8f6f 	isb	sy
 800e40a:	f3bf 8f4f 	dsb	sy
 800e40e:	623b      	str	r3, [r7, #32]
}
 800e410:	bf00      	nop
 800e412:	bf00      	nop
 800e414:	e7fd      	b.n	800e412 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d103      	bne.n	800e424 <xQueueReceiveFromISR+0x3c>
 800e41c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e41e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e420:	2b00      	cmp	r3, #0
 800e422:	d101      	bne.n	800e428 <xQueueReceiveFromISR+0x40>
 800e424:	2301      	movs	r3, #1
 800e426:	e000      	b.n	800e42a <xQueueReceiveFromISR+0x42>
 800e428:	2300      	movs	r3, #0
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d10b      	bne.n	800e446 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800e42e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e432:	f383 8811 	msr	BASEPRI, r3
 800e436:	f3bf 8f6f 	isb	sy
 800e43a:	f3bf 8f4f 	dsb	sy
 800e43e:	61fb      	str	r3, [r7, #28]
}
 800e440:	bf00      	nop
 800e442:	bf00      	nop
 800e444:	e7fd      	b.n	800e442 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e446:	f001 ffff 	bl	8010448 <vPortValidateInterruptPriority>
	__asm volatile
 800e44a:	f3ef 8211 	mrs	r2, BASEPRI
 800e44e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e452:	f383 8811 	msr	BASEPRI, r3
 800e456:	f3bf 8f6f 	isb	sy
 800e45a:	f3bf 8f4f 	dsb	sy
 800e45e:	61ba      	str	r2, [r7, #24]
 800e460:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e462:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e464:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e46a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e46c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d02f      	beq.n	800e4d2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e474:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e478:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e47c:	68b9      	ldr	r1, [r7, #8]
 800e47e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e480:	f000 f8fe 	bl	800e680 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e486:	1e5a      	subs	r2, r3, #1
 800e488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e48a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e48c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e490:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e494:	d112      	bne.n	800e4bc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e498:	691b      	ldr	r3, [r3, #16]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d016      	beq.n	800e4cc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4a0:	3310      	adds	r3, #16
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	f000 febe 	bl	800f224 <xTaskRemoveFromEventList>
 800e4a8:	4603      	mov	r3, r0
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d00e      	beq.n	800e4cc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d00b      	beq.n	800e4cc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2201      	movs	r2, #1
 800e4b8:	601a      	str	r2, [r3, #0]
 800e4ba:	e007      	b.n	800e4cc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e4bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e4c0:	3301      	adds	r3, #1
 800e4c2:	b2db      	uxtb	r3, r3
 800e4c4:	b25a      	sxtb	r2, r3
 800e4c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800e4cc:	2301      	movs	r3, #1
 800e4ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800e4d0:	e001      	b.n	800e4d6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e4d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4d8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e4da:	693b      	ldr	r3, [r7, #16]
 800e4dc:	f383 8811 	msr	BASEPRI, r3
}
 800e4e0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e4e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	3738      	adds	r7, #56	@ 0x38
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}

0800e4ec <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	b086      	sub	sp, #24
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800e4f8:	697b      	ldr	r3, [r7, #20]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d10b      	bne.n	800e516 <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 800e4fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e502:	f383 8811 	msr	BASEPRI, r3
 800e506:	f3bf 8f6f 	isb	sy
 800e50a:	f3bf 8f4f 	dsb	sy
 800e50e:	60fb      	str	r3, [r7, #12]
}
 800e510:	bf00      	nop
 800e512:	bf00      	nop
 800e514:	e7fd      	b.n	800e512 <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800e516:	f001 feb7 	bl	8010288 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800e51a:	697b      	ldr	r3, [r7, #20]
 800e51c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e51e:	697b      	ldr	r3, [r7, #20]
 800e520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e522:	1ad3      	subs	r3, r2, r3
 800e524:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800e526:	f001 fee1 	bl	80102ec <vPortExitCritical>

	return uxReturn;
 800e52a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800e52c:	4618      	mov	r0, r3
 800e52e:	3718      	adds	r7, #24
 800e530:	46bd      	mov	sp, r7
 800e532:	bd80      	pop	{r7, pc}

0800e534 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800e534:	b580      	push	{r7, lr}
 800e536:	b084      	sub	sp, #16
 800e538:	af00      	add	r7, sp, #0
 800e53a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d10b      	bne.n	800e55e <vQueueDelete+0x2a>
	__asm volatile
 800e546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e54a:	f383 8811 	msr	BASEPRI, r3
 800e54e:	f3bf 8f6f 	isb	sy
 800e552:	f3bf 8f4f 	dsb	sy
 800e556:	60bb      	str	r3, [r7, #8]
}
 800e558:	bf00      	nop
 800e55a:	bf00      	nop
 800e55c:	e7fd      	b.n	800e55a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800e55e:	68f8      	ldr	r0, [r7, #12]
 800e560:	f000 f95e 	bl	800e820 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d102      	bne.n	800e574 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800e56e:	68f8      	ldr	r0, [r7, #12]
 800e570:	f002 f87a 	bl	8010668 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800e574:	bf00      	nop
 800e576:	3710      	adds	r7, #16
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}

0800e57c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e57c:	b480      	push	{r7}
 800e57e:	b085      	sub	sp, #20
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d006      	beq.n	800e59a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800e596:	60fb      	str	r3, [r7, #12]
 800e598:	e001      	b.n	800e59e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800e59a:	2300      	movs	r3, #0
 800e59c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800e59e:	68fb      	ldr	r3, [r7, #12]
	}
 800e5a0:	4618      	mov	r0, r3
 800e5a2:	3714      	adds	r7, #20
 800e5a4:	46bd      	mov	sp, r7
 800e5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5aa:	4770      	bx	lr

0800e5ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b086      	sub	sp, #24
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	60f8      	str	r0, [r7, #12]
 800e5b4:	60b9      	str	r1, [r7, #8]
 800e5b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d10d      	bne.n	800e5e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d14d      	bne.n	800e66e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	689b      	ldr	r3, [r3, #8]
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f001 f870 	bl	800f6bc <xTaskPriorityDisinherit>
 800e5dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	609a      	str	r2, [r3, #8]
 800e5e4:	e043      	b.n	800e66e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d119      	bne.n	800e620 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	6858      	ldr	r0, [r3, #4]
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5f4:	461a      	mov	r2, r3
 800e5f6:	68b9      	ldr	r1, [r7, #8]
 800e5f8:	f003 ff3c 	bl	8012474 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	685a      	ldr	r2, [r3, #4]
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e604:	441a      	add	r2, r3
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	685a      	ldr	r2, [r3, #4]
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	689b      	ldr	r3, [r3, #8]
 800e612:	429a      	cmp	r2, r3
 800e614:	d32b      	bcc.n	800e66e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	681a      	ldr	r2, [r3, #0]
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	605a      	str	r2, [r3, #4]
 800e61e:	e026      	b.n	800e66e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	68d8      	ldr	r0, [r3, #12]
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e628:	461a      	mov	r2, r3
 800e62a:	68b9      	ldr	r1, [r7, #8]
 800e62c:	f003 ff22 	bl	8012474 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	68da      	ldr	r2, [r3, #12]
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e638:	425b      	negs	r3, r3
 800e63a:	441a      	add	r2, r3
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	68da      	ldr	r2, [r3, #12]
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	429a      	cmp	r2, r3
 800e64a:	d207      	bcs.n	800e65c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	689a      	ldr	r2, [r3, #8]
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e654:	425b      	negs	r3, r3
 800e656:	441a      	add	r2, r3
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2b02      	cmp	r3, #2
 800e660:	d105      	bne.n	800e66e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e662:	693b      	ldr	r3, [r7, #16]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d002      	beq.n	800e66e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e668:	693b      	ldr	r3, [r7, #16]
 800e66a:	3b01      	subs	r3, #1
 800e66c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e66e:	693b      	ldr	r3, [r7, #16]
 800e670:	1c5a      	adds	r2, r3, #1
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800e676:	697b      	ldr	r3, [r7, #20]
}
 800e678:	4618      	mov	r0, r3
 800e67a:	3718      	adds	r7, #24
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b082      	sub	sp, #8
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
 800e688:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d018      	beq.n	800e6c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	68da      	ldr	r2, [r3, #12]
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e69a:	441a      	add	r2, r3
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	68da      	ldr	r2, [r3, #12]
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	689b      	ldr	r3, [r3, #8]
 800e6a8:	429a      	cmp	r2, r3
 800e6aa:	d303      	bcc.n	800e6b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	681a      	ldr	r2, [r3, #0]
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	68d9      	ldr	r1, [r3, #12]
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e6bc:	461a      	mov	r2, r3
 800e6be:	6838      	ldr	r0, [r7, #0]
 800e6c0:	f003 fed8 	bl	8012474 <memcpy>
	}
}
 800e6c4:	bf00      	nop
 800e6c6:	3708      	adds	r7, #8
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bd80      	pop	{r7, pc}

0800e6cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b084      	sub	sp, #16
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e6d4:	f001 fdd8 	bl	8010288 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e6de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e6e0:	e011      	b.n	800e706 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d012      	beq.n	800e710 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	3324      	adds	r3, #36	@ 0x24
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	f000 fd98 	bl	800f224 <xTaskRemoveFromEventList>
 800e6f4:	4603      	mov	r3, r0
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d001      	beq.n	800e6fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e6fa:	f000 fe71 	bl	800f3e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e6fe:	7bfb      	ldrb	r3, [r7, #15]
 800e700:	3b01      	subs	r3, #1
 800e702:	b2db      	uxtb	r3, r3
 800e704:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	dce9      	bgt.n	800e6e2 <prvUnlockQueue+0x16>
 800e70e:	e000      	b.n	800e712 <prvUnlockQueue+0x46>
					break;
 800e710:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	22ff      	movs	r2, #255	@ 0xff
 800e716:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800e71a:	f001 fde7 	bl	80102ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e71e:	f001 fdb3 	bl	8010288 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e728:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e72a:	e011      	b.n	800e750 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	691b      	ldr	r3, [r3, #16]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d012      	beq.n	800e75a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	3310      	adds	r3, #16
 800e738:	4618      	mov	r0, r3
 800e73a:	f000 fd73 	bl	800f224 <xTaskRemoveFromEventList>
 800e73e:	4603      	mov	r3, r0
 800e740:	2b00      	cmp	r3, #0
 800e742:	d001      	beq.n	800e748 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e744:	f000 fe4c 	bl	800f3e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e748:	7bbb      	ldrb	r3, [r7, #14]
 800e74a:	3b01      	subs	r3, #1
 800e74c:	b2db      	uxtb	r3, r3
 800e74e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e750:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e754:	2b00      	cmp	r3, #0
 800e756:	dce9      	bgt.n	800e72c <prvUnlockQueue+0x60>
 800e758:	e000      	b.n	800e75c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e75a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	22ff      	movs	r2, #255	@ 0xff
 800e760:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800e764:	f001 fdc2 	bl	80102ec <vPortExitCritical>
}
 800e768:	bf00      	nop
 800e76a:	3710      	adds	r7, #16
 800e76c:	46bd      	mov	sp, r7
 800e76e:	bd80      	pop	{r7, pc}

0800e770 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e770:	b580      	push	{r7, lr}
 800e772:	b084      	sub	sp, #16
 800e774:	af00      	add	r7, sp, #0
 800e776:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e778:	f001 fd86 	bl	8010288 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e780:	2b00      	cmp	r3, #0
 800e782:	d102      	bne.n	800e78a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e784:	2301      	movs	r3, #1
 800e786:	60fb      	str	r3, [r7, #12]
 800e788:	e001      	b.n	800e78e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e78a:	2300      	movs	r3, #0
 800e78c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e78e:	f001 fdad 	bl	80102ec <vPortExitCritical>

	return xReturn;
 800e792:	68fb      	ldr	r3, [r7, #12]
}
 800e794:	4618      	mov	r0, r3
 800e796:	3710      	adds	r7, #16
 800e798:	46bd      	mov	sp, r7
 800e79a:	bd80      	pop	{r7, pc}

0800e79c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e79c:	b580      	push	{r7, lr}
 800e79e:	b084      	sub	sp, #16
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e7a4:	f001 fd70 	bl	8010288 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e7b0:	429a      	cmp	r2, r3
 800e7b2:	d102      	bne.n	800e7ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e7b4:	2301      	movs	r3, #1
 800e7b6:	60fb      	str	r3, [r7, #12]
 800e7b8:	e001      	b.n	800e7be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e7be:	f001 fd95 	bl	80102ec <vPortExitCritical>

	return xReturn;
 800e7c2:	68fb      	ldr	r3, [r7, #12]
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	3710      	adds	r7, #16
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}

0800e7cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e7cc:	b480      	push	{r7}
 800e7ce:	b085      	sub	sp, #20
 800e7d0:	af00      	add	r7, sp, #0
 800e7d2:	6078      	str	r0, [r7, #4]
 800e7d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	60fb      	str	r3, [r7, #12]
 800e7da:	e014      	b.n	800e806 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e7dc:	4a0f      	ldr	r2, [pc, #60]	@ (800e81c <vQueueAddToRegistry+0x50>)
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d10b      	bne.n	800e800 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e7e8:	490c      	ldr	r1, [pc, #48]	@ (800e81c <vQueueAddToRegistry+0x50>)
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	683a      	ldr	r2, [r7, #0]
 800e7ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e7f2:	4a0a      	ldr	r2, [pc, #40]	@ (800e81c <vQueueAddToRegistry+0x50>)
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	00db      	lsls	r3, r3, #3
 800e7f8:	4413      	add	r3, r2
 800e7fa:	687a      	ldr	r2, [r7, #4]
 800e7fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e7fe:	e006      	b.n	800e80e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	3301      	adds	r3, #1
 800e804:	60fb      	str	r3, [r7, #12]
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	2b07      	cmp	r3, #7
 800e80a:	d9e7      	bls.n	800e7dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e80c:	bf00      	nop
 800e80e:	bf00      	nop
 800e810:	3714      	adds	r7, #20
 800e812:	46bd      	mov	sp, r7
 800e814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e818:	4770      	bx	lr
 800e81a:	bf00      	nop
 800e81c:	20000c5c 	.word	0x20000c5c

0800e820 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800e820:	b480      	push	{r7}
 800e822:	b085      	sub	sp, #20
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e828:	2300      	movs	r3, #0
 800e82a:	60fb      	str	r3, [r7, #12]
 800e82c:	e016      	b.n	800e85c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800e82e:	4a10      	ldr	r2, [pc, #64]	@ (800e870 <vQueueUnregisterQueue+0x50>)
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	00db      	lsls	r3, r3, #3
 800e834:	4413      	add	r3, r2
 800e836:	685b      	ldr	r3, [r3, #4]
 800e838:	687a      	ldr	r2, [r7, #4]
 800e83a:	429a      	cmp	r2, r3
 800e83c:	d10b      	bne.n	800e856 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800e83e:	4a0c      	ldr	r2, [pc, #48]	@ (800e870 <vQueueUnregisterQueue+0x50>)
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	2100      	movs	r1, #0
 800e844:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800e848:	4a09      	ldr	r2, [pc, #36]	@ (800e870 <vQueueUnregisterQueue+0x50>)
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	00db      	lsls	r3, r3, #3
 800e84e:	4413      	add	r3, r2
 800e850:	2200      	movs	r2, #0
 800e852:	605a      	str	r2, [r3, #4]
				break;
 800e854:	e006      	b.n	800e864 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	3301      	adds	r3, #1
 800e85a:	60fb      	str	r3, [r7, #12]
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2b07      	cmp	r3, #7
 800e860:	d9e5      	bls.n	800e82e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800e862:	bf00      	nop
 800e864:	bf00      	nop
 800e866:	3714      	adds	r7, #20
 800e868:	46bd      	mov	sp, r7
 800e86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86e:	4770      	bx	lr
 800e870:	20000c5c 	.word	0x20000c5c

0800e874 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e874:	b580      	push	{r7, lr}
 800e876:	b086      	sub	sp, #24
 800e878:	af00      	add	r7, sp, #0
 800e87a:	60f8      	str	r0, [r7, #12]
 800e87c:	60b9      	str	r1, [r7, #8]
 800e87e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e884:	f001 fd00 	bl	8010288 <vPortEnterCritical>
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e88e:	b25b      	sxtb	r3, r3
 800e890:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e894:	d103      	bne.n	800e89e <vQueueWaitForMessageRestricted+0x2a>
 800e896:	697b      	ldr	r3, [r7, #20]
 800e898:	2200      	movs	r2, #0
 800e89a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e89e:	697b      	ldr	r3, [r7, #20]
 800e8a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e8a4:	b25b      	sxtb	r3, r3
 800e8a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8aa:	d103      	bne.n	800e8b4 <vQueueWaitForMessageRestricted+0x40>
 800e8ac:	697b      	ldr	r3, [r7, #20]
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e8b4:	f001 fd1a 	bl	80102ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e8b8:	697b      	ldr	r3, [r7, #20]
 800e8ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d106      	bne.n	800e8ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e8c0:	697b      	ldr	r3, [r7, #20]
 800e8c2:	3324      	adds	r3, #36	@ 0x24
 800e8c4:	687a      	ldr	r2, [r7, #4]
 800e8c6:	68b9      	ldr	r1, [r7, #8]
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	f000 fc7f 	bl	800f1cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e8ce:	6978      	ldr	r0, [r7, #20]
 800e8d0:	f7ff fefc 	bl	800e6cc <prvUnlockQueue>
	}
 800e8d4:	bf00      	nop
 800e8d6:	3718      	adds	r7, #24
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	bd80      	pop	{r7, pc}

0800e8dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b08e      	sub	sp, #56	@ 0x38
 800e8e0:	af04      	add	r7, sp, #16
 800e8e2:	60f8      	str	r0, [r7, #12]
 800e8e4:	60b9      	str	r1, [r7, #8]
 800e8e6:	607a      	str	r2, [r7, #4]
 800e8e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e8ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d10b      	bne.n	800e908 <xTaskCreateStatic+0x2c>
	__asm volatile
 800e8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8f4:	f383 8811 	msr	BASEPRI, r3
 800e8f8:	f3bf 8f6f 	isb	sy
 800e8fc:	f3bf 8f4f 	dsb	sy
 800e900:	623b      	str	r3, [r7, #32]
}
 800e902:	bf00      	nop
 800e904:	bf00      	nop
 800e906:	e7fd      	b.n	800e904 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d10b      	bne.n	800e926 <xTaskCreateStatic+0x4a>
	__asm volatile
 800e90e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e912:	f383 8811 	msr	BASEPRI, r3
 800e916:	f3bf 8f6f 	isb	sy
 800e91a:	f3bf 8f4f 	dsb	sy
 800e91e:	61fb      	str	r3, [r7, #28]
}
 800e920:	bf00      	nop
 800e922:	bf00      	nop
 800e924:	e7fd      	b.n	800e922 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e926:	23a8      	movs	r3, #168	@ 0xa8
 800e928:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e92a:	693b      	ldr	r3, [r7, #16]
 800e92c:	2ba8      	cmp	r3, #168	@ 0xa8
 800e92e:	d00b      	beq.n	800e948 <xTaskCreateStatic+0x6c>
	__asm volatile
 800e930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e934:	f383 8811 	msr	BASEPRI, r3
 800e938:	f3bf 8f6f 	isb	sy
 800e93c:	f3bf 8f4f 	dsb	sy
 800e940:	61bb      	str	r3, [r7, #24]
}
 800e942:	bf00      	nop
 800e944:	bf00      	nop
 800e946:	e7fd      	b.n	800e944 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e948:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e94a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d01e      	beq.n	800e98e <xTaskCreateStatic+0xb2>
 800e950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e952:	2b00      	cmp	r3, #0
 800e954:	d01b      	beq.n	800e98e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e958:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e95c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e95e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e962:	2202      	movs	r2, #2
 800e964:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e968:	2300      	movs	r3, #0
 800e96a:	9303      	str	r3, [sp, #12]
 800e96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e96e:	9302      	str	r3, [sp, #8]
 800e970:	f107 0314 	add.w	r3, r7, #20
 800e974:	9301      	str	r3, [sp, #4]
 800e976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e978:	9300      	str	r3, [sp, #0]
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	687a      	ldr	r2, [r7, #4]
 800e97e:	68b9      	ldr	r1, [r7, #8]
 800e980:	68f8      	ldr	r0, [r7, #12]
 800e982:	f000 f851 	bl	800ea28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e986:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e988:	f000 f8f6 	bl	800eb78 <prvAddNewTaskToReadyList>
 800e98c:	e001      	b.n	800e992 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e98e:	2300      	movs	r3, #0
 800e990:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e992:	697b      	ldr	r3, [r7, #20]
	}
 800e994:	4618      	mov	r0, r3
 800e996:	3728      	adds	r7, #40	@ 0x28
 800e998:	46bd      	mov	sp, r7
 800e99a:	bd80      	pop	{r7, pc}

0800e99c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b08c      	sub	sp, #48	@ 0x30
 800e9a0:	af04      	add	r7, sp, #16
 800e9a2:	60f8      	str	r0, [r7, #12]
 800e9a4:	60b9      	str	r1, [r7, #8]
 800e9a6:	603b      	str	r3, [r7, #0]
 800e9a8:	4613      	mov	r3, r2
 800e9aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e9ac:	88fb      	ldrh	r3, [r7, #6]
 800e9ae:	009b      	lsls	r3, r3, #2
 800e9b0:	4618      	mov	r0, r3
 800e9b2:	f001 fd8b 	bl	80104cc <pvPortMalloc>
 800e9b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e9b8:	697b      	ldr	r3, [r7, #20]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d00e      	beq.n	800e9dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e9be:	20a8      	movs	r0, #168	@ 0xa8
 800e9c0:	f001 fd84 	bl	80104cc <pvPortMalloc>
 800e9c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e9c6:	69fb      	ldr	r3, [r7, #28]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d003      	beq.n	800e9d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e9cc:	69fb      	ldr	r3, [r7, #28]
 800e9ce:	697a      	ldr	r2, [r7, #20]
 800e9d0:	631a      	str	r2, [r3, #48]	@ 0x30
 800e9d2:	e005      	b.n	800e9e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e9d4:	6978      	ldr	r0, [r7, #20]
 800e9d6:	f001 fe47 	bl	8010668 <vPortFree>
 800e9da:	e001      	b.n	800e9e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e9dc:	2300      	movs	r3, #0
 800e9de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e9e0:	69fb      	ldr	r3, [r7, #28]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d017      	beq.n	800ea16 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e9e6:	69fb      	ldr	r3, [r7, #28]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e9ee:	88fa      	ldrh	r2, [r7, #6]
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	9303      	str	r3, [sp, #12]
 800e9f4:	69fb      	ldr	r3, [r7, #28]
 800e9f6:	9302      	str	r3, [sp, #8]
 800e9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9fa:	9301      	str	r3, [sp, #4]
 800e9fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9fe:	9300      	str	r3, [sp, #0]
 800ea00:	683b      	ldr	r3, [r7, #0]
 800ea02:	68b9      	ldr	r1, [r7, #8]
 800ea04:	68f8      	ldr	r0, [r7, #12]
 800ea06:	f000 f80f 	bl	800ea28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ea0a:	69f8      	ldr	r0, [r7, #28]
 800ea0c:	f000 f8b4 	bl	800eb78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ea10:	2301      	movs	r3, #1
 800ea12:	61bb      	str	r3, [r7, #24]
 800ea14:	e002      	b.n	800ea1c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ea16:	f04f 33ff 	mov.w	r3, #4294967295
 800ea1a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ea1c:	69bb      	ldr	r3, [r7, #24]
	}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	3720      	adds	r7, #32
 800ea22:	46bd      	mov	sp, r7
 800ea24:	bd80      	pop	{r7, pc}
	...

0800ea28 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b088      	sub	sp, #32
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	60f8      	str	r0, [r7, #12]
 800ea30:	60b9      	str	r1, [r7, #8]
 800ea32:	607a      	str	r2, [r7, #4]
 800ea34:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ea36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea38:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	009b      	lsls	r3, r3, #2
 800ea3e:	461a      	mov	r2, r3
 800ea40:	21a5      	movs	r1, #165	@ 0xa5
 800ea42:	f003 fc2d 	bl	80122a0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ea46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ea50:	3b01      	subs	r3, #1
 800ea52:	009b      	lsls	r3, r3, #2
 800ea54:	4413      	add	r3, r2
 800ea56:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ea58:	69bb      	ldr	r3, [r7, #24]
 800ea5a:	f023 0307 	bic.w	r3, r3, #7
 800ea5e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ea60:	69bb      	ldr	r3, [r7, #24]
 800ea62:	f003 0307 	and.w	r3, r3, #7
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d00b      	beq.n	800ea82 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ea6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea6e:	f383 8811 	msr	BASEPRI, r3
 800ea72:	f3bf 8f6f 	isb	sy
 800ea76:	f3bf 8f4f 	dsb	sy
 800ea7a:	617b      	str	r3, [r7, #20]
}
 800ea7c:	bf00      	nop
 800ea7e:	bf00      	nop
 800ea80:	e7fd      	b.n	800ea7e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ea82:	68bb      	ldr	r3, [r7, #8]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d01f      	beq.n	800eac8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ea88:	2300      	movs	r3, #0
 800ea8a:	61fb      	str	r3, [r7, #28]
 800ea8c:	e012      	b.n	800eab4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ea8e:	68ba      	ldr	r2, [r7, #8]
 800ea90:	69fb      	ldr	r3, [r7, #28]
 800ea92:	4413      	add	r3, r2
 800ea94:	7819      	ldrb	r1, [r3, #0]
 800ea96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea98:	69fb      	ldr	r3, [r7, #28]
 800ea9a:	4413      	add	r3, r2
 800ea9c:	3334      	adds	r3, #52	@ 0x34
 800ea9e:	460a      	mov	r2, r1
 800eaa0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800eaa2:	68ba      	ldr	r2, [r7, #8]
 800eaa4:	69fb      	ldr	r3, [r7, #28]
 800eaa6:	4413      	add	r3, r2
 800eaa8:	781b      	ldrb	r3, [r3, #0]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d006      	beq.n	800eabc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800eaae:	69fb      	ldr	r3, [r7, #28]
 800eab0:	3301      	adds	r3, #1
 800eab2:	61fb      	str	r3, [r7, #28]
 800eab4:	69fb      	ldr	r3, [r7, #28]
 800eab6:	2b0f      	cmp	r3, #15
 800eab8:	d9e9      	bls.n	800ea8e <prvInitialiseNewTask+0x66>
 800eaba:	e000      	b.n	800eabe <prvInitialiseNewTask+0x96>
			{
				break;
 800eabc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800eabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eac0:	2200      	movs	r2, #0
 800eac2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800eac6:	e003      	b.n	800ead0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800eac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaca:	2200      	movs	r2, #0
 800eacc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ead0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ead2:	2b37      	cmp	r3, #55	@ 0x37
 800ead4:	d901      	bls.n	800eada <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ead6:	2337      	movs	r3, #55	@ 0x37
 800ead8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800eada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eadc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eade:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800eae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eae2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eae4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800eae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eae8:	2200      	movs	r2, #0
 800eaea:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800eaec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaee:	3304      	adds	r3, #4
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	f7fe fedb 	bl	800d8ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800eaf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaf8:	3318      	adds	r3, #24
 800eafa:	4618      	mov	r0, r3
 800eafc:	f7fe fed6 	bl	800d8ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800eb00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb04:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eb06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb08:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800eb0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb0e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800eb10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb14:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800eb16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb18:	2200      	movs	r2, #0
 800eb1a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800eb1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb20:	2200      	movs	r2, #0
 800eb22:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800eb26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb28:	3354      	adds	r3, #84	@ 0x54
 800eb2a:	224c      	movs	r2, #76	@ 0x4c
 800eb2c:	2100      	movs	r1, #0
 800eb2e:	4618      	mov	r0, r3
 800eb30:	f003 fbb6 	bl	80122a0 <memset>
 800eb34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb36:	4a0d      	ldr	r2, [pc, #52]	@ (800eb6c <prvInitialiseNewTask+0x144>)
 800eb38:	659a      	str	r2, [r3, #88]	@ 0x58
 800eb3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb3c:	4a0c      	ldr	r2, [pc, #48]	@ (800eb70 <prvInitialiseNewTask+0x148>)
 800eb3e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800eb40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb42:	4a0c      	ldr	r2, [pc, #48]	@ (800eb74 <prvInitialiseNewTask+0x14c>)
 800eb44:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800eb46:	683a      	ldr	r2, [r7, #0]
 800eb48:	68f9      	ldr	r1, [r7, #12]
 800eb4a:	69b8      	ldr	r0, [r7, #24]
 800eb4c:	f001 fa6c 	bl	8010028 <pxPortInitialiseStack>
 800eb50:	4602      	mov	r2, r0
 800eb52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800eb56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d002      	beq.n	800eb62 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800eb5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eb62:	bf00      	nop
 800eb64:	3720      	adds	r7, #32
 800eb66:	46bd      	mov	sp, r7
 800eb68:	bd80      	pop	{r7, pc}
 800eb6a:	bf00      	nop
 800eb6c:	200056c0 	.word	0x200056c0
 800eb70:	20005728 	.word	0x20005728
 800eb74:	20005790 	.word	0x20005790

0800eb78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800eb78:	b580      	push	{r7, lr}
 800eb7a:	b082      	sub	sp, #8
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800eb80:	f001 fb82 	bl	8010288 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800eb84:	4b2d      	ldr	r3, [pc, #180]	@ (800ec3c <prvAddNewTaskToReadyList+0xc4>)
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	3301      	adds	r3, #1
 800eb8a:	4a2c      	ldr	r2, [pc, #176]	@ (800ec3c <prvAddNewTaskToReadyList+0xc4>)
 800eb8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800eb8e:	4b2c      	ldr	r3, [pc, #176]	@ (800ec40 <prvAddNewTaskToReadyList+0xc8>)
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d109      	bne.n	800ebaa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800eb96:	4a2a      	ldr	r2, [pc, #168]	@ (800ec40 <prvAddNewTaskToReadyList+0xc8>)
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800eb9c:	4b27      	ldr	r3, [pc, #156]	@ (800ec3c <prvAddNewTaskToReadyList+0xc4>)
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	2b01      	cmp	r3, #1
 800eba2:	d110      	bne.n	800ebc6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800eba4:	f000 fc40 	bl	800f428 <prvInitialiseTaskLists>
 800eba8:	e00d      	b.n	800ebc6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ebaa:	4b26      	ldr	r3, [pc, #152]	@ (800ec44 <prvAddNewTaskToReadyList+0xcc>)
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d109      	bne.n	800ebc6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ebb2:	4b23      	ldr	r3, [pc, #140]	@ (800ec40 <prvAddNewTaskToReadyList+0xc8>)
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebbc:	429a      	cmp	r2, r3
 800ebbe:	d802      	bhi.n	800ebc6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ebc0:	4a1f      	ldr	r2, [pc, #124]	@ (800ec40 <prvAddNewTaskToReadyList+0xc8>)
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ebc6:	4b20      	ldr	r3, [pc, #128]	@ (800ec48 <prvAddNewTaskToReadyList+0xd0>)
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	3301      	adds	r3, #1
 800ebcc:	4a1e      	ldr	r2, [pc, #120]	@ (800ec48 <prvAddNewTaskToReadyList+0xd0>)
 800ebce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ebd0:	4b1d      	ldr	r3, [pc, #116]	@ (800ec48 <prvAddNewTaskToReadyList+0xd0>)
 800ebd2:	681a      	ldr	r2, [r3, #0]
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ebdc:	4b1b      	ldr	r3, [pc, #108]	@ (800ec4c <prvAddNewTaskToReadyList+0xd4>)
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	429a      	cmp	r2, r3
 800ebe2:	d903      	bls.n	800ebec <prvAddNewTaskToReadyList+0x74>
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebe8:	4a18      	ldr	r2, [pc, #96]	@ (800ec4c <prvAddNewTaskToReadyList+0xd4>)
 800ebea:	6013      	str	r3, [r2, #0]
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ebf0:	4613      	mov	r3, r2
 800ebf2:	009b      	lsls	r3, r3, #2
 800ebf4:	4413      	add	r3, r2
 800ebf6:	009b      	lsls	r3, r3, #2
 800ebf8:	4a15      	ldr	r2, [pc, #84]	@ (800ec50 <prvAddNewTaskToReadyList+0xd8>)
 800ebfa:	441a      	add	r2, r3
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	3304      	adds	r3, #4
 800ec00:	4619      	mov	r1, r3
 800ec02:	4610      	mov	r0, r2
 800ec04:	f7fe fe5f 	bl	800d8c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ec08:	f001 fb70 	bl	80102ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ec0c:	4b0d      	ldr	r3, [pc, #52]	@ (800ec44 <prvAddNewTaskToReadyList+0xcc>)
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d00e      	beq.n	800ec32 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ec14:	4b0a      	ldr	r3, [pc, #40]	@ (800ec40 <prvAddNewTaskToReadyList+0xc8>)
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec1e:	429a      	cmp	r2, r3
 800ec20:	d207      	bcs.n	800ec32 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ec22:	4b0c      	ldr	r3, [pc, #48]	@ (800ec54 <prvAddNewTaskToReadyList+0xdc>)
 800ec24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ec28:	601a      	str	r2, [r3, #0]
 800ec2a:	f3bf 8f4f 	dsb	sy
 800ec2e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ec32:	bf00      	nop
 800ec34:	3708      	adds	r7, #8
 800ec36:	46bd      	mov	sp, r7
 800ec38:	bd80      	pop	{r7, pc}
 800ec3a:	bf00      	nop
 800ec3c:	20001170 	.word	0x20001170
 800ec40:	20000c9c 	.word	0x20000c9c
 800ec44:	2000117c 	.word	0x2000117c
 800ec48:	2000118c 	.word	0x2000118c
 800ec4c:	20001178 	.word	0x20001178
 800ec50:	20000ca0 	.word	0x20000ca0
 800ec54:	e000ed04 	.word	0xe000ed04

0800ec58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b084      	sub	sp, #16
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ec60:	2300      	movs	r3, #0
 800ec62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d018      	beq.n	800ec9c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ec6a:	4b14      	ldr	r3, [pc, #80]	@ (800ecbc <vTaskDelay+0x64>)
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d00b      	beq.n	800ec8a <vTaskDelay+0x32>
	__asm volatile
 800ec72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec76:	f383 8811 	msr	BASEPRI, r3
 800ec7a:	f3bf 8f6f 	isb	sy
 800ec7e:	f3bf 8f4f 	dsb	sy
 800ec82:	60bb      	str	r3, [r7, #8]
}
 800ec84:	bf00      	nop
 800ec86:	bf00      	nop
 800ec88:	e7fd      	b.n	800ec86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ec8a:	f000 f88b 	bl	800eda4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ec8e:	2100      	movs	r1, #0
 800ec90:	6878      	ldr	r0, [r7, #4]
 800ec92:	f000 fe1b 	bl	800f8cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ec96:	f000 f893 	bl	800edc0 <xTaskResumeAll>
 800ec9a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d107      	bne.n	800ecb2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800eca2:	4b07      	ldr	r3, [pc, #28]	@ (800ecc0 <vTaskDelay+0x68>)
 800eca4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eca8:	601a      	str	r2, [r3, #0]
 800ecaa:	f3bf 8f4f 	dsb	sy
 800ecae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ecb2:	bf00      	nop
 800ecb4:	3710      	adds	r7, #16
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	bd80      	pop	{r7, pc}
 800ecba:	bf00      	nop
 800ecbc:	20001198 	.word	0x20001198
 800ecc0:	e000ed04 	.word	0xe000ed04

0800ecc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	b08a      	sub	sp, #40	@ 0x28
 800ecc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ecca:	2300      	movs	r3, #0
 800eccc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ecce:	2300      	movs	r3, #0
 800ecd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ecd2:	463a      	mov	r2, r7
 800ecd4:	1d39      	adds	r1, r7, #4
 800ecd6:	f107 0308 	add.w	r3, r7, #8
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f7fe fd92 	bl	800d804 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ece0:	6839      	ldr	r1, [r7, #0]
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	68ba      	ldr	r2, [r7, #8]
 800ece6:	9202      	str	r2, [sp, #8]
 800ece8:	9301      	str	r3, [sp, #4]
 800ecea:	2300      	movs	r3, #0
 800ecec:	9300      	str	r3, [sp, #0]
 800ecee:	2300      	movs	r3, #0
 800ecf0:	460a      	mov	r2, r1
 800ecf2:	4924      	ldr	r1, [pc, #144]	@ (800ed84 <vTaskStartScheduler+0xc0>)
 800ecf4:	4824      	ldr	r0, [pc, #144]	@ (800ed88 <vTaskStartScheduler+0xc4>)
 800ecf6:	f7ff fdf1 	bl	800e8dc <xTaskCreateStatic>
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	4a23      	ldr	r2, [pc, #140]	@ (800ed8c <vTaskStartScheduler+0xc8>)
 800ecfe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ed00:	4b22      	ldr	r3, [pc, #136]	@ (800ed8c <vTaskStartScheduler+0xc8>)
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d002      	beq.n	800ed0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ed08:	2301      	movs	r3, #1
 800ed0a:	617b      	str	r3, [r7, #20]
 800ed0c:	e001      	b.n	800ed12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ed0e:	2300      	movs	r3, #0
 800ed10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ed12:	697b      	ldr	r3, [r7, #20]
 800ed14:	2b01      	cmp	r3, #1
 800ed16:	d102      	bne.n	800ed1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ed18:	f000 fe2c 	bl	800f974 <xTimerCreateTimerTask>
 800ed1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ed1e:	697b      	ldr	r3, [r7, #20]
 800ed20:	2b01      	cmp	r3, #1
 800ed22:	d11b      	bne.n	800ed5c <vTaskStartScheduler+0x98>
	__asm volatile
 800ed24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed28:	f383 8811 	msr	BASEPRI, r3
 800ed2c:	f3bf 8f6f 	isb	sy
 800ed30:	f3bf 8f4f 	dsb	sy
 800ed34:	613b      	str	r3, [r7, #16]
}
 800ed36:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ed38:	4b15      	ldr	r3, [pc, #84]	@ (800ed90 <vTaskStartScheduler+0xcc>)
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	3354      	adds	r3, #84	@ 0x54
 800ed3e:	4a15      	ldr	r2, [pc, #84]	@ (800ed94 <vTaskStartScheduler+0xd0>)
 800ed40:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ed42:	4b15      	ldr	r3, [pc, #84]	@ (800ed98 <vTaskStartScheduler+0xd4>)
 800ed44:	f04f 32ff 	mov.w	r2, #4294967295
 800ed48:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ed4a:	4b14      	ldr	r3, [pc, #80]	@ (800ed9c <vTaskStartScheduler+0xd8>)
 800ed4c:	2201      	movs	r2, #1
 800ed4e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ed50:	4b13      	ldr	r3, [pc, #76]	@ (800eda0 <vTaskStartScheduler+0xdc>)
 800ed52:	2200      	movs	r2, #0
 800ed54:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ed56:	f001 f9f3 	bl	8010140 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ed5a:	e00f      	b.n	800ed7c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ed5c:	697b      	ldr	r3, [r7, #20]
 800ed5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed62:	d10b      	bne.n	800ed7c <vTaskStartScheduler+0xb8>
	__asm volatile
 800ed64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed68:	f383 8811 	msr	BASEPRI, r3
 800ed6c:	f3bf 8f6f 	isb	sy
 800ed70:	f3bf 8f4f 	dsb	sy
 800ed74:	60fb      	str	r3, [r7, #12]
}
 800ed76:	bf00      	nop
 800ed78:	bf00      	nop
 800ed7a:	e7fd      	b.n	800ed78 <vTaskStartScheduler+0xb4>
}
 800ed7c:	bf00      	nop
 800ed7e:	3718      	adds	r7, #24
 800ed80:	46bd      	mov	sp, r7
 800ed82:	bd80      	pop	{r7, pc}
 800ed84:	08015a60 	.word	0x08015a60
 800ed88:	0800f3f9 	.word	0x0800f3f9
 800ed8c:	20001194 	.word	0x20001194
 800ed90:	20000c9c 	.word	0x20000c9c
 800ed94:	2000003c 	.word	0x2000003c
 800ed98:	20001190 	.word	0x20001190
 800ed9c:	2000117c 	.word	0x2000117c
 800eda0:	20001174 	.word	0x20001174

0800eda4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800eda4:	b480      	push	{r7}
 800eda6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800eda8:	4b04      	ldr	r3, [pc, #16]	@ (800edbc <vTaskSuspendAll+0x18>)
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	3301      	adds	r3, #1
 800edae:	4a03      	ldr	r2, [pc, #12]	@ (800edbc <vTaskSuspendAll+0x18>)
 800edb0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800edb2:	bf00      	nop
 800edb4:	46bd      	mov	sp, r7
 800edb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edba:	4770      	bx	lr
 800edbc:	20001198 	.word	0x20001198

0800edc0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b084      	sub	sp, #16
 800edc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800edc6:	2300      	movs	r3, #0
 800edc8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800edca:	2300      	movs	r3, #0
 800edcc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800edce:	4b42      	ldr	r3, [pc, #264]	@ (800eed8 <xTaskResumeAll+0x118>)
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d10b      	bne.n	800edee <xTaskResumeAll+0x2e>
	__asm volatile
 800edd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edda:	f383 8811 	msr	BASEPRI, r3
 800edde:	f3bf 8f6f 	isb	sy
 800ede2:	f3bf 8f4f 	dsb	sy
 800ede6:	603b      	str	r3, [r7, #0]
}
 800ede8:	bf00      	nop
 800edea:	bf00      	nop
 800edec:	e7fd      	b.n	800edea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800edee:	f001 fa4b 	bl	8010288 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800edf2:	4b39      	ldr	r3, [pc, #228]	@ (800eed8 <xTaskResumeAll+0x118>)
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	3b01      	subs	r3, #1
 800edf8:	4a37      	ldr	r2, [pc, #220]	@ (800eed8 <xTaskResumeAll+0x118>)
 800edfa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800edfc:	4b36      	ldr	r3, [pc, #216]	@ (800eed8 <xTaskResumeAll+0x118>)
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d162      	bne.n	800eeca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ee04:	4b35      	ldr	r3, [pc, #212]	@ (800eedc <xTaskResumeAll+0x11c>)
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d05e      	beq.n	800eeca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ee0c:	e02f      	b.n	800ee6e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee0e:	4b34      	ldr	r3, [pc, #208]	@ (800eee0 <xTaskResumeAll+0x120>)
 800ee10:	68db      	ldr	r3, [r3, #12]
 800ee12:	68db      	ldr	r3, [r3, #12]
 800ee14:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	3318      	adds	r3, #24
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f7fe fdb0 	bl	800d980 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	3304      	adds	r3, #4
 800ee24:	4618      	mov	r0, r3
 800ee26:	f7fe fdab 	bl	800d980 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee2e:	4b2d      	ldr	r3, [pc, #180]	@ (800eee4 <xTaskResumeAll+0x124>)
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	429a      	cmp	r2, r3
 800ee34:	d903      	bls.n	800ee3e <xTaskResumeAll+0x7e>
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee3a:	4a2a      	ldr	r2, [pc, #168]	@ (800eee4 <xTaskResumeAll+0x124>)
 800ee3c:	6013      	str	r3, [r2, #0]
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee42:	4613      	mov	r3, r2
 800ee44:	009b      	lsls	r3, r3, #2
 800ee46:	4413      	add	r3, r2
 800ee48:	009b      	lsls	r3, r3, #2
 800ee4a:	4a27      	ldr	r2, [pc, #156]	@ (800eee8 <xTaskResumeAll+0x128>)
 800ee4c:	441a      	add	r2, r3
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	3304      	adds	r3, #4
 800ee52:	4619      	mov	r1, r3
 800ee54:	4610      	mov	r0, r2
 800ee56:	f7fe fd36 	bl	800d8c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee5e:	4b23      	ldr	r3, [pc, #140]	@ (800eeec <xTaskResumeAll+0x12c>)
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee64:	429a      	cmp	r2, r3
 800ee66:	d302      	bcc.n	800ee6e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800ee68:	4b21      	ldr	r3, [pc, #132]	@ (800eef0 <xTaskResumeAll+0x130>)
 800ee6a:	2201      	movs	r2, #1
 800ee6c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ee6e:	4b1c      	ldr	r3, [pc, #112]	@ (800eee0 <xTaskResumeAll+0x120>)
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d1cb      	bne.n	800ee0e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d001      	beq.n	800ee80 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ee7c:	f000 fb78 	bl	800f570 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ee80:	4b1c      	ldr	r3, [pc, #112]	@ (800eef4 <xTaskResumeAll+0x134>)
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d010      	beq.n	800eeae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ee8c:	f000 f858 	bl	800ef40 <xTaskIncrementTick>
 800ee90:	4603      	mov	r3, r0
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d002      	beq.n	800ee9c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800ee96:	4b16      	ldr	r3, [pc, #88]	@ (800eef0 <xTaskResumeAll+0x130>)
 800ee98:	2201      	movs	r2, #1
 800ee9a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	3b01      	subs	r3, #1
 800eea0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d1f1      	bne.n	800ee8c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800eea8:	4b12      	ldr	r3, [pc, #72]	@ (800eef4 <xTaskResumeAll+0x134>)
 800eeaa:	2200      	movs	r2, #0
 800eeac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800eeae:	4b10      	ldr	r3, [pc, #64]	@ (800eef0 <xTaskResumeAll+0x130>)
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d009      	beq.n	800eeca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800eeb6:	2301      	movs	r3, #1
 800eeb8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800eeba:	4b0f      	ldr	r3, [pc, #60]	@ (800eef8 <xTaskResumeAll+0x138>)
 800eebc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eec0:	601a      	str	r2, [r3, #0]
 800eec2:	f3bf 8f4f 	dsb	sy
 800eec6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800eeca:	f001 fa0f 	bl	80102ec <vPortExitCritical>

	return xAlreadyYielded;
 800eece:	68bb      	ldr	r3, [r7, #8]
}
 800eed0:	4618      	mov	r0, r3
 800eed2:	3710      	adds	r7, #16
 800eed4:	46bd      	mov	sp, r7
 800eed6:	bd80      	pop	{r7, pc}
 800eed8:	20001198 	.word	0x20001198
 800eedc:	20001170 	.word	0x20001170
 800eee0:	20001130 	.word	0x20001130
 800eee4:	20001178 	.word	0x20001178
 800eee8:	20000ca0 	.word	0x20000ca0
 800eeec:	20000c9c 	.word	0x20000c9c
 800eef0:	20001184 	.word	0x20001184
 800eef4:	20001180 	.word	0x20001180
 800eef8:	e000ed04 	.word	0xe000ed04

0800eefc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800eefc:	b480      	push	{r7}
 800eefe:	b083      	sub	sp, #12
 800ef00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ef02:	4b05      	ldr	r3, [pc, #20]	@ (800ef18 <xTaskGetTickCount+0x1c>)
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ef08:	687b      	ldr	r3, [r7, #4]
}
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	370c      	adds	r7, #12
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef14:	4770      	bx	lr
 800ef16:	bf00      	nop
 800ef18:	20001174 	.word	0x20001174

0800ef1c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ef1c:	b580      	push	{r7, lr}
 800ef1e:	b082      	sub	sp, #8
 800ef20:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ef22:	f001 fa91 	bl	8010448 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ef26:	2300      	movs	r3, #0
 800ef28:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ef2a:	4b04      	ldr	r3, [pc, #16]	@ (800ef3c <xTaskGetTickCountFromISR+0x20>)
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ef30:	683b      	ldr	r3, [r7, #0]
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	3708      	adds	r7, #8
 800ef36:	46bd      	mov	sp, r7
 800ef38:	bd80      	pop	{r7, pc}
 800ef3a:	bf00      	nop
 800ef3c:	20001174 	.word	0x20001174

0800ef40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b086      	sub	sp, #24
 800ef44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ef46:	2300      	movs	r3, #0
 800ef48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ef4a:	4b4f      	ldr	r3, [pc, #316]	@ (800f088 <xTaskIncrementTick+0x148>)
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	f040 8090 	bne.w	800f074 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ef54:	4b4d      	ldr	r3, [pc, #308]	@ (800f08c <xTaskIncrementTick+0x14c>)
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	3301      	adds	r3, #1
 800ef5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ef5c:	4a4b      	ldr	r2, [pc, #300]	@ (800f08c <xTaskIncrementTick+0x14c>)
 800ef5e:	693b      	ldr	r3, [r7, #16]
 800ef60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ef62:	693b      	ldr	r3, [r7, #16]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d121      	bne.n	800efac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ef68:	4b49      	ldr	r3, [pc, #292]	@ (800f090 <xTaskIncrementTick+0x150>)
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d00b      	beq.n	800ef8a <xTaskIncrementTick+0x4a>
	__asm volatile
 800ef72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef76:	f383 8811 	msr	BASEPRI, r3
 800ef7a:	f3bf 8f6f 	isb	sy
 800ef7e:	f3bf 8f4f 	dsb	sy
 800ef82:	603b      	str	r3, [r7, #0]
}
 800ef84:	bf00      	nop
 800ef86:	bf00      	nop
 800ef88:	e7fd      	b.n	800ef86 <xTaskIncrementTick+0x46>
 800ef8a:	4b41      	ldr	r3, [pc, #260]	@ (800f090 <xTaskIncrementTick+0x150>)
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	60fb      	str	r3, [r7, #12]
 800ef90:	4b40      	ldr	r3, [pc, #256]	@ (800f094 <xTaskIncrementTick+0x154>)
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	4a3e      	ldr	r2, [pc, #248]	@ (800f090 <xTaskIncrementTick+0x150>)
 800ef96:	6013      	str	r3, [r2, #0]
 800ef98:	4a3e      	ldr	r2, [pc, #248]	@ (800f094 <xTaskIncrementTick+0x154>)
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	6013      	str	r3, [r2, #0]
 800ef9e:	4b3e      	ldr	r3, [pc, #248]	@ (800f098 <xTaskIncrementTick+0x158>)
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	3301      	adds	r3, #1
 800efa4:	4a3c      	ldr	r2, [pc, #240]	@ (800f098 <xTaskIncrementTick+0x158>)
 800efa6:	6013      	str	r3, [r2, #0]
 800efa8:	f000 fae2 	bl	800f570 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800efac:	4b3b      	ldr	r3, [pc, #236]	@ (800f09c <xTaskIncrementTick+0x15c>)
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	693a      	ldr	r2, [r7, #16]
 800efb2:	429a      	cmp	r2, r3
 800efb4:	d349      	bcc.n	800f04a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800efb6:	4b36      	ldr	r3, [pc, #216]	@ (800f090 <xTaskIncrementTick+0x150>)
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d104      	bne.n	800efca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800efc0:	4b36      	ldr	r3, [pc, #216]	@ (800f09c <xTaskIncrementTick+0x15c>)
 800efc2:	f04f 32ff 	mov.w	r2, #4294967295
 800efc6:	601a      	str	r2, [r3, #0]
					break;
 800efc8:	e03f      	b.n	800f04a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efca:	4b31      	ldr	r3, [pc, #196]	@ (800f090 <xTaskIncrementTick+0x150>)
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	68db      	ldr	r3, [r3, #12]
 800efd0:	68db      	ldr	r3, [r3, #12]
 800efd2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800efd4:	68bb      	ldr	r3, [r7, #8]
 800efd6:	685b      	ldr	r3, [r3, #4]
 800efd8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800efda:	693a      	ldr	r2, [r7, #16]
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	429a      	cmp	r2, r3
 800efe0:	d203      	bcs.n	800efea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800efe2:	4a2e      	ldr	r2, [pc, #184]	@ (800f09c <xTaskIncrementTick+0x15c>)
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800efe8:	e02f      	b.n	800f04a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	3304      	adds	r3, #4
 800efee:	4618      	mov	r0, r3
 800eff0:	f7fe fcc6 	bl	800d980 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800eff4:	68bb      	ldr	r3, [r7, #8]
 800eff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d004      	beq.n	800f006 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800effc:	68bb      	ldr	r3, [r7, #8]
 800effe:	3318      	adds	r3, #24
 800f000:	4618      	mov	r0, r3
 800f002:	f7fe fcbd 	bl	800d980 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f006:	68bb      	ldr	r3, [r7, #8]
 800f008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f00a:	4b25      	ldr	r3, [pc, #148]	@ (800f0a0 <xTaskIncrementTick+0x160>)
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	429a      	cmp	r2, r3
 800f010:	d903      	bls.n	800f01a <xTaskIncrementTick+0xda>
 800f012:	68bb      	ldr	r3, [r7, #8]
 800f014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f016:	4a22      	ldr	r2, [pc, #136]	@ (800f0a0 <xTaskIncrementTick+0x160>)
 800f018:	6013      	str	r3, [r2, #0]
 800f01a:	68bb      	ldr	r3, [r7, #8]
 800f01c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f01e:	4613      	mov	r3, r2
 800f020:	009b      	lsls	r3, r3, #2
 800f022:	4413      	add	r3, r2
 800f024:	009b      	lsls	r3, r3, #2
 800f026:	4a1f      	ldr	r2, [pc, #124]	@ (800f0a4 <xTaskIncrementTick+0x164>)
 800f028:	441a      	add	r2, r3
 800f02a:	68bb      	ldr	r3, [r7, #8]
 800f02c:	3304      	adds	r3, #4
 800f02e:	4619      	mov	r1, r3
 800f030:	4610      	mov	r0, r2
 800f032:	f7fe fc48 	bl	800d8c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f036:	68bb      	ldr	r3, [r7, #8]
 800f038:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f03a:	4b1b      	ldr	r3, [pc, #108]	@ (800f0a8 <xTaskIncrementTick+0x168>)
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f040:	429a      	cmp	r2, r3
 800f042:	d3b8      	bcc.n	800efb6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800f044:	2301      	movs	r3, #1
 800f046:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f048:	e7b5      	b.n	800efb6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f04a:	4b17      	ldr	r3, [pc, #92]	@ (800f0a8 <xTaskIncrementTick+0x168>)
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f050:	4914      	ldr	r1, [pc, #80]	@ (800f0a4 <xTaskIncrementTick+0x164>)
 800f052:	4613      	mov	r3, r2
 800f054:	009b      	lsls	r3, r3, #2
 800f056:	4413      	add	r3, r2
 800f058:	009b      	lsls	r3, r3, #2
 800f05a:	440b      	add	r3, r1
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	2b01      	cmp	r3, #1
 800f060:	d901      	bls.n	800f066 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800f062:	2301      	movs	r3, #1
 800f064:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f066:	4b11      	ldr	r3, [pc, #68]	@ (800f0ac <xTaskIncrementTick+0x16c>)
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d007      	beq.n	800f07e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800f06e:	2301      	movs	r3, #1
 800f070:	617b      	str	r3, [r7, #20]
 800f072:	e004      	b.n	800f07e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f074:	4b0e      	ldr	r3, [pc, #56]	@ (800f0b0 <xTaskIncrementTick+0x170>)
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	3301      	adds	r3, #1
 800f07a:	4a0d      	ldr	r2, [pc, #52]	@ (800f0b0 <xTaskIncrementTick+0x170>)
 800f07c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f07e:	697b      	ldr	r3, [r7, #20]
}
 800f080:	4618      	mov	r0, r3
 800f082:	3718      	adds	r7, #24
 800f084:	46bd      	mov	sp, r7
 800f086:	bd80      	pop	{r7, pc}
 800f088:	20001198 	.word	0x20001198
 800f08c:	20001174 	.word	0x20001174
 800f090:	20001128 	.word	0x20001128
 800f094:	2000112c 	.word	0x2000112c
 800f098:	20001188 	.word	0x20001188
 800f09c:	20001190 	.word	0x20001190
 800f0a0:	20001178 	.word	0x20001178
 800f0a4:	20000ca0 	.word	0x20000ca0
 800f0a8:	20000c9c 	.word	0x20000c9c
 800f0ac:	20001184 	.word	0x20001184
 800f0b0:	20001180 	.word	0x20001180

0800f0b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f0b4:	b480      	push	{r7}
 800f0b6:	b085      	sub	sp, #20
 800f0b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f0ba:	4b2b      	ldr	r3, [pc, #172]	@ (800f168 <vTaskSwitchContext+0xb4>)
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d003      	beq.n	800f0ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f0c2:	4b2a      	ldr	r3, [pc, #168]	@ (800f16c <vTaskSwitchContext+0xb8>)
 800f0c4:	2201      	movs	r2, #1
 800f0c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f0c8:	e047      	b.n	800f15a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800f0ca:	4b28      	ldr	r3, [pc, #160]	@ (800f16c <vTaskSwitchContext+0xb8>)
 800f0cc:	2200      	movs	r2, #0
 800f0ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f0d0:	4b27      	ldr	r3, [pc, #156]	@ (800f170 <vTaskSwitchContext+0xbc>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	60fb      	str	r3, [r7, #12]
 800f0d6:	e011      	b.n	800f0fc <vTaskSwitchContext+0x48>
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d10b      	bne.n	800f0f6 <vTaskSwitchContext+0x42>
	__asm volatile
 800f0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0e2:	f383 8811 	msr	BASEPRI, r3
 800f0e6:	f3bf 8f6f 	isb	sy
 800f0ea:	f3bf 8f4f 	dsb	sy
 800f0ee:	607b      	str	r3, [r7, #4]
}
 800f0f0:	bf00      	nop
 800f0f2:	bf00      	nop
 800f0f4:	e7fd      	b.n	800f0f2 <vTaskSwitchContext+0x3e>
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	3b01      	subs	r3, #1
 800f0fa:	60fb      	str	r3, [r7, #12]
 800f0fc:	491d      	ldr	r1, [pc, #116]	@ (800f174 <vTaskSwitchContext+0xc0>)
 800f0fe:	68fa      	ldr	r2, [r7, #12]
 800f100:	4613      	mov	r3, r2
 800f102:	009b      	lsls	r3, r3, #2
 800f104:	4413      	add	r3, r2
 800f106:	009b      	lsls	r3, r3, #2
 800f108:	440b      	add	r3, r1
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d0e3      	beq.n	800f0d8 <vTaskSwitchContext+0x24>
 800f110:	68fa      	ldr	r2, [r7, #12]
 800f112:	4613      	mov	r3, r2
 800f114:	009b      	lsls	r3, r3, #2
 800f116:	4413      	add	r3, r2
 800f118:	009b      	lsls	r3, r3, #2
 800f11a:	4a16      	ldr	r2, [pc, #88]	@ (800f174 <vTaskSwitchContext+0xc0>)
 800f11c:	4413      	add	r3, r2
 800f11e:	60bb      	str	r3, [r7, #8]
 800f120:	68bb      	ldr	r3, [r7, #8]
 800f122:	685b      	ldr	r3, [r3, #4]
 800f124:	685a      	ldr	r2, [r3, #4]
 800f126:	68bb      	ldr	r3, [r7, #8]
 800f128:	605a      	str	r2, [r3, #4]
 800f12a:	68bb      	ldr	r3, [r7, #8]
 800f12c:	685a      	ldr	r2, [r3, #4]
 800f12e:	68bb      	ldr	r3, [r7, #8]
 800f130:	3308      	adds	r3, #8
 800f132:	429a      	cmp	r2, r3
 800f134:	d104      	bne.n	800f140 <vTaskSwitchContext+0x8c>
 800f136:	68bb      	ldr	r3, [r7, #8]
 800f138:	685b      	ldr	r3, [r3, #4]
 800f13a:	685a      	ldr	r2, [r3, #4]
 800f13c:	68bb      	ldr	r3, [r7, #8]
 800f13e:	605a      	str	r2, [r3, #4]
 800f140:	68bb      	ldr	r3, [r7, #8]
 800f142:	685b      	ldr	r3, [r3, #4]
 800f144:	68db      	ldr	r3, [r3, #12]
 800f146:	4a0c      	ldr	r2, [pc, #48]	@ (800f178 <vTaskSwitchContext+0xc4>)
 800f148:	6013      	str	r3, [r2, #0]
 800f14a:	4a09      	ldr	r2, [pc, #36]	@ (800f170 <vTaskSwitchContext+0xbc>)
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f150:	4b09      	ldr	r3, [pc, #36]	@ (800f178 <vTaskSwitchContext+0xc4>)
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	3354      	adds	r3, #84	@ 0x54
 800f156:	4a09      	ldr	r2, [pc, #36]	@ (800f17c <vTaskSwitchContext+0xc8>)
 800f158:	6013      	str	r3, [r2, #0]
}
 800f15a:	bf00      	nop
 800f15c:	3714      	adds	r7, #20
 800f15e:	46bd      	mov	sp, r7
 800f160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f164:	4770      	bx	lr
 800f166:	bf00      	nop
 800f168:	20001198 	.word	0x20001198
 800f16c:	20001184 	.word	0x20001184
 800f170:	20001178 	.word	0x20001178
 800f174:	20000ca0 	.word	0x20000ca0
 800f178:	20000c9c 	.word	0x20000c9c
 800f17c:	2000003c 	.word	0x2000003c

0800f180 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f180:	b580      	push	{r7, lr}
 800f182:	b084      	sub	sp, #16
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
 800f188:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d10b      	bne.n	800f1a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800f190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f194:	f383 8811 	msr	BASEPRI, r3
 800f198:	f3bf 8f6f 	isb	sy
 800f19c:	f3bf 8f4f 	dsb	sy
 800f1a0:	60fb      	str	r3, [r7, #12]
}
 800f1a2:	bf00      	nop
 800f1a4:	bf00      	nop
 800f1a6:	e7fd      	b.n	800f1a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f1a8:	4b07      	ldr	r3, [pc, #28]	@ (800f1c8 <vTaskPlaceOnEventList+0x48>)
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	3318      	adds	r3, #24
 800f1ae:	4619      	mov	r1, r3
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	f7fe fbac 	bl	800d90e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f1b6:	2101      	movs	r1, #1
 800f1b8:	6838      	ldr	r0, [r7, #0]
 800f1ba:	f000 fb87 	bl	800f8cc <prvAddCurrentTaskToDelayedList>
}
 800f1be:	bf00      	nop
 800f1c0:	3710      	adds	r7, #16
 800f1c2:	46bd      	mov	sp, r7
 800f1c4:	bd80      	pop	{r7, pc}
 800f1c6:	bf00      	nop
 800f1c8:	20000c9c 	.word	0x20000c9c

0800f1cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f1cc:	b580      	push	{r7, lr}
 800f1ce:	b086      	sub	sp, #24
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	60f8      	str	r0, [r7, #12]
 800f1d4:	60b9      	str	r1, [r7, #8]
 800f1d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d10b      	bne.n	800f1f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800f1de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1e2:	f383 8811 	msr	BASEPRI, r3
 800f1e6:	f3bf 8f6f 	isb	sy
 800f1ea:	f3bf 8f4f 	dsb	sy
 800f1ee:	617b      	str	r3, [r7, #20]
}
 800f1f0:	bf00      	nop
 800f1f2:	bf00      	nop
 800f1f4:	e7fd      	b.n	800f1f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f1f6:	4b0a      	ldr	r3, [pc, #40]	@ (800f220 <vTaskPlaceOnEventListRestricted+0x54>)
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	3318      	adds	r3, #24
 800f1fc:	4619      	mov	r1, r3
 800f1fe:	68f8      	ldr	r0, [r7, #12]
 800f200:	f7fe fb61 	bl	800d8c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d002      	beq.n	800f210 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800f20a:	f04f 33ff 	mov.w	r3, #4294967295
 800f20e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f210:	6879      	ldr	r1, [r7, #4]
 800f212:	68b8      	ldr	r0, [r7, #8]
 800f214:	f000 fb5a 	bl	800f8cc <prvAddCurrentTaskToDelayedList>
	}
 800f218:	bf00      	nop
 800f21a:	3718      	adds	r7, #24
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}
 800f220:	20000c9c 	.word	0x20000c9c

0800f224 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f224:	b580      	push	{r7, lr}
 800f226:	b086      	sub	sp, #24
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	68db      	ldr	r3, [r3, #12]
 800f230:	68db      	ldr	r3, [r3, #12]
 800f232:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f234:	693b      	ldr	r3, [r7, #16]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d10b      	bne.n	800f252 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800f23a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f23e:	f383 8811 	msr	BASEPRI, r3
 800f242:	f3bf 8f6f 	isb	sy
 800f246:	f3bf 8f4f 	dsb	sy
 800f24a:	60fb      	str	r3, [r7, #12]
}
 800f24c:	bf00      	nop
 800f24e:	bf00      	nop
 800f250:	e7fd      	b.n	800f24e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f252:	693b      	ldr	r3, [r7, #16]
 800f254:	3318      	adds	r3, #24
 800f256:	4618      	mov	r0, r3
 800f258:	f7fe fb92 	bl	800d980 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f25c:	4b1d      	ldr	r3, [pc, #116]	@ (800f2d4 <xTaskRemoveFromEventList+0xb0>)
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	2b00      	cmp	r3, #0
 800f262:	d11d      	bne.n	800f2a0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f264:	693b      	ldr	r3, [r7, #16]
 800f266:	3304      	adds	r3, #4
 800f268:	4618      	mov	r0, r3
 800f26a:	f7fe fb89 	bl	800d980 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f26e:	693b      	ldr	r3, [r7, #16]
 800f270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f272:	4b19      	ldr	r3, [pc, #100]	@ (800f2d8 <xTaskRemoveFromEventList+0xb4>)
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	429a      	cmp	r2, r3
 800f278:	d903      	bls.n	800f282 <xTaskRemoveFromEventList+0x5e>
 800f27a:	693b      	ldr	r3, [r7, #16]
 800f27c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f27e:	4a16      	ldr	r2, [pc, #88]	@ (800f2d8 <xTaskRemoveFromEventList+0xb4>)
 800f280:	6013      	str	r3, [r2, #0]
 800f282:	693b      	ldr	r3, [r7, #16]
 800f284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f286:	4613      	mov	r3, r2
 800f288:	009b      	lsls	r3, r3, #2
 800f28a:	4413      	add	r3, r2
 800f28c:	009b      	lsls	r3, r3, #2
 800f28e:	4a13      	ldr	r2, [pc, #76]	@ (800f2dc <xTaskRemoveFromEventList+0xb8>)
 800f290:	441a      	add	r2, r3
 800f292:	693b      	ldr	r3, [r7, #16]
 800f294:	3304      	adds	r3, #4
 800f296:	4619      	mov	r1, r3
 800f298:	4610      	mov	r0, r2
 800f29a:	f7fe fb14 	bl	800d8c6 <vListInsertEnd>
 800f29e:	e005      	b.n	800f2ac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f2a0:	693b      	ldr	r3, [r7, #16]
 800f2a2:	3318      	adds	r3, #24
 800f2a4:	4619      	mov	r1, r3
 800f2a6:	480e      	ldr	r0, [pc, #56]	@ (800f2e0 <xTaskRemoveFromEventList+0xbc>)
 800f2a8:	f7fe fb0d 	bl	800d8c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f2ac:	693b      	ldr	r3, [r7, #16]
 800f2ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f2b0:	4b0c      	ldr	r3, [pc, #48]	@ (800f2e4 <xTaskRemoveFromEventList+0xc0>)
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2b6:	429a      	cmp	r2, r3
 800f2b8:	d905      	bls.n	800f2c6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f2ba:	2301      	movs	r3, #1
 800f2bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f2be:	4b0a      	ldr	r3, [pc, #40]	@ (800f2e8 <xTaskRemoveFromEventList+0xc4>)
 800f2c0:	2201      	movs	r2, #1
 800f2c2:	601a      	str	r2, [r3, #0]
 800f2c4:	e001      	b.n	800f2ca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f2ca:	697b      	ldr	r3, [r7, #20]
}
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	3718      	adds	r7, #24
 800f2d0:	46bd      	mov	sp, r7
 800f2d2:	bd80      	pop	{r7, pc}
 800f2d4:	20001198 	.word	0x20001198
 800f2d8:	20001178 	.word	0x20001178
 800f2dc:	20000ca0 	.word	0x20000ca0
 800f2e0:	20001130 	.word	0x20001130
 800f2e4:	20000c9c 	.word	0x20000c9c
 800f2e8:	20001184 	.word	0x20001184

0800f2ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f2ec:	b480      	push	{r7}
 800f2ee:	b083      	sub	sp, #12
 800f2f0:	af00      	add	r7, sp, #0
 800f2f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f2f4:	4b06      	ldr	r3, [pc, #24]	@ (800f310 <vTaskInternalSetTimeOutState+0x24>)
 800f2f6:	681a      	ldr	r2, [r3, #0]
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f2fc:	4b05      	ldr	r3, [pc, #20]	@ (800f314 <vTaskInternalSetTimeOutState+0x28>)
 800f2fe:	681a      	ldr	r2, [r3, #0]
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	605a      	str	r2, [r3, #4]
}
 800f304:	bf00      	nop
 800f306:	370c      	adds	r7, #12
 800f308:	46bd      	mov	sp, r7
 800f30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30e:	4770      	bx	lr
 800f310:	20001188 	.word	0x20001188
 800f314:	20001174 	.word	0x20001174

0800f318 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b088      	sub	sp, #32
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	6078      	str	r0, [r7, #4]
 800f320:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d10b      	bne.n	800f340 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800f328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f32c:	f383 8811 	msr	BASEPRI, r3
 800f330:	f3bf 8f6f 	isb	sy
 800f334:	f3bf 8f4f 	dsb	sy
 800f338:	613b      	str	r3, [r7, #16]
}
 800f33a:	bf00      	nop
 800f33c:	bf00      	nop
 800f33e:	e7fd      	b.n	800f33c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f340:	683b      	ldr	r3, [r7, #0]
 800f342:	2b00      	cmp	r3, #0
 800f344:	d10b      	bne.n	800f35e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800f346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f34a:	f383 8811 	msr	BASEPRI, r3
 800f34e:	f3bf 8f6f 	isb	sy
 800f352:	f3bf 8f4f 	dsb	sy
 800f356:	60fb      	str	r3, [r7, #12]
}
 800f358:	bf00      	nop
 800f35a:	bf00      	nop
 800f35c:	e7fd      	b.n	800f35a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800f35e:	f000 ff93 	bl	8010288 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f362:	4b1d      	ldr	r3, [pc, #116]	@ (800f3d8 <xTaskCheckForTimeOut+0xc0>)
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	685b      	ldr	r3, [r3, #4]
 800f36c:	69ba      	ldr	r2, [r7, #24]
 800f36e:	1ad3      	subs	r3, r2, r3
 800f370:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f372:	683b      	ldr	r3, [r7, #0]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f37a:	d102      	bne.n	800f382 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f37c:	2300      	movs	r3, #0
 800f37e:	61fb      	str	r3, [r7, #28]
 800f380:	e023      	b.n	800f3ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	681a      	ldr	r2, [r3, #0]
 800f386:	4b15      	ldr	r3, [pc, #84]	@ (800f3dc <xTaskCheckForTimeOut+0xc4>)
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	429a      	cmp	r2, r3
 800f38c:	d007      	beq.n	800f39e <xTaskCheckForTimeOut+0x86>
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	685b      	ldr	r3, [r3, #4]
 800f392:	69ba      	ldr	r2, [r7, #24]
 800f394:	429a      	cmp	r2, r3
 800f396:	d302      	bcc.n	800f39e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f398:	2301      	movs	r3, #1
 800f39a:	61fb      	str	r3, [r7, #28]
 800f39c:	e015      	b.n	800f3ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	697a      	ldr	r2, [r7, #20]
 800f3a4:	429a      	cmp	r2, r3
 800f3a6:	d20b      	bcs.n	800f3c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f3a8:	683b      	ldr	r3, [r7, #0]
 800f3aa:	681a      	ldr	r2, [r3, #0]
 800f3ac:	697b      	ldr	r3, [r7, #20]
 800f3ae:	1ad2      	subs	r2, r2, r3
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f3b4:	6878      	ldr	r0, [r7, #4]
 800f3b6:	f7ff ff99 	bl	800f2ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	61fb      	str	r3, [r7, #28]
 800f3be:	e004      	b.n	800f3ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800f3c0:	683b      	ldr	r3, [r7, #0]
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f3c6:	2301      	movs	r3, #1
 800f3c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f3ca:	f000 ff8f 	bl	80102ec <vPortExitCritical>

	return xReturn;
 800f3ce:	69fb      	ldr	r3, [r7, #28]
}
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	3720      	adds	r7, #32
 800f3d4:	46bd      	mov	sp, r7
 800f3d6:	bd80      	pop	{r7, pc}
 800f3d8:	20001174 	.word	0x20001174
 800f3dc:	20001188 	.word	0x20001188

0800f3e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f3e0:	b480      	push	{r7}
 800f3e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f3e4:	4b03      	ldr	r3, [pc, #12]	@ (800f3f4 <vTaskMissedYield+0x14>)
 800f3e6:	2201      	movs	r2, #1
 800f3e8:	601a      	str	r2, [r3, #0]
}
 800f3ea:	bf00      	nop
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f2:	4770      	bx	lr
 800f3f4:	20001184 	.word	0x20001184

0800f3f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b082      	sub	sp, #8
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f400:	f000 f852 	bl	800f4a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f404:	4b06      	ldr	r3, [pc, #24]	@ (800f420 <prvIdleTask+0x28>)
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	2b01      	cmp	r3, #1
 800f40a:	d9f9      	bls.n	800f400 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f40c:	4b05      	ldr	r3, [pc, #20]	@ (800f424 <prvIdleTask+0x2c>)
 800f40e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f412:	601a      	str	r2, [r3, #0]
 800f414:	f3bf 8f4f 	dsb	sy
 800f418:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f41c:	e7f0      	b.n	800f400 <prvIdleTask+0x8>
 800f41e:	bf00      	nop
 800f420:	20000ca0 	.word	0x20000ca0
 800f424:	e000ed04 	.word	0xe000ed04

0800f428 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f428:	b580      	push	{r7, lr}
 800f42a:	b082      	sub	sp, #8
 800f42c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f42e:	2300      	movs	r3, #0
 800f430:	607b      	str	r3, [r7, #4]
 800f432:	e00c      	b.n	800f44e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f434:	687a      	ldr	r2, [r7, #4]
 800f436:	4613      	mov	r3, r2
 800f438:	009b      	lsls	r3, r3, #2
 800f43a:	4413      	add	r3, r2
 800f43c:	009b      	lsls	r3, r3, #2
 800f43e:	4a12      	ldr	r2, [pc, #72]	@ (800f488 <prvInitialiseTaskLists+0x60>)
 800f440:	4413      	add	r3, r2
 800f442:	4618      	mov	r0, r3
 800f444:	f7fe fa12 	bl	800d86c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	3301      	adds	r3, #1
 800f44c:	607b      	str	r3, [r7, #4]
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	2b37      	cmp	r3, #55	@ 0x37
 800f452:	d9ef      	bls.n	800f434 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f454:	480d      	ldr	r0, [pc, #52]	@ (800f48c <prvInitialiseTaskLists+0x64>)
 800f456:	f7fe fa09 	bl	800d86c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f45a:	480d      	ldr	r0, [pc, #52]	@ (800f490 <prvInitialiseTaskLists+0x68>)
 800f45c:	f7fe fa06 	bl	800d86c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f460:	480c      	ldr	r0, [pc, #48]	@ (800f494 <prvInitialiseTaskLists+0x6c>)
 800f462:	f7fe fa03 	bl	800d86c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f466:	480c      	ldr	r0, [pc, #48]	@ (800f498 <prvInitialiseTaskLists+0x70>)
 800f468:	f7fe fa00 	bl	800d86c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f46c:	480b      	ldr	r0, [pc, #44]	@ (800f49c <prvInitialiseTaskLists+0x74>)
 800f46e:	f7fe f9fd 	bl	800d86c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f472:	4b0b      	ldr	r3, [pc, #44]	@ (800f4a0 <prvInitialiseTaskLists+0x78>)
 800f474:	4a05      	ldr	r2, [pc, #20]	@ (800f48c <prvInitialiseTaskLists+0x64>)
 800f476:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f478:	4b0a      	ldr	r3, [pc, #40]	@ (800f4a4 <prvInitialiseTaskLists+0x7c>)
 800f47a:	4a05      	ldr	r2, [pc, #20]	@ (800f490 <prvInitialiseTaskLists+0x68>)
 800f47c:	601a      	str	r2, [r3, #0]
}
 800f47e:	bf00      	nop
 800f480:	3708      	adds	r7, #8
 800f482:	46bd      	mov	sp, r7
 800f484:	bd80      	pop	{r7, pc}
 800f486:	bf00      	nop
 800f488:	20000ca0 	.word	0x20000ca0
 800f48c:	20001100 	.word	0x20001100
 800f490:	20001114 	.word	0x20001114
 800f494:	20001130 	.word	0x20001130
 800f498:	20001144 	.word	0x20001144
 800f49c:	2000115c 	.word	0x2000115c
 800f4a0:	20001128 	.word	0x20001128
 800f4a4:	2000112c 	.word	0x2000112c

0800f4a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f4a8:	b580      	push	{r7, lr}
 800f4aa:	b082      	sub	sp, #8
 800f4ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f4ae:	e019      	b.n	800f4e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f4b0:	f000 feea 	bl	8010288 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f4b4:	4b10      	ldr	r3, [pc, #64]	@ (800f4f8 <prvCheckTasksWaitingTermination+0x50>)
 800f4b6:	68db      	ldr	r3, [r3, #12]
 800f4b8:	68db      	ldr	r3, [r3, #12]
 800f4ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	3304      	adds	r3, #4
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	f7fe fa5d 	bl	800d980 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f4c6:	4b0d      	ldr	r3, [pc, #52]	@ (800f4fc <prvCheckTasksWaitingTermination+0x54>)
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	3b01      	subs	r3, #1
 800f4cc:	4a0b      	ldr	r2, [pc, #44]	@ (800f4fc <prvCheckTasksWaitingTermination+0x54>)
 800f4ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f4d0:	4b0b      	ldr	r3, [pc, #44]	@ (800f500 <prvCheckTasksWaitingTermination+0x58>)
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	3b01      	subs	r3, #1
 800f4d6:	4a0a      	ldr	r2, [pc, #40]	@ (800f500 <prvCheckTasksWaitingTermination+0x58>)
 800f4d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f4da:	f000 ff07 	bl	80102ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f4de:	6878      	ldr	r0, [r7, #4]
 800f4e0:	f000 f810 	bl	800f504 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f4e4:	4b06      	ldr	r3, [pc, #24]	@ (800f500 <prvCheckTasksWaitingTermination+0x58>)
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d1e1      	bne.n	800f4b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f4ec:	bf00      	nop
 800f4ee:	bf00      	nop
 800f4f0:	3708      	adds	r7, #8
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
 800f4f6:	bf00      	nop
 800f4f8:	20001144 	.word	0x20001144
 800f4fc:	20001170 	.word	0x20001170
 800f500:	20001158 	.word	0x20001158

0800f504 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f504:	b580      	push	{r7, lr}
 800f506:	b084      	sub	sp, #16
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	3354      	adds	r3, #84	@ 0x54
 800f510:	4618      	mov	r0, r3
 800f512:	f002 fee1 	bl	80122d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d108      	bne.n	800f532 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f524:	4618      	mov	r0, r3
 800f526:	f001 f89f 	bl	8010668 <vPortFree>
				vPortFree( pxTCB );
 800f52a:	6878      	ldr	r0, [r7, #4]
 800f52c:	f001 f89c 	bl	8010668 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f530:	e019      	b.n	800f566 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f538:	2b01      	cmp	r3, #1
 800f53a:	d103      	bne.n	800f544 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f001 f893 	bl	8010668 <vPortFree>
	}
 800f542:	e010      	b.n	800f566 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f54a:	2b02      	cmp	r3, #2
 800f54c:	d00b      	beq.n	800f566 <prvDeleteTCB+0x62>
	__asm volatile
 800f54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f552:	f383 8811 	msr	BASEPRI, r3
 800f556:	f3bf 8f6f 	isb	sy
 800f55a:	f3bf 8f4f 	dsb	sy
 800f55e:	60fb      	str	r3, [r7, #12]
}
 800f560:	bf00      	nop
 800f562:	bf00      	nop
 800f564:	e7fd      	b.n	800f562 <prvDeleteTCB+0x5e>
	}
 800f566:	bf00      	nop
 800f568:	3710      	adds	r7, #16
 800f56a:	46bd      	mov	sp, r7
 800f56c:	bd80      	pop	{r7, pc}
	...

0800f570 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f570:	b480      	push	{r7}
 800f572:	b083      	sub	sp, #12
 800f574:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f576:	4b0c      	ldr	r3, [pc, #48]	@ (800f5a8 <prvResetNextTaskUnblockTime+0x38>)
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d104      	bne.n	800f58a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f580:	4b0a      	ldr	r3, [pc, #40]	@ (800f5ac <prvResetNextTaskUnblockTime+0x3c>)
 800f582:	f04f 32ff 	mov.w	r2, #4294967295
 800f586:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f588:	e008      	b.n	800f59c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f58a:	4b07      	ldr	r3, [pc, #28]	@ (800f5a8 <prvResetNextTaskUnblockTime+0x38>)
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	68db      	ldr	r3, [r3, #12]
 800f590:	68db      	ldr	r3, [r3, #12]
 800f592:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	685b      	ldr	r3, [r3, #4]
 800f598:	4a04      	ldr	r2, [pc, #16]	@ (800f5ac <prvResetNextTaskUnblockTime+0x3c>)
 800f59a:	6013      	str	r3, [r2, #0]
}
 800f59c:	bf00      	nop
 800f59e:	370c      	adds	r7, #12
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a6:	4770      	bx	lr
 800f5a8:	20001128 	.word	0x20001128
 800f5ac:	20001190 	.word	0x20001190

0800f5b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f5b0:	b480      	push	{r7}
 800f5b2:	b083      	sub	sp, #12
 800f5b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f5b6:	4b0b      	ldr	r3, [pc, #44]	@ (800f5e4 <xTaskGetSchedulerState+0x34>)
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d102      	bne.n	800f5c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f5be:	2301      	movs	r3, #1
 800f5c0:	607b      	str	r3, [r7, #4]
 800f5c2:	e008      	b.n	800f5d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f5c4:	4b08      	ldr	r3, [pc, #32]	@ (800f5e8 <xTaskGetSchedulerState+0x38>)
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d102      	bne.n	800f5d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f5cc:	2302      	movs	r3, #2
 800f5ce:	607b      	str	r3, [r7, #4]
 800f5d0:	e001      	b.n	800f5d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f5d2:	2300      	movs	r3, #0
 800f5d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f5d6:	687b      	ldr	r3, [r7, #4]
	}
 800f5d8:	4618      	mov	r0, r3
 800f5da:	370c      	adds	r7, #12
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e2:	4770      	bx	lr
 800f5e4:	2000117c 	.word	0x2000117c
 800f5e8:	20001198 	.word	0x20001198

0800f5ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b084      	sub	sp, #16
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d051      	beq.n	800f6a6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f602:	68bb      	ldr	r3, [r7, #8]
 800f604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f606:	4b2a      	ldr	r3, [pc, #168]	@ (800f6b0 <xTaskPriorityInherit+0xc4>)
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f60c:	429a      	cmp	r2, r3
 800f60e:	d241      	bcs.n	800f694 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f610:	68bb      	ldr	r3, [r7, #8]
 800f612:	699b      	ldr	r3, [r3, #24]
 800f614:	2b00      	cmp	r3, #0
 800f616:	db06      	blt.n	800f626 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f618:	4b25      	ldr	r3, [pc, #148]	@ (800f6b0 <xTaskPriorityInherit+0xc4>)
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f61e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f622:	68bb      	ldr	r3, [r7, #8]
 800f624:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f626:	68bb      	ldr	r3, [r7, #8]
 800f628:	6959      	ldr	r1, [r3, #20]
 800f62a:	68bb      	ldr	r3, [r7, #8]
 800f62c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f62e:	4613      	mov	r3, r2
 800f630:	009b      	lsls	r3, r3, #2
 800f632:	4413      	add	r3, r2
 800f634:	009b      	lsls	r3, r3, #2
 800f636:	4a1f      	ldr	r2, [pc, #124]	@ (800f6b4 <xTaskPriorityInherit+0xc8>)
 800f638:	4413      	add	r3, r2
 800f63a:	4299      	cmp	r1, r3
 800f63c:	d122      	bne.n	800f684 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f63e:	68bb      	ldr	r3, [r7, #8]
 800f640:	3304      	adds	r3, #4
 800f642:	4618      	mov	r0, r3
 800f644:	f7fe f99c 	bl	800d980 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f648:	4b19      	ldr	r3, [pc, #100]	@ (800f6b0 <xTaskPriorityInherit+0xc4>)
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f64e:	68bb      	ldr	r3, [r7, #8]
 800f650:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f652:	68bb      	ldr	r3, [r7, #8]
 800f654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f656:	4b18      	ldr	r3, [pc, #96]	@ (800f6b8 <xTaskPriorityInherit+0xcc>)
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d903      	bls.n	800f666 <xTaskPriorityInherit+0x7a>
 800f65e:	68bb      	ldr	r3, [r7, #8]
 800f660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f662:	4a15      	ldr	r2, [pc, #84]	@ (800f6b8 <xTaskPriorityInherit+0xcc>)
 800f664:	6013      	str	r3, [r2, #0]
 800f666:	68bb      	ldr	r3, [r7, #8]
 800f668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f66a:	4613      	mov	r3, r2
 800f66c:	009b      	lsls	r3, r3, #2
 800f66e:	4413      	add	r3, r2
 800f670:	009b      	lsls	r3, r3, #2
 800f672:	4a10      	ldr	r2, [pc, #64]	@ (800f6b4 <xTaskPriorityInherit+0xc8>)
 800f674:	441a      	add	r2, r3
 800f676:	68bb      	ldr	r3, [r7, #8]
 800f678:	3304      	adds	r3, #4
 800f67a:	4619      	mov	r1, r3
 800f67c:	4610      	mov	r0, r2
 800f67e:	f7fe f922 	bl	800d8c6 <vListInsertEnd>
 800f682:	e004      	b.n	800f68e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f684:	4b0a      	ldr	r3, [pc, #40]	@ (800f6b0 <xTaskPriorityInherit+0xc4>)
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f68e:	2301      	movs	r3, #1
 800f690:	60fb      	str	r3, [r7, #12]
 800f692:	e008      	b.n	800f6a6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f694:	68bb      	ldr	r3, [r7, #8]
 800f696:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f698:	4b05      	ldr	r3, [pc, #20]	@ (800f6b0 <xTaskPriorityInherit+0xc4>)
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f69e:	429a      	cmp	r2, r3
 800f6a0:	d201      	bcs.n	800f6a6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f6a2:	2301      	movs	r3, #1
 800f6a4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f6a6:	68fb      	ldr	r3, [r7, #12]
	}
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	3710      	adds	r7, #16
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	bd80      	pop	{r7, pc}
 800f6b0:	20000c9c 	.word	0x20000c9c
 800f6b4:	20000ca0 	.word	0x20000ca0
 800f6b8:	20001178 	.word	0x20001178

0800f6bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b086      	sub	sp, #24
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d058      	beq.n	800f784 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f6d2:	4b2f      	ldr	r3, [pc, #188]	@ (800f790 <xTaskPriorityDisinherit+0xd4>)
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	693a      	ldr	r2, [r7, #16]
 800f6d8:	429a      	cmp	r2, r3
 800f6da:	d00b      	beq.n	800f6f4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800f6dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6e0:	f383 8811 	msr	BASEPRI, r3
 800f6e4:	f3bf 8f6f 	isb	sy
 800f6e8:	f3bf 8f4f 	dsb	sy
 800f6ec:	60fb      	str	r3, [r7, #12]
}
 800f6ee:	bf00      	nop
 800f6f0:	bf00      	nop
 800f6f2:	e7fd      	b.n	800f6f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f6f4:	693b      	ldr	r3, [r7, #16]
 800f6f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d10b      	bne.n	800f714 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800f6fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f700:	f383 8811 	msr	BASEPRI, r3
 800f704:	f3bf 8f6f 	isb	sy
 800f708:	f3bf 8f4f 	dsb	sy
 800f70c:	60bb      	str	r3, [r7, #8]
}
 800f70e:	bf00      	nop
 800f710:	bf00      	nop
 800f712:	e7fd      	b.n	800f710 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800f714:	693b      	ldr	r3, [r7, #16]
 800f716:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f718:	1e5a      	subs	r2, r3, #1
 800f71a:	693b      	ldr	r3, [r7, #16]
 800f71c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f71e:	693b      	ldr	r3, [r7, #16]
 800f720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f722:	693b      	ldr	r3, [r7, #16]
 800f724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f726:	429a      	cmp	r2, r3
 800f728:	d02c      	beq.n	800f784 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f72a:	693b      	ldr	r3, [r7, #16]
 800f72c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d128      	bne.n	800f784 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f732:	693b      	ldr	r3, [r7, #16]
 800f734:	3304      	adds	r3, #4
 800f736:	4618      	mov	r0, r3
 800f738:	f7fe f922 	bl	800d980 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f73c:	693b      	ldr	r3, [r7, #16]
 800f73e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f740:	693b      	ldr	r3, [r7, #16]
 800f742:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f744:	693b      	ldr	r3, [r7, #16]
 800f746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f748:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f74c:	693b      	ldr	r3, [r7, #16]
 800f74e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f750:	693b      	ldr	r3, [r7, #16]
 800f752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f754:	4b0f      	ldr	r3, [pc, #60]	@ (800f794 <xTaskPriorityDisinherit+0xd8>)
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	429a      	cmp	r2, r3
 800f75a:	d903      	bls.n	800f764 <xTaskPriorityDisinherit+0xa8>
 800f75c:	693b      	ldr	r3, [r7, #16]
 800f75e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f760:	4a0c      	ldr	r2, [pc, #48]	@ (800f794 <xTaskPriorityDisinherit+0xd8>)
 800f762:	6013      	str	r3, [r2, #0]
 800f764:	693b      	ldr	r3, [r7, #16]
 800f766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f768:	4613      	mov	r3, r2
 800f76a:	009b      	lsls	r3, r3, #2
 800f76c:	4413      	add	r3, r2
 800f76e:	009b      	lsls	r3, r3, #2
 800f770:	4a09      	ldr	r2, [pc, #36]	@ (800f798 <xTaskPriorityDisinherit+0xdc>)
 800f772:	441a      	add	r2, r3
 800f774:	693b      	ldr	r3, [r7, #16]
 800f776:	3304      	adds	r3, #4
 800f778:	4619      	mov	r1, r3
 800f77a:	4610      	mov	r0, r2
 800f77c:	f7fe f8a3 	bl	800d8c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f780:	2301      	movs	r3, #1
 800f782:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f784:	697b      	ldr	r3, [r7, #20]
	}
 800f786:	4618      	mov	r0, r3
 800f788:	3718      	adds	r7, #24
 800f78a:	46bd      	mov	sp, r7
 800f78c:	bd80      	pop	{r7, pc}
 800f78e:	bf00      	nop
 800f790:	20000c9c 	.word	0x20000c9c
 800f794:	20001178 	.word	0x20001178
 800f798:	20000ca0 	.word	0x20000ca0

0800f79c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b088      	sub	sp, #32
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	6078      	str	r0, [r7, #4]
 800f7a4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f7aa:	2301      	movs	r3, #1
 800f7ac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d06c      	beq.n	800f88e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f7b4:	69bb      	ldr	r3, [r7, #24]
 800f7b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d10b      	bne.n	800f7d4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800f7bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7c0:	f383 8811 	msr	BASEPRI, r3
 800f7c4:	f3bf 8f6f 	isb	sy
 800f7c8:	f3bf 8f4f 	dsb	sy
 800f7cc:	60fb      	str	r3, [r7, #12]
}
 800f7ce:	bf00      	nop
 800f7d0:	bf00      	nop
 800f7d2:	e7fd      	b.n	800f7d0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f7d4:	69bb      	ldr	r3, [r7, #24]
 800f7d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f7d8:	683a      	ldr	r2, [r7, #0]
 800f7da:	429a      	cmp	r2, r3
 800f7dc:	d902      	bls.n	800f7e4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f7de:	683b      	ldr	r3, [r7, #0]
 800f7e0:	61fb      	str	r3, [r7, #28]
 800f7e2:	e002      	b.n	800f7ea <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f7e4:	69bb      	ldr	r3, [r7, #24]
 800f7e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f7e8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f7ea:	69bb      	ldr	r3, [r7, #24]
 800f7ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7ee:	69fa      	ldr	r2, [r7, #28]
 800f7f0:	429a      	cmp	r2, r3
 800f7f2:	d04c      	beq.n	800f88e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f7f4:	69bb      	ldr	r3, [r7, #24]
 800f7f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7f8:	697a      	ldr	r2, [r7, #20]
 800f7fa:	429a      	cmp	r2, r3
 800f7fc:	d147      	bne.n	800f88e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f7fe:	4b26      	ldr	r3, [pc, #152]	@ (800f898 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	69ba      	ldr	r2, [r7, #24]
 800f804:	429a      	cmp	r2, r3
 800f806:	d10b      	bne.n	800f820 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800f808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f80c:	f383 8811 	msr	BASEPRI, r3
 800f810:	f3bf 8f6f 	isb	sy
 800f814:	f3bf 8f4f 	dsb	sy
 800f818:	60bb      	str	r3, [r7, #8]
}
 800f81a:	bf00      	nop
 800f81c:	bf00      	nop
 800f81e:	e7fd      	b.n	800f81c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f820:	69bb      	ldr	r3, [r7, #24]
 800f822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f824:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f826:	69bb      	ldr	r3, [r7, #24]
 800f828:	69fa      	ldr	r2, [r7, #28]
 800f82a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f82c:	69bb      	ldr	r3, [r7, #24]
 800f82e:	699b      	ldr	r3, [r3, #24]
 800f830:	2b00      	cmp	r3, #0
 800f832:	db04      	blt.n	800f83e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f834:	69fb      	ldr	r3, [r7, #28]
 800f836:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f83a:	69bb      	ldr	r3, [r7, #24]
 800f83c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f83e:	69bb      	ldr	r3, [r7, #24]
 800f840:	6959      	ldr	r1, [r3, #20]
 800f842:	693a      	ldr	r2, [r7, #16]
 800f844:	4613      	mov	r3, r2
 800f846:	009b      	lsls	r3, r3, #2
 800f848:	4413      	add	r3, r2
 800f84a:	009b      	lsls	r3, r3, #2
 800f84c:	4a13      	ldr	r2, [pc, #76]	@ (800f89c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f84e:	4413      	add	r3, r2
 800f850:	4299      	cmp	r1, r3
 800f852:	d11c      	bne.n	800f88e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f854:	69bb      	ldr	r3, [r7, #24]
 800f856:	3304      	adds	r3, #4
 800f858:	4618      	mov	r0, r3
 800f85a:	f7fe f891 	bl	800d980 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f85e:	69bb      	ldr	r3, [r7, #24]
 800f860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f862:	4b0f      	ldr	r3, [pc, #60]	@ (800f8a0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	429a      	cmp	r2, r3
 800f868:	d903      	bls.n	800f872 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800f86a:	69bb      	ldr	r3, [r7, #24]
 800f86c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f86e:	4a0c      	ldr	r2, [pc, #48]	@ (800f8a0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f870:	6013      	str	r3, [r2, #0]
 800f872:	69bb      	ldr	r3, [r7, #24]
 800f874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f876:	4613      	mov	r3, r2
 800f878:	009b      	lsls	r3, r3, #2
 800f87a:	4413      	add	r3, r2
 800f87c:	009b      	lsls	r3, r3, #2
 800f87e:	4a07      	ldr	r2, [pc, #28]	@ (800f89c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f880:	441a      	add	r2, r3
 800f882:	69bb      	ldr	r3, [r7, #24]
 800f884:	3304      	adds	r3, #4
 800f886:	4619      	mov	r1, r3
 800f888:	4610      	mov	r0, r2
 800f88a:	f7fe f81c 	bl	800d8c6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f88e:	bf00      	nop
 800f890:	3720      	adds	r7, #32
 800f892:	46bd      	mov	sp, r7
 800f894:	bd80      	pop	{r7, pc}
 800f896:	bf00      	nop
 800f898:	20000c9c 	.word	0x20000c9c
 800f89c:	20000ca0 	.word	0x20000ca0
 800f8a0:	20001178 	.word	0x20001178

0800f8a4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f8a4:	b480      	push	{r7}
 800f8a6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f8a8:	4b07      	ldr	r3, [pc, #28]	@ (800f8c8 <pvTaskIncrementMutexHeldCount+0x24>)
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d004      	beq.n	800f8ba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f8b0:	4b05      	ldr	r3, [pc, #20]	@ (800f8c8 <pvTaskIncrementMutexHeldCount+0x24>)
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f8b6:	3201      	adds	r2, #1
 800f8b8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800f8ba:	4b03      	ldr	r3, [pc, #12]	@ (800f8c8 <pvTaskIncrementMutexHeldCount+0x24>)
 800f8bc:	681b      	ldr	r3, [r3, #0]
	}
 800f8be:	4618      	mov	r0, r3
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c6:	4770      	bx	lr
 800f8c8:	20000c9c 	.word	0x20000c9c

0800f8cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b084      	sub	sp, #16
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
 800f8d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f8d6:	4b21      	ldr	r3, [pc, #132]	@ (800f95c <prvAddCurrentTaskToDelayedList+0x90>)
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f8dc:	4b20      	ldr	r3, [pc, #128]	@ (800f960 <prvAddCurrentTaskToDelayedList+0x94>)
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	3304      	adds	r3, #4
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	f7fe f84c 	bl	800d980 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8ee:	d10a      	bne.n	800f906 <prvAddCurrentTaskToDelayedList+0x3a>
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d007      	beq.n	800f906 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f8f6:	4b1a      	ldr	r3, [pc, #104]	@ (800f960 <prvAddCurrentTaskToDelayedList+0x94>)
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	3304      	adds	r3, #4
 800f8fc:	4619      	mov	r1, r3
 800f8fe:	4819      	ldr	r0, [pc, #100]	@ (800f964 <prvAddCurrentTaskToDelayedList+0x98>)
 800f900:	f7fd ffe1 	bl	800d8c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f904:	e026      	b.n	800f954 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f906:	68fa      	ldr	r2, [r7, #12]
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	4413      	add	r3, r2
 800f90c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f90e:	4b14      	ldr	r3, [pc, #80]	@ (800f960 <prvAddCurrentTaskToDelayedList+0x94>)
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	68ba      	ldr	r2, [r7, #8]
 800f914:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f916:	68ba      	ldr	r2, [r7, #8]
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	429a      	cmp	r2, r3
 800f91c:	d209      	bcs.n	800f932 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f91e:	4b12      	ldr	r3, [pc, #72]	@ (800f968 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f920:	681a      	ldr	r2, [r3, #0]
 800f922:	4b0f      	ldr	r3, [pc, #60]	@ (800f960 <prvAddCurrentTaskToDelayedList+0x94>)
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	3304      	adds	r3, #4
 800f928:	4619      	mov	r1, r3
 800f92a:	4610      	mov	r0, r2
 800f92c:	f7fd ffef 	bl	800d90e <vListInsert>
}
 800f930:	e010      	b.n	800f954 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f932:	4b0e      	ldr	r3, [pc, #56]	@ (800f96c <prvAddCurrentTaskToDelayedList+0xa0>)
 800f934:	681a      	ldr	r2, [r3, #0]
 800f936:	4b0a      	ldr	r3, [pc, #40]	@ (800f960 <prvAddCurrentTaskToDelayedList+0x94>)
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	3304      	adds	r3, #4
 800f93c:	4619      	mov	r1, r3
 800f93e:	4610      	mov	r0, r2
 800f940:	f7fd ffe5 	bl	800d90e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f944:	4b0a      	ldr	r3, [pc, #40]	@ (800f970 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	68ba      	ldr	r2, [r7, #8]
 800f94a:	429a      	cmp	r2, r3
 800f94c:	d202      	bcs.n	800f954 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f94e:	4a08      	ldr	r2, [pc, #32]	@ (800f970 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f950:	68bb      	ldr	r3, [r7, #8]
 800f952:	6013      	str	r3, [r2, #0]
}
 800f954:	bf00      	nop
 800f956:	3710      	adds	r7, #16
 800f958:	46bd      	mov	sp, r7
 800f95a:	bd80      	pop	{r7, pc}
 800f95c:	20001174 	.word	0x20001174
 800f960:	20000c9c 	.word	0x20000c9c
 800f964:	2000115c 	.word	0x2000115c
 800f968:	2000112c 	.word	0x2000112c
 800f96c:	20001128 	.word	0x20001128
 800f970:	20001190 	.word	0x20001190

0800f974 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f974:	b580      	push	{r7, lr}
 800f976:	b08a      	sub	sp, #40	@ 0x28
 800f978:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f97a:	2300      	movs	r3, #0
 800f97c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f97e:	f000 fb13 	bl	800ffa8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f982:	4b1d      	ldr	r3, [pc, #116]	@ (800f9f8 <xTimerCreateTimerTask+0x84>)
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	2b00      	cmp	r3, #0
 800f988:	d021      	beq.n	800f9ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f98a:	2300      	movs	r3, #0
 800f98c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f98e:	2300      	movs	r3, #0
 800f990:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f992:	1d3a      	adds	r2, r7, #4
 800f994:	f107 0108 	add.w	r1, r7, #8
 800f998:	f107 030c 	add.w	r3, r7, #12
 800f99c:	4618      	mov	r0, r3
 800f99e:	f7fd ff4b 	bl	800d838 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f9a2:	6879      	ldr	r1, [r7, #4]
 800f9a4:	68bb      	ldr	r3, [r7, #8]
 800f9a6:	68fa      	ldr	r2, [r7, #12]
 800f9a8:	9202      	str	r2, [sp, #8]
 800f9aa:	9301      	str	r3, [sp, #4]
 800f9ac:	2302      	movs	r3, #2
 800f9ae:	9300      	str	r3, [sp, #0]
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	460a      	mov	r2, r1
 800f9b4:	4911      	ldr	r1, [pc, #68]	@ (800f9fc <xTimerCreateTimerTask+0x88>)
 800f9b6:	4812      	ldr	r0, [pc, #72]	@ (800fa00 <xTimerCreateTimerTask+0x8c>)
 800f9b8:	f7fe ff90 	bl	800e8dc <xTaskCreateStatic>
 800f9bc:	4603      	mov	r3, r0
 800f9be:	4a11      	ldr	r2, [pc, #68]	@ (800fa04 <xTimerCreateTimerTask+0x90>)
 800f9c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f9c2:	4b10      	ldr	r3, [pc, #64]	@ (800fa04 <xTimerCreateTimerTask+0x90>)
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d001      	beq.n	800f9ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f9ca:	2301      	movs	r3, #1
 800f9cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f9ce:	697b      	ldr	r3, [r7, #20]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d10b      	bne.n	800f9ec <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f9d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9d8:	f383 8811 	msr	BASEPRI, r3
 800f9dc:	f3bf 8f6f 	isb	sy
 800f9e0:	f3bf 8f4f 	dsb	sy
 800f9e4:	613b      	str	r3, [r7, #16]
}
 800f9e6:	bf00      	nop
 800f9e8:	bf00      	nop
 800f9ea:	e7fd      	b.n	800f9e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f9ec:	697b      	ldr	r3, [r7, #20]
}
 800f9ee:	4618      	mov	r0, r3
 800f9f0:	3718      	adds	r7, #24
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	bd80      	pop	{r7, pc}
 800f9f6:	bf00      	nop
 800f9f8:	200011cc 	.word	0x200011cc
 800f9fc:	08015a68 	.word	0x08015a68
 800fa00:	0800fb41 	.word	0x0800fb41
 800fa04:	200011d0 	.word	0x200011d0

0800fa08 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b08a      	sub	sp, #40	@ 0x28
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	60f8      	str	r0, [r7, #12]
 800fa10:	60b9      	str	r1, [r7, #8]
 800fa12:	607a      	str	r2, [r7, #4]
 800fa14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800fa16:	2300      	movs	r3, #0
 800fa18:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d10b      	bne.n	800fa38 <xTimerGenericCommand+0x30>
	__asm volatile
 800fa20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa24:	f383 8811 	msr	BASEPRI, r3
 800fa28:	f3bf 8f6f 	isb	sy
 800fa2c:	f3bf 8f4f 	dsb	sy
 800fa30:	623b      	str	r3, [r7, #32]
}
 800fa32:	bf00      	nop
 800fa34:	bf00      	nop
 800fa36:	e7fd      	b.n	800fa34 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800fa38:	4b19      	ldr	r3, [pc, #100]	@ (800faa0 <xTimerGenericCommand+0x98>)
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d02a      	beq.n	800fa96 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800fa40:	68bb      	ldr	r3, [r7, #8]
 800fa42:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800fa4c:	68bb      	ldr	r3, [r7, #8]
 800fa4e:	2b05      	cmp	r3, #5
 800fa50:	dc18      	bgt.n	800fa84 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800fa52:	f7ff fdad 	bl	800f5b0 <xTaskGetSchedulerState>
 800fa56:	4603      	mov	r3, r0
 800fa58:	2b02      	cmp	r3, #2
 800fa5a:	d109      	bne.n	800fa70 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800fa5c:	4b10      	ldr	r3, [pc, #64]	@ (800faa0 <xTimerGenericCommand+0x98>)
 800fa5e:	6818      	ldr	r0, [r3, #0]
 800fa60:	f107 0110 	add.w	r1, r7, #16
 800fa64:	2300      	movs	r3, #0
 800fa66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa68:	f7fe f92c 	bl	800dcc4 <xQueueGenericSend>
 800fa6c:	6278      	str	r0, [r7, #36]	@ 0x24
 800fa6e:	e012      	b.n	800fa96 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800fa70:	4b0b      	ldr	r3, [pc, #44]	@ (800faa0 <xTimerGenericCommand+0x98>)
 800fa72:	6818      	ldr	r0, [r3, #0]
 800fa74:	f107 0110 	add.w	r1, r7, #16
 800fa78:	2300      	movs	r3, #0
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	f7fe f922 	bl	800dcc4 <xQueueGenericSend>
 800fa80:	6278      	str	r0, [r7, #36]	@ 0x24
 800fa82:	e008      	b.n	800fa96 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800fa84:	4b06      	ldr	r3, [pc, #24]	@ (800faa0 <xTimerGenericCommand+0x98>)
 800fa86:	6818      	ldr	r0, [r3, #0]
 800fa88:	f107 0110 	add.w	r1, r7, #16
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	683a      	ldr	r2, [r7, #0]
 800fa90:	f7fe fa1a 	bl	800dec8 <xQueueGenericSendFromISR>
 800fa94:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800fa96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800fa98:	4618      	mov	r0, r3
 800fa9a:	3728      	adds	r7, #40	@ 0x28
 800fa9c:	46bd      	mov	sp, r7
 800fa9e:	bd80      	pop	{r7, pc}
 800faa0:	200011cc 	.word	0x200011cc

0800faa4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800faa4:	b580      	push	{r7, lr}
 800faa6:	b088      	sub	sp, #32
 800faa8:	af02      	add	r7, sp, #8
 800faaa:	6078      	str	r0, [r7, #4]
 800faac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800faae:	4b23      	ldr	r3, [pc, #140]	@ (800fb3c <prvProcessExpiredTimer+0x98>)
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	68db      	ldr	r3, [r3, #12]
 800fab4:	68db      	ldr	r3, [r3, #12]
 800fab6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fab8:	697b      	ldr	r3, [r7, #20]
 800faba:	3304      	adds	r3, #4
 800fabc:	4618      	mov	r0, r3
 800fabe:	f7fd ff5f 	bl	800d980 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fac2:	697b      	ldr	r3, [r7, #20]
 800fac4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fac8:	f003 0304 	and.w	r3, r3, #4
 800facc:	2b00      	cmp	r3, #0
 800face:	d023      	beq.n	800fb18 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800fad0:	697b      	ldr	r3, [r7, #20]
 800fad2:	699a      	ldr	r2, [r3, #24]
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	18d1      	adds	r1, r2, r3
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	683a      	ldr	r2, [r7, #0]
 800fadc:	6978      	ldr	r0, [r7, #20]
 800fade:	f000 f8d5 	bl	800fc8c <prvInsertTimerInActiveList>
 800fae2:	4603      	mov	r3, r0
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d020      	beq.n	800fb2a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fae8:	2300      	movs	r3, #0
 800faea:	9300      	str	r3, [sp, #0]
 800faec:	2300      	movs	r3, #0
 800faee:	687a      	ldr	r2, [r7, #4]
 800faf0:	2100      	movs	r1, #0
 800faf2:	6978      	ldr	r0, [r7, #20]
 800faf4:	f7ff ff88 	bl	800fa08 <xTimerGenericCommand>
 800faf8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800fafa:	693b      	ldr	r3, [r7, #16]
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d114      	bne.n	800fb2a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800fb00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb04:	f383 8811 	msr	BASEPRI, r3
 800fb08:	f3bf 8f6f 	isb	sy
 800fb0c:	f3bf 8f4f 	dsb	sy
 800fb10:	60fb      	str	r3, [r7, #12]
}
 800fb12:	bf00      	nop
 800fb14:	bf00      	nop
 800fb16:	e7fd      	b.n	800fb14 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fb18:	697b      	ldr	r3, [r7, #20]
 800fb1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fb1e:	f023 0301 	bic.w	r3, r3, #1
 800fb22:	b2da      	uxtb	r2, r3
 800fb24:	697b      	ldr	r3, [r7, #20]
 800fb26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fb2a:	697b      	ldr	r3, [r7, #20]
 800fb2c:	6a1b      	ldr	r3, [r3, #32]
 800fb2e:	6978      	ldr	r0, [r7, #20]
 800fb30:	4798      	blx	r3
}
 800fb32:	bf00      	nop
 800fb34:	3718      	adds	r7, #24
 800fb36:	46bd      	mov	sp, r7
 800fb38:	bd80      	pop	{r7, pc}
 800fb3a:	bf00      	nop
 800fb3c:	200011c4 	.word	0x200011c4

0800fb40 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b084      	sub	sp, #16
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fb48:	f107 0308 	add.w	r3, r7, #8
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	f000 f859 	bl	800fc04 <prvGetNextExpireTime>
 800fb52:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800fb54:	68bb      	ldr	r3, [r7, #8]
 800fb56:	4619      	mov	r1, r3
 800fb58:	68f8      	ldr	r0, [r7, #12]
 800fb5a:	f000 f805 	bl	800fb68 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800fb5e:	f000 f8d7 	bl	800fd10 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fb62:	bf00      	nop
 800fb64:	e7f0      	b.n	800fb48 <prvTimerTask+0x8>
	...

0800fb68 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	b084      	sub	sp, #16
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	6078      	str	r0, [r7, #4]
 800fb70:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800fb72:	f7ff f917 	bl	800eda4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fb76:	f107 0308 	add.w	r3, r7, #8
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f000 f866 	bl	800fc4c <prvSampleTimeNow>
 800fb80:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800fb82:	68bb      	ldr	r3, [r7, #8]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d130      	bne.n	800fbea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800fb88:	683b      	ldr	r3, [r7, #0]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d10a      	bne.n	800fba4 <prvProcessTimerOrBlockTask+0x3c>
 800fb8e:	687a      	ldr	r2, [r7, #4]
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	429a      	cmp	r2, r3
 800fb94:	d806      	bhi.n	800fba4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800fb96:	f7ff f913 	bl	800edc0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800fb9a:	68f9      	ldr	r1, [r7, #12]
 800fb9c:	6878      	ldr	r0, [r7, #4]
 800fb9e:	f7ff ff81 	bl	800faa4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800fba2:	e024      	b.n	800fbee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800fba4:	683b      	ldr	r3, [r7, #0]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d008      	beq.n	800fbbc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800fbaa:	4b13      	ldr	r3, [pc, #76]	@ (800fbf8 <prvProcessTimerOrBlockTask+0x90>)
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d101      	bne.n	800fbb8 <prvProcessTimerOrBlockTask+0x50>
 800fbb4:	2301      	movs	r3, #1
 800fbb6:	e000      	b.n	800fbba <prvProcessTimerOrBlockTask+0x52>
 800fbb8:	2300      	movs	r3, #0
 800fbba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800fbbc:	4b0f      	ldr	r3, [pc, #60]	@ (800fbfc <prvProcessTimerOrBlockTask+0x94>)
 800fbbe:	6818      	ldr	r0, [r3, #0]
 800fbc0:	687a      	ldr	r2, [r7, #4]
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	1ad3      	subs	r3, r2, r3
 800fbc6:	683a      	ldr	r2, [r7, #0]
 800fbc8:	4619      	mov	r1, r3
 800fbca:	f7fe fe53 	bl	800e874 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800fbce:	f7ff f8f7 	bl	800edc0 <xTaskResumeAll>
 800fbd2:	4603      	mov	r3, r0
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d10a      	bne.n	800fbee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800fbd8:	4b09      	ldr	r3, [pc, #36]	@ (800fc00 <prvProcessTimerOrBlockTask+0x98>)
 800fbda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fbde:	601a      	str	r2, [r3, #0]
 800fbe0:	f3bf 8f4f 	dsb	sy
 800fbe4:	f3bf 8f6f 	isb	sy
}
 800fbe8:	e001      	b.n	800fbee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800fbea:	f7ff f8e9 	bl	800edc0 <xTaskResumeAll>
}
 800fbee:	bf00      	nop
 800fbf0:	3710      	adds	r7, #16
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	bd80      	pop	{r7, pc}
 800fbf6:	bf00      	nop
 800fbf8:	200011c8 	.word	0x200011c8
 800fbfc:	200011cc 	.word	0x200011cc
 800fc00:	e000ed04 	.word	0xe000ed04

0800fc04 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800fc04:	b480      	push	{r7}
 800fc06:	b085      	sub	sp, #20
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800fc0c:	4b0e      	ldr	r3, [pc, #56]	@ (800fc48 <prvGetNextExpireTime+0x44>)
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d101      	bne.n	800fc1a <prvGetNextExpireTime+0x16>
 800fc16:	2201      	movs	r2, #1
 800fc18:	e000      	b.n	800fc1c <prvGetNextExpireTime+0x18>
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d105      	bne.n	800fc34 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fc28:	4b07      	ldr	r3, [pc, #28]	@ (800fc48 <prvGetNextExpireTime+0x44>)
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	68db      	ldr	r3, [r3, #12]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	60fb      	str	r3, [r7, #12]
 800fc32:	e001      	b.n	800fc38 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800fc34:	2300      	movs	r3, #0
 800fc36:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800fc38:	68fb      	ldr	r3, [r7, #12]
}
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	3714      	adds	r7, #20
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc44:	4770      	bx	lr
 800fc46:	bf00      	nop
 800fc48:	200011c4 	.word	0x200011c4

0800fc4c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800fc4c:	b580      	push	{r7, lr}
 800fc4e:	b084      	sub	sp, #16
 800fc50:	af00      	add	r7, sp, #0
 800fc52:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fc54:	f7ff f952 	bl	800eefc <xTaskGetTickCount>
 800fc58:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fc5a:	4b0b      	ldr	r3, [pc, #44]	@ (800fc88 <prvSampleTimeNow+0x3c>)
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	68fa      	ldr	r2, [r7, #12]
 800fc60:	429a      	cmp	r2, r3
 800fc62:	d205      	bcs.n	800fc70 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fc64:	f000 f93a 	bl	800fedc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	2201      	movs	r2, #1
 800fc6c:	601a      	str	r2, [r3, #0]
 800fc6e:	e002      	b.n	800fc76 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	2200      	movs	r2, #0
 800fc74:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fc76:	4a04      	ldr	r2, [pc, #16]	@ (800fc88 <prvSampleTimeNow+0x3c>)
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fc7c:	68fb      	ldr	r3, [r7, #12]
}
 800fc7e:	4618      	mov	r0, r3
 800fc80:	3710      	adds	r7, #16
 800fc82:	46bd      	mov	sp, r7
 800fc84:	bd80      	pop	{r7, pc}
 800fc86:	bf00      	nop
 800fc88:	200011d4 	.word	0x200011d4

0800fc8c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fc8c:	b580      	push	{r7, lr}
 800fc8e:	b086      	sub	sp, #24
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	60f8      	str	r0, [r7, #12]
 800fc94:	60b9      	str	r1, [r7, #8]
 800fc96:	607a      	str	r2, [r7, #4]
 800fc98:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	68ba      	ldr	r2, [r7, #8]
 800fca2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	68fa      	ldr	r2, [r7, #12]
 800fca8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fcaa:	68ba      	ldr	r2, [r7, #8]
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	429a      	cmp	r2, r3
 800fcb0:	d812      	bhi.n	800fcd8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fcb2:	687a      	ldr	r2, [r7, #4]
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	1ad2      	subs	r2, r2, r3
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	699b      	ldr	r3, [r3, #24]
 800fcbc:	429a      	cmp	r2, r3
 800fcbe:	d302      	bcc.n	800fcc6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fcc0:	2301      	movs	r3, #1
 800fcc2:	617b      	str	r3, [r7, #20]
 800fcc4:	e01b      	b.n	800fcfe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fcc6:	4b10      	ldr	r3, [pc, #64]	@ (800fd08 <prvInsertTimerInActiveList+0x7c>)
 800fcc8:	681a      	ldr	r2, [r3, #0]
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	3304      	adds	r3, #4
 800fcce:	4619      	mov	r1, r3
 800fcd0:	4610      	mov	r0, r2
 800fcd2:	f7fd fe1c 	bl	800d90e <vListInsert>
 800fcd6:	e012      	b.n	800fcfe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800fcd8:	687a      	ldr	r2, [r7, #4]
 800fcda:	683b      	ldr	r3, [r7, #0]
 800fcdc:	429a      	cmp	r2, r3
 800fcde:	d206      	bcs.n	800fcee <prvInsertTimerInActiveList+0x62>
 800fce0:	68ba      	ldr	r2, [r7, #8]
 800fce2:	683b      	ldr	r3, [r7, #0]
 800fce4:	429a      	cmp	r2, r3
 800fce6:	d302      	bcc.n	800fcee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fce8:	2301      	movs	r3, #1
 800fcea:	617b      	str	r3, [r7, #20]
 800fcec:	e007      	b.n	800fcfe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fcee:	4b07      	ldr	r3, [pc, #28]	@ (800fd0c <prvInsertTimerInActiveList+0x80>)
 800fcf0:	681a      	ldr	r2, [r3, #0]
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	3304      	adds	r3, #4
 800fcf6:	4619      	mov	r1, r3
 800fcf8:	4610      	mov	r0, r2
 800fcfa:	f7fd fe08 	bl	800d90e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800fcfe:	697b      	ldr	r3, [r7, #20]
}
 800fd00:	4618      	mov	r0, r3
 800fd02:	3718      	adds	r7, #24
 800fd04:	46bd      	mov	sp, r7
 800fd06:	bd80      	pop	{r7, pc}
 800fd08:	200011c8 	.word	0x200011c8
 800fd0c:	200011c4 	.word	0x200011c4

0800fd10 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b08e      	sub	sp, #56	@ 0x38
 800fd14:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fd16:	e0ce      	b.n	800feb6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	da19      	bge.n	800fd52 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fd1e:	1d3b      	adds	r3, r7, #4
 800fd20:	3304      	adds	r3, #4
 800fd22:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fd24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d10b      	bne.n	800fd42 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800fd2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd2e:	f383 8811 	msr	BASEPRI, r3
 800fd32:	f3bf 8f6f 	isb	sy
 800fd36:	f3bf 8f4f 	dsb	sy
 800fd3a:	61fb      	str	r3, [r7, #28]
}
 800fd3c:	bf00      	nop
 800fd3e:	bf00      	nop
 800fd40:	e7fd      	b.n	800fd3e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fd42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd48:	6850      	ldr	r0, [r2, #4]
 800fd4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd4c:	6892      	ldr	r2, [r2, #8]
 800fd4e:	4611      	mov	r1, r2
 800fd50:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	f2c0 80ae 	blt.w	800feb6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fd5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd60:	695b      	ldr	r3, [r3, #20]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d004      	beq.n	800fd70 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fd66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd68:	3304      	adds	r3, #4
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	f7fd fe08 	bl	800d980 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fd70:	463b      	mov	r3, r7
 800fd72:	4618      	mov	r0, r3
 800fd74:	f7ff ff6a 	bl	800fc4c <prvSampleTimeNow>
 800fd78:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	2b09      	cmp	r3, #9
 800fd7e:	f200 8097 	bhi.w	800feb0 <prvProcessReceivedCommands+0x1a0>
 800fd82:	a201      	add	r2, pc, #4	@ (adr r2, 800fd88 <prvProcessReceivedCommands+0x78>)
 800fd84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd88:	0800fdb1 	.word	0x0800fdb1
 800fd8c:	0800fdb1 	.word	0x0800fdb1
 800fd90:	0800fdb1 	.word	0x0800fdb1
 800fd94:	0800fe27 	.word	0x0800fe27
 800fd98:	0800fe3b 	.word	0x0800fe3b
 800fd9c:	0800fe87 	.word	0x0800fe87
 800fda0:	0800fdb1 	.word	0x0800fdb1
 800fda4:	0800fdb1 	.word	0x0800fdb1
 800fda8:	0800fe27 	.word	0x0800fe27
 800fdac:	0800fe3b 	.word	0x0800fe3b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fdb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fdb6:	f043 0301 	orr.w	r3, r3, #1
 800fdba:	b2da      	uxtb	r2, r3
 800fdbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800fdc2:	68ba      	ldr	r2, [r7, #8]
 800fdc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdc6:	699b      	ldr	r3, [r3, #24]
 800fdc8:	18d1      	adds	r1, r2, r3
 800fdca:	68bb      	ldr	r3, [r7, #8]
 800fdcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fdce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fdd0:	f7ff ff5c 	bl	800fc8c <prvInsertTimerInActiveList>
 800fdd4:	4603      	mov	r3, r0
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d06c      	beq.n	800feb4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fdda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fddc:	6a1b      	ldr	r3, [r3, #32]
 800fdde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fde0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fde2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fde4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fde8:	f003 0304 	and.w	r3, r3, #4
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d061      	beq.n	800feb4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fdf0:	68ba      	ldr	r2, [r7, #8]
 800fdf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdf4:	699b      	ldr	r3, [r3, #24]
 800fdf6:	441a      	add	r2, r3
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	9300      	str	r3, [sp, #0]
 800fdfc:	2300      	movs	r3, #0
 800fdfe:	2100      	movs	r1, #0
 800fe00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fe02:	f7ff fe01 	bl	800fa08 <xTimerGenericCommand>
 800fe06:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fe08:	6a3b      	ldr	r3, [r7, #32]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d152      	bne.n	800feb4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800fe0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe12:	f383 8811 	msr	BASEPRI, r3
 800fe16:	f3bf 8f6f 	isb	sy
 800fe1a:	f3bf 8f4f 	dsb	sy
 800fe1e:	61bb      	str	r3, [r7, #24]
}
 800fe20:	bf00      	nop
 800fe22:	bf00      	nop
 800fe24:	e7fd      	b.n	800fe22 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fe26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fe2c:	f023 0301 	bic.w	r3, r3, #1
 800fe30:	b2da      	uxtb	r2, r3
 800fe32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe34:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800fe38:	e03d      	b.n	800feb6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fe3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fe40:	f043 0301 	orr.w	r3, r3, #1
 800fe44:	b2da      	uxtb	r2, r3
 800fe46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800fe4c:	68ba      	ldr	r2, [r7, #8]
 800fe4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe50:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800fe52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe54:	699b      	ldr	r3, [r3, #24]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d10b      	bne.n	800fe72 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800fe5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe5e:	f383 8811 	msr	BASEPRI, r3
 800fe62:	f3bf 8f6f 	isb	sy
 800fe66:	f3bf 8f4f 	dsb	sy
 800fe6a:	617b      	str	r3, [r7, #20]
}
 800fe6c:	bf00      	nop
 800fe6e:	bf00      	nop
 800fe70:	e7fd      	b.n	800fe6e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800fe72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe74:	699a      	ldr	r2, [r3, #24]
 800fe76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe78:	18d1      	adds	r1, r2, r3
 800fe7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fe80:	f7ff ff04 	bl	800fc8c <prvInsertTimerInActiveList>
					break;
 800fe84:	e017      	b.n	800feb6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800fe86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fe8c:	f003 0302 	and.w	r3, r3, #2
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d103      	bne.n	800fe9c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800fe94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fe96:	f000 fbe7 	bl	8010668 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800fe9a:	e00c      	b.n	800feb6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fe9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fea2:	f023 0301 	bic.w	r3, r3, #1
 800fea6:	b2da      	uxtb	r2, r3
 800fea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feaa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800feae:	e002      	b.n	800feb6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800feb0:	bf00      	nop
 800feb2:	e000      	b.n	800feb6 <prvProcessReceivedCommands+0x1a6>
					break;
 800feb4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800feb6:	4b08      	ldr	r3, [pc, #32]	@ (800fed8 <prvProcessReceivedCommands+0x1c8>)
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	1d39      	adds	r1, r7, #4
 800febc:	2200      	movs	r2, #0
 800febe:	4618      	mov	r0, r3
 800fec0:	f7fe f8a0 	bl	800e004 <xQueueReceive>
 800fec4:	4603      	mov	r3, r0
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	f47f af26 	bne.w	800fd18 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800fecc:	bf00      	nop
 800fece:	bf00      	nop
 800fed0:	3730      	adds	r7, #48	@ 0x30
 800fed2:	46bd      	mov	sp, r7
 800fed4:	bd80      	pop	{r7, pc}
 800fed6:	bf00      	nop
 800fed8:	200011cc 	.word	0x200011cc

0800fedc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800fedc:	b580      	push	{r7, lr}
 800fede:	b088      	sub	sp, #32
 800fee0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fee2:	e049      	b.n	800ff78 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fee4:	4b2e      	ldr	r3, [pc, #184]	@ (800ffa0 <prvSwitchTimerLists+0xc4>)
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	68db      	ldr	r3, [r3, #12]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800feee:	4b2c      	ldr	r3, [pc, #176]	@ (800ffa0 <prvSwitchTimerLists+0xc4>)
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	68db      	ldr	r3, [r3, #12]
 800fef4:	68db      	ldr	r3, [r3, #12]
 800fef6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	3304      	adds	r3, #4
 800fefc:	4618      	mov	r0, r3
 800fefe:	f7fd fd3f 	bl	800d980 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	6a1b      	ldr	r3, [r3, #32]
 800ff06:	68f8      	ldr	r0, [r7, #12]
 800ff08:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ff10:	f003 0304 	and.w	r3, r3, #4
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d02f      	beq.n	800ff78 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	699b      	ldr	r3, [r3, #24]
 800ff1c:	693a      	ldr	r2, [r7, #16]
 800ff1e:	4413      	add	r3, r2
 800ff20:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ff22:	68ba      	ldr	r2, [r7, #8]
 800ff24:	693b      	ldr	r3, [r7, #16]
 800ff26:	429a      	cmp	r2, r3
 800ff28:	d90e      	bls.n	800ff48 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	68ba      	ldr	r2, [r7, #8]
 800ff2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	68fa      	ldr	r2, [r7, #12]
 800ff34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ff36:	4b1a      	ldr	r3, [pc, #104]	@ (800ffa0 <prvSwitchTimerLists+0xc4>)
 800ff38:	681a      	ldr	r2, [r3, #0]
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	3304      	adds	r3, #4
 800ff3e:	4619      	mov	r1, r3
 800ff40:	4610      	mov	r0, r2
 800ff42:	f7fd fce4 	bl	800d90e <vListInsert>
 800ff46:	e017      	b.n	800ff78 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ff48:	2300      	movs	r3, #0
 800ff4a:	9300      	str	r3, [sp, #0]
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	693a      	ldr	r2, [r7, #16]
 800ff50:	2100      	movs	r1, #0
 800ff52:	68f8      	ldr	r0, [r7, #12]
 800ff54:	f7ff fd58 	bl	800fa08 <xTimerGenericCommand>
 800ff58:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d10b      	bne.n	800ff78 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ff60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff64:	f383 8811 	msr	BASEPRI, r3
 800ff68:	f3bf 8f6f 	isb	sy
 800ff6c:	f3bf 8f4f 	dsb	sy
 800ff70:	603b      	str	r3, [r7, #0]
}
 800ff72:	bf00      	nop
 800ff74:	bf00      	nop
 800ff76:	e7fd      	b.n	800ff74 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ff78:	4b09      	ldr	r3, [pc, #36]	@ (800ffa0 <prvSwitchTimerLists+0xc4>)
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d1b0      	bne.n	800fee4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ff82:	4b07      	ldr	r3, [pc, #28]	@ (800ffa0 <prvSwitchTimerLists+0xc4>)
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ff88:	4b06      	ldr	r3, [pc, #24]	@ (800ffa4 <prvSwitchTimerLists+0xc8>)
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	4a04      	ldr	r2, [pc, #16]	@ (800ffa0 <prvSwitchTimerLists+0xc4>)
 800ff8e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ff90:	4a04      	ldr	r2, [pc, #16]	@ (800ffa4 <prvSwitchTimerLists+0xc8>)
 800ff92:	697b      	ldr	r3, [r7, #20]
 800ff94:	6013      	str	r3, [r2, #0]
}
 800ff96:	bf00      	nop
 800ff98:	3718      	adds	r7, #24
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}
 800ff9e:	bf00      	nop
 800ffa0:	200011c4 	.word	0x200011c4
 800ffa4:	200011c8 	.word	0x200011c8

0800ffa8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ffa8:	b580      	push	{r7, lr}
 800ffaa:	b082      	sub	sp, #8
 800ffac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ffae:	f000 f96b 	bl	8010288 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ffb2:	4b15      	ldr	r3, [pc, #84]	@ (8010008 <prvCheckForValidListAndQueue+0x60>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d120      	bne.n	800fffc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ffba:	4814      	ldr	r0, [pc, #80]	@ (801000c <prvCheckForValidListAndQueue+0x64>)
 800ffbc:	f7fd fc56 	bl	800d86c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ffc0:	4813      	ldr	r0, [pc, #76]	@ (8010010 <prvCheckForValidListAndQueue+0x68>)
 800ffc2:	f7fd fc53 	bl	800d86c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ffc6:	4b13      	ldr	r3, [pc, #76]	@ (8010014 <prvCheckForValidListAndQueue+0x6c>)
 800ffc8:	4a10      	ldr	r2, [pc, #64]	@ (801000c <prvCheckForValidListAndQueue+0x64>)
 800ffca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ffcc:	4b12      	ldr	r3, [pc, #72]	@ (8010018 <prvCheckForValidListAndQueue+0x70>)
 800ffce:	4a10      	ldr	r2, [pc, #64]	@ (8010010 <prvCheckForValidListAndQueue+0x68>)
 800ffd0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ffd2:	2300      	movs	r3, #0
 800ffd4:	9300      	str	r3, [sp, #0]
 800ffd6:	4b11      	ldr	r3, [pc, #68]	@ (801001c <prvCheckForValidListAndQueue+0x74>)
 800ffd8:	4a11      	ldr	r2, [pc, #68]	@ (8010020 <prvCheckForValidListAndQueue+0x78>)
 800ffda:	2110      	movs	r1, #16
 800ffdc:	200a      	movs	r0, #10
 800ffde:	f7fd fd63 	bl	800daa8 <xQueueGenericCreateStatic>
 800ffe2:	4603      	mov	r3, r0
 800ffe4:	4a08      	ldr	r2, [pc, #32]	@ (8010008 <prvCheckForValidListAndQueue+0x60>)
 800ffe6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ffe8:	4b07      	ldr	r3, [pc, #28]	@ (8010008 <prvCheckForValidListAndQueue+0x60>)
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d005      	beq.n	800fffc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800fff0:	4b05      	ldr	r3, [pc, #20]	@ (8010008 <prvCheckForValidListAndQueue+0x60>)
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	490b      	ldr	r1, [pc, #44]	@ (8010024 <prvCheckForValidListAndQueue+0x7c>)
 800fff6:	4618      	mov	r0, r3
 800fff8:	f7fe fbe8 	bl	800e7cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fffc:	f000 f976 	bl	80102ec <vPortExitCritical>
}
 8010000:	bf00      	nop
 8010002:	46bd      	mov	sp, r7
 8010004:	bd80      	pop	{r7, pc}
 8010006:	bf00      	nop
 8010008:	200011cc 	.word	0x200011cc
 801000c:	2000119c 	.word	0x2000119c
 8010010:	200011b0 	.word	0x200011b0
 8010014:	200011c4 	.word	0x200011c4
 8010018:	200011c8 	.word	0x200011c8
 801001c:	20001278 	.word	0x20001278
 8010020:	200011d8 	.word	0x200011d8
 8010024:	08015a70 	.word	0x08015a70

08010028 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010028:	b480      	push	{r7}
 801002a:	b085      	sub	sp, #20
 801002c:	af00      	add	r7, sp, #0
 801002e:	60f8      	str	r0, [r7, #12]
 8010030:	60b9      	str	r1, [r7, #8]
 8010032:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	3b04      	subs	r3, #4
 8010038:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8010040:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	3b04      	subs	r3, #4
 8010046:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010048:	68bb      	ldr	r3, [r7, #8]
 801004a:	f023 0201 	bic.w	r2, r3, #1
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	3b04      	subs	r3, #4
 8010056:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010058:	4a0c      	ldr	r2, [pc, #48]	@ (801008c <pxPortInitialiseStack+0x64>)
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	3b14      	subs	r3, #20
 8010062:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010064:	687a      	ldr	r2, [r7, #4]
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	3b04      	subs	r3, #4
 801006e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	f06f 0202 	mvn.w	r2, #2
 8010076:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	3b20      	subs	r3, #32
 801007c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801007e:	68fb      	ldr	r3, [r7, #12]
}
 8010080:	4618      	mov	r0, r3
 8010082:	3714      	adds	r7, #20
 8010084:	46bd      	mov	sp, r7
 8010086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801008a:	4770      	bx	lr
 801008c:	08010091 	.word	0x08010091

08010090 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010090:	b480      	push	{r7}
 8010092:	b085      	sub	sp, #20
 8010094:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010096:	2300      	movs	r3, #0
 8010098:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801009a:	4b13      	ldr	r3, [pc, #76]	@ (80100e8 <prvTaskExitError+0x58>)
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100a2:	d00b      	beq.n	80100bc <prvTaskExitError+0x2c>
	__asm volatile
 80100a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a8:	f383 8811 	msr	BASEPRI, r3
 80100ac:	f3bf 8f6f 	isb	sy
 80100b0:	f3bf 8f4f 	dsb	sy
 80100b4:	60fb      	str	r3, [r7, #12]
}
 80100b6:	bf00      	nop
 80100b8:	bf00      	nop
 80100ba:	e7fd      	b.n	80100b8 <prvTaskExitError+0x28>
	__asm volatile
 80100bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100c0:	f383 8811 	msr	BASEPRI, r3
 80100c4:	f3bf 8f6f 	isb	sy
 80100c8:	f3bf 8f4f 	dsb	sy
 80100cc:	60bb      	str	r3, [r7, #8]
}
 80100ce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80100d0:	bf00      	nop
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d0fc      	beq.n	80100d2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80100d8:	bf00      	nop
 80100da:	bf00      	nop
 80100dc:	3714      	adds	r7, #20
 80100de:	46bd      	mov	sp, r7
 80100e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e4:	4770      	bx	lr
 80100e6:	bf00      	nop
 80100e8:	2000002c 	.word	0x2000002c
 80100ec:	00000000 	.word	0x00000000

080100f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80100f0:	4b07      	ldr	r3, [pc, #28]	@ (8010110 <pxCurrentTCBConst2>)
 80100f2:	6819      	ldr	r1, [r3, #0]
 80100f4:	6808      	ldr	r0, [r1, #0]
 80100f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100fa:	f380 8809 	msr	PSP, r0
 80100fe:	f3bf 8f6f 	isb	sy
 8010102:	f04f 0000 	mov.w	r0, #0
 8010106:	f380 8811 	msr	BASEPRI, r0
 801010a:	4770      	bx	lr
 801010c:	f3af 8000 	nop.w

08010110 <pxCurrentTCBConst2>:
 8010110:	20000c9c 	.word	0x20000c9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010114:	bf00      	nop
 8010116:	bf00      	nop

08010118 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010118:	4808      	ldr	r0, [pc, #32]	@ (801013c <prvPortStartFirstTask+0x24>)
 801011a:	6800      	ldr	r0, [r0, #0]
 801011c:	6800      	ldr	r0, [r0, #0]
 801011e:	f380 8808 	msr	MSP, r0
 8010122:	f04f 0000 	mov.w	r0, #0
 8010126:	f380 8814 	msr	CONTROL, r0
 801012a:	b662      	cpsie	i
 801012c:	b661      	cpsie	f
 801012e:	f3bf 8f4f 	dsb	sy
 8010132:	f3bf 8f6f 	isb	sy
 8010136:	df00      	svc	0
 8010138:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801013a:	bf00      	nop
 801013c:	e000ed08 	.word	0xe000ed08

08010140 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b086      	sub	sp, #24
 8010144:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010146:	4b47      	ldr	r3, [pc, #284]	@ (8010264 <xPortStartScheduler+0x124>)
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	4a47      	ldr	r2, [pc, #284]	@ (8010268 <xPortStartScheduler+0x128>)
 801014c:	4293      	cmp	r3, r2
 801014e:	d10b      	bne.n	8010168 <xPortStartScheduler+0x28>
	__asm volatile
 8010150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010154:	f383 8811 	msr	BASEPRI, r3
 8010158:	f3bf 8f6f 	isb	sy
 801015c:	f3bf 8f4f 	dsb	sy
 8010160:	60fb      	str	r3, [r7, #12]
}
 8010162:	bf00      	nop
 8010164:	bf00      	nop
 8010166:	e7fd      	b.n	8010164 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010168:	4b3e      	ldr	r3, [pc, #248]	@ (8010264 <xPortStartScheduler+0x124>)
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	4a3f      	ldr	r2, [pc, #252]	@ (801026c <xPortStartScheduler+0x12c>)
 801016e:	4293      	cmp	r3, r2
 8010170:	d10b      	bne.n	801018a <xPortStartScheduler+0x4a>
	__asm volatile
 8010172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010176:	f383 8811 	msr	BASEPRI, r3
 801017a:	f3bf 8f6f 	isb	sy
 801017e:	f3bf 8f4f 	dsb	sy
 8010182:	613b      	str	r3, [r7, #16]
}
 8010184:	bf00      	nop
 8010186:	bf00      	nop
 8010188:	e7fd      	b.n	8010186 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801018a:	4b39      	ldr	r3, [pc, #228]	@ (8010270 <xPortStartScheduler+0x130>)
 801018c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801018e:	697b      	ldr	r3, [r7, #20]
 8010190:	781b      	ldrb	r3, [r3, #0]
 8010192:	b2db      	uxtb	r3, r3
 8010194:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010196:	697b      	ldr	r3, [r7, #20]
 8010198:	22ff      	movs	r2, #255	@ 0xff
 801019a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801019c:	697b      	ldr	r3, [r7, #20]
 801019e:	781b      	ldrb	r3, [r3, #0]
 80101a0:	b2db      	uxtb	r3, r3
 80101a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80101a4:	78fb      	ldrb	r3, [r7, #3]
 80101a6:	b2db      	uxtb	r3, r3
 80101a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80101ac:	b2da      	uxtb	r2, r3
 80101ae:	4b31      	ldr	r3, [pc, #196]	@ (8010274 <xPortStartScheduler+0x134>)
 80101b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80101b2:	4b31      	ldr	r3, [pc, #196]	@ (8010278 <xPortStartScheduler+0x138>)
 80101b4:	2207      	movs	r2, #7
 80101b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80101b8:	e009      	b.n	80101ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80101ba:	4b2f      	ldr	r3, [pc, #188]	@ (8010278 <xPortStartScheduler+0x138>)
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	3b01      	subs	r3, #1
 80101c0:	4a2d      	ldr	r2, [pc, #180]	@ (8010278 <xPortStartScheduler+0x138>)
 80101c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80101c4:	78fb      	ldrb	r3, [r7, #3]
 80101c6:	b2db      	uxtb	r3, r3
 80101c8:	005b      	lsls	r3, r3, #1
 80101ca:	b2db      	uxtb	r3, r3
 80101cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80101ce:	78fb      	ldrb	r3, [r7, #3]
 80101d0:	b2db      	uxtb	r3, r3
 80101d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80101d6:	2b80      	cmp	r3, #128	@ 0x80
 80101d8:	d0ef      	beq.n	80101ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80101da:	4b27      	ldr	r3, [pc, #156]	@ (8010278 <xPortStartScheduler+0x138>)
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	f1c3 0307 	rsb	r3, r3, #7
 80101e2:	2b04      	cmp	r3, #4
 80101e4:	d00b      	beq.n	80101fe <xPortStartScheduler+0xbe>
	__asm volatile
 80101e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101ea:	f383 8811 	msr	BASEPRI, r3
 80101ee:	f3bf 8f6f 	isb	sy
 80101f2:	f3bf 8f4f 	dsb	sy
 80101f6:	60bb      	str	r3, [r7, #8]
}
 80101f8:	bf00      	nop
 80101fa:	bf00      	nop
 80101fc:	e7fd      	b.n	80101fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80101fe:	4b1e      	ldr	r3, [pc, #120]	@ (8010278 <xPortStartScheduler+0x138>)
 8010200:	681b      	ldr	r3, [r3, #0]
 8010202:	021b      	lsls	r3, r3, #8
 8010204:	4a1c      	ldr	r2, [pc, #112]	@ (8010278 <xPortStartScheduler+0x138>)
 8010206:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010208:	4b1b      	ldr	r3, [pc, #108]	@ (8010278 <xPortStartScheduler+0x138>)
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010210:	4a19      	ldr	r2, [pc, #100]	@ (8010278 <xPortStartScheduler+0x138>)
 8010212:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	b2da      	uxtb	r2, r3
 8010218:	697b      	ldr	r3, [r7, #20]
 801021a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801021c:	4b17      	ldr	r3, [pc, #92]	@ (801027c <xPortStartScheduler+0x13c>)
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	4a16      	ldr	r2, [pc, #88]	@ (801027c <xPortStartScheduler+0x13c>)
 8010222:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010226:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010228:	4b14      	ldr	r3, [pc, #80]	@ (801027c <xPortStartScheduler+0x13c>)
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	4a13      	ldr	r2, [pc, #76]	@ (801027c <xPortStartScheduler+0x13c>)
 801022e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010232:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010234:	f000 f8da 	bl	80103ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010238:	4b11      	ldr	r3, [pc, #68]	@ (8010280 <xPortStartScheduler+0x140>)
 801023a:	2200      	movs	r2, #0
 801023c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801023e:	f000 f8f9 	bl	8010434 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010242:	4b10      	ldr	r3, [pc, #64]	@ (8010284 <xPortStartScheduler+0x144>)
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	4a0f      	ldr	r2, [pc, #60]	@ (8010284 <xPortStartScheduler+0x144>)
 8010248:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801024c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801024e:	f7ff ff63 	bl	8010118 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010252:	f7fe ff2f 	bl	800f0b4 <vTaskSwitchContext>
	prvTaskExitError();
 8010256:	f7ff ff1b 	bl	8010090 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801025a:	2300      	movs	r3, #0
}
 801025c:	4618      	mov	r0, r3
 801025e:	3718      	adds	r7, #24
 8010260:	46bd      	mov	sp, r7
 8010262:	bd80      	pop	{r7, pc}
 8010264:	e000ed00 	.word	0xe000ed00
 8010268:	410fc271 	.word	0x410fc271
 801026c:	410fc270 	.word	0x410fc270
 8010270:	e000e400 	.word	0xe000e400
 8010274:	200012c8 	.word	0x200012c8
 8010278:	200012cc 	.word	0x200012cc
 801027c:	e000ed20 	.word	0xe000ed20
 8010280:	2000002c 	.word	0x2000002c
 8010284:	e000ef34 	.word	0xe000ef34

08010288 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010288:	b480      	push	{r7}
 801028a:	b083      	sub	sp, #12
 801028c:	af00      	add	r7, sp, #0
	__asm volatile
 801028e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010292:	f383 8811 	msr	BASEPRI, r3
 8010296:	f3bf 8f6f 	isb	sy
 801029a:	f3bf 8f4f 	dsb	sy
 801029e:	607b      	str	r3, [r7, #4]
}
 80102a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80102a2:	4b10      	ldr	r3, [pc, #64]	@ (80102e4 <vPortEnterCritical+0x5c>)
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	3301      	adds	r3, #1
 80102a8:	4a0e      	ldr	r2, [pc, #56]	@ (80102e4 <vPortEnterCritical+0x5c>)
 80102aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80102ac:	4b0d      	ldr	r3, [pc, #52]	@ (80102e4 <vPortEnterCritical+0x5c>)
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	2b01      	cmp	r3, #1
 80102b2:	d110      	bne.n	80102d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80102b4:	4b0c      	ldr	r3, [pc, #48]	@ (80102e8 <vPortEnterCritical+0x60>)
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	b2db      	uxtb	r3, r3
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d00b      	beq.n	80102d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80102be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102c2:	f383 8811 	msr	BASEPRI, r3
 80102c6:	f3bf 8f6f 	isb	sy
 80102ca:	f3bf 8f4f 	dsb	sy
 80102ce:	603b      	str	r3, [r7, #0]
}
 80102d0:	bf00      	nop
 80102d2:	bf00      	nop
 80102d4:	e7fd      	b.n	80102d2 <vPortEnterCritical+0x4a>
	}
}
 80102d6:	bf00      	nop
 80102d8:	370c      	adds	r7, #12
 80102da:	46bd      	mov	sp, r7
 80102dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e0:	4770      	bx	lr
 80102e2:	bf00      	nop
 80102e4:	2000002c 	.word	0x2000002c
 80102e8:	e000ed04 	.word	0xe000ed04

080102ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80102ec:	b480      	push	{r7}
 80102ee:	b083      	sub	sp, #12
 80102f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80102f2:	4b12      	ldr	r3, [pc, #72]	@ (801033c <vPortExitCritical+0x50>)
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d10b      	bne.n	8010312 <vPortExitCritical+0x26>
	__asm volatile
 80102fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102fe:	f383 8811 	msr	BASEPRI, r3
 8010302:	f3bf 8f6f 	isb	sy
 8010306:	f3bf 8f4f 	dsb	sy
 801030a:	607b      	str	r3, [r7, #4]
}
 801030c:	bf00      	nop
 801030e:	bf00      	nop
 8010310:	e7fd      	b.n	801030e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010312:	4b0a      	ldr	r3, [pc, #40]	@ (801033c <vPortExitCritical+0x50>)
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	3b01      	subs	r3, #1
 8010318:	4a08      	ldr	r2, [pc, #32]	@ (801033c <vPortExitCritical+0x50>)
 801031a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801031c:	4b07      	ldr	r3, [pc, #28]	@ (801033c <vPortExitCritical+0x50>)
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d105      	bne.n	8010330 <vPortExitCritical+0x44>
 8010324:	2300      	movs	r3, #0
 8010326:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010328:	683b      	ldr	r3, [r7, #0]
 801032a:	f383 8811 	msr	BASEPRI, r3
}
 801032e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010330:	bf00      	nop
 8010332:	370c      	adds	r7, #12
 8010334:	46bd      	mov	sp, r7
 8010336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033a:	4770      	bx	lr
 801033c:	2000002c 	.word	0x2000002c

08010340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010340:	f3ef 8009 	mrs	r0, PSP
 8010344:	f3bf 8f6f 	isb	sy
 8010348:	4b15      	ldr	r3, [pc, #84]	@ (80103a0 <pxCurrentTCBConst>)
 801034a:	681a      	ldr	r2, [r3, #0]
 801034c:	f01e 0f10 	tst.w	lr, #16
 8010350:	bf08      	it	eq
 8010352:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010356:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801035a:	6010      	str	r0, [r2, #0]
 801035c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010360:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010364:	f380 8811 	msr	BASEPRI, r0
 8010368:	f3bf 8f4f 	dsb	sy
 801036c:	f3bf 8f6f 	isb	sy
 8010370:	f7fe fea0 	bl	800f0b4 <vTaskSwitchContext>
 8010374:	f04f 0000 	mov.w	r0, #0
 8010378:	f380 8811 	msr	BASEPRI, r0
 801037c:	bc09      	pop	{r0, r3}
 801037e:	6819      	ldr	r1, [r3, #0]
 8010380:	6808      	ldr	r0, [r1, #0]
 8010382:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010386:	f01e 0f10 	tst.w	lr, #16
 801038a:	bf08      	it	eq
 801038c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010390:	f380 8809 	msr	PSP, r0
 8010394:	f3bf 8f6f 	isb	sy
 8010398:	4770      	bx	lr
 801039a:	bf00      	nop
 801039c:	f3af 8000 	nop.w

080103a0 <pxCurrentTCBConst>:
 80103a0:	20000c9c 	.word	0x20000c9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80103a4:	bf00      	nop
 80103a6:	bf00      	nop

080103a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b082      	sub	sp, #8
 80103ac:	af00      	add	r7, sp, #0
	__asm volatile
 80103ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103b2:	f383 8811 	msr	BASEPRI, r3
 80103b6:	f3bf 8f6f 	isb	sy
 80103ba:	f3bf 8f4f 	dsb	sy
 80103be:	607b      	str	r3, [r7, #4]
}
 80103c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80103c2:	f7fe fdbd 	bl	800ef40 <xTaskIncrementTick>
 80103c6:	4603      	mov	r3, r0
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d003      	beq.n	80103d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80103cc:	4b06      	ldr	r3, [pc, #24]	@ (80103e8 <xPortSysTickHandler+0x40>)
 80103ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80103d2:	601a      	str	r2, [r3, #0]
 80103d4:	2300      	movs	r3, #0
 80103d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	f383 8811 	msr	BASEPRI, r3
}
 80103de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80103e0:	bf00      	nop
 80103e2:	3708      	adds	r7, #8
 80103e4:	46bd      	mov	sp, r7
 80103e6:	bd80      	pop	{r7, pc}
 80103e8:	e000ed04 	.word	0xe000ed04

080103ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80103ec:	b480      	push	{r7}
 80103ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80103f0:	4b0b      	ldr	r3, [pc, #44]	@ (8010420 <vPortSetupTimerInterrupt+0x34>)
 80103f2:	2200      	movs	r2, #0
 80103f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80103f6:	4b0b      	ldr	r3, [pc, #44]	@ (8010424 <vPortSetupTimerInterrupt+0x38>)
 80103f8:	2200      	movs	r2, #0
 80103fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80103fc:	4b0a      	ldr	r3, [pc, #40]	@ (8010428 <vPortSetupTimerInterrupt+0x3c>)
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	4a0a      	ldr	r2, [pc, #40]	@ (801042c <vPortSetupTimerInterrupt+0x40>)
 8010402:	fba2 2303 	umull	r2, r3, r2, r3
 8010406:	099b      	lsrs	r3, r3, #6
 8010408:	4a09      	ldr	r2, [pc, #36]	@ (8010430 <vPortSetupTimerInterrupt+0x44>)
 801040a:	3b01      	subs	r3, #1
 801040c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801040e:	4b04      	ldr	r3, [pc, #16]	@ (8010420 <vPortSetupTimerInterrupt+0x34>)
 8010410:	2207      	movs	r2, #7
 8010412:	601a      	str	r2, [r3, #0]
}
 8010414:	bf00      	nop
 8010416:	46bd      	mov	sp, r7
 8010418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041c:	4770      	bx	lr
 801041e:	bf00      	nop
 8010420:	e000e010 	.word	0xe000e010
 8010424:	e000e018 	.word	0xe000e018
 8010428:	20000000 	.word	0x20000000
 801042c:	10624dd3 	.word	0x10624dd3
 8010430:	e000e014 	.word	0xe000e014

08010434 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010434:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010444 <vPortEnableVFP+0x10>
 8010438:	6801      	ldr	r1, [r0, #0]
 801043a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801043e:	6001      	str	r1, [r0, #0]
 8010440:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010442:	bf00      	nop
 8010444:	e000ed88 	.word	0xe000ed88

08010448 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010448:	b480      	push	{r7}
 801044a:	b085      	sub	sp, #20
 801044c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801044e:	f3ef 8305 	mrs	r3, IPSR
 8010452:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	2b0f      	cmp	r3, #15
 8010458:	d915      	bls.n	8010486 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801045a:	4a18      	ldr	r2, [pc, #96]	@ (80104bc <vPortValidateInterruptPriority+0x74>)
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	4413      	add	r3, r2
 8010460:	781b      	ldrb	r3, [r3, #0]
 8010462:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010464:	4b16      	ldr	r3, [pc, #88]	@ (80104c0 <vPortValidateInterruptPriority+0x78>)
 8010466:	781b      	ldrb	r3, [r3, #0]
 8010468:	7afa      	ldrb	r2, [r7, #11]
 801046a:	429a      	cmp	r2, r3
 801046c:	d20b      	bcs.n	8010486 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801046e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010472:	f383 8811 	msr	BASEPRI, r3
 8010476:	f3bf 8f6f 	isb	sy
 801047a:	f3bf 8f4f 	dsb	sy
 801047e:	607b      	str	r3, [r7, #4]
}
 8010480:	bf00      	nop
 8010482:	bf00      	nop
 8010484:	e7fd      	b.n	8010482 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010486:	4b0f      	ldr	r3, [pc, #60]	@ (80104c4 <vPortValidateInterruptPriority+0x7c>)
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801048e:	4b0e      	ldr	r3, [pc, #56]	@ (80104c8 <vPortValidateInterruptPriority+0x80>)
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	429a      	cmp	r2, r3
 8010494:	d90b      	bls.n	80104ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801049a:	f383 8811 	msr	BASEPRI, r3
 801049e:	f3bf 8f6f 	isb	sy
 80104a2:	f3bf 8f4f 	dsb	sy
 80104a6:	603b      	str	r3, [r7, #0]
}
 80104a8:	bf00      	nop
 80104aa:	bf00      	nop
 80104ac:	e7fd      	b.n	80104aa <vPortValidateInterruptPriority+0x62>
	}
 80104ae:	bf00      	nop
 80104b0:	3714      	adds	r7, #20
 80104b2:	46bd      	mov	sp, r7
 80104b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b8:	4770      	bx	lr
 80104ba:	bf00      	nop
 80104bc:	e000e3f0 	.word	0xe000e3f0
 80104c0:	200012c8 	.word	0x200012c8
 80104c4:	e000ed0c 	.word	0xe000ed0c
 80104c8:	200012cc 	.word	0x200012cc

080104cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80104cc:	b580      	push	{r7, lr}
 80104ce:	b08a      	sub	sp, #40	@ 0x28
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80104d4:	2300      	movs	r3, #0
 80104d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80104d8:	f7fe fc64 	bl	800eda4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80104dc:	4b5c      	ldr	r3, [pc, #368]	@ (8010650 <pvPortMalloc+0x184>)
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d101      	bne.n	80104e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80104e4:	f000 f924 	bl	8010730 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80104e8:	4b5a      	ldr	r3, [pc, #360]	@ (8010654 <pvPortMalloc+0x188>)
 80104ea:	681a      	ldr	r2, [r3, #0]
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	4013      	ands	r3, r2
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	f040 8095 	bne.w	8010620 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d01e      	beq.n	801053a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80104fc:	2208      	movs	r2, #8
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	4413      	add	r3, r2
 8010502:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	f003 0307 	and.w	r3, r3, #7
 801050a:	2b00      	cmp	r3, #0
 801050c:	d015      	beq.n	801053a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	f023 0307 	bic.w	r3, r3, #7
 8010514:	3308      	adds	r3, #8
 8010516:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	f003 0307 	and.w	r3, r3, #7
 801051e:	2b00      	cmp	r3, #0
 8010520:	d00b      	beq.n	801053a <pvPortMalloc+0x6e>
	__asm volatile
 8010522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010526:	f383 8811 	msr	BASEPRI, r3
 801052a:	f3bf 8f6f 	isb	sy
 801052e:	f3bf 8f4f 	dsb	sy
 8010532:	617b      	str	r3, [r7, #20]
}
 8010534:	bf00      	nop
 8010536:	bf00      	nop
 8010538:	e7fd      	b.n	8010536 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d06f      	beq.n	8010620 <pvPortMalloc+0x154>
 8010540:	4b45      	ldr	r3, [pc, #276]	@ (8010658 <pvPortMalloc+0x18c>)
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	687a      	ldr	r2, [r7, #4]
 8010546:	429a      	cmp	r2, r3
 8010548:	d86a      	bhi.n	8010620 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801054a:	4b44      	ldr	r3, [pc, #272]	@ (801065c <pvPortMalloc+0x190>)
 801054c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801054e:	4b43      	ldr	r3, [pc, #268]	@ (801065c <pvPortMalloc+0x190>)
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010554:	e004      	b.n	8010560 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010558:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801055a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010562:	685b      	ldr	r3, [r3, #4]
 8010564:	687a      	ldr	r2, [r7, #4]
 8010566:	429a      	cmp	r2, r3
 8010568:	d903      	bls.n	8010572 <pvPortMalloc+0xa6>
 801056a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	2b00      	cmp	r3, #0
 8010570:	d1f1      	bne.n	8010556 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010572:	4b37      	ldr	r3, [pc, #220]	@ (8010650 <pvPortMalloc+0x184>)
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010578:	429a      	cmp	r2, r3
 801057a:	d051      	beq.n	8010620 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801057c:	6a3b      	ldr	r3, [r7, #32]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	2208      	movs	r2, #8
 8010582:	4413      	add	r3, r2
 8010584:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010588:	681a      	ldr	r2, [r3, #0]
 801058a:	6a3b      	ldr	r3, [r7, #32]
 801058c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801058e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010590:	685a      	ldr	r2, [r3, #4]
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	1ad2      	subs	r2, r2, r3
 8010596:	2308      	movs	r3, #8
 8010598:	005b      	lsls	r3, r3, #1
 801059a:	429a      	cmp	r2, r3
 801059c:	d920      	bls.n	80105e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801059e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	4413      	add	r3, r2
 80105a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80105a6:	69bb      	ldr	r3, [r7, #24]
 80105a8:	f003 0307 	and.w	r3, r3, #7
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d00b      	beq.n	80105c8 <pvPortMalloc+0xfc>
	__asm volatile
 80105b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105b4:	f383 8811 	msr	BASEPRI, r3
 80105b8:	f3bf 8f6f 	isb	sy
 80105bc:	f3bf 8f4f 	dsb	sy
 80105c0:	613b      	str	r3, [r7, #16]
}
 80105c2:	bf00      	nop
 80105c4:	bf00      	nop
 80105c6:	e7fd      	b.n	80105c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80105c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105ca:	685a      	ldr	r2, [r3, #4]
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	1ad2      	subs	r2, r2, r3
 80105d0:	69bb      	ldr	r3, [r7, #24]
 80105d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80105d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105d6:	687a      	ldr	r2, [r7, #4]
 80105d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80105da:	69b8      	ldr	r0, [r7, #24]
 80105dc:	f000 f90a 	bl	80107f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80105e0:	4b1d      	ldr	r3, [pc, #116]	@ (8010658 <pvPortMalloc+0x18c>)
 80105e2:	681a      	ldr	r2, [r3, #0]
 80105e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105e6:	685b      	ldr	r3, [r3, #4]
 80105e8:	1ad3      	subs	r3, r2, r3
 80105ea:	4a1b      	ldr	r2, [pc, #108]	@ (8010658 <pvPortMalloc+0x18c>)
 80105ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80105ee:	4b1a      	ldr	r3, [pc, #104]	@ (8010658 <pvPortMalloc+0x18c>)
 80105f0:	681a      	ldr	r2, [r3, #0]
 80105f2:	4b1b      	ldr	r3, [pc, #108]	@ (8010660 <pvPortMalloc+0x194>)
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	429a      	cmp	r2, r3
 80105f8:	d203      	bcs.n	8010602 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80105fa:	4b17      	ldr	r3, [pc, #92]	@ (8010658 <pvPortMalloc+0x18c>)
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	4a18      	ldr	r2, [pc, #96]	@ (8010660 <pvPortMalloc+0x194>)
 8010600:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010604:	685a      	ldr	r2, [r3, #4]
 8010606:	4b13      	ldr	r3, [pc, #76]	@ (8010654 <pvPortMalloc+0x188>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	431a      	orrs	r2, r3
 801060c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801060e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010612:	2200      	movs	r2, #0
 8010614:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010616:	4b13      	ldr	r3, [pc, #76]	@ (8010664 <pvPortMalloc+0x198>)
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	3301      	adds	r3, #1
 801061c:	4a11      	ldr	r2, [pc, #68]	@ (8010664 <pvPortMalloc+0x198>)
 801061e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010620:	f7fe fbce 	bl	800edc0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010624:	69fb      	ldr	r3, [r7, #28]
 8010626:	f003 0307 	and.w	r3, r3, #7
 801062a:	2b00      	cmp	r3, #0
 801062c:	d00b      	beq.n	8010646 <pvPortMalloc+0x17a>
	__asm volatile
 801062e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010632:	f383 8811 	msr	BASEPRI, r3
 8010636:	f3bf 8f6f 	isb	sy
 801063a:	f3bf 8f4f 	dsb	sy
 801063e:	60fb      	str	r3, [r7, #12]
}
 8010640:	bf00      	nop
 8010642:	bf00      	nop
 8010644:	e7fd      	b.n	8010642 <pvPortMalloc+0x176>
	return pvReturn;
 8010646:	69fb      	ldr	r3, [r7, #28]
}
 8010648:	4618      	mov	r0, r3
 801064a:	3728      	adds	r7, #40	@ 0x28
 801064c:	46bd      	mov	sp, r7
 801064e:	bd80      	pop	{r7, pc}
 8010650:	20004ed8 	.word	0x20004ed8
 8010654:	20004eec 	.word	0x20004eec
 8010658:	20004edc 	.word	0x20004edc
 801065c:	20004ed0 	.word	0x20004ed0
 8010660:	20004ee0 	.word	0x20004ee0
 8010664:	20004ee4 	.word	0x20004ee4

08010668 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010668:	b580      	push	{r7, lr}
 801066a:	b086      	sub	sp, #24
 801066c:	af00      	add	r7, sp, #0
 801066e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d04f      	beq.n	801071a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801067a:	2308      	movs	r3, #8
 801067c:	425b      	negs	r3, r3
 801067e:	697a      	ldr	r2, [r7, #20]
 8010680:	4413      	add	r3, r2
 8010682:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010684:	697b      	ldr	r3, [r7, #20]
 8010686:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010688:	693b      	ldr	r3, [r7, #16]
 801068a:	685a      	ldr	r2, [r3, #4]
 801068c:	4b25      	ldr	r3, [pc, #148]	@ (8010724 <vPortFree+0xbc>)
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	4013      	ands	r3, r2
 8010692:	2b00      	cmp	r3, #0
 8010694:	d10b      	bne.n	80106ae <vPortFree+0x46>
	__asm volatile
 8010696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801069a:	f383 8811 	msr	BASEPRI, r3
 801069e:	f3bf 8f6f 	isb	sy
 80106a2:	f3bf 8f4f 	dsb	sy
 80106a6:	60fb      	str	r3, [r7, #12]
}
 80106a8:	bf00      	nop
 80106aa:	bf00      	nop
 80106ac:	e7fd      	b.n	80106aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80106ae:	693b      	ldr	r3, [r7, #16]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d00b      	beq.n	80106ce <vPortFree+0x66>
	__asm volatile
 80106b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106ba:	f383 8811 	msr	BASEPRI, r3
 80106be:	f3bf 8f6f 	isb	sy
 80106c2:	f3bf 8f4f 	dsb	sy
 80106c6:	60bb      	str	r3, [r7, #8]
}
 80106c8:	bf00      	nop
 80106ca:	bf00      	nop
 80106cc:	e7fd      	b.n	80106ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80106ce:	693b      	ldr	r3, [r7, #16]
 80106d0:	685a      	ldr	r2, [r3, #4]
 80106d2:	4b14      	ldr	r3, [pc, #80]	@ (8010724 <vPortFree+0xbc>)
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	4013      	ands	r3, r2
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d01e      	beq.n	801071a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80106dc:	693b      	ldr	r3, [r7, #16]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d11a      	bne.n	801071a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80106e4:	693b      	ldr	r3, [r7, #16]
 80106e6:	685a      	ldr	r2, [r3, #4]
 80106e8:	4b0e      	ldr	r3, [pc, #56]	@ (8010724 <vPortFree+0xbc>)
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	43db      	mvns	r3, r3
 80106ee:	401a      	ands	r2, r3
 80106f0:	693b      	ldr	r3, [r7, #16]
 80106f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80106f4:	f7fe fb56 	bl	800eda4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80106f8:	693b      	ldr	r3, [r7, #16]
 80106fa:	685a      	ldr	r2, [r3, #4]
 80106fc:	4b0a      	ldr	r3, [pc, #40]	@ (8010728 <vPortFree+0xc0>)
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	4413      	add	r3, r2
 8010702:	4a09      	ldr	r2, [pc, #36]	@ (8010728 <vPortFree+0xc0>)
 8010704:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010706:	6938      	ldr	r0, [r7, #16]
 8010708:	f000 f874 	bl	80107f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801070c:	4b07      	ldr	r3, [pc, #28]	@ (801072c <vPortFree+0xc4>)
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	3301      	adds	r3, #1
 8010712:	4a06      	ldr	r2, [pc, #24]	@ (801072c <vPortFree+0xc4>)
 8010714:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010716:	f7fe fb53 	bl	800edc0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801071a:	bf00      	nop
 801071c:	3718      	adds	r7, #24
 801071e:	46bd      	mov	sp, r7
 8010720:	bd80      	pop	{r7, pc}
 8010722:	bf00      	nop
 8010724:	20004eec 	.word	0x20004eec
 8010728:	20004edc 	.word	0x20004edc
 801072c:	20004ee8 	.word	0x20004ee8

08010730 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010730:	b480      	push	{r7}
 8010732:	b085      	sub	sp, #20
 8010734:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010736:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801073a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801073c:	4b27      	ldr	r3, [pc, #156]	@ (80107dc <prvHeapInit+0xac>)
 801073e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	f003 0307 	and.w	r3, r3, #7
 8010746:	2b00      	cmp	r3, #0
 8010748:	d00c      	beq.n	8010764 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	3307      	adds	r3, #7
 801074e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	f023 0307 	bic.w	r3, r3, #7
 8010756:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010758:	68ba      	ldr	r2, [r7, #8]
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	1ad3      	subs	r3, r2, r3
 801075e:	4a1f      	ldr	r2, [pc, #124]	@ (80107dc <prvHeapInit+0xac>)
 8010760:	4413      	add	r3, r2
 8010762:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010768:	4a1d      	ldr	r2, [pc, #116]	@ (80107e0 <prvHeapInit+0xb0>)
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801076e:	4b1c      	ldr	r3, [pc, #112]	@ (80107e0 <prvHeapInit+0xb0>)
 8010770:	2200      	movs	r2, #0
 8010772:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	68ba      	ldr	r2, [r7, #8]
 8010778:	4413      	add	r3, r2
 801077a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801077c:	2208      	movs	r2, #8
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	1a9b      	subs	r3, r3, r2
 8010782:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	f023 0307 	bic.w	r3, r3, #7
 801078a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	4a15      	ldr	r2, [pc, #84]	@ (80107e4 <prvHeapInit+0xb4>)
 8010790:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010792:	4b14      	ldr	r3, [pc, #80]	@ (80107e4 <prvHeapInit+0xb4>)
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	2200      	movs	r2, #0
 8010798:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801079a:	4b12      	ldr	r3, [pc, #72]	@ (80107e4 <prvHeapInit+0xb4>)
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	2200      	movs	r2, #0
 80107a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80107a6:	683b      	ldr	r3, [r7, #0]
 80107a8:	68fa      	ldr	r2, [r7, #12]
 80107aa:	1ad2      	subs	r2, r2, r3
 80107ac:	683b      	ldr	r3, [r7, #0]
 80107ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80107b0:	4b0c      	ldr	r3, [pc, #48]	@ (80107e4 <prvHeapInit+0xb4>)
 80107b2:	681a      	ldr	r2, [r3, #0]
 80107b4:	683b      	ldr	r3, [r7, #0]
 80107b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80107b8:	683b      	ldr	r3, [r7, #0]
 80107ba:	685b      	ldr	r3, [r3, #4]
 80107bc:	4a0a      	ldr	r2, [pc, #40]	@ (80107e8 <prvHeapInit+0xb8>)
 80107be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80107c0:	683b      	ldr	r3, [r7, #0]
 80107c2:	685b      	ldr	r3, [r3, #4]
 80107c4:	4a09      	ldr	r2, [pc, #36]	@ (80107ec <prvHeapInit+0xbc>)
 80107c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80107c8:	4b09      	ldr	r3, [pc, #36]	@ (80107f0 <prvHeapInit+0xc0>)
 80107ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80107ce:	601a      	str	r2, [r3, #0]
}
 80107d0:	bf00      	nop
 80107d2:	3714      	adds	r7, #20
 80107d4:	46bd      	mov	sp, r7
 80107d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107da:	4770      	bx	lr
 80107dc:	200012d0 	.word	0x200012d0
 80107e0:	20004ed0 	.word	0x20004ed0
 80107e4:	20004ed8 	.word	0x20004ed8
 80107e8:	20004ee0 	.word	0x20004ee0
 80107ec:	20004edc 	.word	0x20004edc
 80107f0:	20004eec 	.word	0x20004eec

080107f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80107f4:	b480      	push	{r7}
 80107f6:	b085      	sub	sp, #20
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80107fc:	4b28      	ldr	r3, [pc, #160]	@ (80108a0 <prvInsertBlockIntoFreeList+0xac>)
 80107fe:	60fb      	str	r3, [r7, #12]
 8010800:	e002      	b.n	8010808 <prvInsertBlockIntoFreeList+0x14>
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	60fb      	str	r3, [r7, #12]
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	687a      	ldr	r2, [r7, #4]
 801080e:	429a      	cmp	r2, r3
 8010810:	d8f7      	bhi.n	8010802 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	685b      	ldr	r3, [r3, #4]
 801081a:	68ba      	ldr	r2, [r7, #8]
 801081c:	4413      	add	r3, r2
 801081e:	687a      	ldr	r2, [r7, #4]
 8010820:	429a      	cmp	r2, r3
 8010822:	d108      	bne.n	8010836 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	685a      	ldr	r2, [r3, #4]
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	685b      	ldr	r3, [r3, #4]
 801082c:	441a      	add	r2, r3
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	685b      	ldr	r3, [r3, #4]
 801083e:	68ba      	ldr	r2, [r7, #8]
 8010840:	441a      	add	r2, r3
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	429a      	cmp	r2, r3
 8010848:	d118      	bne.n	801087c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	681a      	ldr	r2, [r3, #0]
 801084e:	4b15      	ldr	r3, [pc, #84]	@ (80108a4 <prvInsertBlockIntoFreeList+0xb0>)
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	429a      	cmp	r2, r3
 8010854:	d00d      	beq.n	8010872 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	685a      	ldr	r2, [r3, #4]
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	685b      	ldr	r3, [r3, #4]
 8010860:	441a      	add	r2, r3
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	681a      	ldr	r2, [r3, #0]
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	601a      	str	r2, [r3, #0]
 8010870:	e008      	b.n	8010884 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010872:	4b0c      	ldr	r3, [pc, #48]	@ (80108a4 <prvInsertBlockIntoFreeList+0xb0>)
 8010874:	681a      	ldr	r2, [r3, #0]
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	601a      	str	r2, [r3, #0]
 801087a:	e003      	b.n	8010884 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	681a      	ldr	r2, [r3, #0]
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010884:	68fa      	ldr	r2, [r7, #12]
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	429a      	cmp	r2, r3
 801088a:	d002      	beq.n	8010892 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	687a      	ldr	r2, [r7, #4]
 8010890:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010892:	bf00      	nop
 8010894:	3714      	adds	r7, #20
 8010896:	46bd      	mov	sp, r7
 8010898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801089c:	4770      	bx	lr
 801089e:	bf00      	nop
 80108a0:	20004ed0 	.word	0x20004ed0
 80108a4:	20004ed8 	.word	0x20004ed8

080108a8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80108a8:	b580      	push	{r7, lr}
 80108aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80108ac:	2201      	movs	r2, #1
 80108ae:	490e      	ldr	r1, [pc, #56]	@ (80108e8 <MX_USB_HOST_Init+0x40>)
 80108b0:	480e      	ldr	r0, [pc, #56]	@ (80108ec <MX_USB_HOST_Init+0x44>)
 80108b2:	f7f9 fa9d 	bl	8009df0 <USBH_Init>
 80108b6:	4603      	mov	r3, r0
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d001      	beq.n	80108c0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80108bc:	f7f0 ffe8 	bl	8001890 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80108c0:	490b      	ldr	r1, [pc, #44]	@ (80108f0 <MX_USB_HOST_Init+0x48>)
 80108c2:	480a      	ldr	r0, [pc, #40]	@ (80108ec <MX_USB_HOST_Init+0x44>)
 80108c4:	f7f9 fb61 	bl	8009f8a <USBH_RegisterClass>
 80108c8:	4603      	mov	r3, r0
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d001      	beq.n	80108d2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80108ce:	f7f0 ffdf 	bl	8001890 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80108d2:	4806      	ldr	r0, [pc, #24]	@ (80108ec <MX_USB_HOST_Init+0x44>)
 80108d4:	f7f9 fbe5 	bl	800a0a2 <USBH_Start>
 80108d8:	4603      	mov	r3, r0
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d001      	beq.n	80108e2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80108de:	f7f0 ffd7 	bl	8001890 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80108e2:	bf00      	nop
 80108e4:	bd80      	pop	{r7, pc}
 80108e6:	bf00      	nop
 80108e8:	080108f5 	.word	0x080108f5
 80108ec:	20004ef0 	.word	0x20004ef0
 80108f0:	2000000c 	.word	0x2000000c

080108f4 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80108f4:	b480      	push	{r7}
 80108f6:	b083      	sub	sp, #12
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	6078      	str	r0, [r7, #4]
 80108fc:	460b      	mov	r3, r1
 80108fe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8010900:	78fb      	ldrb	r3, [r7, #3]
 8010902:	3b01      	subs	r3, #1
 8010904:	2b04      	cmp	r3, #4
 8010906:	d819      	bhi.n	801093c <USBH_UserProcess+0x48>
 8010908:	a201      	add	r2, pc, #4	@ (adr r2, 8010910 <USBH_UserProcess+0x1c>)
 801090a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801090e:	bf00      	nop
 8010910:	0801093d 	.word	0x0801093d
 8010914:	0801092d 	.word	0x0801092d
 8010918:	0801093d 	.word	0x0801093d
 801091c:	08010935 	.word	0x08010935
 8010920:	08010925 	.word	0x08010925
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8010924:	4b09      	ldr	r3, [pc, #36]	@ (801094c <USBH_UserProcess+0x58>)
 8010926:	2203      	movs	r2, #3
 8010928:	701a      	strb	r2, [r3, #0]
  break;
 801092a:	e008      	b.n	801093e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 801092c:	4b07      	ldr	r3, [pc, #28]	@ (801094c <USBH_UserProcess+0x58>)
 801092e:	2202      	movs	r2, #2
 8010930:	701a      	strb	r2, [r3, #0]
  break;
 8010932:	e004      	b.n	801093e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8010934:	4b05      	ldr	r3, [pc, #20]	@ (801094c <USBH_UserProcess+0x58>)
 8010936:	2201      	movs	r2, #1
 8010938:	701a      	strb	r2, [r3, #0]
  break;
 801093a:	e000      	b.n	801093e <USBH_UserProcess+0x4a>

  default:
  break;
 801093c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801093e:	bf00      	nop
 8010940:	370c      	adds	r7, #12
 8010942:	46bd      	mov	sp, r7
 8010944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010948:	4770      	bx	lr
 801094a:	bf00      	nop
 801094c:	200052d4 	.word	0x200052d4

08010950 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8010950:	b580      	push	{r7, lr}
 8010952:	b08a      	sub	sp, #40	@ 0x28
 8010954:	af00      	add	r7, sp, #0
 8010956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010958:	f107 0314 	add.w	r3, r7, #20
 801095c:	2200      	movs	r2, #0
 801095e:	601a      	str	r2, [r3, #0]
 8010960:	605a      	str	r2, [r3, #4]
 8010962:	609a      	str	r2, [r3, #8]
 8010964:	60da      	str	r2, [r3, #12]
 8010966:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010970:	d147      	bne.n	8010a02 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010972:	2300      	movs	r3, #0
 8010974:	613b      	str	r3, [r7, #16]
 8010976:	4b25      	ldr	r3, [pc, #148]	@ (8010a0c <HAL_HCD_MspInit+0xbc>)
 8010978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801097a:	4a24      	ldr	r2, [pc, #144]	@ (8010a0c <HAL_HCD_MspInit+0xbc>)
 801097c:	f043 0301 	orr.w	r3, r3, #1
 8010980:	6313      	str	r3, [r2, #48]	@ 0x30
 8010982:	4b22      	ldr	r3, [pc, #136]	@ (8010a0c <HAL_HCD_MspInit+0xbc>)
 8010984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010986:	f003 0301 	and.w	r3, r3, #1
 801098a:	613b      	str	r3, [r7, #16]
 801098c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 801098e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010992:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010994:	2300      	movs	r3, #0
 8010996:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010998:	2300      	movs	r3, #0
 801099a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 801099c:	f107 0314 	add.w	r3, r7, #20
 80109a0:	4619      	mov	r1, r3
 80109a2:	481b      	ldr	r0, [pc, #108]	@ (8010a10 <HAL_HCD_MspInit+0xc0>)
 80109a4:	f7f2 f86c 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80109a8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80109ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80109ae:	2302      	movs	r3, #2
 80109b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80109b2:	2300      	movs	r3, #0
 80109b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80109b6:	2300      	movs	r3, #0
 80109b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80109ba:	230a      	movs	r3, #10
 80109bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80109be:	f107 0314 	add.w	r3, r7, #20
 80109c2:	4619      	mov	r1, r3
 80109c4:	4812      	ldr	r0, [pc, #72]	@ (8010a10 <HAL_HCD_MspInit+0xc0>)
 80109c6:	f7f2 f85b 	bl	8002a80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80109ca:	4b10      	ldr	r3, [pc, #64]	@ (8010a0c <HAL_HCD_MspInit+0xbc>)
 80109cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109ce:	4a0f      	ldr	r2, [pc, #60]	@ (8010a0c <HAL_HCD_MspInit+0xbc>)
 80109d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80109d4:	6353      	str	r3, [r2, #52]	@ 0x34
 80109d6:	2300      	movs	r3, #0
 80109d8:	60fb      	str	r3, [r7, #12]
 80109da:	4b0c      	ldr	r3, [pc, #48]	@ (8010a0c <HAL_HCD_MspInit+0xbc>)
 80109dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80109de:	4a0b      	ldr	r2, [pc, #44]	@ (8010a0c <HAL_HCD_MspInit+0xbc>)
 80109e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80109e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80109e6:	4b09      	ldr	r3, [pc, #36]	@ (8010a0c <HAL_HCD_MspInit+0xbc>)
 80109e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80109ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80109ee:	60fb      	str	r3, [r7, #12]
 80109f0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80109f2:	2200      	movs	r2, #0
 80109f4:	2105      	movs	r1, #5
 80109f6:	2043      	movs	r0, #67	@ 0x43
 80109f8:	f7f1 fc0a 	bl	8002210 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80109fc:	2043      	movs	r0, #67	@ 0x43
 80109fe:	f7f1 fc23 	bl	8002248 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010a02:	bf00      	nop
 8010a04:	3728      	adds	r7, #40	@ 0x28
 8010a06:	46bd      	mov	sp, r7
 8010a08:	bd80      	pop	{r7, pc}
 8010a0a:	bf00      	nop
 8010a0c:	40023800 	.word	0x40023800
 8010a10:	40020000 	.word	0x40020000

08010a14 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8010a14:	b580      	push	{r7, lr}
 8010a16:	b082      	sub	sp, #8
 8010a18:	af00      	add	r7, sp, #0
 8010a1a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010a22:	4618      	mov	r0, r3
 8010a24:	f7f9 ff75 	bl	800a912 <USBH_LL_IncTimer>
}
 8010a28:	bf00      	nop
 8010a2a:	3708      	adds	r7, #8
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	bd80      	pop	{r7, pc}

08010a30 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b082      	sub	sp, #8
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010a3e:	4618      	mov	r0, r3
 8010a40:	f7f9 ffb5 	bl	800a9ae <USBH_LL_Connect>
}
 8010a44:	bf00      	nop
 8010a46:	3708      	adds	r7, #8
 8010a48:	46bd      	mov	sp, r7
 8010a4a:	bd80      	pop	{r7, pc}

08010a4c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010a4c:	b580      	push	{r7, lr}
 8010a4e:	b082      	sub	sp, #8
 8010a50:	af00      	add	r7, sp, #0
 8010a52:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	f7f9 ffc2 	bl	800a9e4 <USBH_LL_Disconnect>
}
 8010a60:	bf00      	nop
 8010a62:	3708      	adds	r7, #8
 8010a64:	46bd      	mov	sp, r7
 8010a66:	bd80      	pop	{r7, pc}

08010a68 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b082      	sub	sp, #8
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
 8010a70:	460b      	mov	r3, r1
 8010a72:	70fb      	strb	r3, [r7, #3]
 8010a74:	4613      	mov	r3, r2
 8010a76:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010a7e:	4618      	mov	r0, r3
 8010a80:	f7fa f815 	bl	800aaae <USBH_LL_NotifyURBChange>
#endif
}
 8010a84:	bf00      	nop
 8010a86:	3708      	adds	r7, #8
 8010a88:	46bd      	mov	sp, r7
 8010a8a:	bd80      	pop	{r7, pc}

08010a8c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8010a8c:	b580      	push	{r7, lr}
 8010a8e:	b082      	sub	sp, #8
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	f7f9 ff63 	bl	800a966 <USBH_LL_PortEnabled>
}
 8010aa0:	bf00      	nop
 8010aa2:	3708      	adds	r7, #8
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	bd80      	pop	{r7, pc}

08010aa8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b082      	sub	sp, #8
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010ab6:	4618      	mov	r0, r3
 8010ab8:	f7f9 ff67 	bl	800a98a <USBH_LL_PortDisabled>
}
 8010abc:	bf00      	nop
 8010abe:	3708      	adds	r7, #8
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	bd80      	pop	{r7, pc}

08010ac4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8010ac4:	b580      	push	{r7, lr}
 8010ac6:	b082      	sub	sp, #8
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8010ad2:	2b01      	cmp	r3, #1
 8010ad4:	d12a      	bne.n	8010b2c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8010ad6:	4a18      	ldr	r2, [pc, #96]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	4a15      	ldr	r2, [pc, #84]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010ae2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010ae6:	4b14      	ldr	r3, [pc, #80]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010ae8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8010aec:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8010aee:	4b12      	ldr	r3, [pc, #72]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010af0:	2208      	movs	r2, #8
 8010af2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8010af4:	4b10      	ldr	r3, [pc, #64]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010af6:	2201      	movs	r2, #1
 8010af8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010afa:	4b0f      	ldr	r3, [pc, #60]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010afc:	2200      	movs	r2, #0
 8010afe:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8010b00:	4b0d      	ldr	r3, [pc, #52]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010b02:	2202      	movs	r2, #2
 8010b04:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010b06:	4b0c      	ldr	r3, [pc, #48]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010b08:	2200      	movs	r2, #0
 8010b0a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8010b0c:	480a      	ldr	r0, [pc, #40]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010b0e:	f7f2 f986 	bl	8002e1e <HAL_HCD_Init>
 8010b12:	4603      	mov	r3, r0
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d001      	beq.n	8010b1c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8010b18:	f7f0 feba 	bl	8001890 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8010b1c:	4806      	ldr	r0, [pc, #24]	@ (8010b38 <USBH_LL_Init+0x74>)
 8010b1e:	f7f2 fdc3 	bl	80036a8 <HAL_HCD_GetCurrentFrame>
 8010b22:	4603      	mov	r3, r0
 8010b24:	4619      	mov	r1, r3
 8010b26:	6878      	ldr	r0, [r7, #4]
 8010b28:	f7f9 fee4 	bl	800a8f4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8010b2c:	2300      	movs	r3, #0
}
 8010b2e:	4618      	mov	r0, r3
 8010b30:	3708      	adds	r7, #8
 8010b32:	46bd      	mov	sp, r7
 8010b34:	bd80      	pop	{r7, pc}
 8010b36:	bf00      	nop
 8010b38:	200052d8 	.word	0x200052d8

08010b3c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b084      	sub	sp, #16
 8010b40:	af00      	add	r7, sp, #0
 8010b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b44:	2300      	movs	r3, #0
 8010b46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010b48:	2300      	movs	r3, #0
 8010b4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8010b52:	4618      	mov	r0, r3
 8010b54:	f7f2 fd30 	bl	80035b8 <HAL_HCD_Start>
 8010b58:	4603      	mov	r3, r0
 8010b5a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010b5c:	7bfb      	ldrb	r3, [r7, #15]
 8010b5e:	4618      	mov	r0, r3
 8010b60:	f000 f94c 	bl	8010dfc <USBH_Get_USB_Status>
 8010b64:	4603      	mov	r3, r0
 8010b66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b68:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	3710      	adds	r7, #16
 8010b6e:	46bd      	mov	sp, r7
 8010b70:	bd80      	pop	{r7, pc}

08010b72 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8010b72:	b580      	push	{r7, lr}
 8010b74:	b084      	sub	sp, #16
 8010b76:	af00      	add	r7, sp, #0
 8010b78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010b7e:	2300      	movs	r3, #0
 8010b80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8010b88:	4618      	mov	r0, r3
 8010b8a:	f7f2 fd38 	bl	80035fe <HAL_HCD_Stop>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010b92:	7bfb      	ldrb	r3, [r7, #15]
 8010b94:	4618      	mov	r0, r3
 8010b96:	f000 f931 	bl	8010dfc <USBH_Get_USB_Status>
 8010b9a:	4603      	mov	r3, r0
 8010b9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b9e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	3710      	adds	r7, #16
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}

08010ba8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b084      	sub	sp, #16
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8010bb0:	2301      	movs	r3, #1
 8010bb2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8010bba:	4618      	mov	r0, r3
 8010bbc:	f7f2 fd82 	bl	80036c4 <HAL_HCD_GetCurrentSpeed>
 8010bc0:	4603      	mov	r3, r0
 8010bc2:	2b02      	cmp	r3, #2
 8010bc4:	d00c      	beq.n	8010be0 <USBH_LL_GetSpeed+0x38>
 8010bc6:	2b02      	cmp	r3, #2
 8010bc8:	d80d      	bhi.n	8010be6 <USBH_LL_GetSpeed+0x3e>
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d002      	beq.n	8010bd4 <USBH_LL_GetSpeed+0x2c>
 8010bce:	2b01      	cmp	r3, #1
 8010bd0:	d003      	beq.n	8010bda <USBH_LL_GetSpeed+0x32>
 8010bd2:	e008      	b.n	8010be6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8010bd4:	2300      	movs	r3, #0
 8010bd6:	73fb      	strb	r3, [r7, #15]
    break;
 8010bd8:	e008      	b.n	8010bec <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8010bda:	2301      	movs	r3, #1
 8010bdc:	73fb      	strb	r3, [r7, #15]
    break;
 8010bde:	e005      	b.n	8010bec <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8010be0:	2302      	movs	r3, #2
 8010be2:	73fb      	strb	r3, [r7, #15]
    break;
 8010be4:	e002      	b.n	8010bec <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8010be6:	2301      	movs	r3, #1
 8010be8:	73fb      	strb	r3, [r7, #15]
    break;
 8010bea:	bf00      	nop
  }
  return  speed;
 8010bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bee:	4618      	mov	r0, r3
 8010bf0:	3710      	adds	r7, #16
 8010bf2:	46bd      	mov	sp, r7
 8010bf4:	bd80      	pop	{r7, pc}

08010bf6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8010bf6:	b580      	push	{r7, lr}
 8010bf8:	b084      	sub	sp, #16
 8010bfa:	af00      	add	r7, sp, #0
 8010bfc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010bfe:	2300      	movs	r3, #0
 8010c00:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010c02:	2300      	movs	r3, #0
 8010c04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	f7f2 fd13 	bl	8003638 <HAL_HCD_ResetPort>
 8010c12:	4603      	mov	r3, r0
 8010c14:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010c16:	7bfb      	ldrb	r3, [r7, #15]
 8010c18:	4618      	mov	r0, r3
 8010c1a:	f000 f8ef 	bl	8010dfc <USBH_Get_USB_Status>
 8010c1e:	4603      	mov	r3, r0
 8010c20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c22:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c24:	4618      	mov	r0, r3
 8010c26:	3710      	adds	r7, #16
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}

08010c2c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010c2c:	b580      	push	{r7, lr}
 8010c2e:	b082      	sub	sp, #8
 8010c30:	af00      	add	r7, sp, #0
 8010c32:	6078      	str	r0, [r7, #4]
 8010c34:	460b      	mov	r3, r1
 8010c36:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8010c3e:	78fa      	ldrb	r2, [r7, #3]
 8010c40:	4611      	mov	r1, r2
 8010c42:	4618      	mov	r0, r3
 8010c44:	f7f2 fd1b 	bl	800367e <HAL_HCD_HC_GetXferCount>
 8010c48:	4603      	mov	r3, r0
}
 8010c4a:	4618      	mov	r0, r3
 8010c4c:	3708      	adds	r7, #8
 8010c4e:	46bd      	mov	sp, r7
 8010c50:	bd80      	pop	{r7, pc}

08010c52 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8010c52:	b590      	push	{r4, r7, lr}
 8010c54:	b089      	sub	sp, #36	@ 0x24
 8010c56:	af04      	add	r7, sp, #16
 8010c58:	6078      	str	r0, [r7, #4]
 8010c5a:	4608      	mov	r0, r1
 8010c5c:	4611      	mov	r1, r2
 8010c5e:	461a      	mov	r2, r3
 8010c60:	4603      	mov	r3, r0
 8010c62:	70fb      	strb	r3, [r7, #3]
 8010c64:	460b      	mov	r3, r1
 8010c66:	70bb      	strb	r3, [r7, #2]
 8010c68:	4613      	mov	r3, r2
 8010c6a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c6c:	2300      	movs	r3, #0
 8010c6e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010c70:	2300      	movs	r3, #0
 8010c72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8010c7a:	787c      	ldrb	r4, [r7, #1]
 8010c7c:	78ba      	ldrb	r2, [r7, #2]
 8010c7e:	78f9      	ldrb	r1, [r7, #3]
 8010c80:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010c82:	9302      	str	r3, [sp, #8]
 8010c84:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010c88:	9301      	str	r3, [sp, #4]
 8010c8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010c8e:	9300      	str	r3, [sp, #0]
 8010c90:	4623      	mov	r3, r4
 8010c92:	f7f2 f92b 	bl	8002eec <HAL_HCD_HC_Init>
 8010c96:	4603      	mov	r3, r0
 8010c98:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8010c9a:	7bfb      	ldrb	r3, [r7, #15]
 8010c9c:	4618      	mov	r0, r3
 8010c9e:	f000 f8ad 	bl	8010dfc <USBH_Get_USB_Status>
 8010ca2:	4603      	mov	r3, r0
 8010ca4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010ca6:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ca8:	4618      	mov	r0, r3
 8010caa:	3714      	adds	r7, #20
 8010cac:	46bd      	mov	sp, r7
 8010cae:	bd90      	pop	{r4, r7, pc}

08010cb0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010cb0:	b480      	push	{r7}
 8010cb2:	b083      	sub	sp, #12
 8010cb4:	af00      	add	r7, sp, #0
 8010cb6:	6078      	str	r0, [r7, #4]
 8010cb8:	460b      	mov	r3, r1
 8010cba:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8010cbc:	2300      	movs	r3, #0
}
 8010cbe:	4618      	mov	r0, r3
 8010cc0:	370c      	adds	r7, #12
 8010cc2:	46bd      	mov	sp, r7
 8010cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc8:	4770      	bx	lr

08010cca <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8010cca:	b590      	push	{r4, r7, lr}
 8010ccc:	b089      	sub	sp, #36	@ 0x24
 8010cce:	af04      	add	r7, sp, #16
 8010cd0:	6078      	str	r0, [r7, #4]
 8010cd2:	4608      	mov	r0, r1
 8010cd4:	4611      	mov	r1, r2
 8010cd6:	461a      	mov	r2, r3
 8010cd8:	4603      	mov	r3, r0
 8010cda:	70fb      	strb	r3, [r7, #3]
 8010cdc:	460b      	mov	r3, r1
 8010cde:	70bb      	strb	r3, [r7, #2]
 8010ce0:	4613      	mov	r3, r2
 8010ce2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ce4:	2300      	movs	r3, #0
 8010ce6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010ce8:	2300      	movs	r3, #0
 8010cea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8010cf2:	787c      	ldrb	r4, [r7, #1]
 8010cf4:	78ba      	ldrb	r2, [r7, #2]
 8010cf6:	78f9      	ldrb	r1, [r7, #3]
 8010cf8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010cfc:	9303      	str	r3, [sp, #12]
 8010cfe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010d00:	9302      	str	r3, [sp, #8]
 8010d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d04:	9301      	str	r3, [sp, #4]
 8010d06:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010d0a:	9300      	str	r3, [sp, #0]
 8010d0c:	4623      	mov	r3, r4
 8010d0e:	f7f2 f9a5 	bl	800305c <HAL_HCD_HC_SubmitRequest>
 8010d12:	4603      	mov	r3, r0
 8010d14:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8010d16:	7bfb      	ldrb	r3, [r7, #15]
 8010d18:	4618      	mov	r0, r3
 8010d1a:	f000 f86f 	bl	8010dfc <USBH_Get_USB_Status>
 8010d1e:	4603      	mov	r3, r0
 8010d20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d22:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d24:	4618      	mov	r0, r3
 8010d26:	3714      	adds	r7, #20
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	bd90      	pop	{r4, r7, pc}

08010d2c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b082      	sub	sp, #8
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	6078      	str	r0, [r7, #4]
 8010d34:	460b      	mov	r3, r1
 8010d36:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8010d3e:	78fa      	ldrb	r2, [r7, #3]
 8010d40:	4611      	mov	r1, r2
 8010d42:	4618      	mov	r0, r3
 8010d44:	f7f2 fc86 	bl	8003654 <HAL_HCD_HC_GetURBState>
 8010d48:	4603      	mov	r3, r0
}
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	3708      	adds	r7, #8
 8010d4e:	46bd      	mov	sp, r7
 8010d50:	bd80      	pop	{r7, pc}

08010d52 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8010d52:	b580      	push	{r7, lr}
 8010d54:	b082      	sub	sp, #8
 8010d56:	af00      	add	r7, sp, #0
 8010d58:	6078      	str	r0, [r7, #4]
 8010d5a:	460b      	mov	r3, r1
 8010d5c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8010d64:	2b01      	cmp	r3, #1
 8010d66:	d103      	bne.n	8010d70 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8010d68:	78fb      	ldrb	r3, [r7, #3]
 8010d6a:	4618      	mov	r0, r3
 8010d6c:	f000 f872 	bl	8010e54 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8010d70:	20c8      	movs	r0, #200	@ 0xc8
 8010d72:	f7f1 f971 	bl	8002058 <HAL_Delay>
  return USBH_OK;
 8010d76:	2300      	movs	r3, #0
}
 8010d78:	4618      	mov	r0, r3
 8010d7a:	3708      	adds	r7, #8
 8010d7c:	46bd      	mov	sp, r7
 8010d7e:	bd80      	pop	{r7, pc}

08010d80 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8010d80:	b480      	push	{r7}
 8010d82:	b085      	sub	sp, #20
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	6078      	str	r0, [r7, #4]
 8010d88:	460b      	mov	r3, r1
 8010d8a:	70fb      	strb	r3, [r7, #3]
 8010d8c:	4613      	mov	r3, r2
 8010d8e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8010d96:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8010d98:	78fa      	ldrb	r2, [r7, #3]
 8010d9a:	68f9      	ldr	r1, [r7, #12]
 8010d9c:	4613      	mov	r3, r2
 8010d9e:	011b      	lsls	r3, r3, #4
 8010da0:	1a9b      	subs	r3, r3, r2
 8010da2:	009b      	lsls	r3, r3, #2
 8010da4:	440b      	add	r3, r1
 8010da6:	3317      	adds	r3, #23
 8010da8:	781b      	ldrb	r3, [r3, #0]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d00a      	beq.n	8010dc4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8010dae:	78fa      	ldrb	r2, [r7, #3]
 8010db0:	68f9      	ldr	r1, [r7, #12]
 8010db2:	4613      	mov	r3, r2
 8010db4:	011b      	lsls	r3, r3, #4
 8010db6:	1a9b      	subs	r3, r3, r2
 8010db8:	009b      	lsls	r3, r3, #2
 8010dba:	440b      	add	r3, r1
 8010dbc:	333c      	adds	r3, #60	@ 0x3c
 8010dbe:	78ba      	ldrb	r2, [r7, #2]
 8010dc0:	701a      	strb	r2, [r3, #0]
 8010dc2:	e009      	b.n	8010dd8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8010dc4:	78fa      	ldrb	r2, [r7, #3]
 8010dc6:	68f9      	ldr	r1, [r7, #12]
 8010dc8:	4613      	mov	r3, r2
 8010dca:	011b      	lsls	r3, r3, #4
 8010dcc:	1a9b      	subs	r3, r3, r2
 8010dce:	009b      	lsls	r3, r3, #2
 8010dd0:	440b      	add	r3, r1
 8010dd2:	333d      	adds	r3, #61	@ 0x3d
 8010dd4:	78ba      	ldrb	r2, [r7, #2]
 8010dd6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8010dd8:	2300      	movs	r3, #0
}
 8010dda:	4618      	mov	r0, r3
 8010ddc:	3714      	adds	r7, #20
 8010dde:	46bd      	mov	sp, r7
 8010de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de4:	4770      	bx	lr

08010de6 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8010de6:	b580      	push	{r7, lr}
 8010de8:	b082      	sub	sp, #8
 8010dea:	af00      	add	r7, sp, #0
 8010dec:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8010dee:	6878      	ldr	r0, [r7, #4]
 8010df0:	f7f1 f932 	bl	8002058 <HAL_Delay>
}
 8010df4:	bf00      	nop
 8010df6:	3708      	adds	r7, #8
 8010df8:	46bd      	mov	sp, r7
 8010dfa:	bd80      	pop	{r7, pc}

08010dfc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010dfc:	b480      	push	{r7}
 8010dfe:	b085      	sub	sp, #20
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	4603      	mov	r3, r0
 8010e04:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010e06:	2300      	movs	r3, #0
 8010e08:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010e0a:	79fb      	ldrb	r3, [r7, #7]
 8010e0c:	2b03      	cmp	r3, #3
 8010e0e:	d817      	bhi.n	8010e40 <USBH_Get_USB_Status+0x44>
 8010e10:	a201      	add	r2, pc, #4	@ (adr r2, 8010e18 <USBH_Get_USB_Status+0x1c>)
 8010e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e16:	bf00      	nop
 8010e18:	08010e29 	.word	0x08010e29
 8010e1c:	08010e2f 	.word	0x08010e2f
 8010e20:	08010e35 	.word	0x08010e35
 8010e24:	08010e3b 	.word	0x08010e3b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8010e28:	2300      	movs	r3, #0
 8010e2a:	73fb      	strb	r3, [r7, #15]
    break;
 8010e2c:	e00b      	b.n	8010e46 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8010e2e:	2302      	movs	r3, #2
 8010e30:	73fb      	strb	r3, [r7, #15]
    break;
 8010e32:	e008      	b.n	8010e46 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8010e34:	2301      	movs	r3, #1
 8010e36:	73fb      	strb	r3, [r7, #15]
    break;
 8010e38:	e005      	b.n	8010e46 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8010e3a:	2302      	movs	r3, #2
 8010e3c:	73fb      	strb	r3, [r7, #15]
    break;
 8010e3e:	e002      	b.n	8010e46 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8010e40:	2302      	movs	r3, #2
 8010e42:	73fb      	strb	r3, [r7, #15]
    break;
 8010e44:	bf00      	nop
  }
  return usb_status;
 8010e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e48:	4618      	mov	r0, r3
 8010e4a:	3714      	adds	r7, #20
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e52:	4770      	bx	lr

08010e54 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b084      	sub	sp, #16
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	4603      	mov	r3, r0
 8010e5c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8010e5e:	79fb      	ldrb	r3, [r7, #7]
 8010e60:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8010e62:	79fb      	ldrb	r3, [r7, #7]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d102      	bne.n	8010e6e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8010e68:	2300      	movs	r3, #0
 8010e6a:	73fb      	strb	r3, [r7, #15]
 8010e6c:	e001      	b.n	8010e72 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8010e6e:	2301      	movs	r3, #1
 8010e70:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8010e72:	7bfb      	ldrb	r3, [r7, #15]
 8010e74:	461a      	mov	r2, r3
 8010e76:	2101      	movs	r1, #1
 8010e78:	4803      	ldr	r0, [pc, #12]	@ (8010e88 <MX_DriverVbusFS+0x34>)
 8010e7a:	f7f1 ff9d 	bl	8002db8 <HAL_GPIO_WritePin>
}
 8010e7e:	bf00      	nop
 8010e80:	3710      	adds	r7, #16
 8010e82:	46bd      	mov	sp, r7
 8010e84:	bd80      	pop	{r7, pc}
 8010e86:	bf00      	nop
 8010e88:	40020800 	.word	0x40020800

08010e8c <malloc>:
 8010e8c:	4b02      	ldr	r3, [pc, #8]	@ (8010e98 <malloc+0xc>)
 8010e8e:	4601      	mov	r1, r0
 8010e90:	6818      	ldr	r0, [r3, #0]
 8010e92:	f000 b82d 	b.w	8010ef0 <_malloc_r>
 8010e96:	bf00      	nop
 8010e98:	2000003c 	.word	0x2000003c

08010e9c <free>:
 8010e9c:	4b02      	ldr	r3, [pc, #8]	@ (8010ea8 <free+0xc>)
 8010e9e:	4601      	mov	r1, r0
 8010ea0:	6818      	ldr	r0, [r3, #0]
 8010ea2:	f002 b955 	b.w	8013150 <_free_r>
 8010ea6:	bf00      	nop
 8010ea8:	2000003c 	.word	0x2000003c

08010eac <sbrk_aligned>:
 8010eac:	b570      	push	{r4, r5, r6, lr}
 8010eae:	4e0f      	ldr	r6, [pc, #60]	@ (8010eec <sbrk_aligned+0x40>)
 8010eb0:	460c      	mov	r4, r1
 8010eb2:	6831      	ldr	r1, [r6, #0]
 8010eb4:	4605      	mov	r5, r0
 8010eb6:	b911      	cbnz	r1, 8010ebe <sbrk_aligned+0x12>
 8010eb8:	f001 fa90 	bl	80123dc <_sbrk_r>
 8010ebc:	6030      	str	r0, [r6, #0]
 8010ebe:	4621      	mov	r1, r4
 8010ec0:	4628      	mov	r0, r5
 8010ec2:	f001 fa8b 	bl	80123dc <_sbrk_r>
 8010ec6:	1c43      	adds	r3, r0, #1
 8010ec8:	d103      	bne.n	8010ed2 <sbrk_aligned+0x26>
 8010eca:	f04f 34ff 	mov.w	r4, #4294967295
 8010ece:	4620      	mov	r0, r4
 8010ed0:	bd70      	pop	{r4, r5, r6, pc}
 8010ed2:	1cc4      	adds	r4, r0, #3
 8010ed4:	f024 0403 	bic.w	r4, r4, #3
 8010ed8:	42a0      	cmp	r0, r4
 8010eda:	d0f8      	beq.n	8010ece <sbrk_aligned+0x22>
 8010edc:	1a21      	subs	r1, r4, r0
 8010ede:	4628      	mov	r0, r5
 8010ee0:	f001 fa7c 	bl	80123dc <_sbrk_r>
 8010ee4:	3001      	adds	r0, #1
 8010ee6:	d1f2      	bne.n	8010ece <sbrk_aligned+0x22>
 8010ee8:	e7ef      	b.n	8010eca <sbrk_aligned+0x1e>
 8010eea:	bf00      	nop
 8010eec:	200056b8 	.word	0x200056b8

08010ef0 <_malloc_r>:
 8010ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ef4:	1ccd      	adds	r5, r1, #3
 8010ef6:	f025 0503 	bic.w	r5, r5, #3
 8010efa:	3508      	adds	r5, #8
 8010efc:	2d0c      	cmp	r5, #12
 8010efe:	bf38      	it	cc
 8010f00:	250c      	movcc	r5, #12
 8010f02:	2d00      	cmp	r5, #0
 8010f04:	4606      	mov	r6, r0
 8010f06:	db01      	blt.n	8010f0c <_malloc_r+0x1c>
 8010f08:	42a9      	cmp	r1, r5
 8010f0a:	d904      	bls.n	8010f16 <_malloc_r+0x26>
 8010f0c:	230c      	movs	r3, #12
 8010f0e:	6033      	str	r3, [r6, #0]
 8010f10:	2000      	movs	r0, #0
 8010f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010fec <_malloc_r+0xfc>
 8010f1a:	f000 f869 	bl	8010ff0 <__malloc_lock>
 8010f1e:	f8d8 3000 	ldr.w	r3, [r8]
 8010f22:	461c      	mov	r4, r3
 8010f24:	bb44      	cbnz	r4, 8010f78 <_malloc_r+0x88>
 8010f26:	4629      	mov	r1, r5
 8010f28:	4630      	mov	r0, r6
 8010f2a:	f7ff ffbf 	bl	8010eac <sbrk_aligned>
 8010f2e:	1c43      	adds	r3, r0, #1
 8010f30:	4604      	mov	r4, r0
 8010f32:	d158      	bne.n	8010fe6 <_malloc_r+0xf6>
 8010f34:	f8d8 4000 	ldr.w	r4, [r8]
 8010f38:	4627      	mov	r7, r4
 8010f3a:	2f00      	cmp	r7, #0
 8010f3c:	d143      	bne.n	8010fc6 <_malloc_r+0xd6>
 8010f3e:	2c00      	cmp	r4, #0
 8010f40:	d04b      	beq.n	8010fda <_malloc_r+0xea>
 8010f42:	6823      	ldr	r3, [r4, #0]
 8010f44:	4639      	mov	r1, r7
 8010f46:	4630      	mov	r0, r6
 8010f48:	eb04 0903 	add.w	r9, r4, r3
 8010f4c:	f001 fa46 	bl	80123dc <_sbrk_r>
 8010f50:	4581      	cmp	r9, r0
 8010f52:	d142      	bne.n	8010fda <_malloc_r+0xea>
 8010f54:	6821      	ldr	r1, [r4, #0]
 8010f56:	1a6d      	subs	r5, r5, r1
 8010f58:	4629      	mov	r1, r5
 8010f5a:	4630      	mov	r0, r6
 8010f5c:	f7ff ffa6 	bl	8010eac <sbrk_aligned>
 8010f60:	3001      	adds	r0, #1
 8010f62:	d03a      	beq.n	8010fda <_malloc_r+0xea>
 8010f64:	6823      	ldr	r3, [r4, #0]
 8010f66:	442b      	add	r3, r5
 8010f68:	6023      	str	r3, [r4, #0]
 8010f6a:	f8d8 3000 	ldr.w	r3, [r8]
 8010f6e:	685a      	ldr	r2, [r3, #4]
 8010f70:	bb62      	cbnz	r2, 8010fcc <_malloc_r+0xdc>
 8010f72:	f8c8 7000 	str.w	r7, [r8]
 8010f76:	e00f      	b.n	8010f98 <_malloc_r+0xa8>
 8010f78:	6822      	ldr	r2, [r4, #0]
 8010f7a:	1b52      	subs	r2, r2, r5
 8010f7c:	d420      	bmi.n	8010fc0 <_malloc_r+0xd0>
 8010f7e:	2a0b      	cmp	r2, #11
 8010f80:	d917      	bls.n	8010fb2 <_malloc_r+0xc2>
 8010f82:	1961      	adds	r1, r4, r5
 8010f84:	42a3      	cmp	r3, r4
 8010f86:	6025      	str	r5, [r4, #0]
 8010f88:	bf18      	it	ne
 8010f8a:	6059      	strne	r1, [r3, #4]
 8010f8c:	6863      	ldr	r3, [r4, #4]
 8010f8e:	bf08      	it	eq
 8010f90:	f8c8 1000 	streq.w	r1, [r8]
 8010f94:	5162      	str	r2, [r4, r5]
 8010f96:	604b      	str	r3, [r1, #4]
 8010f98:	4630      	mov	r0, r6
 8010f9a:	f000 f82f 	bl	8010ffc <__malloc_unlock>
 8010f9e:	f104 000b 	add.w	r0, r4, #11
 8010fa2:	1d23      	adds	r3, r4, #4
 8010fa4:	f020 0007 	bic.w	r0, r0, #7
 8010fa8:	1ac2      	subs	r2, r0, r3
 8010faa:	bf1c      	itt	ne
 8010fac:	1a1b      	subne	r3, r3, r0
 8010fae:	50a3      	strne	r3, [r4, r2]
 8010fb0:	e7af      	b.n	8010f12 <_malloc_r+0x22>
 8010fb2:	6862      	ldr	r2, [r4, #4]
 8010fb4:	42a3      	cmp	r3, r4
 8010fb6:	bf0c      	ite	eq
 8010fb8:	f8c8 2000 	streq.w	r2, [r8]
 8010fbc:	605a      	strne	r2, [r3, #4]
 8010fbe:	e7eb      	b.n	8010f98 <_malloc_r+0xa8>
 8010fc0:	4623      	mov	r3, r4
 8010fc2:	6864      	ldr	r4, [r4, #4]
 8010fc4:	e7ae      	b.n	8010f24 <_malloc_r+0x34>
 8010fc6:	463c      	mov	r4, r7
 8010fc8:	687f      	ldr	r7, [r7, #4]
 8010fca:	e7b6      	b.n	8010f3a <_malloc_r+0x4a>
 8010fcc:	461a      	mov	r2, r3
 8010fce:	685b      	ldr	r3, [r3, #4]
 8010fd0:	42a3      	cmp	r3, r4
 8010fd2:	d1fb      	bne.n	8010fcc <_malloc_r+0xdc>
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	6053      	str	r3, [r2, #4]
 8010fd8:	e7de      	b.n	8010f98 <_malloc_r+0xa8>
 8010fda:	230c      	movs	r3, #12
 8010fdc:	6033      	str	r3, [r6, #0]
 8010fde:	4630      	mov	r0, r6
 8010fe0:	f000 f80c 	bl	8010ffc <__malloc_unlock>
 8010fe4:	e794      	b.n	8010f10 <_malloc_r+0x20>
 8010fe6:	6005      	str	r5, [r0, #0]
 8010fe8:	e7d6      	b.n	8010f98 <_malloc_r+0xa8>
 8010fea:	bf00      	nop
 8010fec:	200056bc 	.word	0x200056bc

08010ff0 <__malloc_lock>:
 8010ff0:	4801      	ldr	r0, [pc, #4]	@ (8010ff8 <__malloc_lock+0x8>)
 8010ff2:	f7f0 bfc4 	b.w	8001f7e <__retarget_lock_acquire_recursive>
 8010ff6:	bf00      	nop
 8010ff8:	200004ac 	.word	0x200004ac

08010ffc <__malloc_unlock>:
 8010ffc:	4801      	ldr	r0, [pc, #4]	@ (8011004 <__malloc_unlock+0x8>)
 8010ffe:	f7f0 bfd3 	b.w	8001fa8 <__retarget_lock_release_recursive>
 8011002:	bf00      	nop
 8011004:	200004ac 	.word	0x200004ac

08011008 <__cvt>:
 8011008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801100c:	ec57 6b10 	vmov	r6, r7, d0
 8011010:	2f00      	cmp	r7, #0
 8011012:	460c      	mov	r4, r1
 8011014:	4619      	mov	r1, r3
 8011016:	463b      	mov	r3, r7
 8011018:	bfbb      	ittet	lt
 801101a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801101e:	461f      	movlt	r7, r3
 8011020:	2300      	movge	r3, #0
 8011022:	232d      	movlt	r3, #45	@ 0x2d
 8011024:	700b      	strb	r3, [r1, #0]
 8011026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011028:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801102c:	4691      	mov	r9, r2
 801102e:	f023 0820 	bic.w	r8, r3, #32
 8011032:	bfbc      	itt	lt
 8011034:	4632      	movlt	r2, r6
 8011036:	4616      	movlt	r6, r2
 8011038:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801103c:	d005      	beq.n	801104a <__cvt+0x42>
 801103e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011042:	d100      	bne.n	8011046 <__cvt+0x3e>
 8011044:	3401      	adds	r4, #1
 8011046:	2102      	movs	r1, #2
 8011048:	e000      	b.n	801104c <__cvt+0x44>
 801104a:	2103      	movs	r1, #3
 801104c:	ab03      	add	r3, sp, #12
 801104e:	9301      	str	r3, [sp, #4]
 8011050:	ab02      	add	r3, sp, #8
 8011052:	9300      	str	r3, [sp, #0]
 8011054:	ec47 6b10 	vmov	d0, r6, r7
 8011058:	4653      	mov	r3, sl
 801105a:	4622      	mov	r2, r4
 801105c:	f001 faa8 	bl	80125b0 <_dtoa_r>
 8011060:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011064:	4605      	mov	r5, r0
 8011066:	d119      	bne.n	801109c <__cvt+0x94>
 8011068:	f019 0f01 	tst.w	r9, #1
 801106c:	d00e      	beq.n	801108c <__cvt+0x84>
 801106e:	eb00 0904 	add.w	r9, r0, r4
 8011072:	2200      	movs	r2, #0
 8011074:	2300      	movs	r3, #0
 8011076:	4630      	mov	r0, r6
 8011078:	4639      	mov	r1, r7
 801107a:	f7ef fd25 	bl	8000ac8 <__aeabi_dcmpeq>
 801107e:	b108      	cbz	r0, 8011084 <__cvt+0x7c>
 8011080:	f8cd 900c 	str.w	r9, [sp, #12]
 8011084:	2230      	movs	r2, #48	@ 0x30
 8011086:	9b03      	ldr	r3, [sp, #12]
 8011088:	454b      	cmp	r3, r9
 801108a:	d31e      	bcc.n	80110ca <__cvt+0xc2>
 801108c:	9b03      	ldr	r3, [sp, #12]
 801108e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011090:	1b5b      	subs	r3, r3, r5
 8011092:	4628      	mov	r0, r5
 8011094:	6013      	str	r3, [r2, #0]
 8011096:	b004      	add	sp, #16
 8011098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801109c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80110a0:	eb00 0904 	add.w	r9, r0, r4
 80110a4:	d1e5      	bne.n	8011072 <__cvt+0x6a>
 80110a6:	7803      	ldrb	r3, [r0, #0]
 80110a8:	2b30      	cmp	r3, #48	@ 0x30
 80110aa:	d10a      	bne.n	80110c2 <__cvt+0xba>
 80110ac:	2200      	movs	r2, #0
 80110ae:	2300      	movs	r3, #0
 80110b0:	4630      	mov	r0, r6
 80110b2:	4639      	mov	r1, r7
 80110b4:	f7ef fd08 	bl	8000ac8 <__aeabi_dcmpeq>
 80110b8:	b918      	cbnz	r0, 80110c2 <__cvt+0xba>
 80110ba:	f1c4 0401 	rsb	r4, r4, #1
 80110be:	f8ca 4000 	str.w	r4, [sl]
 80110c2:	f8da 3000 	ldr.w	r3, [sl]
 80110c6:	4499      	add	r9, r3
 80110c8:	e7d3      	b.n	8011072 <__cvt+0x6a>
 80110ca:	1c59      	adds	r1, r3, #1
 80110cc:	9103      	str	r1, [sp, #12]
 80110ce:	701a      	strb	r2, [r3, #0]
 80110d0:	e7d9      	b.n	8011086 <__cvt+0x7e>

080110d2 <__exponent>:
 80110d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80110d4:	2900      	cmp	r1, #0
 80110d6:	bfba      	itte	lt
 80110d8:	4249      	neglt	r1, r1
 80110da:	232d      	movlt	r3, #45	@ 0x2d
 80110dc:	232b      	movge	r3, #43	@ 0x2b
 80110de:	2909      	cmp	r1, #9
 80110e0:	7002      	strb	r2, [r0, #0]
 80110e2:	7043      	strb	r3, [r0, #1]
 80110e4:	dd29      	ble.n	801113a <__exponent+0x68>
 80110e6:	f10d 0307 	add.w	r3, sp, #7
 80110ea:	461d      	mov	r5, r3
 80110ec:	270a      	movs	r7, #10
 80110ee:	461a      	mov	r2, r3
 80110f0:	fbb1 f6f7 	udiv	r6, r1, r7
 80110f4:	fb07 1416 	mls	r4, r7, r6, r1
 80110f8:	3430      	adds	r4, #48	@ 0x30
 80110fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80110fe:	460c      	mov	r4, r1
 8011100:	2c63      	cmp	r4, #99	@ 0x63
 8011102:	f103 33ff 	add.w	r3, r3, #4294967295
 8011106:	4631      	mov	r1, r6
 8011108:	dcf1      	bgt.n	80110ee <__exponent+0x1c>
 801110a:	3130      	adds	r1, #48	@ 0x30
 801110c:	1e94      	subs	r4, r2, #2
 801110e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011112:	1c41      	adds	r1, r0, #1
 8011114:	4623      	mov	r3, r4
 8011116:	42ab      	cmp	r3, r5
 8011118:	d30a      	bcc.n	8011130 <__exponent+0x5e>
 801111a:	f10d 0309 	add.w	r3, sp, #9
 801111e:	1a9b      	subs	r3, r3, r2
 8011120:	42ac      	cmp	r4, r5
 8011122:	bf88      	it	hi
 8011124:	2300      	movhi	r3, #0
 8011126:	3302      	adds	r3, #2
 8011128:	4403      	add	r3, r0
 801112a:	1a18      	subs	r0, r3, r0
 801112c:	b003      	add	sp, #12
 801112e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011130:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011134:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011138:	e7ed      	b.n	8011116 <__exponent+0x44>
 801113a:	2330      	movs	r3, #48	@ 0x30
 801113c:	3130      	adds	r1, #48	@ 0x30
 801113e:	7083      	strb	r3, [r0, #2]
 8011140:	70c1      	strb	r1, [r0, #3]
 8011142:	1d03      	adds	r3, r0, #4
 8011144:	e7f1      	b.n	801112a <__exponent+0x58>
	...

08011148 <_printf_float>:
 8011148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801114c:	b08d      	sub	sp, #52	@ 0x34
 801114e:	460c      	mov	r4, r1
 8011150:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011154:	4616      	mov	r6, r2
 8011156:	461f      	mov	r7, r3
 8011158:	4605      	mov	r5, r0
 801115a:	f001 f8a9 	bl	80122b0 <_localeconv_r>
 801115e:	6803      	ldr	r3, [r0, #0]
 8011160:	9304      	str	r3, [sp, #16]
 8011162:	4618      	mov	r0, r3
 8011164:	f7ef f884 	bl	8000270 <strlen>
 8011168:	2300      	movs	r3, #0
 801116a:	930a      	str	r3, [sp, #40]	@ 0x28
 801116c:	f8d8 3000 	ldr.w	r3, [r8]
 8011170:	9005      	str	r0, [sp, #20]
 8011172:	3307      	adds	r3, #7
 8011174:	f023 0307 	bic.w	r3, r3, #7
 8011178:	f103 0208 	add.w	r2, r3, #8
 801117c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011180:	f8d4 b000 	ldr.w	fp, [r4]
 8011184:	f8c8 2000 	str.w	r2, [r8]
 8011188:	e9d3 8900 	ldrd	r8, r9, [r3]
 801118c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011190:	9307      	str	r3, [sp, #28]
 8011192:	f8cd 8018 	str.w	r8, [sp, #24]
 8011196:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801119a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801119e:	4b9c      	ldr	r3, [pc, #624]	@ (8011410 <_printf_float+0x2c8>)
 80111a0:	f04f 32ff 	mov.w	r2, #4294967295
 80111a4:	f7ef fcc2 	bl	8000b2c <__aeabi_dcmpun>
 80111a8:	bb70      	cbnz	r0, 8011208 <_printf_float+0xc0>
 80111aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80111ae:	4b98      	ldr	r3, [pc, #608]	@ (8011410 <_printf_float+0x2c8>)
 80111b0:	f04f 32ff 	mov.w	r2, #4294967295
 80111b4:	f7ef fc9c 	bl	8000af0 <__aeabi_dcmple>
 80111b8:	bb30      	cbnz	r0, 8011208 <_printf_float+0xc0>
 80111ba:	2200      	movs	r2, #0
 80111bc:	2300      	movs	r3, #0
 80111be:	4640      	mov	r0, r8
 80111c0:	4649      	mov	r1, r9
 80111c2:	f7ef fc8b 	bl	8000adc <__aeabi_dcmplt>
 80111c6:	b110      	cbz	r0, 80111ce <_printf_float+0x86>
 80111c8:	232d      	movs	r3, #45	@ 0x2d
 80111ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80111ce:	4a91      	ldr	r2, [pc, #580]	@ (8011414 <_printf_float+0x2cc>)
 80111d0:	4b91      	ldr	r3, [pc, #580]	@ (8011418 <_printf_float+0x2d0>)
 80111d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80111d6:	bf8c      	ite	hi
 80111d8:	4690      	movhi	r8, r2
 80111da:	4698      	movls	r8, r3
 80111dc:	2303      	movs	r3, #3
 80111de:	6123      	str	r3, [r4, #16]
 80111e0:	f02b 0304 	bic.w	r3, fp, #4
 80111e4:	6023      	str	r3, [r4, #0]
 80111e6:	f04f 0900 	mov.w	r9, #0
 80111ea:	9700      	str	r7, [sp, #0]
 80111ec:	4633      	mov	r3, r6
 80111ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 80111f0:	4621      	mov	r1, r4
 80111f2:	4628      	mov	r0, r5
 80111f4:	f000 f9d2 	bl	801159c <_printf_common>
 80111f8:	3001      	adds	r0, #1
 80111fa:	f040 808d 	bne.w	8011318 <_printf_float+0x1d0>
 80111fe:	f04f 30ff 	mov.w	r0, #4294967295
 8011202:	b00d      	add	sp, #52	@ 0x34
 8011204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011208:	4642      	mov	r2, r8
 801120a:	464b      	mov	r3, r9
 801120c:	4640      	mov	r0, r8
 801120e:	4649      	mov	r1, r9
 8011210:	f7ef fc8c 	bl	8000b2c <__aeabi_dcmpun>
 8011214:	b140      	cbz	r0, 8011228 <_printf_float+0xe0>
 8011216:	464b      	mov	r3, r9
 8011218:	2b00      	cmp	r3, #0
 801121a:	bfbc      	itt	lt
 801121c:	232d      	movlt	r3, #45	@ 0x2d
 801121e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011222:	4a7e      	ldr	r2, [pc, #504]	@ (801141c <_printf_float+0x2d4>)
 8011224:	4b7e      	ldr	r3, [pc, #504]	@ (8011420 <_printf_float+0x2d8>)
 8011226:	e7d4      	b.n	80111d2 <_printf_float+0x8a>
 8011228:	6863      	ldr	r3, [r4, #4]
 801122a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801122e:	9206      	str	r2, [sp, #24]
 8011230:	1c5a      	adds	r2, r3, #1
 8011232:	d13b      	bne.n	80112ac <_printf_float+0x164>
 8011234:	2306      	movs	r3, #6
 8011236:	6063      	str	r3, [r4, #4]
 8011238:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801123c:	2300      	movs	r3, #0
 801123e:	6022      	str	r2, [r4, #0]
 8011240:	9303      	str	r3, [sp, #12]
 8011242:	ab0a      	add	r3, sp, #40	@ 0x28
 8011244:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011248:	ab09      	add	r3, sp, #36	@ 0x24
 801124a:	9300      	str	r3, [sp, #0]
 801124c:	6861      	ldr	r1, [r4, #4]
 801124e:	ec49 8b10 	vmov	d0, r8, r9
 8011252:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011256:	4628      	mov	r0, r5
 8011258:	f7ff fed6 	bl	8011008 <__cvt>
 801125c:	9b06      	ldr	r3, [sp, #24]
 801125e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011260:	2b47      	cmp	r3, #71	@ 0x47
 8011262:	4680      	mov	r8, r0
 8011264:	d129      	bne.n	80112ba <_printf_float+0x172>
 8011266:	1cc8      	adds	r0, r1, #3
 8011268:	db02      	blt.n	8011270 <_printf_float+0x128>
 801126a:	6863      	ldr	r3, [r4, #4]
 801126c:	4299      	cmp	r1, r3
 801126e:	dd41      	ble.n	80112f4 <_printf_float+0x1ac>
 8011270:	f1aa 0a02 	sub.w	sl, sl, #2
 8011274:	fa5f fa8a 	uxtb.w	sl, sl
 8011278:	3901      	subs	r1, #1
 801127a:	4652      	mov	r2, sl
 801127c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011280:	9109      	str	r1, [sp, #36]	@ 0x24
 8011282:	f7ff ff26 	bl	80110d2 <__exponent>
 8011286:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011288:	1813      	adds	r3, r2, r0
 801128a:	2a01      	cmp	r2, #1
 801128c:	4681      	mov	r9, r0
 801128e:	6123      	str	r3, [r4, #16]
 8011290:	dc02      	bgt.n	8011298 <_printf_float+0x150>
 8011292:	6822      	ldr	r2, [r4, #0]
 8011294:	07d2      	lsls	r2, r2, #31
 8011296:	d501      	bpl.n	801129c <_printf_float+0x154>
 8011298:	3301      	adds	r3, #1
 801129a:	6123      	str	r3, [r4, #16]
 801129c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d0a2      	beq.n	80111ea <_printf_float+0xa2>
 80112a4:	232d      	movs	r3, #45	@ 0x2d
 80112a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80112aa:	e79e      	b.n	80111ea <_printf_float+0xa2>
 80112ac:	9a06      	ldr	r2, [sp, #24]
 80112ae:	2a47      	cmp	r2, #71	@ 0x47
 80112b0:	d1c2      	bne.n	8011238 <_printf_float+0xf0>
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d1c0      	bne.n	8011238 <_printf_float+0xf0>
 80112b6:	2301      	movs	r3, #1
 80112b8:	e7bd      	b.n	8011236 <_printf_float+0xee>
 80112ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80112be:	d9db      	bls.n	8011278 <_printf_float+0x130>
 80112c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80112c4:	d118      	bne.n	80112f8 <_printf_float+0x1b0>
 80112c6:	2900      	cmp	r1, #0
 80112c8:	6863      	ldr	r3, [r4, #4]
 80112ca:	dd0b      	ble.n	80112e4 <_printf_float+0x19c>
 80112cc:	6121      	str	r1, [r4, #16]
 80112ce:	b913      	cbnz	r3, 80112d6 <_printf_float+0x18e>
 80112d0:	6822      	ldr	r2, [r4, #0]
 80112d2:	07d0      	lsls	r0, r2, #31
 80112d4:	d502      	bpl.n	80112dc <_printf_float+0x194>
 80112d6:	3301      	adds	r3, #1
 80112d8:	440b      	add	r3, r1
 80112da:	6123      	str	r3, [r4, #16]
 80112dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80112de:	f04f 0900 	mov.w	r9, #0
 80112e2:	e7db      	b.n	801129c <_printf_float+0x154>
 80112e4:	b913      	cbnz	r3, 80112ec <_printf_float+0x1a4>
 80112e6:	6822      	ldr	r2, [r4, #0]
 80112e8:	07d2      	lsls	r2, r2, #31
 80112ea:	d501      	bpl.n	80112f0 <_printf_float+0x1a8>
 80112ec:	3302      	adds	r3, #2
 80112ee:	e7f4      	b.n	80112da <_printf_float+0x192>
 80112f0:	2301      	movs	r3, #1
 80112f2:	e7f2      	b.n	80112da <_printf_float+0x192>
 80112f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80112f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80112fa:	4299      	cmp	r1, r3
 80112fc:	db05      	blt.n	801130a <_printf_float+0x1c2>
 80112fe:	6823      	ldr	r3, [r4, #0]
 8011300:	6121      	str	r1, [r4, #16]
 8011302:	07d8      	lsls	r0, r3, #31
 8011304:	d5ea      	bpl.n	80112dc <_printf_float+0x194>
 8011306:	1c4b      	adds	r3, r1, #1
 8011308:	e7e7      	b.n	80112da <_printf_float+0x192>
 801130a:	2900      	cmp	r1, #0
 801130c:	bfd4      	ite	le
 801130e:	f1c1 0202 	rsble	r2, r1, #2
 8011312:	2201      	movgt	r2, #1
 8011314:	4413      	add	r3, r2
 8011316:	e7e0      	b.n	80112da <_printf_float+0x192>
 8011318:	6823      	ldr	r3, [r4, #0]
 801131a:	055a      	lsls	r2, r3, #21
 801131c:	d407      	bmi.n	801132e <_printf_float+0x1e6>
 801131e:	6923      	ldr	r3, [r4, #16]
 8011320:	4642      	mov	r2, r8
 8011322:	4631      	mov	r1, r6
 8011324:	4628      	mov	r0, r5
 8011326:	47b8      	blx	r7
 8011328:	3001      	adds	r0, #1
 801132a:	d12b      	bne.n	8011384 <_printf_float+0x23c>
 801132c:	e767      	b.n	80111fe <_printf_float+0xb6>
 801132e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011332:	f240 80dd 	bls.w	80114f0 <_printf_float+0x3a8>
 8011336:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801133a:	2200      	movs	r2, #0
 801133c:	2300      	movs	r3, #0
 801133e:	f7ef fbc3 	bl	8000ac8 <__aeabi_dcmpeq>
 8011342:	2800      	cmp	r0, #0
 8011344:	d033      	beq.n	80113ae <_printf_float+0x266>
 8011346:	4a37      	ldr	r2, [pc, #220]	@ (8011424 <_printf_float+0x2dc>)
 8011348:	2301      	movs	r3, #1
 801134a:	4631      	mov	r1, r6
 801134c:	4628      	mov	r0, r5
 801134e:	47b8      	blx	r7
 8011350:	3001      	adds	r0, #1
 8011352:	f43f af54 	beq.w	80111fe <_printf_float+0xb6>
 8011356:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801135a:	4543      	cmp	r3, r8
 801135c:	db02      	blt.n	8011364 <_printf_float+0x21c>
 801135e:	6823      	ldr	r3, [r4, #0]
 8011360:	07d8      	lsls	r0, r3, #31
 8011362:	d50f      	bpl.n	8011384 <_printf_float+0x23c>
 8011364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011368:	4631      	mov	r1, r6
 801136a:	4628      	mov	r0, r5
 801136c:	47b8      	blx	r7
 801136e:	3001      	adds	r0, #1
 8011370:	f43f af45 	beq.w	80111fe <_printf_float+0xb6>
 8011374:	f04f 0900 	mov.w	r9, #0
 8011378:	f108 38ff 	add.w	r8, r8, #4294967295
 801137c:	f104 0a1a 	add.w	sl, r4, #26
 8011380:	45c8      	cmp	r8, r9
 8011382:	dc09      	bgt.n	8011398 <_printf_float+0x250>
 8011384:	6823      	ldr	r3, [r4, #0]
 8011386:	079b      	lsls	r3, r3, #30
 8011388:	f100 8103 	bmi.w	8011592 <_printf_float+0x44a>
 801138c:	68e0      	ldr	r0, [r4, #12]
 801138e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011390:	4298      	cmp	r0, r3
 8011392:	bfb8      	it	lt
 8011394:	4618      	movlt	r0, r3
 8011396:	e734      	b.n	8011202 <_printf_float+0xba>
 8011398:	2301      	movs	r3, #1
 801139a:	4652      	mov	r2, sl
 801139c:	4631      	mov	r1, r6
 801139e:	4628      	mov	r0, r5
 80113a0:	47b8      	blx	r7
 80113a2:	3001      	adds	r0, #1
 80113a4:	f43f af2b 	beq.w	80111fe <_printf_float+0xb6>
 80113a8:	f109 0901 	add.w	r9, r9, #1
 80113ac:	e7e8      	b.n	8011380 <_printf_float+0x238>
 80113ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	dc39      	bgt.n	8011428 <_printf_float+0x2e0>
 80113b4:	4a1b      	ldr	r2, [pc, #108]	@ (8011424 <_printf_float+0x2dc>)
 80113b6:	2301      	movs	r3, #1
 80113b8:	4631      	mov	r1, r6
 80113ba:	4628      	mov	r0, r5
 80113bc:	47b8      	blx	r7
 80113be:	3001      	adds	r0, #1
 80113c0:	f43f af1d 	beq.w	80111fe <_printf_float+0xb6>
 80113c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80113c8:	ea59 0303 	orrs.w	r3, r9, r3
 80113cc:	d102      	bne.n	80113d4 <_printf_float+0x28c>
 80113ce:	6823      	ldr	r3, [r4, #0]
 80113d0:	07d9      	lsls	r1, r3, #31
 80113d2:	d5d7      	bpl.n	8011384 <_printf_float+0x23c>
 80113d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80113d8:	4631      	mov	r1, r6
 80113da:	4628      	mov	r0, r5
 80113dc:	47b8      	blx	r7
 80113de:	3001      	adds	r0, #1
 80113e0:	f43f af0d 	beq.w	80111fe <_printf_float+0xb6>
 80113e4:	f04f 0a00 	mov.w	sl, #0
 80113e8:	f104 0b1a 	add.w	fp, r4, #26
 80113ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113ee:	425b      	negs	r3, r3
 80113f0:	4553      	cmp	r3, sl
 80113f2:	dc01      	bgt.n	80113f8 <_printf_float+0x2b0>
 80113f4:	464b      	mov	r3, r9
 80113f6:	e793      	b.n	8011320 <_printf_float+0x1d8>
 80113f8:	2301      	movs	r3, #1
 80113fa:	465a      	mov	r2, fp
 80113fc:	4631      	mov	r1, r6
 80113fe:	4628      	mov	r0, r5
 8011400:	47b8      	blx	r7
 8011402:	3001      	adds	r0, #1
 8011404:	f43f aefb 	beq.w	80111fe <_printf_float+0xb6>
 8011408:	f10a 0a01 	add.w	sl, sl, #1
 801140c:	e7ee      	b.n	80113ec <_printf_float+0x2a4>
 801140e:	bf00      	nop
 8011410:	7fefffff 	.word	0x7fefffff
 8011414:	08015b08 	.word	0x08015b08
 8011418:	08015b04 	.word	0x08015b04
 801141c:	08015b10 	.word	0x08015b10
 8011420:	08015b0c 	.word	0x08015b0c
 8011424:	08015b14 	.word	0x08015b14
 8011428:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801142a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801142e:	4553      	cmp	r3, sl
 8011430:	bfa8      	it	ge
 8011432:	4653      	movge	r3, sl
 8011434:	2b00      	cmp	r3, #0
 8011436:	4699      	mov	r9, r3
 8011438:	dc36      	bgt.n	80114a8 <_printf_float+0x360>
 801143a:	f04f 0b00 	mov.w	fp, #0
 801143e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011442:	f104 021a 	add.w	r2, r4, #26
 8011446:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011448:	9306      	str	r3, [sp, #24]
 801144a:	eba3 0309 	sub.w	r3, r3, r9
 801144e:	455b      	cmp	r3, fp
 8011450:	dc31      	bgt.n	80114b6 <_printf_float+0x36e>
 8011452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011454:	459a      	cmp	sl, r3
 8011456:	dc3a      	bgt.n	80114ce <_printf_float+0x386>
 8011458:	6823      	ldr	r3, [r4, #0]
 801145a:	07da      	lsls	r2, r3, #31
 801145c:	d437      	bmi.n	80114ce <_printf_float+0x386>
 801145e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011460:	ebaa 0903 	sub.w	r9, sl, r3
 8011464:	9b06      	ldr	r3, [sp, #24]
 8011466:	ebaa 0303 	sub.w	r3, sl, r3
 801146a:	4599      	cmp	r9, r3
 801146c:	bfa8      	it	ge
 801146e:	4699      	movge	r9, r3
 8011470:	f1b9 0f00 	cmp.w	r9, #0
 8011474:	dc33      	bgt.n	80114de <_printf_float+0x396>
 8011476:	f04f 0800 	mov.w	r8, #0
 801147a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801147e:	f104 0b1a 	add.w	fp, r4, #26
 8011482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011484:	ebaa 0303 	sub.w	r3, sl, r3
 8011488:	eba3 0309 	sub.w	r3, r3, r9
 801148c:	4543      	cmp	r3, r8
 801148e:	f77f af79 	ble.w	8011384 <_printf_float+0x23c>
 8011492:	2301      	movs	r3, #1
 8011494:	465a      	mov	r2, fp
 8011496:	4631      	mov	r1, r6
 8011498:	4628      	mov	r0, r5
 801149a:	47b8      	blx	r7
 801149c:	3001      	adds	r0, #1
 801149e:	f43f aeae 	beq.w	80111fe <_printf_float+0xb6>
 80114a2:	f108 0801 	add.w	r8, r8, #1
 80114a6:	e7ec      	b.n	8011482 <_printf_float+0x33a>
 80114a8:	4642      	mov	r2, r8
 80114aa:	4631      	mov	r1, r6
 80114ac:	4628      	mov	r0, r5
 80114ae:	47b8      	blx	r7
 80114b0:	3001      	adds	r0, #1
 80114b2:	d1c2      	bne.n	801143a <_printf_float+0x2f2>
 80114b4:	e6a3      	b.n	80111fe <_printf_float+0xb6>
 80114b6:	2301      	movs	r3, #1
 80114b8:	4631      	mov	r1, r6
 80114ba:	4628      	mov	r0, r5
 80114bc:	9206      	str	r2, [sp, #24]
 80114be:	47b8      	blx	r7
 80114c0:	3001      	adds	r0, #1
 80114c2:	f43f ae9c 	beq.w	80111fe <_printf_float+0xb6>
 80114c6:	9a06      	ldr	r2, [sp, #24]
 80114c8:	f10b 0b01 	add.w	fp, fp, #1
 80114cc:	e7bb      	b.n	8011446 <_printf_float+0x2fe>
 80114ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80114d2:	4631      	mov	r1, r6
 80114d4:	4628      	mov	r0, r5
 80114d6:	47b8      	blx	r7
 80114d8:	3001      	adds	r0, #1
 80114da:	d1c0      	bne.n	801145e <_printf_float+0x316>
 80114dc:	e68f      	b.n	80111fe <_printf_float+0xb6>
 80114de:	9a06      	ldr	r2, [sp, #24]
 80114e0:	464b      	mov	r3, r9
 80114e2:	4442      	add	r2, r8
 80114e4:	4631      	mov	r1, r6
 80114e6:	4628      	mov	r0, r5
 80114e8:	47b8      	blx	r7
 80114ea:	3001      	adds	r0, #1
 80114ec:	d1c3      	bne.n	8011476 <_printf_float+0x32e>
 80114ee:	e686      	b.n	80111fe <_printf_float+0xb6>
 80114f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80114f4:	f1ba 0f01 	cmp.w	sl, #1
 80114f8:	dc01      	bgt.n	80114fe <_printf_float+0x3b6>
 80114fa:	07db      	lsls	r3, r3, #31
 80114fc:	d536      	bpl.n	801156c <_printf_float+0x424>
 80114fe:	2301      	movs	r3, #1
 8011500:	4642      	mov	r2, r8
 8011502:	4631      	mov	r1, r6
 8011504:	4628      	mov	r0, r5
 8011506:	47b8      	blx	r7
 8011508:	3001      	adds	r0, #1
 801150a:	f43f ae78 	beq.w	80111fe <_printf_float+0xb6>
 801150e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011512:	4631      	mov	r1, r6
 8011514:	4628      	mov	r0, r5
 8011516:	47b8      	blx	r7
 8011518:	3001      	adds	r0, #1
 801151a:	f43f ae70 	beq.w	80111fe <_printf_float+0xb6>
 801151e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011522:	2200      	movs	r2, #0
 8011524:	2300      	movs	r3, #0
 8011526:	f10a 3aff 	add.w	sl, sl, #4294967295
 801152a:	f7ef facd 	bl	8000ac8 <__aeabi_dcmpeq>
 801152e:	b9c0      	cbnz	r0, 8011562 <_printf_float+0x41a>
 8011530:	4653      	mov	r3, sl
 8011532:	f108 0201 	add.w	r2, r8, #1
 8011536:	4631      	mov	r1, r6
 8011538:	4628      	mov	r0, r5
 801153a:	47b8      	blx	r7
 801153c:	3001      	adds	r0, #1
 801153e:	d10c      	bne.n	801155a <_printf_float+0x412>
 8011540:	e65d      	b.n	80111fe <_printf_float+0xb6>
 8011542:	2301      	movs	r3, #1
 8011544:	465a      	mov	r2, fp
 8011546:	4631      	mov	r1, r6
 8011548:	4628      	mov	r0, r5
 801154a:	47b8      	blx	r7
 801154c:	3001      	adds	r0, #1
 801154e:	f43f ae56 	beq.w	80111fe <_printf_float+0xb6>
 8011552:	f108 0801 	add.w	r8, r8, #1
 8011556:	45d0      	cmp	r8, sl
 8011558:	dbf3      	blt.n	8011542 <_printf_float+0x3fa>
 801155a:	464b      	mov	r3, r9
 801155c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011560:	e6df      	b.n	8011322 <_printf_float+0x1da>
 8011562:	f04f 0800 	mov.w	r8, #0
 8011566:	f104 0b1a 	add.w	fp, r4, #26
 801156a:	e7f4      	b.n	8011556 <_printf_float+0x40e>
 801156c:	2301      	movs	r3, #1
 801156e:	4642      	mov	r2, r8
 8011570:	e7e1      	b.n	8011536 <_printf_float+0x3ee>
 8011572:	2301      	movs	r3, #1
 8011574:	464a      	mov	r2, r9
 8011576:	4631      	mov	r1, r6
 8011578:	4628      	mov	r0, r5
 801157a:	47b8      	blx	r7
 801157c:	3001      	adds	r0, #1
 801157e:	f43f ae3e 	beq.w	80111fe <_printf_float+0xb6>
 8011582:	f108 0801 	add.w	r8, r8, #1
 8011586:	68e3      	ldr	r3, [r4, #12]
 8011588:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801158a:	1a5b      	subs	r3, r3, r1
 801158c:	4543      	cmp	r3, r8
 801158e:	dcf0      	bgt.n	8011572 <_printf_float+0x42a>
 8011590:	e6fc      	b.n	801138c <_printf_float+0x244>
 8011592:	f04f 0800 	mov.w	r8, #0
 8011596:	f104 0919 	add.w	r9, r4, #25
 801159a:	e7f4      	b.n	8011586 <_printf_float+0x43e>

0801159c <_printf_common>:
 801159c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115a0:	4616      	mov	r6, r2
 80115a2:	4698      	mov	r8, r3
 80115a4:	688a      	ldr	r2, [r1, #8]
 80115a6:	690b      	ldr	r3, [r1, #16]
 80115a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80115ac:	4293      	cmp	r3, r2
 80115ae:	bfb8      	it	lt
 80115b0:	4613      	movlt	r3, r2
 80115b2:	6033      	str	r3, [r6, #0]
 80115b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80115b8:	4607      	mov	r7, r0
 80115ba:	460c      	mov	r4, r1
 80115bc:	b10a      	cbz	r2, 80115c2 <_printf_common+0x26>
 80115be:	3301      	adds	r3, #1
 80115c0:	6033      	str	r3, [r6, #0]
 80115c2:	6823      	ldr	r3, [r4, #0]
 80115c4:	0699      	lsls	r1, r3, #26
 80115c6:	bf42      	ittt	mi
 80115c8:	6833      	ldrmi	r3, [r6, #0]
 80115ca:	3302      	addmi	r3, #2
 80115cc:	6033      	strmi	r3, [r6, #0]
 80115ce:	6825      	ldr	r5, [r4, #0]
 80115d0:	f015 0506 	ands.w	r5, r5, #6
 80115d4:	d106      	bne.n	80115e4 <_printf_common+0x48>
 80115d6:	f104 0a19 	add.w	sl, r4, #25
 80115da:	68e3      	ldr	r3, [r4, #12]
 80115dc:	6832      	ldr	r2, [r6, #0]
 80115de:	1a9b      	subs	r3, r3, r2
 80115e0:	42ab      	cmp	r3, r5
 80115e2:	dc26      	bgt.n	8011632 <_printf_common+0x96>
 80115e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80115e8:	6822      	ldr	r2, [r4, #0]
 80115ea:	3b00      	subs	r3, #0
 80115ec:	bf18      	it	ne
 80115ee:	2301      	movne	r3, #1
 80115f0:	0692      	lsls	r2, r2, #26
 80115f2:	d42b      	bmi.n	801164c <_printf_common+0xb0>
 80115f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80115f8:	4641      	mov	r1, r8
 80115fa:	4638      	mov	r0, r7
 80115fc:	47c8      	blx	r9
 80115fe:	3001      	adds	r0, #1
 8011600:	d01e      	beq.n	8011640 <_printf_common+0xa4>
 8011602:	6823      	ldr	r3, [r4, #0]
 8011604:	6922      	ldr	r2, [r4, #16]
 8011606:	f003 0306 	and.w	r3, r3, #6
 801160a:	2b04      	cmp	r3, #4
 801160c:	bf02      	ittt	eq
 801160e:	68e5      	ldreq	r5, [r4, #12]
 8011610:	6833      	ldreq	r3, [r6, #0]
 8011612:	1aed      	subeq	r5, r5, r3
 8011614:	68a3      	ldr	r3, [r4, #8]
 8011616:	bf0c      	ite	eq
 8011618:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801161c:	2500      	movne	r5, #0
 801161e:	4293      	cmp	r3, r2
 8011620:	bfc4      	itt	gt
 8011622:	1a9b      	subgt	r3, r3, r2
 8011624:	18ed      	addgt	r5, r5, r3
 8011626:	2600      	movs	r6, #0
 8011628:	341a      	adds	r4, #26
 801162a:	42b5      	cmp	r5, r6
 801162c:	d11a      	bne.n	8011664 <_printf_common+0xc8>
 801162e:	2000      	movs	r0, #0
 8011630:	e008      	b.n	8011644 <_printf_common+0xa8>
 8011632:	2301      	movs	r3, #1
 8011634:	4652      	mov	r2, sl
 8011636:	4641      	mov	r1, r8
 8011638:	4638      	mov	r0, r7
 801163a:	47c8      	blx	r9
 801163c:	3001      	adds	r0, #1
 801163e:	d103      	bne.n	8011648 <_printf_common+0xac>
 8011640:	f04f 30ff 	mov.w	r0, #4294967295
 8011644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011648:	3501      	adds	r5, #1
 801164a:	e7c6      	b.n	80115da <_printf_common+0x3e>
 801164c:	18e1      	adds	r1, r4, r3
 801164e:	1c5a      	adds	r2, r3, #1
 8011650:	2030      	movs	r0, #48	@ 0x30
 8011652:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011656:	4422      	add	r2, r4
 8011658:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801165c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011660:	3302      	adds	r3, #2
 8011662:	e7c7      	b.n	80115f4 <_printf_common+0x58>
 8011664:	2301      	movs	r3, #1
 8011666:	4622      	mov	r2, r4
 8011668:	4641      	mov	r1, r8
 801166a:	4638      	mov	r0, r7
 801166c:	47c8      	blx	r9
 801166e:	3001      	adds	r0, #1
 8011670:	d0e6      	beq.n	8011640 <_printf_common+0xa4>
 8011672:	3601      	adds	r6, #1
 8011674:	e7d9      	b.n	801162a <_printf_common+0x8e>
	...

08011678 <_printf_i>:
 8011678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801167c:	7e0f      	ldrb	r7, [r1, #24]
 801167e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011680:	2f78      	cmp	r7, #120	@ 0x78
 8011682:	4691      	mov	r9, r2
 8011684:	4680      	mov	r8, r0
 8011686:	460c      	mov	r4, r1
 8011688:	469a      	mov	sl, r3
 801168a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801168e:	d807      	bhi.n	80116a0 <_printf_i+0x28>
 8011690:	2f62      	cmp	r7, #98	@ 0x62
 8011692:	d80a      	bhi.n	80116aa <_printf_i+0x32>
 8011694:	2f00      	cmp	r7, #0
 8011696:	f000 80d1 	beq.w	801183c <_printf_i+0x1c4>
 801169a:	2f58      	cmp	r7, #88	@ 0x58
 801169c:	f000 80b8 	beq.w	8011810 <_printf_i+0x198>
 80116a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80116a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80116a8:	e03a      	b.n	8011720 <_printf_i+0xa8>
 80116aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80116ae:	2b15      	cmp	r3, #21
 80116b0:	d8f6      	bhi.n	80116a0 <_printf_i+0x28>
 80116b2:	a101      	add	r1, pc, #4	@ (adr r1, 80116b8 <_printf_i+0x40>)
 80116b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80116b8:	08011711 	.word	0x08011711
 80116bc:	08011725 	.word	0x08011725
 80116c0:	080116a1 	.word	0x080116a1
 80116c4:	080116a1 	.word	0x080116a1
 80116c8:	080116a1 	.word	0x080116a1
 80116cc:	080116a1 	.word	0x080116a1
 80116d0:	08011725 	.word	0x08011725
 80116d4:	080116a1 	.word	0x080116a1
 80116d8:	080116a1 	.word	0x080116a1
 80116dc:	080116a1 	.word	0x080116a1
 80116e0:	080116a1 	.word	0x080116a1
 80116e4:	08011823 	.word	0x08011823
 80116e8:	0801174f 	.word	0x0801174f
 80116ec:	080117dd 	.word	0x080117dd
 80116f0:	080116a1 	.word	0x080116a1
 80116f4:	080116a1 	.word	0x080116a1
 80116f8:	08011845 	.word	0x08011845
 80116fc:	080116a1 	.word	0x080116a1
 8011700:	0801174f 	.word	0x0801174f
 8011704:	080116a1 	.word	0x080116a1
 8011708:	080116a1 	.word	0x080116a1
 801170c:	080117e5 	.word	0x080117e5
 8011710:	6833      	ldr	r3, [r6, #0]
 8011712:	1d1a      	adds	r2, r3, #4
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	6032      	str	r2, [r6, #0]
 8011718:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801171c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011720:	2301      	movs	r3, #1
 8011722:	e09c      	b.n	801185e <_printf_i+0x1e6>
 8011724:	6833      	ldr	r3, [r6, #0]
 8011726:	6820      	ldr	r0, [r4, #0]
 8011728:	1d19      	adds	r1, r3, #4
 801172a:	6031      	str	r1, [r6, #0]
 801172c:	0606      	lsls	r6, r0, #24
 801172e:	d501      	bpl.n	8011734 <_printf_i+0xbc>
 8011730:	681d      	ldr	r5, [r3, #0]
 8011732:	e003      	b.n	801173c <_printf_i+0xc4>
 8011734:	0645      	lsls	r5, r0, #25
 8011736:	d5fb      	bpl.n	8011730 <_printf_i+0xb8>
 8011738:	f9b3 5000 	ldrsh.w	r5, [r3]
 801173c:	2d00      	cmp	r5, #0
 801173e:	da03      	bge.n	8011748 <_printf_i+0xd0>
 8011740:	232d      	movs	r3, #45	@ 0x2d
 8011742:	426d      	negs	r5, r5
 8011744:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011748:	4858      	ldr	r0, [pc, #352]	@ (80118ac <_printf_i+0x234>)
 801174a:	230a      	movs	r3, #10
 801174c:	e011      	b.n	8011772 <_printf_i+0xfa>
 801174e:	6821      	ldr	r1, [r4, #0]
 8011750:	6833      	ldr	r3, [r6, #0]
 8011752:	0608      	lsls	r0, r1, #24
 8011754:	f853 5b04 	ldr.w	r5, [r3], #4
 8011758:	d402      	bmi.n	8011760 <_printf_i+0xe8>
 801175a:	0649      	lsls	r1, r1, #25
 801175c:	bf48      	it	mi
 801175e:	b2ad      	uxthmi	r5, r5
 8011760:	2f6f      	cmp	r7, #111	@ 0x6f
 8011762:	4852      	ldr	r0, [pc, #328]	@ (80118ac <_printf_i+0x234>)
 8011764:	6033      	str	r3, [r6, #0]
 8011766:	bf14      	ite	ne
 8011768:	230a      	movne	r3, #10
 801176a:	2308      	moveq	r3, #8
 801176c:	2100      	movs	r1, #0
 801176e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011772:	6866      	ldr	r6, [r4, #4]
 8011774:	60a6      	str	r6, [r4, #8]
 8011776:	2e00      	cmp	r6, #0
 8011778:	db05      	blt.n	8011786 <_printf_i+0x10e>
 801177a:	6821      	ldr	r1, [r4, #0]
 801177c:	432e      	orrs	r6, r5
 801177e:	f021 0104 	bic.w	r1, r1, #4
 8011782:	6021      	str	r1, [r4, #0]
 8011784:	d04b      	beq.n	801181e <_printf_i+0x1a6>
 8011786:	4616      	mov	r6, r2
 8011788:	fbb5 f1f3 	udiv	r1, r5, r3
 801178c:	fb03 5711 	mls	r7, r3, r1, r5
 8011790:	5dc7      	ldrb	r7, [r0, r7]
 8011792:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011796:	462f      	mov	r7, r5
 8011798:	42bb      	cmp	r3, r7
 801179a:	460d      	mov	r5, r1
 801179c:	d9f4      	bls.n	8011788 <_printf_i+0x110>
 801179e:	2b08      	cmp	r3, #8
 80117a0:	d10b      	bne.n	80117ba <_printf_i+0x142>
 80117a2:	6823      	ldr	r3, [r4, #0]
 80117a4:	07df      	lsls	r7, r3, #31
 80117a6:	d508      	bpl.n	80117ba <_printf_i+0x142>
 80117a8:	6923      	ldr	r3, [r4, #16]
 80117aa:	6861      	ldr	r1, [r4, #4]
 80117ac:	4299      	cmp	r1, r3
 80117ae:	bfde      	ittt	le
 80117b0:	2330      	movle	r3, #48	@ 0x30
 80117b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80117b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80117ba:	1b92      	subs	r2, r2, r6
 80117bc:	6122      	str	r2, [r4, #16]
 80117be:	f8cd a000 	str.w	sl, [sp]
 80117c2:	464b      	mov	r3, r9
 80117c4:	aa03      	add	r2, sp, #12
 80117c6:	4621      	mov	r1, r4
 80117c8:	4640      	mov	r0, r8
 80117ca:	f7ff fee7 	bl	801159c <_printf_common>
 80117ce:	3001      	adds	r0, #1
 80117d0:	d14a      	bne.n	8011868 <_printf_i+0x1f0>
 80117d2:	f04f 30ff 	mov.w	r0, #4294967295
 80117d6:	b004      	add	sp, #16
 80117d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117dc:	6823      	ldr	r3, [r4, #0]
 80117de:	f043 0320 	orr.w	r3, r3, #32
 80117e2:	6023      	str	r3, [r4, #0]
 80117e4:	4832      	ldr	r0, [pc, #200]	@ (80118b0 <_printf_i+0x238>)
 80117e6:	2778      	movs	r7, #120	@ 0x78
 80117e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80117ec:	6823      	ldr	r3, [r4, #0]
 80117ee:	6831      	ldr	r1, [r6, #0]
 80117f0:	061f      	lsls	r7, r3, #24
 80117f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80117f6:	d402      	bmi.n	80117fe <_printf_i+0x186>
 80117f8:	065f      	lsls	r7, r3, #25
 80117fa:	bf48      	it	mi
 80117fc:	b2ad      	uxthmi	r5, r5
 80117fe:	6031      	str	r1, [r6, #0]
 8011800:	07d9      	lsls	r1, r3, #31
 8011802:	bf44      	itt	mi
 8011804:	f043 0320 	orrmi.w	r3, r3, #32
 8011808:	6023      	strmi	r3, [r4, #0]
 801180a:	b11d      	cbz	r5, 8011814 <_printf_i+0x19c>
 801180c:	2310      	movs	r3, #16
 801180e:	e7ad      	b.n	801176c <_printf_i+0xf4>
 8011810:	4826      	ldr	r0, [pc, #152]	@ (80118ac <_printf_i+0x234>)
 8011812:	e7e9      	b.n	80117e8 <_printf_i+0x170>
 8011814:	6823      	ldr	r3, [r4, #0]
 8011816:	f023 0320 	bic.w	r3, r3, #32
 801181a:	6023      	str	r3, [r4, #0]
 801181c:	e7f6      	b.n	801180c <_printf_i+0x194>
 801181e:	4616      	mov	r6, r2
 8011820:	e7bd      	b.n	801179e <_printf_i+0x126>
 8011822:	6833      	ldr	r3, [r6, #0]
 8011824:	6825      	ldr	r5, [r4, #0]
 8011826:	6961      	ldr	r1, [r4, #20]
 8011828:	1d18      	adds	r0, r3, #4
 801182a:	6030      	str	r0, [r6, #0]
 801182c:	062e      	lsls	r6, r5, #24
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	d501      	bpl.n	8011836 <_printf_i+0x1be>
 8011832:	6019      	str	r1, [r3, #0]
 8011834:	e002      	b.n	801183c <_printf_i+0x1c4>
 8011836:	0668      	lsls	r0, r5, #25
 8011838:	d5fb      	bpl.n	8011832 <_printf_i+0x1ba>
 801183a:	8019      	strh	r1, [r3, #0]
 801183c:	2300      	movs	r3, #0
 801183e:	6123      	str	r3, [r4, #16]
 8011840:	4616      	mov	r6, r2
 8011842:	e7bc      	b.n	80117be <_printf_i+0x146>
 8011844:	6833      	ldr	r3, [r6, #0]
 8011846:	1d1a      	adds	r2, r3, #4
 8011848:	6032      	str	r2, [r6, #0]
 801184a:	681e      	ldr	r6, [r3, #0]
 801184c:	6862      	ldr	r2, [r4, #4]
 801184e:	2100      	movs	r1, #0
 8011850:	4630      	mov	r0, r6
 8011852:	f7ee fcbd 	bl	80001d0 <memchr>
 8011856:	b108      	cbz	r0, 801185c <_printf_i+0x1e4>
 8011858:	1b80      	subs	r0, r0, r6
 801185a:	6060      	str	r0, [r4, #4]
 801185c:	6863      	ldr	r3, [r4, #4]
 801185e:	6123      	str	r3, [r4, #16]
 8011860:	2300      	movs	r3, #0
 8011862:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011866:	e7aa      	b.n	80117be <_printf_i+0x146>
 8011868:	6923      	ldr	r3, [r4, #16]
 801186a:	4632      	mov	r2, r6
 801186c:	4649      	mov	r1, r9
 801186e:	4640      	mov	r0, r8
 8011870:	47d0      	blx	sl
 8011872:	3001      	adds	r0, #1
 8011874:	d0ad      	beq.n	80117d2 <_printf_i+0x15a>
 8011876:	6823      	ldr	r3, [r4, #0]
 8011878:	079b      	lsls	r3, r3, #30
 801187a:	d413      	bmi.n	80118a4 <_printf_i+0x22c>
 801187c:	68e0      	ldr	r0, [r4, #12]
 801187e:	9b03      	ldr	r3, [sp, #12]
 8011880:	4298      	cmp	r0, r3
 8011882:	bfb8      	it	lt
 8011884:	4618      	movlt	r0, r3
 8011886:	e7a6      	b.n	80117d6 <_printf_i+0x15e>
 8011888:	2301      	movs	r3, #1
 801188a:	4632      	mov	r2, r6
 801188c:	4649      	mov	r1, r9
 801188e:	4640      	mov	r0, r8
 8011890:	47d0      	blx	sl
 8011892:	3001      	adds	r0, #1
 8011894:	d09d      	beq.n	80117d2 <_printf_i+0x15a>
 8011896:	3501      	adds	r5, #1
 8011898:	68e3      	ldr	r3, [r4, #12]
 801189a:	9903      	ldr	r1, [sp, #12]
 801189c:	1a5b      	subs	r3, r3, r1
 801189e:	42ab      	cmp	r3, r5
 80118a0:	dcf2      	bgt.n	8011888 <_printf_i+0x210>
 80118a2:	e7eb      	b.n	801187c <_printf_i+0x204>
 80118a4:	2500      	movs	r5, #0
 80118a6:	f104 0619 	add.w	r6, r4, #25
 80118aa:	e7f5      	b.n	8011898 <_printf_i+0x220>
 80118ac:	08015b16 	.word	0x08015b16
 80118b0:	08015b27 	.word	0x08015b27

080118b4 <_scanf_float>:
 80118b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118b8:	b087      	sub	sp, #28
 80118ba:	4691      	mov	r9, r2
 80118bc:	9303      	str	r3, [sp, #12]
 80118be:	688b      	ldr	r3, [r1, #8]
 80118c0:	1e5a      	subs	r2, r3, #1
 80118c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80118c6:	bf81      	itttt	hi
 80118c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80118cc:	eb03 0b05 	addhi.w	fp, r3, r5
 80118d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80118d4:	608b      	strhi	r3, [r1, #8]
 80118d6:	680b      	ldr	r3, [r1, #0]
 80118d8:	460a      	mov	r2, r1
 80118da:	f04f 0500 	mov.w	r5, #0
 80118de:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80118e2:	f842 3b1c 	str.w	r3, [r2], #28
 80118e6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80118ea:	4680      	mov	r8, r0
 80118ec:	460c      	mov	r4, r1
 80118ee:	bf98      	it	ls
 80118f0:	f04f 0b00 	movls.w	fp, #0
 80118f4:	9201      	str	r2, [sp, #4]
 80118f6:	4616      	mov	r6, r2
 80118f8:	46aa      	mov	sl, r5
 80118fa:	462f      	mov	r7, r5
 80118fc:	9502      	str	r5, [sp, #8]
 80118fe:	68a2      	ldr	r2, [r4, #8]
 8011900:	b15a      	cbz	r2, 801191a <_scanf_float+0x66>
 8011902:	f8d9 3000 	ldr.w	r3, [r9]
 8011906:	781b      	ldrb	r3, [r3, #0]
 8011908:	2b4e      	cmp	r3, #78	@ 0x4e
 801190a:	d863      	bhi.n	80119d4 <_scanf_float+0x120>
 801190c:	2b40      	cmp	r3, #64	@ 0x40
 801190e:	d83b      	bhi.n	8011988 <_scanf_float+0xd4>
 8011910:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8011914:	b2c8      	uxtb	r0, r1
 8011916:	280e      	cmp	r0, #14
 8011918:	d939      	bls.n	801198e <_scanf_float+0xda>
 801191a:	b11f      	cbz	r7, 8011924 <_scanf_float+0x70>
 801191c:	6823      	ldr	r3, [r4, #0]
 801191e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011922:	6023      	str	r3, [r4, #0]
 8011924:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011928:	f1ba 0f01 	cmp.w	sl, #1
 801192c:	f200 8114 	bhi.w	8011b58 <_scanf_float+0x2a4>
 8011930:	9b01      	ldr	r3, [sp, #4]
 8011932:	429e      	cmp	r6, r3
 8011934:	f200 8105 	bhi.w	8011b42 <_scanf_float+0x28e>
 8011938:	2001      	movs	r0, #1
 801193a:	b007      	add	sp, #28
 801193c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011940:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8011944:	2a0d      	cmp	r2, #13
 8011946:	d8e8      	bhi.n	801191a <_scanf_float+0x66>
 8011948:	a101      	add	r1, pc, #4	@ (adr r1, 8011950 <_scanf_float+0x9c>)
 801194a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801194e:	bf00      	nop
 8011950:	08011a99 	.word	0x08011a99
 8011954:	0801191b 	.word	0x0801191b
 8011958:	0801191b 	.word	0x0801191b
 801195c:	0801191b 	.word	0x0801191b
 8011960:	08011af5 	.word	0x08011af5
 8011964:	08011acf 	.word	0x08011acf
 8011968:	0801191b 	.word	0x0801191b
 801196c:	0801191b 	.word	0x0801191b
 8011970:	08011aa7 	.word	0x08011aa7
 8011974:	0801191b 	.word	0x0801191b
 8011978:	0801191b 	.word	0x0801191b
 801197c:	0801191b 	.word	0x0801191b
 8011980:	0801191b 	.word	0x0801191b
 8011984:	08011a63 	.word	0x08011a63
 8011988:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801198c:	e7da      	b.n	8011944 <_scanf_float+0x90>
 801198e:	290e      	cmp	r1, #14
 8011990:	d8c3      	bhi.n	801191a <_scanf_float+0x66>
 8011992:	a001      	add	r0, pc, #4	@ (adr r0, 8011998 <_scanf_float+0xe4>)
 8011994:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011998:	08011a53 	.word	0x08011a53
 801199c:	0801191b 	.word	0x0801191b
 80119a0:	08011a53 	.word	0x08011a53
 80119a4:	08011ae3 	.word	0x08011ae3
 80119a8:	0801191b 	.word	0x0801191b
 80119ac:	080119f5 	.word	0x080119f5
 80119b0:	08011a39 	.word	0x08011a39
 80119b4:	08011a39 	.word	0x08011a39
 80119b8:	08011a39 	.word	0x08011a39
 80119bc:	08011a39 	.word	0x08011a39
 80119c0:	08011a39 	.word	0x08011a39
 80119c4:	08011a39 	.word	0x08011a39
 80119c8:	08011a39 	.word	0x08011a39
 80119cc:	08011a39 	.word	0x08011a39
 80119d0:	08011a39 	.word	0x08011a39
 80119d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80119d6:	d809      	bhi.n	80119ec <_scanf_float+0x138>
 80119d8:	2b60      	cmp	r3, #96	@ 0x60
 80119da:	d8b1      	bhi.n	8011940 <_scanf_float+0x8c>
 80119dc:	2b54      	cmp	r3, #84	@ 0x54
 80119de:	d07b      	beq.n	8011ad8 <_scanf_float+0x224>
 80119e0:	2b59      	cmp	r3, #89	@ 0x59
 80119e2:	d19a      	bne.n	801191a <_scanf_float+0x66>
 80119e4:	2d07      	cmp	r5, #7
 80119e6:	d198      	bne.n	801191a <_scanf_float+0x66>
 80119e8:	2508      	movs	r5, #8
 80119ea:	e02f      	b.n	8011a4c <_scanf_float+0x198>
 80119ec:	2b74      	cmp	r3, #116	@ 0x74
 80119ee:	d073      	beq.n	8011ad8 <_scanf_float+0x224>
 80119f0:	2b79      	cmp	r3, #121	@ 0x79
 80119f2:	e7f6      	b.n	80119e2 <_scanf_float+0x12e>
 80119f4:	6821      	ldr	r1, [r4, #0]
 80119f6:	05c8      	lsls	r0, r1, #23
 80119f8:	d51e      	bpl.n	8011a38 <_scanf_float+0x184>
 80119fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80119fe:	6021      	str	r1, [r4, #0]
 8011a00:	3701      	adds	r7, #1
 8011a02:	f1bb 0f00 	cmp.w	fp, #0
 8011a06:	d003      	beq.n	8011a10 <_scanf_float+0x15c>
 8011a08:	3201      	adds	r2, #1
 8011a0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011a0e:	60a2      	str	r2, [r4, #8]
 8011a10:	68a3      	ldr	r3, [r4, #8]
 8011a12:	3b01      	subs	r3, #1
 8011a14:	60a3      	str	r3, [r4, #8]
 8011a16:	6923      	ldr	r3, [r4, #16]
 8011a18:	3301      	adds	r3, #1
 8011a1a:	6123      	str	r3, [r4, #16]
 8011a1c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8011a20:	3b01      	subs	r3, #1
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	f8c9 3004 	str.w	r3, [r9, #4]
 8011a28:	f340 8082 	ble.w	8011b30 <_scanf_float+0x27c>
 8011a2c:	f8d9 3000 	ldr.w	r3, [r9]
 8011a30:	3301      	adds	r3, #1
 8011a32:	f8c9 3000 	str.w	r3, [r9]
 8011a36:	e762      	b.n	80118fe <_scanf_float+0x4a>
 8011a38:	eb1a 0105 	adds.w	r1, sl, r5
 8011a3c:	f47f af6d 	bne.w	801191a <_scanf_float+0x66>
 8011a40:	6822      	ldr	r2, [r4, #0]
 8011a42:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8011a46:	6022      	str	r2, [r4, #0]
 8011a48:	460d      	mov	r5, r1
 8011a4a:	468a      	mov	sl, r1
 8011a4c:	f806 3b01 	strb.w	r3, [r6], #1
 8011a50:	e7de      	b.n	8011a10 <_scanf_float+0x15c>
 8011a52:	6822      	ldr	r2, [r4, #0]
 8011a54:	0610      	lsls	r0, r2, #24
 8011a56:	f57f af60 	bpl.w	801191a <_scanf_float+0x66>
 8011a5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011a5e:	6022      	str	r2, [r4, #0]
 8011a60:	e7f4      	b.n	8011a4c <_scanf_float+0x198>
 8011a62:	f1ba 0f00 	cmp.w	sl, #0
 8011a66:	d10c      	bne.n	8011a82 <_scanf_float+0x1ce>
 8011a68:	b977      	cbnz	r7, 8011a88 <_scanf_float+0x1d4>
 8011a6a:	6822      	ldr	r2, [r4, #0]
 8011a6c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011a70:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011a74:	d108      	bne.n	8011a88 <_scanf_float+0x1d4>
 8011a76:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011a7a:	6022      	str	r2, [r4, #0]
 8011a7c:	f04f 0a01 	mov.w	sl, #1
 8011a80:	e7e4      	b.n	8011a4c <_scanf_float+0x198>
 8011a82:	f1ba 0f02 	cmp.w	sl, #2
 8011a86:	d050      	beq.n	8011b2a <_scanf_float+0x276>
 8011a88:	2d01      	cmp	r5, #1
 8011a8a:	d002      	beq.n	8011a92 <_scanf_float+0x1de>
 8011a8c:	2d04      	cmp	r5, #4
 8011a8e:	f47f af44 	bne.w	801191a <_scanf_float+0x66>
 8011a92:	3501      	adds	r5, #1
 8011a94:	b2ed      	uxtb	r5, r5
 8011a96:	e7d9      	b.n	8011a4c <_scanf_float+0x198>
 8011a98:	f1ba 0f01 	cmp.w	sl, #1
 8011a9c:	f47f af3d 	bne.w	801191a <_scanf_float+0x66>
 8011aa0:	f04f 0a02 	mov.w	sl, #2
 8011aa4:	e7d2      	b.n	8011a4c <_scanf_float+0x198>
 8011aa6:	b975      	cbnz	r5, 8011ac6 <_scanf_float+0x212>
 8011aa8:	2f00      	cmp	r7, #0
 8011aaa:	f47f af37 	bne.w	801191c <_scanf_float+0x68>
 8011aae:	6822      	ldr	r2, [r4, #0]
 8011ab0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011ab4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011ab8:	f040 8103 	bne.w	8011cc2 <_scanf_float+0x40e>
 8011abc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011ac0:	6022      	str	r2, [r4, #0]
 8011ac2:	2501      	movs	r5, #1
 8011ac4:	e7c2      	b.n	8011a4c <_scanf_float+0x198>
 8011ac6:	2d03      	cmp	r5, #3
 8011ac8:	d0e3      	beq.n	8011a92 <_scanf_float+0x1de>
 8011aca:	2d05      	cmp	r5, #5
 8011acc:	e7df      	b.n	8011a8e <_scanf_float+0x1da>
 8011ace:	2d02      	cmp	r5, #2
 8011ad0:	f47f af23 	bne.w	801191a <_scanf_float+0x66>
 8011ad4:	2503      	movs	r5, #3
 8011ad6:	e7b9      	b.n	8011a4c <_scanf_float+0x198>
 8011ad8:	2d06      	cmp	r5, #6
 8011ada:	f47f af1e 	bne.w	801191a <_scanf_float+0x66>
 8011ade:	2507      	movs	r5, #7
 8011ae0:	e7b4      	b.n	8011a4c <_scanf_float+0x198>
 8011ae2:	6822      	ldr	r2, [r4, #0]
 8011ae4:	0591      	lsls	r1, r2, #22
 8011ae6:	f57f af18 	bpl.w	801191a <_scanf_float+0x66>
 8011aea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8011aee:	6022      	str	r2, [r4, #0]
 8011af0:	9702      	str	r7, [sp, #8]
 8011af2:	e7ab      	b.n	8011a4c <_scanf_float+0x198>
 8011af4:	6822      	ldr	r2, [r4, #0]
 8011af6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8011afa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8011afe:	d005      	beq.n	8011b0c <_scanf_float+0x258>
 8011b00:	0550      	lsls	r0, r2, #21
 8011b02:	f57f af0a 	bpl.w	801191a <_scanf_float+0x66>
 8011b06:	2f00      	cmp	r7, #0
 8011b08:	f000 80db 	beq.w	8011cc2 <_scanf_float+0x40e>
 8011b0c:	0591      	lsls	r1, r2, #22
 8011b0e:	bf58      	it	pl
 8011b10:	9902      	ldrpl	r1, [sp, #8]
 8011b12:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011b16:	bf58      	it	pl
 8011b18:	1a79      	subpl	r1, r7, r1
 8011b1a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8011b1e:	bf58      	it	pl
 8011b20:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011b24:	6022      	str	r2, [r4, #0]
 8011b26:	2700      	movs	r7, #0
 8011b28:	e790      	b.n	8011a4c <_scanf_float+0x198>
 8011b2a:	f04f 0a03 	mov.w	sl, #3
 8011b2e:	e78d      	b.n	8011a4c <_scanf_float+0x198>
 8011b30:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011b34:	4649      	mov	r1, r9
 8011b36:	4640      	mov	r0, r8
 8011b38:	4798      	blx	r3
 8011b3a:	2800      	cmp	r0, #0
 8011b3c:	f43f aedf 	beq.w	80118fe <_scanf_float+0x4a>
 8011b40:	e6eb      	b.n	801191a <_scanf_float+0x66>
 8011b42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011b4a:	464a      	mov	r2, r9
 8011b4c:	4640      	mov	r0, r8
 8011b4e:	4798      	blx	r3
 8011b50:	6923      	ldr	r3, [r4, #16]
 8011b52:	3b01      	subs	r3, #1
 8011b54:	6123      	str	r3, [r4, #16]
 8011b56:	e6eb      	b.n	8011930 <_scanf_float+0x7c>
 8011b58:	1e6b      	subs	r3, r5, #1
 8011b5a:	2b06      	cmp	r3, #6
 8011b5c:	d824      	bhi.n	8011ba8 <_scanf_float+0x2f4>
 8011b5e:	2d02      	cmp	r5, #2
 8011b60:	d836      	bhi.n	8011bd0 <_scanf_float+0x31c>
 8011b62:	9b01      	ldr	r3, [sp, #4]
 8011b64:	429e      	cmp	r6, r3
 8011b66:	f67f aee7 	bls.w	8011938 <_scanf_float+0x84>
 8011b6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011b72:	464a      	mov	r2, r9
 8011b74:	4640      	mov	r0, r8
 8011b76:	4798      	blx	r3
 8011b78:	6923      	ldr	r3, [r4, #16]
 8011b7a:	3b01      	subs	r3, #1
 8011b7c:	6123      	str	r3, [r4, #16]
 8011b7e:	e7f0      	b.n	8011b62 <_scanf_float+0x2ae>
 8011b80:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b84:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8011b88:	464a      	mov	r2, r9
 8011b8a:	4640      	mov	r0, r8
 8011b8c:	4798      	blx	r3
 8011b8e:	6923      	ldr	r3, [r4, #16]
 8011b90:	3b01      	subs	r3, #1
 8011b92:	6123      	str	r3, [r4, #16]
 8011b94:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b98:	fa5f fa8a 	uxtb.w	sl, sl
 8011b9c:	f1ba 0f02 	cmp.w	sl, #2
 8011ba0:	d1ee      	bne.n	8011b80 <_scanf_float+0x2cc>
 8011ba2:	3d03      	subs	r5, #3
 8011ba4:	b2ed      	uxtb	r5, r5
 8011ba6:	1b76      	subs	r6, r6, r5
 8011ba8:	6823      	ldr	r3, [r4, #0]
 8011baa:	05da      	lsls	r2, r3, #23
 8011bac:	d530      	bpl.n	8011c10 <_scanf_float+0x35c>
 8011bae:	055b      	lsls	r3, r3, #21
 8011bb0:	d511      	bpl.n	8011bd6 <_scanf_float+0x322>
 8011bb2:	9b01      	ldr	r3, [sp, #4]
 8011bb4:	429e      	cmp	r6, r3
 8011bb6:	f67f aebf 	bls.w	8011938 <_scanf_float+0x84>
 8011bba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011bbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011bc2:	464a      	mov	r2, r9
 8011bc4:	4640      	mov	r0, r8
 8011bc6:	4798      	blx	r3
 8011bc8:	6923      	ldr	r3, [r4, #16]
 8011bca:	3b01      	subs	r3, #1
 8011bcc:	6123      	str	r3, [r4, #16]
 8011bce:	e7f0      	b.n	8011bb2 <_scanf_float+0x2fe>
 8011bd0:	46aa      	mov	sl, r5
 8011bd2:	46b3      	mov	fp, r6
 8011bd4:	e7de      	b.n	8011b94 <_scanf_float+0x2e0>
 8011bd6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011bda:	6923      	ldr	r3, [r4, #16]
 8011bdc:	2965      	cmp	r1, #101	@ 0x65
 8011bde:	f103 33ff 	add.w	r3, r3, #4294967295
 8011be2:	f106 35ff 	add.w	r5, r6, #4294967295
 8011be6:	6123      	str	r3, [r4, #16]
 8011be8:	d00c      	beq.n	8011c04 <_scanf_float+0x350>
 8011bea:	2945      	cmp	r1, #69	@ 0x45
 8011bec:	d00a      	beq.n	8011c04 <_scanf_float+0x350>
 8011bee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011bf2:	464a      	mov	r2, r9
 8011bf4:	4640      	mov	r0, r8
 8011bf6:	4798      	blx	r3
 8011bf8:	6923      	ldr	r3, [r4, #16]
 8011bfa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8011bfe:	3b01      	subs	r3, #1
 8011c00:	1eb5      	subs	r5, r6, #2
 8011c02:	6123      	str	r3, [r4, #16]
 8011c04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011c08:	464a      	mov	r2, r9
 8011c0a:	4640      	mov	r0, r8
 8011c0c:	4798      	blx	r3
 8011c0e:	462e      	mov	r6, r5
 8011c10:	6822      	ldr	r2, [r4, #0]
 8011c12:	f012 0210 	ands.w	r2, r2, #16
 8011c16:	d001      	beq.n	8011c1c <_scanf_float+0x368>
 8011c18:	2000      	movs	r0, #0
 8011c1a:	e68e      	b.n	801193a <_scanf_float+0x86>
 8011c1c:	7032      	strb	r2, [r6, #0]
 8011c1e:	6823      	ldr	r3, [r4, #0]
 8011c20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011c24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011c28:	d125      	bne.n	8011c76 <_scanf_float+0x3c2>
 8011c2a:	9b02      	ldr	r3, [sp, #8]
 8011c2c:	429f      	cmp	r7, r3
 8011c2e:	d00a      	beq.n	8011c46 <_scanf_float+0x392>
 8011c30:	1bda      	subs	r2, r3, r7
 8011c32:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8011c36:	429e      	cmp	r6, r3
 8011c38:	bf28      	it	cs
 8011c3a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8011c3e:	4922      	ldr	r1, [pc, #136]	@ (8011cc8 <_scanf_float+0x414>)
 8011c40:	4630      	mov	r0, r6
 8011c42:	f000 fa33 	bl	80120ac <siprintf>
 8011c46:	9901      	ldr	r1, [sp, #4]
 8011c48:	2200      	movs	r2, #0
 8011c4a:	4640      	mov	r0, r8
 8011c4c:	f002 fd78 	bl	8014740 <_strtod_r>
 8011c50:	9b03      	ldr	r3, [sp, #12]
 8011c52:	6821      	ldr	r1, [r4, #0]
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	f011 0f02 	tst.w	r1, #2
 8011c5a:	ec57 6b10 	vmov	r6, r7, d0
 8011c5e:	f103 0204 	add.w	r2, r3, #4
 8011c62:	d015      	beq.n	8011c90 <_scanf_float+0x3dc>
 8011c64:	9903      	ldr	r1, [sp, #12]
 8011c66:	600a      	str	r2, [r1, #0]
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	e9c3 6700 	strd	r6, r7, [r3]
 8011c6e:	68e3      	ldr	r3, [r4, #12]
 8011c70:	3301      	adds	r3, #1
 8011c72:	60e3      	str	r3, [r4, #12]
 8011c74:	e7d0      	b.n	8011c18 <_scanf_float+0x364>
 8011c76:	9b04      	ldr	r3, [sp, #16]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d0e4      	beq.n	8011c46 <_scanf_float+0x392>
 8011c7c:	9905      	ldr	r1, [sp, #20]
 8011c7e:	230a      	movs	r3, #10
 8011c80:	3101      	adds	r1, #1
 8011c82:	4640      	mov	r0, r8
 8011c84:	f002 fddc 	bl	8014840 <_strtol_r>
 8011c88:	9b04      	ldr	r3, [sp, #16]
 8011c8a:	9e05      	ldr	r6, [sp, #20]
 8011c8c:	1ac2      	subs	r2, r0, r3
 8011c8e:	e7d0      	b.n	8011c32 <_scanf_float+0x37e>
 8011c90:	f011 0f04 	tst.w	r1, #4
 8011c94:	9903      	ldr	r1, [sp, #12]
 8011c96:	600a      	str	r2, [r1, #0]
 8011c98:	d1e6      	bne.n	8011c68 <_scanf_float+0x3b4>
 8011c9a:	681d      	ldr	r5, [r3, #0]
 8011c9c:	4632      	mov	r2, r6
 8011c9e:	463b      	mov	r3, r7
 8011ca0:	4630      	mov	r0, r6
 8011ca2:	4639      	mov	r1, r7
 8011ca4:	f7ee ff42 	bl	8000b2c <__aeabi_dcmpun>
 8011ca8:	b128      	cbz	r0, 8011cb6 <_scanf_float+0x402>
 8011caa:	4808      	ldr	r0, [pc, #32]	@ (8011ccc <_scanf_float+0x418>)
 8011cac:	f000 fbf0 	bl	8012490 <nanf>
 8011cb0:	ed85 0a00 	vstr	s0, [r5]
 8011cb4:	e7db      	b.n	8011c6e <_scanf_float+0x3ba>
 8011cb6:	4630      	mov	r0, r6
 8011cb8:	4639      	mov	r1, r7
 8011cba:	f7ee ff95 	bl	8000be8 <__aeabi_d2f>
 8011cbe:	6028      	str	r0, [r5, #0]
 8011cc0:	e7d5      	b.n	8011c6e <_scanf_float+0x3ba>
 8011cc2:	2700      	movs	r7, #0
 8011cc4:	e62e      	b.n	8011924 <_scanf_float+0x70>
 8011cc6:	bf00      	nop
 8011cc8:	08015b38 	.word	0x08015b38
 8011ccc:	08015c79 	.word	0x08015c79

08011cd0 <std>:
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	b510      	push	{r4, lr}
 8011cd4:	4604      	mov	r4, r0
 8011cd6:	e9c0 3300 	strd	r3, r3, [r0]
 8011cda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011cde:	6083      	str	r3, [r0, #8]
 8011ce0:	8181      	strh	r1, [r0, #12]
 8011ce2:	6643      	str	r3, [r0, #100]	@ 0x64
 8011ce4:	81c2      	strh	r2, [r0, #14]
 8011ce6:	6183      	str	r3, [r0, #24]
 8011ce8:	4619      	mov	r1, r3
 8011cea:	2208      	movs	r2, #8
 8011cec:	305c      	adds	r0, #92	@ 0x5c
 8011cee:	f000 fad7 	bl	80122a0 <memset>
 8011cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8011d28 <std+0x58>)
 8011cf4:	6263      	str	r3, [r4, #36]	@ 0x24
 8011cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8011d2c <std+0x5c>)
 8011cf8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8011d30 <std+0x60>)
 8011cfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8011d34 <std+0x64>)
 8011d00:	6323      	str	r3, [r4, #48]	@ 0x30
 8011d02:	4b0d      	ldr	r3, [pc, #52]	@ (8011d38 <std+0x68>)
 8011d04:	6224      	str	r4, [r4, #32]
 8011d06:	429c      	cmp	r4, r3
 8011d08:	d006      	beq.n	8011d18 <std+0x48>
 8011d0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011d0e:	4294      	cmp	r4, r2
 8011d10:	d002      	beq.n	8011d18 <std+0x48>
 8011d12:	33d0      	adds	r3, #208	@ 0xd0
 8011d14:	429c      	cmp	r4, r3
 8011d16:	d105      	bne.n	8011d24 <std+0x54>
 8011d18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d20:	f7f0 b906 	b.w	8001f30 <__retarget_lock_init_recursive>
 8011d24:	bd10      	pop	{r4, pc}
 8011d26:	bf00      	nop
 8011d28:	080120f1 	.word	0x080120f1
 8011d2c:	08012113 	.word	0x08012113
 8011d30:	0801214b 	.word	0x0801214b
 8011d34:	0801216f 	.word	0x0801216f
 8011d38:	200056c0 	.word	0x200056c0

08011d3c <stdio_exit_handler>:
 8011d3c:	4a02      	ldr	r2, [pc, #8]	@ (8011d48 <stdio_exit_handler+0xc>)
 8011d3e:	4903      	ldr	r1, [pc, #12]	@ (8011d4c <stdio_exit_handler+0x10>)
 8011d40:	4803      	ldr	r0, [pc, #12]	@ (8011d50 <stdio_exit_handler+0x14>)
 8011d42:	f000 b869 	b.w	8011e18 <_fwalk_sglue>
 8011d46:	bf00      	nop
 8011d48:	20000030 	.word	0x20000030
 8011d4c:	08014e81 	.word	0x08014e81
 8011d50:	20000040 	.word	0x20000040

08011d54 <cleanup_stdio>:
 8011d54:	6841      	ldr	r1, [r0, #4]
 8011d56:	4b0c      	ldr	r3, [pc, #48]	@ (8011d88 <cleanup_stdio+0x34>)
 8011d58:	4299      	cmp	r1, r3
 8011d5a:	b510      	push	{r4, lr}
 8011d5c:	4604      	mov	r4, r0
 8011d5e:	d001      	beq.n	8011d64 <cleanup_stdio+0x10>
 8011d60:	f003 f88e 	bl	8014e80 <_fflush_r>
 8011d64:	68a1      	ldr	r1, [r4, #8]
 8011d66:	4b09      	ldr	r3, [pc, #36]	@ (8011d8c <cleanup_stdio+0x38>)
 8011d68:	4299      	cmp	r1, r3
 8011d6a:	d002      	beq.n	8011d72 <cleanup_stdio+0x1e>
 8011d6c:	4620      	mov	r0, r4
 8011d6e:	f003 f887 	bl	8014e80 <_fflush_r>
 8011d72:	68e1      	ldr	r1, [r4, #12]
 8011d74:	4b06      	ldr	r3, [pc, #24]	@ (8011d90 <cleanup_stdio+0x3c>)
 8011d76:	4299      	cmp	r1, r3
 8011d78:	d004      	beq.n	8011d84 <cleanup_stdio+0x30>
 8011d7a:	4620      	mov	r0, r4
 8011d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d80:	f003 b87e 	b.w	8014e80 <_fflush_r>
 8011d84:	bd10      	pop	{r4, pc}
 8011d86:	bf00      	nop
 8011d88:	200056c0 	.word	0x200056c0
 8011d8c:	20005728 	.word	0x20005728
 8011d90:	20005790 	.word	0x20005790

08011d94 <global_stdio_init.part.0>:
 8011d94:	b510      	push	{r4, lr}
 8011d96:	4b0b      	ldr	r3, [pc, #44]	@ (8011dc4 <global_stdio_init.part.0+0x30>)
 8011d98:	4c0b      	ldr	r4, [pc, #44]	@ (8011dc8 <global_stdio_init.part.0+0x34>)
 8011d9a:	4a0c      	ldr	r2, [pc, #48]	@ (8011dcc <global_stdio_init.part.0+0x38>)
 8011d9c:	601a      	str	r2, [r3, #0]
 8011d9e:	4620      	mov	r0, r4
 8011da0:	2200      	movs	r2, #0
 8011da2:	2104      	movs	r1, #4
 8011da4:	f7ff ff94 	bl	8011cd0 <std>
 8011da8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011dac:	2201      	movs	r2, #1
 8011dae:	2109      	movs	r1, #9
 8011db0:	f7ff ff8e 	bl	8011cd0 <std>
 8011db4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011db8:	2202      	movs	r2, #2
 8011dba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011dbe:	2112      	movs	r1, #18
 8011dc0:	f7ff bf86 	b.w	8011cd0 <std>
 8011dc4:	200057f8 	.word	0x200057f8
 8011dc8:	200056c0 	.word	0x200056c0
 8011dcc:	08011d3d 	.word	0x08011d3d

08011dd0 <__sfp_lock_acquire>:
 8011dd0:	4801      	ldr	r0, [pc, #4]	@ (8011dd8 <__sfp_lock_acquire+0x8>)
 8011dd2:	f7f0 b8d4 	b.w	8001f7e <__retarget_lock_acquire_recursive>
 8011dd6:	bf00      	nop
 8011dd8:	200004a8 	.word	0x200004a8

08011ddc <__sfp_lock_release>:
 8011ddc:	4801      	ldr	r0, [pc, #4]	@ (8011de4 <__sfp_lock_release+0x8>)
 8011dde:	f7f0 b8e3 	b.w	8001fa8 <__retarget_lock_release_recursive>
 8011de2:	bf00      	nop
 8011de4:	200004a8 	.word	0x200004a8

08011de8 <__sinit>:
 8011de8:	b510      	push	{r4, lr}
 8011dea:	4604      	mov	r4, r0
 8011dec:	f7ff fff0 	bl	8011dd0 <__sfp_lock_acquire>
 8011df0:	6a23      	ldr	r3, [r4, #32]
 8011df2:	b11b      	cbz	r3, 8011dfc <__sinit+0x14>
 8011df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011df8:	f7ff bff0 	b.w	8011ddc <__sfp_lock_release>
 8011dfc:	4b04      	ldr	r3, [pc, #16]	@ (8011e10 <__sinit+0x28>)
 8011dfe:	6223      	str	r3, [r4, #32]
 8011e00:	4b04      	ldr	r3, [pc, #16]	@ (8011e14 <__sinit+0x2c>)
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d1f5      	bne.n	8011df4 <__sinit+0xc>
 8011e08:	f7ff ffc4 	bl	8011d94 <global_stdio_init.part.0>
 8011e0c:	e7f2      	b.n	8011df4 <__sinit+0xc>
 8011e0e:	bf00      	nop
 8011e10:	08011d55 	.word	0x08011d55
 8011e14:	200057f8 	.word	0x200057f8

08011e18 <_fwalk_sglue>:
 8011e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e1c:	4607      	mov	r7, r0
 8011e1e:	4688      	mov	r8, r1
 8011e20:	4614      	mov	r4, r2
 8011e22:	2600      	movs	r6, #0
 8011e24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011e28:	f1b9 0901 	subs.w	r9, r9, #1
 8011e2c:	d505      	bpl.n	8011e3a <_fwalk_sglue+0x22>
 8011e2e:	6824      	ldr	r4, [r4, #0]
 8011e30:	2c00      	cmp	r4, #0
 8011e32:	d1f7      	bne.n	8011e24 <_fwalk_sglue+0xc>
 8011e34:	4630      	mov	r0, r6
 8011e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e3a:	89ab      	ldrh	r3, [r5, #12]
 8011e3c:	2b01      	cmp	r3, #1
 8011e3e:	d907      	bls.n	8011e50 <_fwalk_sglue+0x38>
 8011e40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011e44:	3301      	adds	r3, #1
 8011e46:	d003      	beq.n	8011e50 <_fwalk_sglue+0x38>
 8011e48:	4629      	mov	r1, r5
 8011e4a:	4638      	mov	r0, r7
 8011e4c:	47c0      	blx	r8
 8011e4e:	4306      	orrs	r6, r0
 8011e50:	3568      	adds	r5, #104	@ 0x68
 8011e52:	e7e9      	b.n	8011e28 <_fwalk_sglue+0x10>

08011e54 <iprintf>:
 8011e54:	b40f      	push	{r0, r1, r2, r3}
 8011e56:	b507      	push	{r0, r1, r2, lr}
 8011e58:	4906      	ldr	r1, [pc, #24]	@ (8011e74 <iprintf+0x20>)
 8011e5a:	ab04      	add	r3, sp, #16
 8011e5c:	6808      	ldr	r0, [r1, #0]
 8011e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e62:	6881      	ldr	r1, [r0, #8]
 8011e64:	9301      	str	r3, [sp, #4]
 8011e66:	f002 fe6f 	bl	8014b48 <_vfiprintf_r>
 8011e6a:	b003      	add	sp, #12
 8011e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e70:	b004      	add	sp, #16
 8011e72:	4770      	bx	lr
 8011e74:	2000003c 	.word	0x2000003c

08011e78 <_puts_r>:
 8011e78:	6a03      	ldr	r3, [r0, #32]
 8011e7a:	b570      	push	{r4, r5, r6, lr}
 8011e7c:	6884      	ldr	r4, [r0, #8]
 8011e7e:	4605      	mov	r5, r0
 8011e80:	460e      	mov	r6, r1
 8011e82:	b90b      	cbnz	r3, 8011e88 <_puts_r+0x10>
 8011e84:	f7ff ffb0 	bl	8011de8 <__sinit>
 8011e88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011e8a:	07db      	lsls	r3, r3, #31
 8011e8c:	d405      	bmi.n	8011e9a <_puts_r+0x22>
 8011e8e:	89a3      	ldrh	r3, [r4, #12]
 8011e90:	0598      	lsls	r0, r3, #22
 8011e92:	d402      	bmi.n	8011e9a <_puts_r+0x22>
 8011e94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011e96:	f7f0 f872 	bl	8001f7e <__retarget_lock_acquire_recursive>
 8011e9a:	89a3      	ldrh	r3, [r4, #12]
 8011e9c:	0719      	lsls	r1, r3, #28
 8011e9e:	d502      	bpl.n	8011ea6 <_puts_r+0x2e>
 8011ea0:	6923      	ldr	r3, [r4, #16]
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d135      	bne.n	8011f12 <_puts_r+0x9a>
 8011ea6:	4621      	mov	r1, r4
 8011ea8:	4628      	mov	r0, r5
 8011eaa:	f000 f9a3 	bl	80121f4 <__swsetup_r>
 8011eae:	b380      	cbz	r0, 8011f12 <_puts_r+0x9a>
 8011eb0:	f04f 35ff 	mov.w	r5, #4294967295
 8011eb4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011eb6:	07da      	lsls	r2, r3, #31
 8011eb8:	d405      	bmi.n	8011ec6 <_puts_r+0x4e>
 8011eba:	89a3      	ldrh	r3, [r4, #12]
 8011ebc:	059b      	lsls	r3, r3, #22
 8011ebe:	d402      	bmi.n	8011ec6 <_puts_r+0x4e>
 8011ec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011ec2:	f7f0 f871 	bl	8001fa8 <__retarget_lock_release_recursive>
 8011ec6:	4628      	mov	r0, r5
 8011ec8:	bd70      	pop	{r4, r5, r6, pc}
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	da04      	bge.n	8011ed8 <_puts_r+0x60>
 8011ece:	69a2      	ldr	r2, [r4, #24]
 8011ed0:	429a      	cmp	r2, r3
 8011ed2:	dc17      	bgt.n	8011f04 <_puts_r+0x8c>
 8011ed4:	290a      	cmp	r1, #10
 8011ed6:	d015      	beq.n	8011f04 <_puts_r+0x8c>
 8011ed8:	6823      	ldr	r3, [r4, #0]
 8011eda:	1c5a      	adds	r2, r3, #1
 8011edc:	6022      	str	r2, [r4, #0]
 8011ede:	7019      	strb	r1, [r3, #0]
 8011ee0:	68a3      	ldr	r3, [r4, #8]
 8011ee2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011ee6:	3b01      	subs	r3, #1
 8011ee8:	60a3      	str	r3, [r4, #8]
 8011eea:	2900      	cmp	r1, #0
 8011eec:	d1ed      	bne.n	8011eca <_puts_r+0x52>
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	da11      	bge.n	8011f16 <_puts_r+0x9e>
 8011ef2:	4622      	mov	r2, r4
 8011ef4:	210a      	movs	r1, #10
 8011ef6:	4628      	mov	r0, r5
 8011ef8:	f000 f93d 	bl	8012176 <__swbuf_r>
 8011efc:	3001      	adds	r0, #1
 8011efe:	d0d7      	beq.n	8011eb0 <_puts_r+0x38>
 8011f00:	250a      	movs	r5, #10
 8011f02:	e7d7      	b.n	8011eb4 <_puts_r+0x3c>
 8011f04:	4622      	mov	r2, r4
 8011f06:	4628      	mov	r0, r5
 8011f08:	f000 f935 	bl	8012176 <__swbuf_r>
 8011f0c:	3001      	adds	r0, #1
 8011f0e:	d1e7      	bne.n	8011ee0 <_puts_r+0x68>
 8011f10:	e7ce      	b.n	8011eb0 <_puts_r+0x38>
 8011f12:	3e01      	subs	r6, #1
 8011f14:	e7e4      	b.n	8011ee0 <_puts_r+0x68>
 8011f16:	6823      	ldr	r3, [r4, #0]
 8011f18:	1c5a      	adds	r2, r3, #1
 8011f1a:	6022      	str	r2, [r4, #0]
 8011f1c:	220a      	movs	r2, #10
 8011f1e:	701a      	strb	r2, [r3, #0]
 8011f20:	e7ee      	b.n	8011f00 <_puts_r+0x88>
	...

08011f24 <puts>:
 8011f24:	4b02      	ldr	r3, [pc, #8]	@ (8011f30 <puts+0xc>)
 8011f26:	4601      	mov	r1, r0
 8011f28:	6818      	ldr	r0, [r3, #0]
 8011f2a:	f7ff bfa5 	b.w	8011e78 <_puts_r>
 8011f2e:	bf00      	nop
 8011f30:	2000003c 	.word	0x2000003c

08011f34 <setbuf>:
 8011f34:	fab1 f281 	clz	r2, r1
 8011f38:	0952      	lsrs	r2, r2, #5
 8011f3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011f3e:	0052      	lsls	r2, r2, #1
 8011f40:	f000 b800 	b.w	8011f44 <setvbuf>

08011f44 <setvbuf>:
 8011f44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011f48:	461d      	mov	r5, r3
 8011f4a:	4b57      	ldr	r3, [pc, #348]	@ (80120a8 <setvbuf+0x164>)
 8011f4c:	681f      	ldr	r7, [r3, #0]
 8011f4e:	4604      	mov	r4, r0
 8011f50:	460e      	mov	r6, r1
 8011f52:	4690      	mov	r8, r2
 8011f54:	b127      	cbz	r7, 8011f60 <setvbuf+0x1c>
 8011f56:	6a3b      	ldr	r3, [r7, #32]
 8011f58:	b913      	cbnz	r3, 8011f60 <setvbuf+0x1c>
 8011f5a:	4638      	mov	r0, r7
 8011f5c:	f7ff ff44 	bl	8011de8 <__sinit>
 8011f60:	f1b8 0f02 	cmp.w	r8, #2
 8011f64:	d006      	beq.n	8011f74 <setvbuf+0x30>
 8011f66:	f1b8 0f01 	cmp.w	r8, #1
 8011f6a:	f200 809a 	bhi.w	80120a2 <setvbuf+0x15e>
 8011f6e:	2d00      	cmp	r5, #0
 8011f70:	f2c0 8097 	blt.w	80120a2 <setvbuf+0x15e>
 8011f74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011f76:	07d9      	lsls	r1, r3, #31
 8011f78:	d405      	bmi.n	8011f86 <setvbuf+0x42>
 8011f7a:	89a3      	ldrh	r3, [r4, #12]
 8011f7c:	059a      	lsls	r2, r3, #22
 8011f7e:	d402      	bmi.n	8011f86 <setvbuf+0x42>
 8011f80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011f82:	f7ef fffc 	bl	8001f7e <__retarget_lock_acquire_recursive>
 8011f86:	4621      	mov	r1, r4
 8011f88:	4638      	mov	r0, r7
 8011f8a:	f002 ff79 	bl	8014e80 <_fflush_r>
 8011f8e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011f90:	b141      	cbz	r1, 8011fa4 <setvbuf+0x60>
 8011f92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011f96:	4299      	cmp	r1, r3
 8011f98:	d002      	beq.n	8011fa0 <setvbuf+0x5c>
 8011f9a:	4638      	mov	r0, r7
 8011f9c:	f001 f8d8 	bl	8013150 <_free_r>
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	6363      	str	r3, [r4, #52]	@ 0x34
 8011fa4:	2300      	movs	r3, #0
 8011fa6:	61a3      	str	r3, [r4, #24]
 8011fa8:	6063      	str	r3, [r4, #4]
 8011faa:	89a3      	ldrh	r3, [r4, #12]
 8011fac:	061b      	lsls	r3, r3, #24
 8011fae:	d503      	bpl.n	8011fb8 <setvbuf+0x74>
 8011fb0:	6921      	ldr	r1, [r4, #16]
 8011fb2:	4638      	mov	r0, r7
 8011fb4:	f001 f8cc 	bl	8013150 <_free_r>
 8011fb8:	89a3      	ldrh	r3, [r4, #12]
 8011fba:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8011fbe:	f023 0303 	bic.w	r3, r3, #3
 8011fc2:	f1b8 0f02 	cmp.w	r8, #2
 8011fc6:	81a3      	strh	r3, [r4, #12]
 8011fc8:	d061      	beq.n	801208e <setvbuf+0x14a>
 8011fca:	ab01      	add	r3, sp, #4
 8011fcc:	466a      	mov	r2, sp
 8011fce:	4621      	mov	r1, r4
 8011fd0:	4638      	mov	r0, r7
 8011fd2:	f002 ff7d 	bl	8014ed0 <__swhatbuf_r>
 8011fd6:	89a3      	ldrh	r3, [r4, #12]
 8011fd8:	4318      	orrs	r0, r3
 8011fda:	81a0      	strh	r0, [r4, #12]
 8011fdc:	bb2d      	cbnz	r5, 801202a <setvbuf+0xe6>
 8011fde:	9d00      	ldr	r5, [sp, #0]
 8011fe0:	4628      	mov	r0, r5
 8011fe2:	f7fe ff53 	bl	8010e8c <malloc>
 8011fe6:	4606      	mov	r6, r0
 8011fe8:	2800      	cmp	r0, #0
 8011fea:	d152      	bne.n	8012092 <setvbuf+0x14e>
 8011fec:	f8dd 9000 	ldr.w	r9, [sp]
 8011ff0:	45a9      	cmp	r9, r5
 8011ff2:	d140      	bne.n	8012076 <setvbuf+0x132>
 8011ff4:	f04f 35ff 	mov.w	r5, #4294967295
 8011ff8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ffc:	f043 0202 	orr.w	r2, r3, #2
 8012000:	81a2      	strh	r2, [r4, #12]
 8012002:	2200      	movs	r2, #0
 8012004:	60a2      	str	r2, [r4, #8]
 8012006:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801200a:	6022      	str	r2, [r4, #0]
 801200c:	6122      	str	r2, [r4, #16]
 801200e:	2201      	movs	r2, #1
 8012010:	6162      	str	r2, [r4, #20]
 8012012:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012014:	07d6      	lsls	r6, r2, #31
 8012016:	d404      	bmi.n	8012022 <setvbuf+0xde>
 8012018:	0598      	lsls	r0, r3, #22
 801201a:	d402      	bmi.n	8012022 <setvbuf+0xde>
 801201c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801201e:	f7ef ffc3 	bl	8001fa8 <__retarget_lock_release_recursive>
 8012022:	4628      	mov	r0, r5
 8012024:	b003      	add	sp, #12
 8012026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801202a:	2e00      	cmp	r6, #0
 801202c:	d0d8      	beq.n	8011fe0 <setvbuf+0x9c>
 801202e:	6a3b      	ldr	r3, [r7, #32]
 8012030:	b913      	cbnz	r3, 8012038 <setvbuf+0xf4>
 8012032:	4638      	mov	r0, r7
 8012034:	f7ff fed8 	bl	8011de8 <__sinit>
 8012038:	f1b8 0f01 	cmp.w	r8, #1
 801203c:	bf08      	it	eq
 801203e:	89a3      	ldrheq	r3, [r4, #12]
 8012040:	6026      	str	r6, [r4, #0]
 8012042:	bf04      	itt	eq
 8012044:	f043 0301 	orreq.w	r3, r3, #1
 8012048:	81a3      	strheq	r3, [r4, #12]
 801204a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801204e:	f013 0208 	ands.w	r2, r3, #8
 8012052:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8012056:	d01e      	beq.n	8012096 <setvbuf+0x152>
 8012058:	07d9      	lsls	r1, r3, #31
 801205a:	bf41      	itttt	mi
 801205c:	2200      	movmi	r2, #0
 801205e:	426d      	negmi	r5, r5
 8012060:	60a2      	strmi	r2, [r4, #8]
 8012062:	61a5      	strmi	r5, [r4, #24]
 8012064:	bf58      	it	pl
 8012066:	60a5      	strpl	r5, [r4, #8]
 8012068:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801206a:	07d2      	lsls	r2, r2, #31
 801206c:	d401      	bmi.n	8012072 <setvbuf+0x12e>
 801206e:	059b      	lsls	r3, r3, #22
 8012070:	d513      	bpl.n	801209a <setvbuf+0x156>
 8012072:	2500      	movs	r5, #0
 8012074:	e7d5      	b.n	8012022 <setvbuf+0xde>
 8012076:	4648      	mov	r0, r9
 8012078:	f7fe ff08 	bl	8010e8c <malloc>
 801207c:	4606      	mov	r6, r0
 801207e:	2800      	cmp	r0, #0
 8012080:	d0b8      	beq.n	8011ff4 <setvbuf+0xb0>
 8012082:	89a3      	ldrh	r3, [r4, #12]
 8012084:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012088:	81a3      	strh	r3, [r4, #12]
 801208a:	464d      	mov	r5, r9
 801208c:	e7cf      	b.n	801202e <setvbuf+0xea>
 801208e:	2500      	movs	r5, #0
 8012090:	e7b2      	b.n	8011ff8 <setvbuf+0xb4>
 8012092:	46a9      	mov	r9, r5
 8012094:	e7f5      	b.n	8012082 <setvbuf+0x13e>
 8012096:	60a2      	str	r2, [r4, #8]
 8012098:	e7e6      	b.n	8012068 <setvbuf+0x124>
 801209a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801209c:	f7ef ff84 	bl	8001fa8 <__retarget_lock_release_recursive>
 80120a0:	e7e7      	b.n	8012072 <setvbuf+0x12e>
 80120a2:	f04f 35ff 	mov.w	r5, #4294967295
 80120a6:	e7bc      	b.n	8012022 <setvbuf+0xde>
 80120a8:	2000003c 	.word	0x2000003c

080120ac <siprintf>:
 80120ac:	b40e      	push	{r1, r2, r3}
 80120ae:	b510      	push	{r4, lr}
 80120b0:	b09d      	sub	sp, #116	@ 0x74
 80120b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80120b4:	9002      	str	r0, [sp, #8]
 80120b6:	9006      	str	r0, [sp, #24]
 80120b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80120bc:	480a      	ldr	r0, [pc, #40]	@ (80120e8 <siprintf+0x3c>)
 80120be:	9107      	str	r1, [sp, #28]
 80120c0:	9104      	str	r1, [sp, #16]
 80120c2:	490a      	ldr	r1, [pc, #40]	@ (80120ec <siprintf+0x40>)
 80120c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80120c8:	9105      	str	r1, [sp, #20]
 80120ca:	2400      	movs	r4, #0
 80120cc:	a902      	add	r1, sp, #8
 80120ce:	6800      	ldr	r0, [r0, #0]
 80120d0:	9301      	str	r3, [sp, #4]
 80120d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80120d4:	f002 fc12 	bl	80148fc <_svfiprintf_r>
 80120d8:	9b02      	ldr	r3, [sp, #8]
 80120da:	701c      	strb	r4, [r3, #0]
 80120dc:	b01d      	add	sp, #116	@ 0x74
 80120de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80120e2:	b003      	add	sp, #12
 80120e4:	4770      	bx	lr
 80120e6:	bf00      	nop
 80120e8:	2000003c 	.word	0x2000003c
 80120ec:	ffff0208 	.word	0xffff0208

080120f0 <__sread>:
 80120f0:	b510      	push	{r4, lr}
 80120f2:	460c      	mov	r4, r1
 80120f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120f8:	f000 f95e 	bl	80123b8 <_read_r>
 80120fc:	2800      	cmp	r0, #0
 80120fe:	bfab      	itete	ge
 8012100:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012102:	89a3      	ldrhlt	r3, [r4, #12]
 8012104:	181b      	addge	r3, r3, r0
 8012106:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801210a:	bfac      	ite	ge
 801210c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801210e:	81a3      	strhlt	r3, [r4, #12]
 8012110:	bd10      	pop	{r4, pc}

08012112 <__swrite>:
 8012112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012116:	461f      	mov	r7, r3
 8012118:	898b      	ldrh	r3, [r1, #12]
 801211a:	05db      	lsls	r3, r3, #23
 801211c:	4605      	mov	r5, r0
 801211e:	460c      	mov	r4, r1
 8012120:	4616      	mov	r6, r2
 8012122:	d505      	bpl.n	8012130 <__swrite+0x1e>
 8012124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012128:	2302      	movs	r3, #2
 801212a:	2200      	movs	r2, #0
 801212c:	f000 f932 	bl	8012394 <_lseek_r>
 8012130:	89a3      	ldrh	r3, [r4, #12]
 8012132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012136:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801213a:	81a3      	strh	r3, [r4, #12]
 801213c:	4632      	mov	r2, r6
 801213e:	463b      	mov	r3, r7
 8012140:	4628      	mov	r0, r5
 8012142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012146:	f000 b959 	b.w	80123fc <_write_r>

0801214a <__sseek>:
 801214a:	b510      	push	{r4, lr}
 801214c:	460c      	mov	r4, r1
 801214e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012152:	f000 f91f 	bl	8012394 <_lseek_r>
 8012156:	1c43      	adds	r3, r0, #1
 8012158:	89a3      	ldrh	r3, [r4, #12]
 801215a:	bf15      	itete	ne
 801215c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801215e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012162:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012166:	81a3      	strheq	r3, [r4, #12]
 8012168:	bf18      	it	ne
 801216a:	81a3      	strhne	r3, [r4, #12]
 801216c:	bd10      	pop	{r4, pc}

0801216e <__sclose>:
 801216e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012172:	f000 b8a1 	b.w	80122b8 <_close_r>

08012176 <__swbuf_r>:
 8012176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012178:	460e      	mov	r6, r1
 801217a:	4614      	mov	r4, r2
 801217c:	4605      	mov	r5, r0
 801217e:	b118      	cbz	r0, 8012188 <__swbuf_r+0x12>
 8012180:	6a03      	ldr	r3, [r0, #32]
 8012182:	b90b      	cbnz	r3, 8012188 <__swbuf_r+0x12>
 8012184:	f7ff fe30 	bl	8011de8 <__sinit>
 8012188:	69a3      	ldr	r3, [r4, #24]
 801218a:	60a3      	str	r3, [r4, #8]
 801218c:	89a3      	ldrh	r3, [r4, #12]
 801218e:	071a      	lsls	r2, r3, #28
 8012190:	d501      	bpl.n	8012196 <__swbuf_r+0x20>
 8012192:	6923      	ldr	r3, [r4, #16]
 8012194:	b943      	cbnz	r3, 80121a8 <__swbuf_r+0x32>
 8012196:	4621      	mov	r1, r4
 8012198:	4628      	mov	r0, r5
 801219a:	f000 f82b 	bl	80121f4 <__swsetup_r>
 801219e:	b118      	cbz	r0, 80121a8 <__swbuf_r+0x32>
 80121a0:	f04f 37ff 	mov.w	r7, #4294967295
 80121a4:	4638      	mov	r0, r7
 80121a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121a8:	6823      	ldr	r3, [r4, #0]
 80121aa:	6922      	ldr	r2, [r4, #16]
 80121ac:	1a98      	subs	r0, r3, r2
 80121ae:	6963      	ldr	r3, [r4, #20]
 80121b0:	b2f6      	uxtb	r6, r6
 80121b2:	4283      	cmp	r3, r0
 80121b4:	4637      	mov	r7, r6
 80121b6:	dc05      	bgt.n	80121c4 <__swbuf_r+0x4e>
 80121b8:	4621      	mov	r1, r4
 80121ba:	4628      	mov	r0, r5
 80121bc:	f002 fe60 	bl	8014e80 <_fflush_r>
 80121c0:	2800      	cmp	r0, #0
 80121c2:	d1ed      	bne.n	80121a0 <__swbuf_r+0x2a>
 80121c4:	68a3      	ldr	r3, [r4, #8]
 80121c6:	3b01      	subs	r3, #1
 80121c8:	60a3      	str	r3, [r4, #8]
 80121ca:	6823      	ldr	r3, [r4, #0]
 80121cc:	1c5a      	adds	r2, r3, #1
 80121ce:	6022      	str	r2, [r4, #0]
 80121d0:	701e      	strb	r6, [r3, #0]
 80121d2:	6962      	ldr	r2, [r4, #20]
 80121d4:	1c43      	adds	r3, r0, #1
 80121d6:	429a      	cmp	r2, r3
 80121d8:	d004      	beq.n	80121e4 <__swbuf_r+0x6e>
 80121da:	89a3      	ldrh	r3, [r4, #12]
 80121dc:	07db      	lsls	r3, r3, #31
 80121de:	d5e1      	bpl.n	80121a4 <__swbuf_r+0x2e>
 80121e0:	2e0a      	cmp	r6, #10
 80121e2:	d1df      	bne.n	80121a4 <__swbuf_r+0x2e>
 80121e4:	4621      	mov	r1, r4
 80121e6:	4628      	mov	r0, r5
 80121e8:	f002 fe4a 	bl	8014e80 <_fflush_r>
 80121ec:	2800      	cmp	r0, #0
 80121ee:	d0d9      	beq.n	80121a4 <__swbuf_r+0x2e>
 80121f0:	e7d6      	b.n	80121a0 <__swbuf_r+0x2a>
	...

080121f4 <__swsetup_r>:
 80121f4:	b538      	push	{r3, r4, r5, lr}
 80121f6:	4b29      	ldr	r3, [pc, #164]	@ (801229c <__swsetup_r+0xa8>)
 80121f8:	4605      	mov	r5, r0
 80121fa:	6818      	ldr	r0, [r3, #0]
 80121fc:	460c      	mov	r4, r1
 80121fe:	b118      	cbz	r0, 8012208 <__swsetup_r+0x14>
 8012200:	6a03      	ldr	r3, [r0, #32]
 8012202:	b90b      	cbnz	r3, 8012208 <__swsetup_r+0x14>
 8012204:	f7ff fdf0 	bl	8011de8 <__sinit>
 8012208:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801220c:	0719      	lsls	r1, r3, #28
 801220e:	d422      	bmi.n	8012256 <__swsetup_r+0x62>
 8012210:	06da      	lsls	r2, r3, #27
 8012212:	d407      	bmi.n	8012224 <__swsetup_r+0x30>
 8012214:	2209      	movs	r2, #9
 8012216:	602a      	str	r2, [r5, #0]
 8012218:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801221c:	81a3      	strh	r3, [r4, #12]
 801221e:	f04f 30ff 	mov.w	r0, #4294967295
 8012222:	e033      	b.n	801228c <__swsetup_r+0x98>
 8012224:	0758      	lsls	r0, r3, #29
 8012226:	d512      	bpl.n	801224e <__swsetup_r+0x5a>
 8012228:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801222a:	b141      	cbz	r1, 801223e <__swsetup_r+0x4a>
 801222c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012230:	4299      	cmp	r1, r3
 8012232:	d002      	beq.n	801223a <__swsetup_r+0x46>
 8012234:	4628      	mov	r0, r5
 8012236:	f000 ff8b 	bl	8013150 <_free_r>
 801223a:	2300      	movs	r3, #0
 801223c:	6363      	str	r3, [r4, #52]	@ 0x34
 801223e:	89a3      	ldrh	r3, [r4, #12]
 8012240:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012244:	81a3      	strh	r3, [r4, #12]
 8012246:	2300      	movs	r3, #0
 8012248:	6063      	str	r3, [r4, #4]
 801224a:	6923      	ldr	r3, [r4, #16]
 801224c:	6023      	str	r3, [r4, #0]
 801224e:	89a3      	ldrh	r3, [r4, #12]
 8012250:	f043 0308 	orr.w	r3, r3, #8
 8012254:	81a3      	strh	r3, [r4, #12]
 8012256:	6923      	ldr	r3, [r4, #16]
 8012258:	b94b      	cbnz	r3, 801226e <__swsetup_r+0x7a>
 801225a:	89a3      	ldrh	r3, [r4, #12]
 801225c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012264:	d003      	beq.n	801226e <__swsetup_r+0x7a>
 8012266:	4621      	mov	r1, r4
 8012268:	4628      	mov	r0, r5
 801226a:	f002 fe57 	bl	8014f1c <__smakebuf_r>
 801226e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012272:	f013 0201 	ands.w	r2, r3, #1
 8012276:	d00a      	beq.n	801228e <__swsetup_r+0x9a>
 8012278:	2200      	movs	r2, #0
 801227a:	60a2      	str	r2, [r4, #8]
 801227c:	6962      	ldr	r2, [r4, #20]
 801227e:	4252      	negs	r2, r2
 8012280:	61a2      	str	r2, [r4, #24]
 8012282:	6922      	ldr	r2, [r4, #16]
 8012284:	b942      	cbnz	r2, 8012298 <__swsetup_r+0xa4>
 8012286:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801228a:	d1c5      	bne.n	8012218 <__swsetup_r+0x24>
 801228c:	bd38      	pop	{r3, r4, r5, pc}
 801228e:	0799      	lsls	r1, r3, #30
 8012290:	bf58      	it	pl
 8012292:	6962      	ldrpl	r2, [r4, #20]
 8012294:	60a2      	str	r2, [r4, #8]
 8012296:	e7f4      	b.n	8012282 <__swsetup_r+0x8e>
 8012298:	2000      	movs	r0, #0
 801229a:	e7f7      	b.n	801228c <__swsetup_r+0x98>
 801229c:	2000003c 	.word	0x2000003c

080122a0 <memset>:
 80122a0:	4402      	add	r2, r0
 80122a2:	4603      	mov	r3, r0
 80122a4:	4293      	cmp	r3, r2
 80122a6:	d100      	bne.n	80122aa <memset+0xa>
 80122a8:	4770      	bx	lr
 80122aa:	f803 1b01 	strb.w	r1, [r3], #1
 80122ae:	e7f9      	b.n	80122a4 <memset+0x4>

080122b0 <_localeconv_r>:
 80122b0:	4800      	ldr	r0, [pc, #0]	@ (80122b4 <_localeconv_r+0x4>)
 80122b2:	4770      	bx	lr
 80122b4:	2000017c 	.word	0x2000017c

080122b8 <_close_r>:
 80122b8:	b538      	push	{r3, r4, r5, lr}
 80122ba:	4d06      	ldr	r5, [pc, #24]	@ (80122d4 <_close_r+0x1c>)
 80122bc:	2300      	movs	r3, #0
 80122be:	4604      	mov	r4, r0
 80122c0:	4608      	mov	r0, r1
 80122c2:	602b      	str	r3, [r5, #0]
 80122c4:	f7ef fc94 	bl	8001bf0 <_close>
 80122c8:	1c43      	adds	r3, r0, #1
 80122ca:	d102      	bne.n	80122d2 <_close_r+0x1a>
 80122cc:	682b      	ldr	r3, [r5, #0]
 80122ce:	b103      	cbz	r3, 80122d2 <_close_r+0x1a>
 80122d0:	6023      	str	r3, [r4, #0]
 80122d2:	bd38      	pop	{r3, r4, r5, pc}
 80122d4:	200057fc 	.word	0x200057fc

080122d8 <_reclaim_reent>:
 80122d8:	4b2d      	ldr	r3, [pc, #180]	@ (8012390 <_reclaim_reent+0xb8>)
 80122da:	681b      	ldr	r3, [r3, #0]
 80122dc:	4283      	cmp	r3, r0
 80122de:	b570      	push	{r4, r5, r6, lr}
 80122e0:	4604      	mov	r4, r0
 80122e2:	d053      	beq.n	801238c <_reclaim_reent+0xb4>
 80122e4:	69c3      	ldr	r3, [r0, #28]
 80122e6:	b31b      	cbz	r3, 8012330 <_reclaim_reent+0x58>
 80122e8:	68db      	ldr	r3, [r3, #12]
 80122ea:	b163      	cbz	r3, 8012306 <_reclaim_reent+0x2e>
 80122ec:	2500      	movs	r5, #0
 80122ee:	69e3      	ldr	r3, [r4, #28]
 80122f0:	68db      	ldr	r3, [r3, #12]
 80122f2:	5959      	ldr	r1, [r3, r5]
 80122f4:	b9b1      	cbnz	r1, 8012324 <_reclaim_reent+0x4c>
 80122f6:	3504      	adds	r5, #4
 80122f8:	2d80      	cmp	r5, #128	@ 0x80
 80122fa:	d1f8      	bne.n	80122ee <_reclaim_reent+0x16>
 80122fc:	69e3      	ldr	r3, [r4, #28]
 80122fe:	4620      	mov	r0, r4
 8012300:	68d9      	ldr	r1, [r3, #12]
 8012302:	f000 ff25 	bl	8013150 <_free_r>
 8012306:	69e3      	ldr	r3, [r4, #28]
 8012308:	6819      	ldr	r1, [r3, #0]
 801230a:	b111      	cbz	r1, 8012312 <_reclaim_reent+0x3a>
 801230c:	4620      	mov	r0, r4
 801230e:	f000 ff1f 	bl	8013150 <_free_r>
 8012312:	69e3      	ldr	r3, [r4, #28]
 8012314:	689d      	ldr	r5, [r3, #8]
 8012316:	b15d      	cbz	r5, 8012330 <_reclaim_reent+0x58>
 8012318:	4629      	mov	r1, r5
 801231a:	4620      	mov	r0, r4
 801231c:	682d      	ldr	r5, [r5, #0]
 801231e:	f000 ff17 	bl	8013150 <_free_r>
 8012322:	e7f8      	b.n	8012316 <_reclaim_reent+0x3e>
 8012324:	680e      	ldr	r6, [r1, #0]
 8012326:	4620      	mov	r0, r4
 8012328:	f000 ff12 	bl	8013150 <_free_r>
 801232c:	4631      	mov	r1, r6
 801232e:	e7e1      	b.n	80122f4 <_reclaim_reent+0x1c>
 8012330:	6961      	ldr	r1, [r4, #20]
 8012332:	b111      	cbz	r1, 801233a <_reclaim_reent+0x62>
 8012334:	4620      	mov	r0, r4
 8012336:	f000 ff0b 	bl	8013150 <_free_r>
 801233a:	69e1      	ldr	r1, [r4, #28]
 801233c:	b111      	cbz	r1, 8012344 <_reclaim_reent+0x6c>
 801233e:	4620      	mov	r0, r4
 8012340:	f000 ff06 	bl	8013150 <_free_r>
 8012344:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8012346:	b111      	cbz	r1, 801234e <_reclaim_reent+0x76>
 8012348:	4620      	mov	r0, r4
 801234a:	f000 ff01 	bl	8013150 <_free_r>
 801234e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012350:	b111      	cbz	r1, 8012358 <_reclaim_reent+0x80>
 8012352:	4620      	mov	r0, r4
 8012354:	f000 fefc 	bl	8013150 <_free_r>
 8012358:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801235a:	b111      	cbz	r1, 8012362 <_reclaim_reent+0x8a>
 801235c:	4620      	mov	r0, r4
 801235e:	f000 fef7 	bl	8013150 <_free_r>
 8012362:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012364:	b111      	cbz	r1, 801236c <_reclaim_reent+0x94>
 8012366:	4620      	mov	r0, r4
 8012368:	f000 fef2 	bl	8013150 <_free_r>
 801236c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801236e:	b111      	cbz	r1, 8012376 <_reclaim_reent+0x9e>
 8012370:	4620      	mov	r0, r4
 8012372:	f000 feed 	bl	8013150 <_free_r>
 8012376:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8012378:	b111      	cbz	r1, 8012380 <_reclaim_reent+0xa8>
 801237a:	4620      	mov	r0, r4
 801237c:	f000 fee8 	bl	8013150 <_free_r>
 8012380:	6a23      	ldr	r3, [r4, #32]
 8012382:	b11b      	cbz	r3, 801238c <_reclaim_reent+0xb4>
 8012384:	4620      	mov	r0, r4
 8012386:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801238a:	4718      	bx	r3
 801238c:	bd70      	pop	{r4, r5, r6, pc}
 801238e:	bf00      	nop
 8012390:	2000003c 	.word	0x2000003c

08012394 <_lseek_r>:
 8012394:	b538      	push	{r3, r4, r5, lr}
 8012396:	4d07      	ldr	r5, [pc, #28]	@ (80123b4 <_lseek_r+0x20>)
 8012398:	4604      	mov	r4, r0
 801239a:	4608      	mov	r0, r1
 801239c:	4611      	mov	r1, r2
 801239e:	2200      	movs	r2, #0
 80123a0:	602a      	str	r2, [r5, #0]
 80123a2:	461a      	mov	r2, r3
 80123a4:	f7ef fc4b 	bl	8001c3e <_lseek>
 80123a8:	1c43      	adds	r3, r0, #1
 80123aa:	d102      	bne.n	80123b2 <_lseek_r+0x1e>
 80123ac:	682b      	ldr	r3, [r5, #0]
 80123ae:	b103      	cbz	r3, 80123b2 <_lseek_r+0x1e>
 80123b0:	6023      	str	r3, [r4, #0]
 80123b2:	bd38      	pop	{r3, r4, r5, pc}
 80123b4:	200057fc 	.word	0x200057fc

080123b8 <_read_r>:
 80123b8:	b538      	push	{r3, r4, r5, lr}
 80123ba:	4d07      	ldr	r5, [pc, #28]	@ (80123d8 <_read_r+0x20>)
 80123bc:	4604      	mov	r4, r0
 80123be:	4608      	mov	r0, r1
 80123c0:	4611      	mov	r1, r2
 80123c2:	2200      	movs	r2, #0
 80123c4:	602a      	str	r2, [r5, #0]
 80123c6:	461a      	mov	r2, r3
 80123c8:	f7ef fbf5 	bl	8001bb6 <_read>
 80123cc:	1c43      	adds	r3, r0, #1
 80123ce:	d102      	bne.n	80123d6 <_read_r+0x1e>
 80123d0:	682b      	ldr	r3, [r5, #0]
 80123d2:	b103      	cbz	r3, 80123d6 <_read_r+0x1e>
 80123d4:	6023      	str	r3, [r4, #0]
 80123d6:	bd38      	pop	{r3, r4, r5, pc}
 80123d8:	200057fc 	.word	0x200057fc

080123dc <_sbrk_r>:
 80123dc:	b538      	push	{r3, r4, r5, lr}
 80123de:	4d06      	ldr	r5, [pc, #24]	@ (80123f8 <_sbrk_r+0x1c>)
 80123e0:	2300      	movs	r3, #0
 80123e2:	4604      	mov	r4, r0
 80123e4:	4608      	mov	r0, r1
 80123e6:	602b      	str	r3, [r5, #0]
 80123e8:	f7ef fc36 	bl	8001c58 <_sbrk>
 80123ec:	1c43      	adds	r3, r0, #1
 80123ee:	d102      	bne.n	80123f6 <_sbrk_r+0x1a>
 80123f0:	682b      	ldr	r3, [r5, #0]
 80123f2:	b103      	cbz	r3, 80123f6 <_sbrk_r+0x1a>
 80123f4:	6023      	str	r3, [r4, #0]
 80123f6:	bd38      	pop	{r3, r4, r5, pc}
 80123f8:	200057fc 	.word	0x200057fc

080123fc <_write_r>:
 80123fc:	b538      	push	{r3, r4, r5, lr}
 80123fe:	4d07      	ldr	r5, [pc, #28]	@ (801241c <_write_r+0x20>)
 8012400:	4604      	mov	r4, r0
 8012402:	4608      	mov	r0, r1
 8012404:	4611      	mov	r1, r2
 8012406:	2200      	movs	r2, #0
 8012408:	602a      	str	r2, [r5, #0]
 801240a:	461a      	mov	r2, r3
 801240c:	f7ef fa12 	bl	8001834 <_write>
 8012410:	1c43      	adds	r3, r0, #1
 8012412:	d102      	bne.n	801241a <_write_r+0x1e>
 8012414:	682b      	ldr	r3, [r5, #0]
 8012416:	b103      	cbz	r3, 801241a <_write_r+0x1e>
 8012418:	6023      	str	r3, [r4, #0]
 801241a:	bd38      	pop	{r3, r4, r5, pc}
 801241c:	200057fc 	.word	0x200057fc

08012420 <__errno>:
 8012420:	4b01      	ldr	r3, [pc, #4]	@ (8012428 <__errno+0x8>)
 8012422:	6818      	ldr	r0, [r3, #0]
 8012424:	4770      	bx	lr
 8012426:	bf00      	nop
 8012428:	2000003c 	.word	0x2000003c

0801242c <__libc_init_array>:
 801242c:	b570      	push	{r4, r5, r6, lr}
 801242e:	4d0d      	ldr	r5, [pc, #52]	@ (8012464 <__libc_init_array+0x38>)
 8012430:	4c0d      	ldr	r4, [pc, #52]	@ (8012468 <__libc_init_array+0x3c>)
 8012432:	1b64      	subs	r4, r4, r5
 8012434:	10a4      	asrs	r4, r4, #2
 8012436:	2600      	movs	r6, #0
 8012438:	42a6      	cmp	r6, r4
 801243a:	d109      	bne.n	8012450 <__libc_init_array+0x24>
 801243c:	4d0b      	ldr	r5, [pc, #44]	@ (801246c <__libc_init_array+0x40>)
 801243e:	4c0c      	ldr	r4, [pc, #48]	@ (8012470 <__libc_init_array+0x44>)
 8012440:	f003 fa1c 	bl	801587c <_init>
 8012444:	1b64      	subs	r4, r4, r5
 8012446:	10a4      	asrs	r4, r4, #2
 8012448:	2600      	movs	r6, #0
 801244a:	42a6      	cmp	r6, r4
 801244c:	d105      	bne.n	801245a <__libc_init_array+0x2e>
 801244e:	bd70      	pop	{r4, r5, r6, pc}
 8012450:	f855 3b04 	ldr.w	r3, [r5], #4
 8012454:	4798      	blx	r3
 8012456:	3601      	adds	r6, #1
 8012458:	e7ee      	b.n	8012438 <__libc_init_array+0xc>
 801245a:	f855 3b04 	ldr.w	r3, [r5], #4
 801245e:	4798      	blx	r3
 8012460:	3601      	adds	r6, #1
 8012462:	e7f2      	b.n	801244a <__libc_init_array+0x1e>
 8012464:	08015f34 	.word	0x08015f34
 8012468:	08015f34 	.word	0x08015f34
 801246c:	08015f34 	.word	0x08015f34
 8012470:	08015f38 	.word	0x08015f38

08012474 <memcpy>:
 8012474:	440a      	add	r2, r1
 8012476:	4291      	cmp	r1, r2
 8012478:	f100 33ff 	add.w	r3, r0, #4294967295
 801247c:	d100      	bne.n	8012480 <memcpy+0xc>
 801247e:	4770      	bx	lr
 8012480:	b510      	push	{r4, lr}
 8012482:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012486:	f803 4f01 	strb.w	r4, [r3, #1]!
 801248a:	4291      	cmp	r1, r2
 801248c:	d1f9      	bne.n	8012482 <memcpy+0xe>
 801248e:	bd10      	pop	{r4, pc}

08012490 <nanf>:
 8012490:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012498 <nanf+0x8>
 8012494:	4770      	bx	lr
 8012496:	bf00      	nop
 8012498:	7fc00000 	.word	0x7fc00000

0801249c <quorem>:
 801249c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124a0:	6903      	ldr	r3, [r0, #16]
 80124a2:	690c      	ldr	r4, [r1, #16]
 80124a4:	42a3      	cmp	r3, r4
 80124a6:	4607      	mov	r7, r0
 80124a8:	db7e      	blt.n	80125a8 <quorem+0x10c>
 80124aa:	3c01      	subs	r4, #1
 80124ac:	f101 0814 	add.w	r8, r1, #20
 80124b0:	00a3      	lsls	r3, r4, #2
 80124b2:	f100 0514 	add.w	r5, r0, #20
 80124b6:	9300      	str	r3, [sp, #0]
 80124b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80124bc:	9301      	str	r3, [sp, #4]
 80124be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80124c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80124c6:	3301      	adds	r3, #1
 80124c8:	429a      	cmp	r2, r3
 80124ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80124ce:	fbb2 f6f3 	udiv	r6, r2, r3
 80124d2:	d32e      	bcc.n	8012532 <quorem+0x96>
 80124d4:	f04f 0a00 	mov.w	sl, #0
 80124d8:	46c4      	mov	ip, r8
 80124da:	46ae      	mov	lr, r5
 80124dc:	46d3      	mov	fp, sl
 80124de:	f85c 3b04 	ldr.w	r3, [ip], #4
 80124e2:	b298      	uxth	r0, r3
 80124e4:	fb06 a000 	mla	r0, r6, r0, sl
 80124e8:	0c02      	lsrs	r2, r0, #16
 80124ea:	0c1b      	lsrs	r3, r3, #16
 80124ec:	fb06 2303 	mla	r3, r6, r3, r2
 80124f0:	f8de 2000 	ldr.w	r2, [lr]
 80124f4:	b280      	uxth	r0, r0
 80124f6:	b292      	uxth	r2, r2
 80124f8:	1a12      	subs	r2, r2, r0
 80124fa:	445a      	add	r2, fp
 80124fc:	f8de 0000 	ldr.w	r0, [lr]
 8012500:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012504:	b29b      	uxth	r3, r3
 8012506:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801250a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801250e:	b292      	uxth	r2, r2
 8012510:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012514:	45e1      	cmp	r9, ip
 8012516:	f84e 2b04 	str.w	r2, [lr], #4
 801251a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801251e:	d2de      	bcs.n	80124de <quorem+0x42>
 8012520:	9b00      	ldr	r3, [sp, #0]
 8012522:	58eb      	ldr	r3, [r5, r3]
 8012524:	b92b      	cbnz	r3, 8012532 <quorem+0x96>
 8012526:	9b01      	ldr	r3, [sp, #4]
 8012528:	3b04      	subs	r3, #4
 801252a:	429d      	cmp	r5, r3
 801252c:	461a      	mov	r2, r3
 801252e:	d32f      	bcc.n	8012590 <quorem+0xf4>
 8012530:	613c      	str	r4, [r7, #16]
 8012532:	4638      	mov	r0, r7
 8012534:	f001 f912 	bl	801375c <__mcmp>
 8012538:	2800      	cmp	r0, #0
 801253a:	db25      	blt.n	8012588 <quorem+0xec>
 801253c:	4629      	mov	r1, r5
 801253e:	2000      	movs	r0, #0
 8012540:	f858 2b04 	ldr.w	r2, [r8], #4
 8012544:	f8d1 c000 	ldr.w	ip, [r1]
 8012548:	fa1f fe82 	uxth.w	lr, r2
 801254c:	fa1f f38c 	uxth.w	r3, ip
 8012550:	eba3 030e 	sub.w	r3, r3, lr
 8012554:	4403      	add	r3, r0
 8012556:	0c12      	lsrs	r2, r2, #16
 8012558:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801255c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012560:	b29b      	uxth	r3, r3
 8012562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012566:	45c1      	cmp	r9, r8
 8012568:	f841 3b04 	str.w	r3, [r1], #4
 801256c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012570:	d2e6      	bcs.n	8012540 <quorem+0xa4>
 8012572:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012576:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801257a:	b922      	cbnz	r2, 8012586 <quorem+0xea>
 801257c:	3b04      	subs	r3, #4
 801257e:	429d      	cmp	r5, r3
 8012580:	461a      	mov	r2, r3
 8012582:	d30b      	bcc.n	801259c <quorem+0x100>
 8012584:	613c      	str	r4, [r7, #16]
 8012586:	3601      	adds	r6, #1
 8012588:	4630      	mov	r0, r6
 801258a:	b003      	add	sp, #12
 801258c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012590:	6812      	ldr	r2, [r2, #0]
 8012592:	3b04      	subs	r3, #4
 8012594:	2a00      	cmp	r2, #0
 8012596:	d1cb      	bne.n	8012530 <quorem+0x94>
 8012598:	3c01      	subs	r4, #1
 801259a:	e7c6      	b.n	801252a <quorem+0x8e>
 801259c:	6812      	ldr	r2, [r2, #0]
 801259e:	3b04      	subs	r3, #4
 80125a0:	2a00      	cmp	r2, #0
 80125a2:	d1ef      	bne.n	8012584 <quorem+0xe8>
 80125a4:	3c01      	subs	r4, #1
 80125a6:	e7ea      	b.n	801257e <quorem+0xe2>
 80125a8:	2000      	movs	r0, #0
 80125aa:	e7ee      	b.n	801258a <quorem+0xee>
 80125ac:	0000      	movs	r0, r0
	...

080125b0 <_dtoa_r>:
 80125b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125b4:	69c7      	ldr	r7, [r0, #28]
 80125b6:	b097      	sub	sp, #92	@ 0x5c
 80125b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80125bc:	ec55 4b10 	vmov	r4, r5, d0
 80125c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80125c2:	9107      	str	r1, [sp, #28]
 80125c4:	4681      	mov	r9, r0
 80125c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80125c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80125ca:	b97f      	cbnz	r7, 80125ec <_dtoa_r+0x3c>
 80125cc:	2010      	movs	r0, #16
 80125ce:	f7fe fc5d 	bl	8010e8c <malloc>
 80125d2:	4602      	mov	r2, r0
 80125d4:	f8c9 001c 	str.w	r0, [r9, #28]
 80125d8:	b920      	cbnz	r0, 80125e4 <_dtoa_r+0x34>
 80125da:	4ba9      	ldr	r3, [pc, #676]	@ (8012880 <_dtoa_r+0x2d0>)
 80125dc:	21ef      	movs	r1, #239	@ 0xef
 80125de:	48a9      	ldr	r0, [pc, #676]	@ (8012884 <_dtoa_r+0x2d4>)
 80125e0:	f002 fd2e 	bl	8015040 <__assert_func>
 80125e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80125e8:	6007      	str	r7, [r0, #0]
 80125ea:	60c7      	str	r7, [r0, #12]
 80125ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80125f0:	6819      	ldr	r1, [r3, #0]
 80125f2:	b159      	cbz	r1, 801260c <_dtoa_r+0x5c>
 80125f4:	685a      	ldr	r2, [r3, #4]
 80125f6:	604a      	str	r2, [r1, #4]
 80125f8:	2301      	movs	r3, #1
 80125fa:	4093      	lsls	r3, r2
 80125fc:	608b      	str	r3, [r1, #8]
 80125fe:	4648      	mov	r0, r9
 8012600:	f000 fe30 	bl	8013264 <_Bfree>
 8012604:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012608:	2200      	movs	r2, #0
 801260a:	601a      	str	r2, [r3, #0]
 801260c:	1e2b      	subs	r3, r5, #0
 801260e:	bfb9      	ittee	lt
 8012610:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012614:	9305      	strlt	r3, [sp, #20]
 8012616:	2300      	movge	r3, #0
 8012618:	6033      	strge	r3, [r6, #0]
 801261a:	9f05      	ldr	r7, [sp, #20]
 801261c:	4b9a      	ldr	r3, [pc, #616]	@ (8012888 <_dtoa_r+0x2d8>)
 801261e:	bfbc      	itt	lt
 8012620:	2201      	movlt	r2, #1
 8012622:	6032      	strlt	r2, [r6, #0]
 8012624:	43bb      	bics	r3, r7
 8012626:	d112      	bne.n	801264e <_dtoa_r+0x9e>
 8012628:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801262a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801262e:	6013      	str	r3, [r2, #0]
 8012630:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012634:	4323      	orrs	r3, r4
 8012636:	f000 855a 	beq.w	80130ee <_dtoa_r+0xb3e>
 801263a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801263c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801289c <_dtoa_r+0x2ec>
 8012640:	2b00      	cmp	r3, #0
 8012642:	f000 855c 	beq.w	80130fe <_dtoa_r+0xb4e>
 8012646:	f10a 0303 	add.w	r3, sl, #3
 801264a:	f000 bd56 	b.w	80130fa <_dtoa_r+0xb4a>
 801264e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012652:	2200      	movs	r2, #0
 8012654:	ec51 0b17 	vmov	r0, r1, d7
 8012658:	2300      	movs	r3, #0
 801265a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801265e:	f7ee fa33 	bl	8000ac8 <__aeabi_dcmpeq>
 8012662:	4680      	mov	r8, r0
 8012664:	b158      	cbz	r0, 801267e <_dtoa_r+0xce>
 8012666:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012668:	2301      	movs	r3, #1
 801266a:	6013      	str	r3, [r2, #0]
 801266c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801266e:	b113      	cbz	r3, 8012676 <_dtoa_r+0xc6>
 8012670:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012672:	4b86      	ldr	r3, [pc, #536]	@ (801288c <_dtoa_r+0x2dc>)
 8012674:	6013      	str	r3, [r2, #0]
 8012676:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80128a0 <_dtoa_r+0x2f0>
 801267a:	f000 bd40 	b.w	80130fe <_dtoa_r+0xb4e>
 801267e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012682:	aa14      	add	r2, sp, #80	@ 0x50
 8012684:	a915      	add	r1, sp, #84	@ 0x54
 8012686:	4648      	mov	r0, r9
 8012688:	f001 f988 	bl	801399c <__d2b>
 801268c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012690:	9002      	str	r0, [sp, #8]
 8012692:	2e00      	cmp	r6, #0
 8012694:	d078      	beq.n	8012788 <_dtoa_r+0x1d8>
 8012696:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012698:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801269c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80126a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80126a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80126a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80126ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80126b0:	4619      	mov	r1, r3
 80126b2:	2200      	movs	r2, #0
 80126b4:	4b76      	ldr	r3, [pc, #472]	@ (8012890 <_dtoa_r+0x2e0>)
 80126b6:	f7ed fde7 	bl	8000288 <__aeabi_dsub>
 80126ba:	a36b      	add	r3, pc, #428	@ (adr r3, 8012868 <_dtoa_r+0x2b8>)
 80126bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126c0:	f7ed ff9a 	bl	80005f8 <__aeabi_dmul>
 80126c4:	a36a      	add	r3, pc, #424	@ (adr r3, 8012870 <_dtoa_r+0x2c0>)
 80126c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126ca:	f7ed fddf 	bl	800028c <__adddf3>
 80126ce:	4604      	mov	r4, r0
 80126d0:	4630      	mov	r0, r6
 80126d2:	460d      	mov	r5, r1
 80126d4:	f7ed ff26 	bl	8000524 <__aeabi_i2d>
 80126d8:	a367      	add	r3, pc, #412	@ (adr r3, 8012878 <_dtoa_r+0x2c8>)
 80126da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126de:	f7ed ff8b 	bl	80005f8 <__aeabi_dmul>
 80126e2:	4602      	mov	r2, r0
 80126e4:	460b      	mov	r3, r1
 80126e6:	4620      	mov	r0, r4
 80126e8:	4629      	mov	r1, r5
 80126ea:	f7ed fdcf 	bl	800028c <__adddf3>
 80126ee:	4604      	mov	r4, r0
 80126f0:	460d      	mov	r5, r1
 80126f2:	f7ee fa31 	bl	8000b58 <__aeabi_d2iz>
 80126f6:	2200      	movs	r2, #0
 80126f8:	4607      	mov	r7, r0
 80126fa:	2300      	movs	r3, #0
 80126fc:	4620      	mov	r0, r4
 80126fe:	4629      	mov	r1, r5
 8012700:	f7ee f9ec 	bl	8000adc <__aeabi_dcmplt>
 8012704:	b140      	cbz	r0, 8012718 <_dtoa_r+0x168>
 8012706:	4638      	mov	r0, r7
 8012708:	f7ed ff0c 	bl	8000524 <__aeabi_i2d>
 801270c:	4622      	mov	r2, r4
 801270e:	462b      	mov	r3, r5
 8012710:	f7ee f9da 	bl	8000ac8 <__aeabi_dcmpeq>
 8012714:	b900      	cbnz	r0, 8012718 <_dtoa_r+0x168>
 8012716:	3f01      	subs	r7, #1
 8012718:	2f16      	cmp	r7, #22
 801271a:	d852      	bhi.n	80127c2 <_dtoa_r+0x212>
 801271c:	4b5d      	ldr	r3, [pc, #372]	@ (8012894 <_dtoa_r+0x2e4>)
 801271e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012726:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801272a:	f7ee f9d7 	bl	8000adc <__aeabi_dcmplt>
 801272e:	2800      	cmp	r0, #0
 8012730:	d049      	beq.n	80127c6 <_dtoa_r+0x216>
 8012732:	3f01      	subs	r7, #1
 8012734:	2300      	movs	r3, #0
 8012736:	9310      	str	r3, [sp, #64]	@ 0x40
 8012738:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801273a:	1b9b      	subs	r3, r3, r6
 801273c:	1e5a      	subs	r2, r3, #1
 801273e:	bf45      	ittet	mi
 8012740:	f1c3 0301 	rsbmi	r3, r3, #1
 8012744:	9300      	strmi	r3, [sp, #0]
 8012746:	2300      	movpl	r3, #0
 8012748:	2300      	movmi	r3, #0
 801274a:	9206      	str	r2, [sp, #24]
 801274c:	bf54      	ite	pl
 801274e:	9300      	strpl	r3, [sp, #0]
 8012750:	9306      	strmi	r3, [sp, #24]
 8012752:	2f00      	cmp	r7, #0
 8012754:	db39      	blt.n	80127ca <_dtoa_r+0x21a>
 8012756:	9b06      	ldr	r3, [sp, #24]
 8012758:	970d      	str	r7, [sp, #52]	@ 0x34
 801275a:	443b      	add	r3, r7
 801275c:	9306      	str	r3, [sp, #24]
 801275e:	2300      	movs	r3, #0
 8012760:	9308      	str	r3, [sp, #32]
 8012762:	9b07      	ldr	r3, [sp, #28]
 8012764:	2b09      	cmp	r3, #9
 8012766:	d863      	bhi.n	8012830 <_dtoa_r+0x280>
 8012768:	2b05      	cmp	r3, #5
 801276a:	bfc4      	itt	gt
 801276c:	3b04      	subgt	r3, #4
 801276e:	9307      	strgt	r3, [sp, #28]
 8012770:	9b07      	ldr	r3, [sp, #28]
 8012772:	f1a3 0302 	sub.w	r3, r3, #2
 8012776:	bfcc      	ite	gt
 8012778:	2400      	movgt	r4, #0
 801277a:	2401      	movle	r4, #1
 801277c:	2b03      	cmp	r3, #3
 801277e:	d863      	bhi.n	8012848 <_dtoa_r+0x298>
 8012780:	e8df f003 	tbb	[pc, r3]
 8012784:	2b375452 	.word	0x2b375452
 8012788:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801278c:	441e      	add	r6, r3
 801278e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012792:	2b20      	cmp	r3, #32
 8012794:	bfc1      	itttt	gt
 8012796:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801279a:	409f      	lslgt	r7, r3
 801279c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80127a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80127a4:	bfd6      	itet	le
 80127a6:	f1c3 0320 	rsble	r3, r3, #32
 80127aa:	ea47 0003 	orrgt.w	r0, r7, r3
 80127ae:	fa04 f003 	lslle.w	r0, r4, r3
 80127b2:	f7ed fea7 	bl	8000504 <__aeabi_ui2d>
 80127b6:	2201      	movs	r2, #1
 80127b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80127bc:	3e01      	subs	r6, #1
 80127be:	9212      	str	r2, [sp, #72]	@ 0x48
 80127c0:	e776      	b.n	80126b0 <_dtoa_r+0x100>
 80127c2:	2301      	movs	r3, #1
 80127c4:	e7b7      	b.n	8012736 <_dtoa_r+0x186>
 80127c6:	9010      	str	r0, [sp, #64]	@ 0x40
 80127c8:	e7b6      	b.n	8012738 <_dtoa_r+0x188>
 80127ca:	9b00      	ldr	r3, [sp, #0]
 80127cc:	1bdb      	subs	r3, r3, r7
 80127ce:	9300      	str	r3, [sp, #0]
 80127d0:	427b      	negs	r3, r7
 80127d2:	9308      	str	r3, [sp, #32]
 80127d4:	2300      	movs	r3, #0
 80127d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80127d8:	e7c3      	b.n	8012762 <_dtoa_r+0x1b2>
 80127da:	2301      	movs	r3, #1
 80127dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80127de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80127e0:	eb07 0b03 	add.w	fp, r7, r3
 80127e4:	f10b 0301 	add.w	r3, fp, #1
 80127e8:	2b01      	cmp	r3, #1
 80127ea:	9303      	str	r3, [sp, #12]
 80127ec:	bfb8      	it	lt
 80127ee:	2301      	movlt	r3, #1
 80127f0:	e006      	b.n	8012800 <_dtoa_r+0x250>
 80127f2:	2301      	movs	r3, #1
 80127f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80127f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	dd28      	ble.n	801284e <_dtoa_r+0x29e>
 80127fc:	469b      	mov	fp, r3
 80127fe:	9303      	str	r3, [sp, #12]
 8012800:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012804:	2100      	movs	r1, #0
 8012806:	2204      	movs	r2, #4
 8012808:	f102 0514 	add.w	r5, r2, #20
 801280c:	429d      	cmp	r5, r3
 801280e:	d926      	bls.n	801285e <_dtoa_r+0x2ae>
 8012810:	6041      	str	r1, [r0, #4]
 8012812:	4648      	mov	r0, r9
 8012814:	f000 fce6 	bl	80131e4 <_Balloc>
 8012818:	4682      	mov	sl, r0
 801281a:	2800      	cmp	r0, #0
 801281c:	d142      	bne.n	80128a4 <_dtoa_r+0x2f4>
 801281e:	4b1e      	ldr	r3, [pc, #120]	@ (8012898 <_dtoa_r+0x2e8>)
 8012820:	4602      	mov	r2, r0
 8012822:	f240 11af 	movw	r1, #431	@ 0x1af
 8012826:	e6da      	b.n	80125de <_dtoa_r+0x2e>
 8012828:	2300      	movs	r3, #0
 801282a:	e7e3      	b.n	80127f4 <_dtoa_r+0x244>
 801282c:	2300      	movs	r3, #0
 801282e:	e7d5      	b.n	80127dc <_dtoa_r+0x22c>
 8012830:	2401      	movs	r4, #1
 8012832:	2300      	movs	r3, #0
 8012834:	9307      	str	r3, [sp, #28]
 8012836:	9409      	str	r4, [sp, #36]	@ 0x24
 8012838:	f04f 3bff 	mov.w	fp, #4294967295
 801283c:	2200      	movs	r2, #0
 801283e:	f8cd b00c 	str.w	fp, [sp, #12]
 8012842:	2312      	movs	r3, #18
 8012844:	920c      	str	r2, [sp, #48]	@ 0x30
 8012846:	e7db      	b.n	8012800 <_dtoa_r+0x250>
 8012848:	2301      	movs	r3, #1
 801284a:	9309      	str	r3, [sp, #36]	@ 0x24
 801284c:	e7f4      	b.n	8012838 <_dtoa_r+0x288>
 801284e:	f04f 0b01 	mov.w	fp, #1
 8012852:	f8cd b00c 	str.w	fp, [sp, #12]
 8012856:	465b      	mov	r3, fp
 8012858:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801285c:	e7d0      	b.n	8012800 <_dtoa_r+0x250>
 801285e:	3101      	adds	r1, #1
 8012860:	0052      	lsls	r2, r2, #1
 8012862:	e7d1      	b.n	8012808 <_dtoa_r+0x258>
 8012864:	f3af 8000 	nop.w
 8012868:	636f4361 	.word	0x636f4361
 801286c:	3fd287a7 	.word	0x3fd287a7
 8012870:	8b60c8b3 	.word	0x8b60c8b3
 8012874:	3fc68a28 	.word	0x3fc68a28
 8012878:	509f79fb 	.word	0x509f79fb
 801287c:	3fd34413 	.word	0x3fd34413
 8012880:	08015b4a 	.word	0x08015b4a
 8012884:	08015b61 	.word	0x08015b61
 8012888:	7ff00000 	.word	0x7ff00000
 801288c:	08015b15 	.word	0x08015b15
 8012890:	3ff80000 	.word	0x3ff80000
 8012894:	08015d10 	.word	0x08015d10
 8012898:	08015bb9 	.word	0x08015bb9
 801289c:	08015b46 	.word	0x08015b46
 80128a0:	08015b14 	.word	0x08015b14
 80128a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80128a8:	6018      	str	r0, [r3, #0]
 80128aa:	9b03      	ldr	r3, [sp, #12]
 80128ac:	2b0e      	cmp	r3, #14
 80128ae:	f200 80a1 	bhi.w	80129f4 <_dtoa_r+0x444>
 80128b2:	2c00      	cmp	r4, #0
 80128b4:	f000 809e 	beq.w	80129f4 <_dtoa_r+0x444>
 80128b8:	2f00      	cmp	r7, #0
 80128ba:	dd33      	ble.n	8012924 <_dtoa_r+0x374>
 80128bc:	4b9c      	ldr	r3, [pc, #624]	@ (8012b30 <_dtoa_r+0x580>)
 80128be:	f007 020f 	and.w	r2, r7, #15
 80128c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80128c6:	ed93 7b00 	vldr	d7, [r3]
 80128ca:	05f8      	lsls	r0, r7, #23
 80128cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80128d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80128d4:	d516      	bpl.n	8012904 <_dtoa_r+0x354>
 80128d6:	4b97      	ldr	r3, [pc, #604]	@ (8012b34 <_dtoa_r+0x584>)
 80128d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80128dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80128e0:	f7ed ffb4 	bl	800084c <__aeabi_ddiv>
 80128e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80128e8:	f004 040f 	and.w	r4, r4, #15
 80128ec:	2603      	movs	r6, #3
 80128ee:	4d91      	ldr	r5, [pc, #580]	@ (8012b34 <_dtoa_r+0x584>)
 80128f0:	b954      	cbnz	r4, 8012908 <_dtoa_r+0x358>
 80128f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80128f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80128fa:	f7ed ffa7 	bl	800084c <__aeabi_ddiv>
 80128fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012902:	e028      	b.n	8012956 <_dtoa_r+0x3a6>
 8012904:	2602      	movs	r6, #2
 8012906:	e7f2      	b.n	80128ee <_dtoa_r+0x33e>
 8012908:	07e1      	lsls	r1, r4, #31
 801290a:	d508      	bpl.n	801291e <_dtoa_r+0x36e>
 801290c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012910:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012914:	f7ed fe70 	bl	80005f8 <__aeabi_dmul>
 8012918:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801291c:	3601      	adds	r6, #1
 801291e:	1064      	asrs	r4, r4, #1
 8012920:	3508      	adds	r5, #8
 8012922:	e7e5      	b.n	80128f0 <_dtoa_r+0x340>
 8012924:	f000 80af 	beq.w	8012a86 <_dtoa_r+0x4d6>
 8012928:	427c      	negs	r4, r7
 801292a:	4b81      	ldr	r3, [pc, #516]	@ (8012b30 <_dtoa_r+0x580>)
 801292c:	4d81      	ldr	r5, [pc, #516]	@ (8012b34 <_dtoa_r+0x584>)
 801292e:	f004 020f 	and.w	r2, r4, #15
 8012932:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012936:	e9d3 2300 	ldrd	r2, r3, [r3]
 801293a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801293e:	f7ed fe5b 	bl	80005f8 <__aeabi_dmul>
 8012942:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012946:	1124      	asrs	r4, r4, #4
 8012948:	2300      	movs	r3, #0
 801294a:	2602      	movs	r6, #2
 801294c:	2c00      	cmp	r4, #0
 801294e:	f040 808f 	bne.w	8012a70 <_dtoa_r+0x4c0>
 8012952:	2b00      	cmp	r3, #0
 8012954:	d1d3      	bne.n	80128fe <_dtoa_r+0x34e>
 8012956:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012958:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801295c:	2b00      	cmp	r3, #0
 801295e:	f000 8094 	beq.w	8012a8a <_dtoa_r+0x4da>
 8012962:	4b75      	ldr	r3, [pc, #468]	@ (8012b38 <_dtoa_r+0x588>)
 8012964:	2200      	movs	r2, #0
 8012966:	4620      	mov	r0, r4
 8012968:	4629      	mov	r1, r5
 801296a:	f7ee f8b7 	bl	8000adc <__aeabi_dcmplt>
 801296e:	2800      	cmp	r0, #0
 8012970:	f000 808b 	beq.w	8012a8a <_dtoa_r+0x4da>
 8012974:	9b03      	ldr	r3, [sp, #12]
 8012976:	2b00      	cmp	r3, #0
 8012978:	f000 8087 	beq.w	8012a8a <_dtoa_r+0x4da>
 801297c:	f1bb 0f00 	cmp.w	fp, #0
 8012980:	dd34      	ble.n	80129ec <_dtoa_r+0x43c>
 8012982:	4620      	mov	r0, r4
 8012984:	4b6d      	ldr	r3, [pc, #436]	@ (8012b3c <_dtoa_r+0x58c>)
 8012986:	2200      	movs	r2, #0
 8012988:	4629      	mov	r1, r5
 801298a:	f7ed fe35 	bl	80005f8 <__aeabi_dmul>
 801298e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012992:	f107 38ff 	add.w	r8, r7, #4294967295
 8012996:	3601      	adds	r6, #1
 8012998:	465c      	mov	r4, fp
 801299a:	4630      	mov	r0, r6
 801299c:	f7ed fdc2 	bl	8000524 <__aeabi_i2d>
 80129a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80129a4:	f7ed fe28 	bl	80005f8 <__aeabi_dmul>
 80129a8:	4b65      	ldr	r3, [pc, #404]	@ (8012b40 <_dtoa_r+0x590>)
 80129aa:	2200      	movs	r2, #0
 80129ac:	f7ed fc6e 	bl	800028c <__adddf3>
 80129b0:	4605      	mov	r5, r0
 80129b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80129b6:	2c00      	cmp	r4, #0
 80129b8:	d16a      	bne.n	8012a90 <_dtoa_r+0x4e0>
 80129ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80129be:	4b61      	ldr	r3, [pc, #388]	@ (8012b44 <_dtoa_r+0x594>)
 80129c0:	2200      	movs	r2, #0
 80129c2:	f7ed fc61 	bl	8000288 <__aeabi_dsub>
 80129c6:	4602      	mov	r2, r0
 80129c8:	460b      	mov	r3, r1
 80129ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80129ce:	462a      	mov	r2, r5
 80129d0:	4633      	mov	r3, r6
 80129d2:	f7ee f8a1 	bl	8000b18 <__aeabi_dcmpgt>
 80129d6:	2800      	cmp	r0, #0
 80129d8:	f040 8298 	bne.w	8012f0c <_dtoa_r+0x95c>
 80129dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80129e0:	462a      	mov	r2, r5
 80129e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80129e6:	f7ee f879 	bl	8000adc <__aeabi_dcmplt>
 80129ea:	bb38      	cbnz	r0, 8012a3c <_dtoa_r+0x48c>
 80129ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80129f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80129f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	f2c0 8157 	blt.w	8012caa <_dtoa_r+0x6fa>
 80129fc:	2f0e      	cmp	r7, #14
 80129fe:	f300 8154 	bgt.w	8012caa <_dtoa_r+0x6fa>
 8012a02:	4b4b      	ldr	r3, [pc, #300]	@ (8012b30 <_dtoa_r+0x580>)
 8012a04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012a08:	ed93 7b00 	vldr	d7, [r3]
 8012a0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	ed8d 7b00 	vstr	d7, [sp]
 8012a14:	f280 80e5 	bge.w	8012be2 <_dtoa_r+0x632>
 8012a18:	9b03      	ldr	r3, [sp, #12]
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	f300 80e1 	bgt.w	8012be2 <_dtoa_r+0x632>
 8012a20:	d10c      	bne.n	8012a3c <_dtoa_r+0x48c>
 8012a22:	4b48      	ldr	r3, [pc, #288]	@ (8012b44 <_dtoa_r+0x594>)
 8012a24:	2200      	movs	r2, #0
 8012a26:	ec51 0b17 	vmov	r0, r1, d7
 8012a2a:	f7ed fde5 	bl	80005f8 <__aeabi_dmul>
 8012a2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012a32:	f7ee f867 	bl	8000b04 <__aeabi_dcmpge>
 8012a36:	2800      	cmp	r0, #0
 8012a38:	f000 8266 	beq.w	8012f08 <_dtoa_r+0x958>
 8012a3c:	2400      	movs	r4, #0
 8012a3e:	4625      	mov	r5, r4
 8012a40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a42:	4656      	mov	r6, sl
 8012a44:	ea6f 0803 	mvn.w	r8, r3
 8012a48:	2700      	movs	r7, #0
 8012a4a:	4621      	mov	r1, r4
 8012a4c:	4648      	mov	r0, r9
 8012a4e:	f000 fc09 	bl	8013264 <_Bfree>
 8012a52:	2d00      	cmp	r5, #0
 8012a54:	f000 80bd 	beq.w	8012bd2 <_dtoa_r+0x622>
 8012a58:	b12f      	cbz	r7, 8012a66 <_dtoa_r+0x4b6>
 8012a5a:	42af      	cmp	r7, r5
 8012a5c:	d003      	beq.n	8012a66 <_dtoa_r+0x4b6>
 8012a5e:	4639      	mov	r1, r7
 8012a60:	4648      	mov	r0, r9
 8012a62:	f000 fbff 	bl	8013264 <_Bfree>
 8012a66:	4629      	mov	r1, r5
 8012a68:	4648      	mov	r0, r9
 8012a6a:	f000 fbfb 	bl	8013264 <_Bfree>
 8012a6e:	e0b0      	b.n	8012bd2 <_dtoa_r+0x622>
 8012a70:	07e2      	lsls	r2, r4, #31
 8012a72:	d505      	bpl.n	8012a80 <_dtoa_r+0x4d0>
 8012a74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012a78:	f7ed fdbe 	bl	80005f8 <__aeabi_dmul>
 8012a7c:	3601      	adds	r6, #1
 8012a7e:	2301      	movs	r3, #1
 8012a80:	1064      	asrs	r4, r4, #1
 8012a82:	3508      	adds	r5, #8
 8012a84:	e762      	b.n	801294c <_dtoa_r+0x39c>
 8012a86:	2602      	movs	r6, #2
 8012a88:	e765      	b.n	8012956 <_dtoa_r+0x3a6>
 8012a8a:	9c03      	ldr	r4, [sp, #12]
 8012a8c:	46b8      	mov	r8, r7
 8012a8e:	e784      	b.n	801299a <_dtoa_r+0x3ea>
 8012a90:	4b27      	ldr	r3, [pc, #156]	@ (8012b30 <_dtoa_r+0x580>)
 8012a92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012a94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012a98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012a9c:	4454      	add	r4, sl
 8012a9e:	2900      	cmp	r1, #0
 8012aa0:	d054      	beq.n	8012b4c <_dtoa_r+0x59c>
 8012aa2:	4929      	ldr	r1, [pc, #164]	@ (8012b48 <_dtoa_r+0x598>)
 8012aa4:	2000      	movs	r0, #0
 8012aa6:	f7ed fed1 	bl	800084c <__aeabi_ddiv>
 8012aaa:	4633      	mov	r3, r6
 8012aac:	462a      	mov	r2, r5
 8012aae:	f7ed fbeb 	bl	8000288 <__aeabi_dsub>
 8012ab2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012ab6:	4656      	mov	r6, sl
 8012ab8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012abc:	f7ee f84c 	bl	8000b58 <__aeabi_d2iz>
 8012ac0:	4605      	mov	r5, r0
 8012ac2:	f7ed fd2f 	bl	8000524 <__aeabi_i2d>
 8012ac6:	4602      	mov	r2, r0
 8012ac8:	460b      	mov	r3, r1
 8012aca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ace:	f7ed fbdb 	bl	8000288 <__aeabi_dsub>
 8012ad2:	3530      	adds	r5, #48	@ 0x30
 8012ad4:	4602      	mov	r2, r0
 8012ad6:	460b      	mov	r3, r1
 8012ad8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012adc:	f806 5b01 	strb.w	r5, [r6], #1
 8012ae0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012ae4:	f7ed fffa 	bl	8000adc <__aeabi_dcmplt>
 8012ae8:	2800      	cmp	r0, #0
 8012aea:	d172      	bne.n	8012bd2 <_dtoa_r+0x622>
 8012aec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012af0:	4911      	ldr	r1, [pc, #68]	@ (8012b38 <_dtoa_r+0x588>)
 8012af2:	2000      	movs	r0, #0
 8012af4:	f7ed fbc8 	bl	8000288 <__aeabi_dsub>
 8012af8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012afc:	f7ed ffee 	bl	8000adc <__aeabi_dcmplt>
 8012b00:	2800      	cmp	r0, #0
 8012b02:	f040 80b4 	bne.w	8012c6e <_dtoa_r+0x6be>
 8012b06:	42a6      	cmp	r6, r4
 8012b08:	f43f af70 	beq.w	80129ec <_dtoa_r+0x43c>
 8012b0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012b10:	4b0a      	ldr	r3, [pc, #40]	@ (8012b3c <_dtoa_r+0x58c>)
 8012b12:	2200      	movs	r2, #0
 8012b14:	f7ed fd70 	bl	80005f8 <__aeabi_dmul>
 8012b18:	4b08      	ldr	r3, [pc, #32]	@ (8012b3c <_dtoa_r+0x58c>)
 8012b1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012b1e:	2200      	movs	r2, #0
 8012b20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b24:	f7ed fd68 	bl	80005f8 <__aeabi_dmul>
 8012b28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012b2c:	e7c4      	b.n	8012ab8 <_dtoa_r+0x508>
 8012b2e:	bf00      	nop
 8012b30:	08015d10 	.word	0x08015d10
 8012b34:	08015ce8 	.word	0x08015ce8
 8012b38:	3ff00000 	.word	0x3ff00000
 8012b3c:	40240000 	.word	0x40240000
 8012b40:	401c0000 	.word	0x401c0000
 8012b44:	40140000 	.word	0x40140000
 8012b48:	3fe00000 	.word	0x3fe00000
 8012b4c:	4631      	mov	r1, r6
 8012b4e:	4628      	mov	r0, r5
 8012b50:	f7ed fd52 	bl	80005f8 <__aeabi_dmul>
 8012b54:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012b58:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012b5a:	4656      	mov	r6, sl
 8012b5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b60:	f7ed fffa 	bl	8000b58 <__aeabi_d2iz>
 8012b64:	4605      	mov	r5, r0
 8012b66:	f7ed fcdd 	bl	8000524 <__aeabi_i2d>
 8012b6a:	4602      	mov	r2, r0
 8012b6c:	460b      	mov	r3, r1
 8012b6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b72:	f7ed fb89 	bl	8000288 <__aeabi_dsub>
 8012b76:	3530      	adds	r5, #48	@ 0x30
 8012b78:	f806 5b01 	strb.w	r5, [r6], #1
 8012b7c:	4602      	mov	r2, r0
 8012b7e:	460b      	mov	r3, r1
 8012b80:	42a6      	cmp	r6, r4
 8012b82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012b86:	f04f 0200 	mov.w	r2, #0
 8012b8a:	d124      	bne.n	8012bd6 <_dtoa_r+0x626>
 8012b8c:	4baf      	ldr	r3, [pc, #700]	@ (8012e4c <_dtoa_r+0x89c>)
 8012b8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012b92:	f7ed fb7b 	bl	800028c <__adddf3>
 8012b96:	4602      	mov	r2, r0
 8012b98:	460b      	mov	r3, r1
 8012b9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b9e:	f7ed ffbb 	bl	8000b18 <__aeabi_dcmpgt>
 8012ba2:	2800      	cmp	r0, #0
 8012ba4:	d163      	bne.n	8012c6e <_dtoa_r+0x6be>
 8012ba6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012baa:	49a8      	ldr	r1, [pc, #672]	@ (8012e4c <_dtoa_r+0x89c>)
 8012bac:	2000      	movs	r0, #0
 8012bae:	f7ed fb6b 	bl	8000288 <__aeabi_dsub>
 8012bb2:	4602      	mov	r2, r0
 8012bb4:	460b      	mov	r3, r1
 8012bb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012bba:	f7ed ff8f 	bl	8000adc <__aeabi_dcmplt>
 8012bbe:	2800      	cmp	r0, #0
 8012bc0:	f43f af14 	beq.w	80129ec <_dtoa_r+0x43c>
 8012bc4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012bc6:	1e73      	subs	r3, r6, #1
 8012bc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012bca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012bce:	2b30      	cmp	r3, #48	@ 0x30
 8012bd0:	d0f8      	beq.n	8012bc4 <_dtoa_r+0x614>
 8012bd2:	4647      	mov	r7, r8
 8012bd4:	e03b      	b.n	8012c4e <_dtoa_r+0x69e>
 8012bd6:	4b9e      	ldr	r3, [pc, #632]	@ (8012e50 <_dtoa_r+0x8a0>)
 8012bd8:	f7ed fd0e 	bl	80005f8 <__aeabi_dmul>
 8012bdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012be0:	e7bc      	b.n	8012b5c <_dtoa_r+0x5ac>
 8012be2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012be6:	4656      	mov	r6, sl
 8012be8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012bec:	4620      	mov	r0, r4
 8012bee:	4629      	mov	r1, r5
 8012bf0:	f7ed fe2c 	bl	800084c <__aeabi_ddiv>
 8012bf4:	f7ed ffb0 	bl	8000b58 <__aeabi_d2iz>
 8012bf8:	4680      	mov	r8, r0
 8012bfa:	f7ed fc93 	bl	8000524 <__aeabi_i2d>
 8012bfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012c02:	f7ed fcf9 	bl	80005f8 <__aeabi_dmul>
 8012c06:	4602      	mov	r2, r0
 8012c08:	460b      	mov	r3, r1
 8012c0a:	4620      	mov	r0, r4
 8012c0c:	4629      	mov	r1, r5
 8012c0e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012c12:	f7ed fb39 	bl	8000288 <__aeabi_dsub>
 8012c16:	f806 4b01 	strb.w	r4, [r6], #1
 8012c1a:	9d03      	ldr	r5, [sp, #12]
 8012c1c:	eba6 040a 	sub.w	r4, r6, sl
 8012c20:	42a5      	cmp	r5, r4
 8012c22:	4602      	mov	r2, r0
 8012c24:	460b      	mov	r3, r1
 8012c26:	d133      	bne.n	8012c90 <_dtoa_r+0x6e0>
 8012c28:	f7ed fb30 	bl	800028c <__adddf3>
 8012c2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012c30:	4604      	mov	r4, r0
 8012c32:	460d      	mov	r5, r1
 8012c34:	f7ed ff70 	bl	8000b18 <__aeabi_dcmpgt>
 8012c38:	b9c0      	cbnz	r0, 8012c6c <_dtoa_r+0x6bc>
 8012c3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012c3e:	4620      	mov	r0, r4
 8012c40:	4629      	mov	r1, r5
 8012c42:	f7ed ff41 	bl	8000ac8 <__aeabi_dcmpeq>
 8012c46:	b110      	cbz	r0, 8012c4e <_dtoa_r+0x69e>
 8012c48:	f018 0f01 	tst.w	r8, #1
 8012c4c:	d10e      	bne.n	8012c6c <_dtoa_r+0x6bc>
 8012c4e:	9902      	ldr	r1, [sp, #8]
 8012c50:	4648      	mov	r0, r9
 8012c52:	f000 fb07 	bl	8013264 <_Bfree>
 8012c56:	2300      	movs	r3, #0
 8012c58:	7033      	strb	r3, [r6, #0]
 8012c5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012c5c:	3701      	adds	r7, #1
 8012c5e:	601f      	str	r7, [r3, #0]
 8012c60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	f000 824b 	beq.w	80130fe <_dtoa_r+0xb4e>
 8012c68:	601e      	str	r6, [r3, #0]
 8012c6a:	e248      	b.n	80130fe <_dtoa_r+0xb4e>
 8012c6c:	46b8      	mov	r8, r7
 8012c6e:	4633      	mov	r3, r6
 8012c70:	461e      	mov	r6, r3
 8012c72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c76:	2a39      	cmp	r2, #57	@ 0x39
 8012c78:	d106      	bne.n	8012c88 <_dtoa_r+0x6d8>
 8012c7a:	459a      	cmp	sl, r3
 8012c7c:	d1f8      	bne.n	8012c70 <_dtoa_r+0x6c0>
 8012c7e:	2230      	movs	r2, #48	@ 0x30
 8012c80:	f108 0801 	add.w	r8, r8, #1
 8012c84:	f88a 2000 	strb.w	r2, [sl]
 8012c88:	781a      	ldrb	r2, [r3, #0]
 8012c8a:	3201      	adds	r2, #1
 8012c8c:	701a      	strb	r2, [r3, #0]
 8012c8e:	e7a0      	b.n	8012bd2 <_dtoa_r+0x622>
 8012c90:	4b6f      	ldr	r3, [pc, #444]	@ (8012e50 <_dtoa_r+0x8a0>)
 8012c92:	2200      	movs	r2, #0
 8012c94:	f7ed fcb0 	bl	80005f8 <__aeabi_dmul>
 8012c98:	2200      	movs	r2, #0
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	4604      	mov	r4, r0
 8012c9e:	460d      	mov	r5, r1
 8012ca0:	f7ed ff12 	bl	8000ac8 <__aeabi_dcmpeq>
 8012ca4:	2800      	cmp	r0, #0
 8012ca6:	d09f      	beq.n	8012be8 <_dtoa_r+0x638>
 8012ca8:	e7d1      	b.n	8012c4e <_dtoa_r+0x69e>
 8012caa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012cac:	2a00      	cmp	r2, #0
 8012cae:	f000 80ea 	beq.w	8012e86 <_dtoa_r+0x8d6>
 8012cb2:	9a07      	ldr	r2, [sp, #28]
 8012cb4:	2a01      	cmp	r2, #1
 8012cb6:	f300 80cd 	bgt.w	8012e54 <_dtoa_r+0x8a4>
 8012cba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012cbc:	2a00      	cmp	r2, #0
 8012cbe:	f000 80c1 	beq.w	8012e44 <_dtoa_r+0x894>
 8012cc2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012cc6:	9c08      	ldr	r4, [sp, #32]
 8012cc8:	9e00      	ldr	r6, [sp, #0]
 8012cca:	9a00      	ldr	r2, [sp, #0]
 8012ccc:	441a      	add	r2, r3
 8012cce:	9200      	str	r2, [sp, #0]
 8012cd0:	9a06      	ldr	r2, [sp, #24]
 8012cd2:	2101      	movs	r1, #1
 8012cd4:	441a      	add	r2, r3
 8012cd6:	4648      	mov	r0, r9
 8012cd8:	9206      	str	r2, [sp, #24]
 8012cda:	f000 fbc1 	bl	8013460 <__i2b>
 8012cde:	4605      	mov	r5, r0
 8012ce0:	b166      	cbz	r6, 8012cfc <_dtoa_r+0x74c>
 8012ce2:	9b06      	ldr	r3, [sp, #24]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	dd09      	ble.n	8012cfc <_dtoa_r+0x74c>
 8012ce8:	42b3      	cmp	r3, r6
 8012cea:	9a00      	ldr	r2, [sp, #0]
 8012cec:	bfa8      	it	ge
 8012cee:	4633      	movge	r3, r6
 8012cf0:	1ad2      	subs	r2, r2, r3
 8012cf2:	9200      	str	r2, [sp, #0]
 8012cf4:	9a06      	ldr	r2, [sp, #24]
 8012cf6:	1af6      	subs	r6, r6, r3
 8012cf8:	1ad3      	subs	r3, r2, r3
 8012cfa:	9306      	str	r3, [sp, #24]
 8012cfc:	9b08      	ldr	r3, [sp, #32]
 8012cfe:	b30b      	cbz	r3, 8012d44 <_dtoa_r+0x794>
 8012d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	f000 80c6 	beq.w	8012e94 <_dtoa_r+0x8e4>
 8012d08:	2c00      	cmp	r4, #0
 8012d0a:	f000 80c0 	beq.w	8012e8e <_dtoa_r+0x8de>
 8012d0e:	4629      	mov	r1, r5
 8012d10:	4622      	mov	r2, r4
 8012d12:	4648      	mov	r0, r9
 8012d14:	f000 fc5c 	bl	80135d0 <__pow5mult>
 8012d18:	9a02      	ldr	r2, [sp, #8]
 8012d1a:	4601      	mov	r1, r0
 8012d1c:	4605      	mov	r5, r0
 8012d1e:	4648      	mov	r0, r9
 8012d20:	f000 fbb4 	bl	801348c <__multiply>
 8012d24:	9902      	ldr	r1, [sp, #8]
 8012d26:	4680      	mov	r8, r0
 8012d28:	4648      	mov	r0, r9
 8012d2a:	f000 fa9b 	bl	8013264 <_Bfree>
 8012d2e:	9b08      	ldr	r3, [sp, #32]
 8012d30:	1b1b      	subs	r3, r3, r4
 8012d32:	9308      	str	r3, [sp, #32]
 8012d34:	f000 80b1 	beq.w	8012e9a <_dtoa_r+0x8ea>
 8012d38:	9a08      	ldr	r2, [sp, #32]
 8012d3a:	4641      	mov	r1, r8
 8012d3c:	4648      	mov	r0, r9
 8012d3e:	f000 fc47 	bl	80135d0 <__pow5mult>
 8012d42:	9002      	str	r0, [sp, #8]
 8012d44:	2101      	movs	r1, #1
 8012d46:	4648      	mov	r0, r9
 8012d48:	f000 fb8a 	bl	8013460 <__i2b>
 8012d4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012d4e:	4604      	mov	r4, r0
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	f000 81d8 	beq.w	8013106 <_dtoa_r+0xb56>
 8012d56:	461a      	mov	r2, r3
 8012d58:	4601      	mov	r1, r0
 8012d5a:	4648      	mov	r0, r9
 8012d5c:	f000 fc38 	bl	80135d0 <__pow5mult>
 8012d60:	9b07      	ldr	r3, [sp, #28]
 8012d62:	2b01      	cmp	r3, #1
 8012d64:	4604      	mov	r4, r0
 8012d66:	f300 809f 	bgt.w	8012ea8 <_dtoa_r+0x8f8>
 8012d6a:	9b04      	ldr	r3, [sp, #16]
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	f040 8097 	bne.w	8012ea0 <_dtoa_r+0x8f0>
 8012d72:	9b05      	ldr	r3, [sp, #20]
 8012d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	f040 8093 	bne.w	8012ea4 <_dtoa_r+0x8f4>
 8012d7e:	9b05      	ldr	r3, [sp, #20]
 8012d80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012d84:	0d1b      	lsrs	r3, r3, #20
 8012d86:	051b      	lsls	r3, r3, #20
 8012d88:	b133      	cbz	r3, 8012d98 <_dtoa_r+0x7e8>
 8012d8a:	9b00      	ldr	r3, [sp, #0]
 8012d8c:	3301      	adds	r3, #1
 8012d8e:	9300      	str	r3, [sp, #0]
 8012d90:	9b06      	ldr	r3, [sp, #24]
 8012d92:	3301      	adds	r3, #1
 8012d94:	9306      	str	r3, [sp, #24]
 8012d96:	2301      	movs	r3, #1
 8012d98:	9308      	str	r3, [sp, #32]
 8012d9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	f000 81b8 	beq.w	8013112 <_dtoa_r+0xb62>
 8012da2:	6923      	ldr	r3, [r4, #16]
 8012da4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012da8:	6918      	ldr	r0, [r3, #16]
 8012daa:	f000 fb0d 	bl	80133c8 <__hi0bits>
 8012dae:	f1c0 0020 	rsb	r0, r0, #32
 8012db2:	9b06      	ldr	r3, [sp, #24]
 8012db4:	4418      	add	r0, r3
 8012db6:	f010 001f 	ands.w	r0, r0, #31
 8012dba:	f000 8082 	beq.w	8012ec2 <_dtoa_r+0x912>
 8012dbe:	f1c0 0320 	rsb	r3, r0, #32
 8012dc2:	2b04      	cmp	r3, #4
 8012dc4:	dd73      	ble.n	8012eae <_dtoa_r+0x8fe>
 8012dc6:	9b00      	ldr	r3, [sp, #0]
 8012dc8:	f1c0 001c 	rsb	r0, r0, #28
 8012dcc:	4403      	add	r3, r0
 8012dce:	9300      	str	r3, [sp, #0]
 8012dd0:	9b06      	ldr	r3, [sp, #24]
 8012dd2:	4403      	add	r3, r0
 8012dd4:	4406      	add	r6, r0
 8012dd6:	9306      	str	r3, [sp, #24]
 8012dd8:	9b00      	ldr	r3, [sp, #0]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	dd05      	ble.n	8012dea <_dtoa_r+0x83a>
 8012dde:	9902      	ldr	r1, [sp, #8]
 8012de0:	461a      	mov	r2, r3
 8012de2:	4648      	mov	r0, r9
 8012de4:	f000 fc4e 	bl	8013684 <__lshift>
 8012de8:	9002      	str	r0, [sp, #8]
 8012dea:	9b06      	ldr	r3, [sp, #24]
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	dd05      	ble.n	8012dfc <_dtoa_r+0x84c>
 8012df0:	4621      	mov	r1, r4
 8012df2:	461a      	mov	r2, r3
 8012df4:	4648      	mov	r0, r9
 8012df6:	f000 fc45 	bl	8013684 <__lshift>
 8012dfa:	4604      	mov	r4, r0
 8012dfc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d061      	beq.n	8012ec6 <_dtoa_r+0x916>
 8012e02:	9802      	ldr	r0, [sp, #8]
 8012e04:	4621      	mov	r1, r4
 8012e06:	f000 fca9 	bl	801375c <__mcmp>
 8012e0a:	2800      	cmp	r0, #0
 8012e0c:	da5b      	bge.n	8012ec6 <_dtoa_r+0x916>
 8012e0e:	2300      	movs	r3, #0
 8012e10:	9902      	ldr	r1, [sp, #8]
 8012e12:	220a      	movs	r2, #10
 8012e14:	4648      	mov	r0, r9
 8012e16:	f000 fa47 	bl	80132a8 <__multadd>
 8012e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e1c:	9002      	str	r0, [sp, #8]
 8012e1e:	f107 38ff 	add.w	r8, r7, #4294967295
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	f000 8177 	beq.w	8013116 <_dtoa_r+0xb66>
 8012e28:	4629      	mov	r1, r5
 8012e2a:	2300      	movs	r3, #0
 8012e2c:	220a      	movs	r2, #10
 8012e2e:	4648      	mov	r0, r9
 8012e30:	f000 fa3a 	bl	80132a8 <__multadd>
 8012e34:	f1bb 0f00 	cmp.w	fp, #0
 8012e38:	4605      	mov	r5, r0
 8012e3a:	dc6f      	bgt.n	8012f1c <_dtoa_r+0x96c>
 8012e3c:	9b07      	ldr	r3, [sp, #28]
 8012e3e:	2b02      	cmp	r3, #2
 8012e40:	dc49      	bgt.n	8012ed6 <_dtoa_r+0x926>
 8012e42:	e06b      	b.n	8012f1c <_dtoa_r+0x96c>
 8012e44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012e46:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012e4a:	e73c      	b.n	8012cc6 <_dtoa_r+0x716>
 8012e4c:	3fe00000 	.word	0x3fe00000
 8012e50:	40240000 	.word	0x40240000
 8012e54:	9b03      	ldr	r3, [sp, #12]
 8012e56:	1e5c      	subs	r4, r3, #1
 8012e58:	9b08      	ldr	r3, [sp, #32]
 8012e5a:	42a3      	cmp	r3, r4
 8012e5c:	db09      	blt.n	8012e72 <_dtoa_r+0x8c2>
 8012e5e:	1b1c      	subs	r4, r3, r4
 8012e60:	9b03      	ldr	r3, [sp, #12]
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	f6bf af30 	bge.w	8012cc8 <_dtoa_r+0x718>
 8012e68:	9b00      	ldr	r3, [sp, #0]
 8012e6a:	9a03      	ldr	r2, [sp, #12]
 8012e6c:	1a9e      	subs	r6, r3, r2
 8012e6e:	2300      	movs	r3, #0
 8012e70:	e72b      	b.n	8012cca <_dtoa_r+0x71a>
 8012e72:	9b08      	ldr	r3, [sp, #32]
 8012e74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012e76:	9408      	str	r4, [sp, #32]
 8012e78:	1ae3      	subs	r3, r4, r3
 8012e7a:	441a      	add	r2, r3
 8012e7c:	9e00      	ldr	r6, [sp, #0]
 8012e7e:	9b03      	ldr	r3, [sp, #12]
 8012e80:	920d      	str	r2, [sp, #52]	@ 0x34
 8012e82:	2400      	movs	r4, #0
 8012e84:	e721      	b.n	8012cca <_dtoa_r+0x71a>
 8012e86:	9c08      	ldr	r4, [sp, #32]
 8012e88:	9e00      	ldr	r6, [sp, #0]
 8012e8a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012e8c:	e728      	b.n	8012ce0 <_dtoa_r+0x730>
 8012e8e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012e92:	e751      	b.n	8012d38 <_dtoa_r+0x788>
 8012e94:	9a08      	ldr	r2, [sp, #32]
 8012e96:	9902      	ldr	r1, [sp, #8]
 8012e98:	e750      	b.n	8012d3c <_dtoa_r+0x78c>
 8012e9a:	f8cd 8008 	str.w	r8, [sp, #8]
 8012e9e:	e751      	b.n	8012d44 <_dtoa_r+0x794>
 8012ea0:	2300      	movs	r3, #0
 8012ea2:	e779      	b.n	8012d98 <_dtoa_r+0x7e8>
 8012ea4:	9b04      	ldr	r3, [sp, #16]
 8012ea6:	e777      	b.n	8012d98 <_dtoa_r+0x7e8>
 8012ea8:	2300      	movs	r3, #0
 8012eaa:	9308      	str	r3, [sp, #32]
 8012eac:	e779      	b.n	8012da2 <_dtoa_r+0x7f2>
 8012eae:	d093      	beq.n	8012dd8 <_dtoa_r+0x828>
 8012eb0:	9a00      	ldr	r2, [sp, #0]
 8012eb2:	331c      	adds	r3, #28
 8012eb4:	441a      	add	r2, r3
 8012eb6:	9200      	str	r2, [sp, #0]
 8012eb8:	9a06      	ldr	r2, [sp, #24]
 8012eba:	441a      	add	r2, r3
 8012ebc:	441e      	add	r6, r3
 8012ebe:	9206      	str	r2, [sp, #24]
 8012ec0:	e78a      	b.n	8012dd8 <_dtoa_r+0x828>
 8012ec2:	4603      	mov	r3, r0
 8012ec4:	e7f4      	b.n	8012eb0 <_dtoa_r+0x900>
 8012ec6:	9b03      	ldr	r3, [sp, #12]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	46b8      	mov	r8, r7
 8012ecc:	dc20      	bgt.n	8012f10 <_dtoa_r+0x960>
 8012ece:	469b      	mov	fp, r3
 8012ed0:	9b07      	ldr	r3, [sp, #28]
 8012ed2:	2b02      	cmp	r3, #2
 8012ed4:	dd1e      	ble.n	8012f14 <_dtoa_r+0x964>
 8012ed6:	f1bb 0f00 	cmp.w	fp, #0
 8012eda:	f47f adb1 	bne.w	8012a40 <_dtoa_r+0x490>
 8012ede:	4621      	mov	r1, r4
 8012ee0:	465b      	mov	r3, fp
 8012ee2:	2205      	movs	r2, #5
 8012ee4:	4648      	mov	r0, r9
 8012ee6:	f000 f9df 	bl	80132a8 <__multadd>
 8012eea:	4601      	mov	r1, r0
 8012eec:	4604      	mov	r4, r0
 8012eee:	9802      	ldr	r0, [sp, #8]
 8012ef0:	f000 fc34 	bl	801375c <__mcmp>
 8012ef4:	2800      	cmp	r0, #0
 8012ef6:	f77f ada3 	ble.w	8012a40 <_dtoa_r+0x490>
 8012efa:	4656      	mov	r6, sl
 8012efc:	2331      	movs	r3, #49	@ 0x31
 8012efe:	f806 3b01 	strb.w	r3, [r6], #1
 8012f02:	f108 0801 	add.w	r8, r8, #1
 8012f06:	e59f      	b.n	8012a48 <_dtoa_r+0x498>
 8012f08:	9c03      	ldr	r4, [sp, #12]
 8012f0a:	46b8      	mov	r8, r7
 8012f0c:	4625      	mov	r5, r4
 8012f0e:	e7f4      	b.n	8012efa <_dtoa_r+0x94a>
 8012f10:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012f14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	f000 8101 	beq.w	801311e <_dtoa_r+0xb6e>
 8012f1c:	2e00      	cmp	r6, #0
 8012f1e:	dd05      	ble.n	8012f2c <_dtoa_r+0x97c>
 8012f20:	4629      	mov	r1, r5
 8012f22:	4632      	mov	r2, r6
 8012f24:	4648      	mov	r0, r9
 8012f26:	f000 fbad 	bl	8013684 <__lshift>
 8012f2a:	4605      	mov	r5, r0
 8012f2c:	9b08      	ldr	r3, [sp, #32]
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d05c      	beq.n	8012fec <_dtoa_r+0xa3c>
 8012f32:	6869      	ldr	r1, [r5, #4]
 8012f34:	4648      	mov	r0, r9
 8012f36:	f000 f955 	bl	80131e4 <_Balloc>
 8012f3a:	4606      	mov	r6, r0
 8012f3c:	b928      	cbnz	r0, 8012f4a <_dtoa_r+0x99a>
 8012f3e:	4b82      	ldr	r3, [pc, #520]	@ (8013148 <_dtoa_r+0xb98>)
 8012f40:	4602      	mov	r2, r0
 8012f42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012f46:	f7ff bb4a 	b.w	80125de <_dtoa_r+0x2e>
 8012f4a:	692a      	ldr	r2, [r5, #16]
 8012f4c:	3202      	adds	r2, #2
 8012f4e:	0092      	lsls	r2, r2, #2
 8012f50:	f105 010c 	add.w	r1, r5, #12
 8012f54:	300c      	adds	r0, #12
 8012f56:	f7ff fa8d 	bl	8012474 <memcpy>
 8012f5a:	2201      	movs	r2, #1
 8012f5c:	4631      	mov	r1, r6
 8012f5e:	4648      	mov	r0, r9
 8012f60:	f000 fb90 	bl	8013684 <__lshift>
 8012f64:	f10a 0301 	add.w	r3, sl, #1
 8012f68:	9300      	str	r3, [sp, #0]
 8012f6a:	eb0a 030b 	add.w	r3, sl, fp
 8012f6e:	9308      	str	r3, [sp, #32]
 8012f70:	9b04      	ldr	r3, [sp, #16]
 8012f72:	f003 0301 	and.w	r3, r3, #1
 8012f76:	462f      	mov	r7, r5
 8012f78:	9306      	str	r3, [sp, #24]
 8012f7a:	4605      	mov	r5, r0
 8012f7c:	9b00      	ldr	r3, [sp, #0]
 8012f7e:	9802      	ldr	r0, [sp, #8]
 8012f80:	4621      	mov	r1, r4
 8012f82:	f103 3bff 	add.w	fp, r3, #4294967295
 8012f86:	f7ff fa89 	bl	801249c <quorem>
 8012f8a:	4603      	mov	r3, r0
 8012f8c:	3330      	adds	r3, #48	@ 0x30
 8012f8e:	9003      	str	r0, [sp, #12]
 8012f90:	4639      	mov	r1, r7
 8012f92:	9802      	ldr	r0, [sp, #8]
 8012f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f96:	f000 fbe1 	bl	801375c <__mcmp>
 8012f9a:	462a      	mov	r2, r5
 8012f9c:	9004      	str	r0, [sp, #16]
 8012f9e:	4621      	mov	r1, r4
 8012fa0:	4648      	mov	r0, r9
 8012fa2:	f000 fbf7 	bl	8013794 <__mdiff>
 8012fa6:	68c2      	ldr	r2, [r0, #12]
 8012fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012faa:	4606      	mov	r6, r0
 8012fac:	bb02      	cbnz	r2, 8012ff0 <_dtoa_r+0xa40>
 8012fae:	4601      	mov	r1, r0
 8012fb0:	9802      	ldr	r0, [sp, #8]
 8012fb2:	f000 fbd3 	bl	801375c <__mcmp>
 8012fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012fb8:	4602      	mov	r2, r0
 8012fba:	4631      	mov	r1, r6
 8012fbc:	4648      	mov	r0, r9
 8012fbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8012fc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8012fc2:	f000 f94f 	bl	8013264 <_Bfree>
 8012fc6:	9b07      	ldr	r3, [sp, #28]
 8012fc8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012fca:	9e00      	ldr	r6, [sp, #0]
 8012fcc:	ea42 0103 	orr.w	r1, r2, r3
 8012fd0:	9b06      	ldr	r3, [sp, #24]
 8012fd2:	4319      	orrs	r1, r3
 8012fd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012fd6:	d10d      	bne.n	8012ff4 <_dtoa_r+0xa44>
 8012fd8:	2b39      	cmp	r3, #57	@ 0x39
 8012fda:	d027      	beq.n	801302c <_dtoa_r+0xa7c>
 8012fdc:	9a04      	ldr	r2, [sp, #16]
 8012fde:	2a00      	cmp	r2, #0
 8012fe0:	dd01      	ble.n	8012fe6 <_dtoa_r+0xa36>
 8012fe2:	9b03      	ldr	r3, [sp, #12]
 8012fe4:	3331      	adds	r3, #49	@ 0x31
 8012fe6:	f88b 3000 	strb.w	r3, [fp]
 8012fea:	e52e      	b.n	8012a4a <_dtoa_r+0x49a>
 8012fec:	4628      	mov	r0, r5
 8012fee:	e7b9      	b.n	8012f64 <_dtoa_r+0x9b4>
 8012ff0:	2201      	movs	r2, #1
 8012ff2:	e7e2      	b.n	8012fba <_dtoa_r+0xa0a>
 8012ff4:	9904      	ldr	r1, [sp, #16]
 8012ff6:	2900      	cmp	r1, #0
 8012ff8:	db04      	blt.n	8013004 <_dtoa_r+0xa54>
 8012ffa:	9807      	ldr	r0, [sp, #28]
 8012ffc:	4301      	orrs	r1, r0
 8012ffe:	9806      	ldr	r0, [sp, #24]
 8013000:	4301      	orrs	r1, r0
 8013002:	d120      	bne.n	8013046 <_dtoa_r+0xa96>
 8013004:	2a00      	cmp	r2, #0
 8013006:	ddee      	ble.n	8012fe6 <_dtoa_r+0xa36>
 8013008:	9902      	ldr	r1, [sp, #8]
 801300a:	9300      	str	r3, [sp, #0]
 801300c:	2201      	movs	r2, #1
 801300e:	4648      	mov	r0, r9
 8013010:	f000 fb38 	bl	8013684 <__lshift>
 8013014:	4621      	mov	r1, r4
 8013016:	9002      	str	r0, [sp, #8]
 8013018:	f000 fba0 	bl	801375c <__mcmp>
 801301c:	2800      	cmp	r0, #0
 801301e:	9b00      	ldr	r3, [sp, #0]
 8013020:	dc02      	bgt.n	8013028 <_dtoa_r+0xa78>
 8013022:	d1e0      	bne.n	8012fe6 <_dtoa_r+0xa36>
 8013024:	07da      	lsls	r2, r3, #31
 8013026:	d5de      	bpl.n	8012fe6 <_dtoa_r+0xa36>
 8013028:	2b39      	cmp	r3, #57	@ 0x39
 801302a:	d1da      	bne.n	8012fe2 <_dtoa_r+0xa32>
 801302c:	2339      	movs	r3, #57	@ 0x39
 801302e:	f88b 3000 	strb.w	r3, [fp]
 8013032:	4633      	mov	r3, r6
 8013034:	461e      	mov	r6, r3
 8013036:	3b01      	subs	r3, #1
 8013038:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801303c:	2a39      	cmp	r2, #57	@ 0x39
 801303e:	d04e      	beq.n	80130de <_dtoa_r+0xb2e>
 8013040:	3201      	adds	r2, #1
 8013042:	701a      	strb	r2, [r3, #0]
 8013044:	e501      	b.n	8012a4a <_dtoa_r+0x49a>
 8013046:	2a00      	cmp	r2, #0
 8013048:	dd03      	ble.n	8013052 <_dtoa_r+0xaa2>
 801304a:	2b39      	cmp	r3, #57	@ 0x39
 801304c:	d0ee      	beq.n	801302c <_dtoa_r+0xa7c>
 801304e:	3301      	adds	r3, #1
 8013050:	e7c9      	b.n	8012fe6 <_dtoa_r+0xa36>
 8013052:	9a00      	ldr	r2, [sp, #0]
 8013054:	9908      	ldr	r1, [sp, #32]
 8013056:	f802 3c01 	strb.w	r3, [r2, #-1]
 801305a:	428a      	cmp	r2, r1
 801305c:	d028      	beq.n	80130b0 <_dtoa_r+0xb00>
 801305e:	9902      	ldr	r1, [sp, #8]
 8013060:	2300      	movs	r3, #0
 8013062:	220a      	movs	r2, #10
 8013064:	4648      	mov	r0, r9
 8013066:	f000 f91f 	bl	80132a8 <__multadd>
 801306a:	42af      	cmp	r7, r5
 801306c:	9002      	str	r0, [sp, #8]
 801306e:	f04f 0300 	mov.w	r3, #0
 8013072:	f04f 020a 	mov.w	r2, #10
 8013076:	4639      	mov	r1, r7
 8013078:	4648      	mov	r0, r9
 801307a:	d107      	bne.n	801308c <_dtoa_r+0xadc>
 801307c:	f000 f914 	bl	80132a8 <__multadd>
 8013080:	4607      	mov	r7, r0
 8013082:	4605      	mov	r5, r0
 8013084:	9b00      	ldr	r3, [sp, #0]
 8013086:	3301      	adds	r3, #1
 8013088:	9300      	str	r3, [sp, #0]
 801308a:	e777      	b.n	8012f7c <_dtoa_r+0x9cc>
 801308c:	f000 f90c 	bl	80132a8 <__multadd>
 8013090:	4629      	mov	r1, r5
 8013092:	4607      	mov	r7, r0
 8013094:	2300      	movs	r3, #0
 8013096:	220a      	movs	r2, #10
 8013098:	4648      	mov	r0, r9
 801309a:	f000 f905 	bl	80132a8 <__multadd>
 801309e:	4605      	mov	r5, r0
 80130a0:	e7f0      	b.n	8013084 <_dtoa_r+0xad4>
 80130a2:	f1bb 0f00 	cmp.w	fp, #0
 80130a6:	bfcc      	ite	gt
 80130a8:	465e      	movgt	r6, fp
 80130aa:	2601      	movle	r6, #1
 80130ac:	4456      	add	r6, sl
 80130ae:	2700      	movs	r7, #0
 80130b0:	9902      	ldr	r1, [sp, #8]
 80130b2:	9300      	str	r3, [sp, #0]
 80130b4:	2201      	movs	r2, #1
 80130b6:	4648      	mov	r0, r9
 80130b8:	f000 fae4 	bl	8013684 <__lshift>
 80130bc:	4621      	mov	r1, r4
 80130be:	9002      	str	r0, [sp, #8]
 80130c0:	f000 fb4c 	bl	801375c <__mcmp>
 80130c4:	2800      	cmp	r0, #0
 80130c6:	dcb4      	bgt.n	8013032 <_dtoa_r+0xa82>
 80130c8:	d102      	bne.n	80130d0 <_dtoa_r+0xb20>
 80130ca:	9b00      	ldr	r3, [sp, #0]
 80130cc:	07db      	lsls	r3, r3, #31
 80130ce:	d4b0      	bmi.n	8013032 <_dtoa_r+0xa82>
 80130d0:	4633      	mov	r3, r6
 80130d2:	461e      	mov	r6, r3
 80130d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80130d8:	2a30      	cmp	r2, #48	@ 0x30
 80130da:	d0fa      	beq.n	80130d2 <_dtoa_r+0xb22>
 80130dc:	e4b5      	b.n	8012a4a <_dtoa_r+0x49a>
 80130de:	459a      	cmp	sl, r3
 80130e0:	d1a8      	bne.n	8013034 <_dtoa_r+0xa84>
 80130e2:	2331      	movs	r3, #49	@ 0x31
 80130e4:	f108 0801 	add.w	r8, r8, #1
 80130e8:	f88a 3000 	strb.w	r3, [sl]
 80130ec:	e4ad      	b.n	8012a4a <_dtoa_r+0x49a>
 80130ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80130f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801314c <_dtoa_r+0xb9c>
 80130f4:	b11b      	cbz	r3, 80130fe <_dtoa_r+0xb4e>
 80130f6:	f10a 0308 	add.w	r3, sl, #8
 80130fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80130fc:	6013      	str	r3, [r2, #0]
 80130fe:	4650      	mov	r0, sl
 8013100:	b017      	add	sp, #92	@ 0x5c
 8013102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013106:	9b07      	ldr	r3, [sp, #28]
 8013108:	2b01      	cmp	r3, #1
 801310a:	f77f ae2e 	ble.w	8012d6a <_dtoa_r+0x7ba>
 801310e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013110:	9308      	str	r3, [sp, #32]
 8013112:	2001      	movs	r0, #1
 8013114:	e64d      	b.n	8012db2 <_dtoa_r+0x802>
 8013116:	f1bb 0f00 	cmp.w	fp, #0
 801311a:	f77f aed9 	ble.w	8012ed0 <_dtoa_r+0x920>
 801311e:	4656      	mov	r6, sl
 8013120:	9802      	ldr	r0, [sp, #8]
 8013122:	4621      	mov	r1, r4
 8013124:	f7ff f9ba 	bl	801249c <quorem>
 8013128:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801312c:	f806 3b01 	strb.w	r3, [r6], #1
 8013130:	eba6 020a 	sub.w	r2, r6, sl
 8013134:	4593      	cmp	fp, r2
 8013136:	ddb4      	ble.n	80130a2 <_dtoa_r+0xaf2>
 8013138:	9902      	ldr	r1, [sp, #8]
 801313a:	2300      	movs	r3, #0
 801313c:	220a      	movs	r2, #10
 801313e:	4648      	mov	r0, r9
 8013140:	f000 f8b2 	bl	80132a8 <__multadd>
 8013144:	9002      	str	r0, [sp, #8]
 8013146:	e7eb      	b.n	8013120 <_dtoa_r+0xb70>
 8013148:	08015bb9 	.word	0x08015bb9
 801314c:	08015b3d 	.word	0x08015b3d

08013150 <_free_r>:
 8013150:	b538      	push	{r3, r4, r5, lr}
 8013152:	4605      	mov	r5, r0
 8013154:	2900      	cmp	r1, #0
 8013156:	d041      	beq.n	80131dc <_free_r+0x8c>
 8013158:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801315c:	1f0c      	subs	r4, r1, #4
 801315e:	2b00      	cmp	r3, #0
 8013160:	bfb8      	it	lt
 8013162:	18e4      	addlt	r4, r4, r3
 8013164:	f7fd ff44 	bl	8010ff0 <__malloc_lock>
 8013168:	4a1d      	ldr	r2, [pc, #116]	@ (80131e0 <_free_r+0x90>)
 801316a:	6813      	ldr	r3, [r2, #0]
 801316c:	b933      	cbnz	r3, 801317c <_free_r+0x2c>
 801316e:	6063      	str	r3, [r4, #4]
 8013170:	6014      	str	r4, [r2, #0]
 8013172:	4628      	mov	r0, r5
 8013174:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013178:	f7fd bf40 	b.w	8010ffc <__malloc_unlock>
 801317c:	42a3      	cmp	r3, r4
 801317e:	d908      	bls.n	8013192 <_free_r+0x42>
 8013180:	6820      	ldr	r0, [r4, #0]
 8013182:	1821      	adds	r1, r4, r0
 8013184:	428b      	cmp	r3, r1
 8013186:	bf01      	itttt	eq
 8013188:	6819      	ldreq	r1, [r3, #0]
 801318a:	685b      	ldreq	r3, [r3, #4]
 801318c:	1809      	addeq	r1, r1, r0
 801318e:	6021      	streq	r1, [r4, #0]
 8013190:	e7ed      	b.n	801316e <_free_r+0x1e>
 8013192:	461a      	mov	r2, r3
 8013194:	685b      	ldr	r3, [r3, #4]
 8013196:	b10b      	cbz	r3, 801319c <_free_r+0x4c>
 8013198:	42a3      	cmp	r3, r4
 801319a:	d9fa      	bls.n	8013192 <_free_r+0x42>
 801319c:	6811      	ldr	r1, [r2, #0]
 801319e:	1850      	adds	r0, r2, r1
 80131a0:	42a0      	cmp	r0, r4
 80131a2:	d10b      	bne.n	80131bc <_free_r+0x6c>
 80131a4:	6820      	ldr	r0, [r4, #0]
 80131a6:	4401      	add	r1, r0
 80131a8:	1850      	adds	r0, r2, r1
 80131aa:	4283      	cmp	r3, r0
 80131ac:	6011      	str	r1, [r2, #0]
 80131ae:	d1e0      	bne.n	8013172 <_free_r+0x22>
 80131b0:	6818      	ldr	r0, [r3, #0]
 80131b2:	685b      	ldr	r3, [r3, #4]
 80131b4:	6053      	str	r3, [r2, #4]
 80131b6:	4408      	add	r0, r1
 80131b8:	6010      	str	r0, [r2, #0]
 80131ba:	e7da      	b.n	8013172 <_free_r+0x22>
 80131bc:	d902      	bls.n	80131c4 <_free_r+0x74>
 80131be:	230c      	movs	r3, #12
 80131c0:	602b      	str	r3, [r5, #0]
 80131c2:	e7d6      	b.n	8013172 <_free_r+0x22>
 80131c4:	6820      	ldr	r0, [r4, #0]
 80131c6:	1821      	adds	r1, r4, r0
 80131c8:	428b      	cmp	r3, r1
 80131ca:	bf04      	itt	eq
 80131cc:	6819      	ldreq	r1, [r3, #0]
 80131ce:	685b      	ldreq	r3, [r3, #4]
 80131d0:	6063      	str	r3, [r4, #4]
 80131d2:	bf04      	itt	eq
 80131d4:	1809      	addeq	r1, r1, r0
 80131d6:	6021      	streq	r1, [r4, #0]
 80131d8:	6054      	str	r4, [r2, #4]
 80131da:	e7ca      	b.n	8013172 <_free_r+0x22>
 80131dc:	bd38      	pop	{r3, r4, r5, pc}
 80131de:	bf00      	nop
 80131e0:	200056bc 	.word	0x200056bc

080131e4 <_Balloc>:
 80131e4:	b570      	push	{r4, r5, r6, lr}
 80131e6:	69c6      	ldr	r6, [r0, #28]
 80131e8:	4604      	mov	r4, r0
 80131ea:	460d      	mov	r5, r1
 80131ec:	b976      	cbnz	r6, 801320c <_Balloc+0x28>
 80131ee:	2010      	movs	r0, #16
 80131f0:	f7fd fe4c 	bl	8010e8c <malloc>
 80131f4:	4602      	mov	r2, r0
 80131f6:	61e0      	str	r0, [r4, #28]
 80131f8:	b920      	cbnz	r0, 8013204 <_Balloc+0x20>
 80131fa:	4b18      	ldr	r3, [pc, #96]	@ (801325c <_Balloc+0x78>)
 80131fc:	4818      	ldr	r0, [pc, #96]	@ (8013260 <_Balloc+0x7c>)
 80131fe:	216b      	movs	r1, #107	@ 0x6b
 8013200:	f001 ff1e 	bl	8015040 <__assert_func>
 8013204:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013208:	6006      	str	r6, [r0, #0]
 801320a:	60c6      	str	r6, [r0, #12]
 801320c:	69e6      	ldr	r6, [r4, #28]
 801320e:	68f3      	ldr	r3, [r6, #12]
 8013210:	b183      	cbz	r3, 8013234 <_Balloc+0x50>
 8013212:	69e3      	ldr	r3, [r4, #28]
 8013214:	68db      	ldr	r3, [r3, #12]
 8013216:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801321a:	b9b8      	cbnz	r0, 801324c <_Balloc+0x68>
 801321c:	2101      	movs	r1, #1
 801321e:	fa01 f605 	lsl.w	r6, r1, r5
 8013222:	1d72      	adds	r2, r6, #5
 8013224:	0092      	lsls	r2, r2, #2
 8013226:	4620      	mov	r0, r4
 8013228:	f001 ff28 	bl	801507c <_calloc_r>
 801322c:	b160      	cbz	r0, 8013248 <_Balloc+0x64>
 801322e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013232:	e00e      	b.n	8013252 <_Balloc+0x6e>
 8013234:	2221      	movs	r2, #33	@ 0x21
 8013236:	2104      	movs	r1, #4
 8013238:	4620      	mov	r0, r4
 801323a:	f001 ff1f 	bl	801507c <_calloc_r>
 801323e:	69e3      	ldr	r3, [r4, #28]
 8013240:	60f0      	str	r0, [r6, #12]
 8013242:	68db      	ldr	r3, [r3, #12]
 8013244:	2b00      	cmp	r3, #0
 8013246:	d1e4      	bne.n	8013212 <_Balloc+0x2e>
 8013248:	2000      	movs	r0, #0
 801324a:	bd70      	pop	{r4, r5, r6, pc}
 801324c:	6802      	ldr	r2, [r0, #0]
 801324e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013252:	2300      	movs	r3, #0
 8013254:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013258:	e7f7      	b.n	801324a <_Balloc+0x66>
 801325a:	bf00      	nop
 801325c:	08015b4a 	.word	0x08015b4a
 8013260:	08015bca 	.word	0x08015bca

08013264 <_Bfree>:
 8013264:	b570      	push	{r4, r5, r6, lr}
 8013266:	69c6      	ldr	r6, [r0, #28]
 8013268:	4605      	mov	r5, r0
 801326a:	460c      	mov	r4, r1
 801326c:	b976      	cbnz	r6, 801328c <_Bfree+0x28>
 801326e:	2010      	movs	r0, #16
 8013270:	f7fd fe0c 	bl	8010e8c <malloc>
 8013274:	4602      	mov	r2, r0
 8013276:	61e8      	str	r0, [r5, #28]
 8013278:	b920      	cbnz	r0, 8013284 <_Bfree+0x20>
 801327a:	4b09      	ldr	r3, [pc, #36]	@ (80132a0 <_Bfree+0x3c>)
 801327c:	4809      	ldr	r0, [pc, #36]	@ (80132a4 <_Bfree+0x40>)
 801327e:	218f      	movs	r1, #143	@ 0x8f
 8013280:	f001 fede 	bl	8015040 <__assert_func>
 8013284:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013288:	6006      	str	r6, [r0, #0]
 801328a:	60c6      	str	r6, [r0, #12]
 801328c:	b13c      	cbz	r4, 801329e <_Bfree+0x3a>
 801328e:	69eb      	ldr	r3, [r5, #28]
 8013290:	6862      	ldr	r2, [r4, #4]
 8013292:	68db      	ldr	r3, [r3, #12]
 8013294:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013298:	6021      	str	r1, [r4, #0]
 801329a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801329e:	bd70      	pop	{r4, r5, r6, pc}
 80132a0:	08015b4a 	.word	0x08015b4a
 80132a4:	08015bca 	.word	0x08015bca

080132a8 <__multadd>:
 80132a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132ac:	690d      	ldr	r5, [r1, #16]
 80132ae:	4607      	mov	r7, r0
 80132b0:	460c      	mov	r4, r1
 80132b2:	461e      	mov	r6, r3
 80132b4:	f101 0c14 	add.w	ip, r1, #20
 80132b8:	2000      	movs	r0, #0
 80132ba:	f8dc 3000 	ldr.w	r3, [ip]
 80132be:	b299      	uxth	r1, r3
 80132c0:	fb02 6101 	mla	r1, r2, r1, r6
 80132c4:	0c1e      	lsrs	r6, r3, #16
 80132c6:	0c0b      	lsrs	r3, r1, #16
 80132c8:	fb02 3306 	mla	r3, r2, r6, r3
 80132cc:	b289      	uxth	r1, r1
 80132ce:	3001      	adds	r0, #1
 80132d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80132d4:	4285      	cmp	r5, r0
 80132d6:	f84c 1b04 	str.w	r1, [ip], #4
 80132da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80132de:	dcec      	bgt.n	80132ba <__multadd+0x12>
 80132e0:	b30e      	cbz	r6, 8013326 <__multadd+0x7e>
 80132e2:	68a3      	ldr	r3, [r4, #8]
 80132e4:	42ab      	cmp	r3, r5
 80132e6:	dc19      	bgt.n	801331c <__multadd+0x74>
 80132e8:	6861      	ldr	r1, [r4, #4]
 80132ea:	4638      	mov	r0, r7
 80132ec:	3101      	adds	r1, #1
 80132ee:	f7ff ff79 	bl	80131e4 <_Balloc>
 80132f2:	4680      	mov	r8, r0
 80132f4:	b928      	cbnz	r0, 8013302 <__multadd+0x5a>
 80132f6:	4602      	mov	r2, r0
 80132f8:	4b0c      	ldr	r3, [pc, #48]	@ (801332c <__multadd+0x84>)
 80132fa:	480d      	ldr	r0, [pc, #52]	@ (8013330 <__multadd+0x88>)
 80132fc:	21ba      	movs	r1, #186	@ 0xba
 80132fe:	f001 fe9f 	bl	8015040 <__assert_func>
 8013302:	6922      	ldr	r2, [r4, #16]
 8013304:	3202      	adds	r2, #2
 8013306:	f104 010c 	add.w	r1, r4, #12
 801330a:	0092      	lsls	r2, r2, #2
 801330c:	300c      	adds	r0, #12
 801330e:	f7ff f8b1 	bl	8012474 <memcpy>
 8013312:	4621      	mov	r1, r4
 8013314:	4638      	mov	r0, r7
 8013316:	f7ff ffa5 	bl	8013264 <_Bfree>
 801331a:	4644      	mov	r4, r8
 801331c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013320:	3501      	adds	r5, #1
 8013322:	615e      	str	r6, [r3, #20]
 8013324:	6125      	str	r5, [r4, #16]
 8013326:	4620      	mov	r0, r4
 8013328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801332c:	08015bb9 	.word	0x08015bb9
 8013330:	08015bca 	.word	0x08015bca

08013334 <__s2b>:
 8013334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013338:	460c      	mov	r4, r1
 801333a:	4615      	mov	r5, r2
 801333c:	461f      	mov	r7, r3
 801333e:	2209      	movs	r2, #9
 8013340:	3308      	adds	r3, #8
 8013342:	4606      	mov	r6, r0
 8013344:	fb93 f3f2 	sdiv	r3, r3, r2
 8013348:	2100      	movs	r1, #0
 801334a:	2201      	movs	r2, #1
 801334c:	429a      	cmp	r2, r3
 801334e:	db09      	blt.n	8013364 <__s2b+0x30>
 8013350:	4630      	mov	r0, r6
 8013352:	f7ff ff47 	bl	80131e4 <_Balloc>
 8013356:	b940      	cbnz	r0, 801336a <__s2b+0x36>
 8013358:	4602      	mov	r2, r0
 801335a:	4b19      	ldr	r3, [pc, #100]	@ (80133c0 <__s2b+0x8c>)
 801335c:	4819      	ldr	r0, [pc, #100]	@ (80133c4 <__s2b+0x90>)
 801335e:	21d3      	movs	r1, #211	@ 0xd3
 8013360:	f001 fe6e 	bl	8015040 <__assert_func>
 8013364:	0052      	lsls	r2, r2, #1
 8013366:	3101      	adds	r1, #1
 8013368:	e7f0      	b.n	801334c <__s2b+0x18>
 801336a:	9b08      	ldr	r3, [sp, #32]
 801336c:	6143      	str	r3, [r0, #20]
 801336e:	2d09      	cmp	r5, #9
 8013370:	f04f 0301 	mov.w	r3, #1
 8013374:	6103      	str	r3, [r0, #16]
 8013376:	dd16      	ble.n	80133a6 <__s2b+0x72>
 8013378:	f104 0909 	add.w	r9, r4, #9
 801337c:	46c8      	mov	r8, r9
 801337e:	442c      	add	r4, r5
 8013380:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013384:	4601      	mov	r1, r0
 8013386:	3b30      	subs	r3, #48	@ 0x30
 8013388:	220a      	movs	r2, #10
 801338a:	4630      	mov	r0, r6
 801338c:	f7ff ff8c 	bl	80132a8 <__multadd>
 8013390:	45a0      	cmp	r8, r4
 8013392:	d1f5      	bne.n	8013380 <__s2b+0x4c>
 8013394:	f1a5 0408 	sub.w	r4, r5, #8
 8013398:	444c      	add	r4, r9
 801339a:	1b2d      	subs	r5, r5, r4
 801339c:	1963      	adds	r3, r4, r5
 801339e:	42bb      	cmp	r3, r7
 80133a0:	db04      	blt.n	80133ac <__s2b+0x78>
 80133a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80133a6:	340a      	adds	r4, #10
 80133a8:	2509      	movs	r5, #9
 80133aa:	e7f6      	b.n	801339a <__s2b+0x66>
 80133ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80133b0:	4601      	mov	r1, r0
 80133b2:	3b30      	subs	r3, #48	@ 0x30
 80133b4:	220a      	movs	r2, #10
 80133b6:	4630      	mov	r0, r6
 80133b8:	f7ff ff76 	bl	80132a8 <__multadd>
 80133bc:	e7ee      	b.n	801339c <__s2b+0x68>
 80133be:	bf00      	nop
 80133c0:	08015bb9 	.word	0x08015bb9
 80133c4:	08015bca 	.word	0x08015bca

080133c8 <__hi0bits>:
 80133c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80133cc:	4603      	mov	r3, r0
 80133ce:	bf36      	itet	cc
 80133d0:	0403      	lslcc	r3, r0, #16
 80133d2:	2000      	movcs	r0, #0
 80133d4:	2010      	movcc	r0, #16
 80133d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80133da:	bf3c      	itt	cc
 80133dc:	021b      	lslcc	r3, r3, #8
 80133de:	3008      	addcc	r0, #8
 80133e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80133e4:	bf3c      	itt	cc
 80133e6:	011b      	lslcc	r3, r3, #4
 80133e8:	3004      	addcc	r0, #4
 80133ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80133ee:	bf3c      	itt	cc
 80133f0:	009b      	lslcc	r3, r3, #2
 80133f2:	3002      	addcc	r0, #2
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	db05      	blt.n	8013404 <__hi0bits+0x3c>
 80133f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80133fc:	f100 0001 	add.w	r0, r0, #1
 8013400:	bf08      	it	eq
 8013402:	2020      	moveq	r0, #32
 8013404:	4770      	bx	lr

08013406 <__lo0bits>:
 8013406:	6803      	ldr	r3, [r0, #0]
 8013408:	4602      	mov	r2, r0
 801340a:	f013 0007 	ands.w	r0, r3, #7
 801340e:	d00b      	beq.n	8013428 <__lo0bits+0x22>
 8013410:	07d9      	lsls	r1, r3, #31
 8013412:	d421      	bmi.n	8013458 <__lo0bits+0x52>
 8013414:	0798      	lsls	r0, r3, #30
 8013416:	bf49      	itett	mi
 8013418:	085b      	lsrmi	r3, r3, #1
 801341a:	089b      	lsrpl	r3, r3, #2
 801341c:	2001      	movmi	r0, #1
 801341e:	6013      	strmi	r3, [r2, #0]
 8013420:	bf5c      	itt	pl
 8013422:	6013      	strpl	r3, [r2, #0]
 8013424:	2002      	movpl	r0, #2
 8013426:	4770      	bx	lr
 8013428:	b299      	uxth	r1, r3
 801342a:	b909      	cbnz	r1, 8013430 <__lo0bits+0x2a>
 801342c:	0c1b      	lsrs	r3, r3, #16
 801342e:	2010      	movs	r0, #16
 8013430:	b2d9      	uxtb	r1, r3
 8013432:	b909      	cbnz	r1, 8013438 <__lo0bits+0x32>
 8013434:	3008      	adds	r0, #8
 8013436:	0a1b      	lsrs	r3, r3, #8
 8013438:	0719      	lsls	r1, r3, #28
 801343a:	bf04      	itt	eq
 801343c:	091b      	lsreq	r3, r3, #4
 801343e:	3004      	addeq	r0, #4
 8013440:	0799      	lsls	r1, r3, #30
 8013442:	bf04      	itt	eq
 8013444:	089b      	lsreq	r3, r3, #2
 8013446:	3002      	addeq	r0, #2
 8013448:	07d9      	lsls	r1, r3, #31
 801344a:	d403      	bmi.n	8013454 <__lo0bits+0x4e>
 801344c:	085b      	lsrs	r3, r3, #1
 801344e:	f100 0001 	add.w	r0, r0, #1
 8013452:	d003      	beq.n	801345c <__lo0bits+0x56>
 8013454:	6013      	str	r3, [r2, #0]
 8013456:	4770      	bx	lr
 8013458:	2000      	movs	r0, #0
 801345a:	4770      	bx	lr
 801345c:	2020      	movs	r0, #32
 801345e:	4770      	bx	lr

08013460 <__i2b>:
 8013460:	b510      	push	{r4, lr}
 8013462:	460c      	mov	r4, r1
 8013464:	2101      	movs	r1, #1
 8013466:	f7ff febd 	bl	80131e4 <_Balloc>
 801346a:	4602      	mov	r2, r0
 801346c:	b928      	cbnz	r0, 801347a <__i2b+0x1a>
 801346e:	4b05      	ldr	r3, [pc, #20]	@ (8013484 <__i2b+0x24>)
 8013470:	4805      	ldr	r0, [pc, #20]	@ (8013488 <__i2b+0x28>)
 8013472:	f240 1145 	movw	r1, #325	@ 0x145
 8013476:	f001 fde3 	bl	8015040 <__assert_func>
 801347a:	2301      	movs	r3, #1
 801347c:	6144      	str	r4, [r0, #20]
 801347e:	6103      	str	r3, [r0, #16]
 8013480:	bd10      	pop	{r4, pc}
 8013482:	bf00      	nop
 8013484:	08015bb9 	.word	0x08015bb9
 8013488:	08015bca 	.word	0x08015bca

0801348c <__multiply>:
 801348c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013490:	4617      	mov	r7, r2
 8013492:	690a      	ldr	r2, [r1, #16]
 8013494:	693b      	ldr	r3, [r7, #16]
 8013496:	429a      	cmp	r2, r3
 8013498:	bfa8      	it	ge
 801349a:	463b      	movge	r3, r7
 801349c:	4689      	mov	r9, r1
 801349e:	bfa4      	itt	ge
 80134a0:	460f      	movge	r7, r1
 80134a2:	4699      	movge	r9, r3
 80134a4:	693d      	ldr	r5, [r7, #16]
 80134a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80134aa:	68bb      	ldr	r3, [r7, #8]
 80134ac:	6879      	ldr	r1, [r7, #4]
 80134ae:	eb05 060a 	add.w	r6, r5, sl
 80134b2:	42b3      	cmp	r3, r6
 80134b4:	b085      	sub	sp, #20
 80134b6:	bfb8      	it	lt
 80134b8:	3101      	addlt	r1, #1
 80134ba:	f7ff fe93 	bl	80131e4 <_Balloc>
 80134be:	b930      	cbnz	r0, 80134ce <__multiply+0x42>
 80134c0:	4602      	mov	r2, r0
 80134c2:	4b41      	ldr	r3, [pc, #260]	@ (80135c8 <__multiply+0x13c>)
 80134c4:	4841      	ldr	r0, [pc, #260]	@ (80135cc <__multiply+0x140>)
 80134c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80134ca:	f001 fdb9 	bl	8015040 <__assert_func>
 80134ce:	f100 0414 	add.w	r4, r0, #20
 80134d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80134d6:	4623      	mov	r3, r4
 80134d8:	2200      	movs	r2, #0
 80134da:	4573      	cmp	r3, lr
 80134dc:	d320      	bcc.n	8013520 <__multiply+0x94>
 80134de:	f107 0814 	add.w	r8, r7, #20
 80134e2:	f109 0114 	add.w	r1, r9, #20
 80134e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80134ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80134ee:	9302      	str	r3, [sp, #8]
 80134f0:	1beb      	subs	r3, r5, r7
 80134f2:	3b15      	subs	r3, #21
 80134f4:	f023 0303 	bic.w	r3, r3, #3
 80134f8:	3304      	adds	r3, #4
 80134fa:	3715      	adds	r7, #21
 80134fc:	42bd      	cmp	r5, r7
 80134fe:	bf38      	it	cc
 8013500:	2304      	movcc	r3, #4
 8013502:	9301      	str	r3, [sp, #4]
 8013504:	9b02      	ldr	r3, [sp, #8]
 8013506:	9103      	str	r1, [sp, #12]
 8013508:	428b      	cmp	r3, r1
 801350a:	d80c      	bhi.n	8013526 <__multiply+0x9a>
 801350c:	2e00      	cmp	r6, #0
 801350e:	dd03      	ble.n	8013518 <__multiply+0x8c>
 8013510:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013514:	2b00      	cmp	r3, #0
 8013516:	d055      	beq.n	80135c4 <__multiply+0x138>
 8013518:	6106      	str	r6, [r0, #16]
 801351a:	b005      	add	sp, #20
 801351c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013520:	f843 2b04 	str.w	r2, [r3], #4
 8013524:	e7d9      	b.n	80134da <__multiply+0x4e>
 8013526:	f8b1 a000 	ldrh.w	sl, [r1]
 801352a:	f1ba 0f00 	cmp.w	sl, #0
 801352e:	d01f      	beq.n	8013570 <__multiply+0xe4>
 8013530:	46c4      	mov	ip, r8
 8013532:	46a1      	mov	r9, r4
 8013534:	2700      	movs	r7, #0
 8013536:	f85c 2b04 	ldr.w	r2, [ip], #4
 801353a:	f8d9 3000 	ldr.w	r3, [r9]
 801353e:	fa1f fb82 	uxth.w	fp, r2
 8013542:	b29b      	uxth	r3, r3
 8013544:	fb0a 330b 	mla	r3, sl, fp, r3
 8013548:	443b      	add	r3, r7
 801354a:	f8d9 7000 	ldr.w	r7, [r9]
 801354e:	0c12      	lsrs	r2, r2, #16
 8013550:	0c3f      	lsrs	r7, r7, #16
 8013552:	fb0a 7202 	mla	r2, sl, r2, r7
 8013556:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801355a:	b29b      	uxth	r3, r3
 801355c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013560:	4565      	cmp	r5, ip
 8013562:	f849 3b04 	str.w	r3, [r9], #4
 8013566:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801356a:	d8e4      	bhi.n	8013536 <__multiply+0xaa>
 801356c:	9b01      	ldr	r3, [sp, #4]
 801356e:	50e7      	str	r7, [r4, r3]
 8013570:	9b03      	ldr	r3, [sp, #12]
 8013572:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013576:	3104      	adds	r1, #4
 8013578:	f1b9 0f00 	cmp.w	r9, #0
 801357c:	d020      	beq.n	80135c0 <__multiply+0x134>
 801357e:	6823      	ldr	r3, [r4, #0]
 8013580:	4647      	mov	r7, r8
 8013582:	46a4      	mov	ip, r4
 8013584:	f04f 0a00 	mov.w	sl, #0
 8013588:	f8b7 b000 	ldrh.w	fp, [r7]
 801358c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013590:	fb09 220b 	mla	r2, r9, fp, r2
 8013594:	4452      	add	r2, sl
 8013596:	b29b      	uxth	r3, r3
 8013598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801359c:	f84c 3b04 	str.w	r3, [ip], #4
 80135a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80135a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80135a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80135ac:	fb09 330a 	mla	r3, r9, sl, r3
 80135b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80135b4:	42bd      	cmp	r5, r7
 80135b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80135ba:	d8e5      	bhi.n	8013588 <__multiply+0xfc>
 80135bc:	9a01      	ldr	r2, [sp, #4]
 80135be:	50a3      	str	r3, [r4, r2]
 80135c0:	3404      	adds	r4, #4
 80135c2:	e79f      	b.n	8013504 <__multiply+0x78>
 80135c4:	3e01      	subs	r6, #1
 80135c6:	e7a1      	b.n	801350c <__multiply+0x80>
 80135c8:	08015bb9 	.word	0x08015bb9
 80135cc:	08015bca 	.word	0x08015bca

080135d0 <__pow5mult>:
 80135d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135d4:	4615      	mov	r5, r2
 80135d6:	f012 0203 	ands.w	r2, r2, #3
 80135da:	4607      	mov	r7, r0
 80135dc:	460e      	mov	r6, r1
 80135de:	d007      	beq.n	80135f0 <__pow5mult+0x20>
 80135e0:	4c25      	ldr	r4, [pc, #148]	@ (8013678 <__pow5mult+0xa8>)
 80135e2:	3a01      	subs	r2, #1
 80135e4:	2300      	movs	r3, #0
 80135e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80135ea:	f7ff fe5d 	bl	80132a8 <__multadd>
 80135ee:	4606      	mov	r6, r0
 80135f0:	10ad      	asrs	r5, r5, #2
 80135f2:	d03d      	beq.n	8013670 <__pow5mult+0xa0>
 80135f4:	69fc      	ldr	r4, [r7, #28]
 80135f6:	b97c      	cbnz	r4, 8013618 <__pow5mult+0x48>
 80135f8:	2010      	movs	r0, #16
 80135fa:	f7fd fc47 	bl	8010e8c <malloc>
 80135fe:	4602      	mov	r2, r0
 8013600:	61f8      	str	r0, [r7, #28]
 8013602:	b928      	cbnz	r0, 8013610 <__pow5mult+0x40>
 8013604:	4b1d      	ldr	r3, [pc, #116]	@ (801367c <__pow5mult+0xac>)
 8013606:	481e      	ldr	r0, [pc, #120]	@ (8013680 <__pow5mult+0xb0>)
 8013608:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801360c:	f001 fd18 	bl	8015040 <__assert_func>
 8013610:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013614:	6004      	str	r4, [r0, #0]
 8013616:	60c4      	str	r4, [r0, #12]
 8013618:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801361c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013620:	b94c      	cbnz	r4, 8013636 <__pow5mult+0x66>
 8013622:	f240 2171 	movw	r1, #625	@ 0x271
 8013626:	4638      	mov	r0, r7
 8013628:	f7ff ff1a 	bl	8013460 <__i2b>
 801362c:	2300      	movs	r3, #0
 801362e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013632:	4604      	mov	r4, r0
 8013634:	6003      	str	r3, [r0, #0]
 8013636:	f04f 0900 	mov.w	r9, #0
 801363a:	07eb      	lsls	r3, r5, #31
 801363c:	d50a      	bpl.n	8013654 <__pow5mult+0x84>
 801363e:	4631      	mov	r1, r6
 8013640:	4622      	mov	r2, r4
 8013642:	4638      	mov	r0, r7
 8013644:	f7ff ff22 	bl	801348c <__multiply>
 8013648:	4631      	mov	r1, r6
 801364a:	4680      	mov	r8, r0
 801364c:	4638      	mov	r0, r7
 801364e:	f7ff fe09 	bl	8013264 <_Bfree>
 8013652:	4646      	mov	r6, r8
 8013654:	106d      	asrs	r5, r5, #1
 8013656:	d00b      	beq.n	8013670 <__pow5mult+0xa0>
 8013658:	6820      	ldr	r0, [r4, #0]
 801365a:	b938      	cbnz	r0, 801366c <__pow5mult+0x9c>
 801365c:	4622      	mov	r2, r4
 801365e:	4621      	mov	r1, r4
 8013660:	4638      	mov	r0, r7
 8013662:	f7ff ff13 	bl	801348c <__multiply>
 8013666:	6020      	str	r0, [r4, #0]
 8013668:	f8c0 9000 	str.w	r9, [r0]
 801366c:	4604      	mov	r4, r0
 801366e:	e7e4      	b.n	801363a <__pow5mult+0x6a>
 8013670:	4630      	mov	r0, r6
 8013672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013676:	bf00      	nop
 8013678:	08015cdc 	.word	0x08015cdc
 801367c:	08015b4a 	.word	0x08015b4a
 8013680:	08015bca 	.word	0x08015bca

08013684 <__lshift>:
 8013684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013688:	460c      	mov	r4, r1
 801368a:	6849      	ldr	r1, [r1, #4]
 801368c:	6923      	ldr	r3, [r4, #16]
 801368e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013692:	68a3      	ldr	r3, [r4, #8]
 8013694:	4607      	mov	r7, r0
 8013696:	4691      	mov	r9, r2
 8013698:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801369c:	f108 0601 	add.w	r6, r8, #1
 80136a0:	42b3      	cmp	r3, r6
 80136a2:	db0b      	blt.n	80136bc <__lshift+0x38>
 80136a4:	4638      	mov	r0, r7
 80136a6:	f7ff fd9d 	bl	80131e4 <_Balloc>
 80136aa:	4605      	mov	r5, r0
 80136ac:	b948      	cbnz	r0, 80136c2 <__lshift+0x3e>
 80136ae:	4602      	mov	r2, r0
 80136b0:	4b28      	ldr	r3, [pc, #160]	@ (8013754 <__lshift+0xd0>)
 80136b2:	4829      	ldr	r0, [pc, #164]	@ (8013758 <__lshift+0xd4>)
 80136b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80136b8:	f001 fcc2 	bl	8015040 <__assert_func>
 80136bc:	3101      	adds	r1, #1
 80136be:	005b      	lsls	r3, r3, #1
 80136c0:	e7ee      	b.n	80136a0 <__lshift+0x1c>
 80136c2:	2300      	movs	r3, #0
 80136c4:	f100 0114 	add.w	r1, r0, #20
 80136c8:	f100 0210 	add.w	r2, r0, #16
 80136cc:	4618      	mov	r0, r3
 80136ce:	4553      	cmp	r3, sl
 80136d0:	db33      	blt.n	801373a <__lshift+0xb6>
 80136d2:	6920      	ldr	r0, [r4, #16]
 80136d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80136d8:	f104 0314 	add.w	r3, r4, #20
 80136dc:	f019 091f 	ands.w	r9, r9, #31
 80136e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80136e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80136e8:	d02b      	beq.n	8013742 <__lshift+0xbe>
 80136ea:	f1c9 0e20 	rsb	lr, r9, #32
 80136ee:	468a      	mov	sl, r1
 80136f0:	2200      	movs	r2, #0
 80136f2:	6818      	ldr	r0, [r3, #0]
 80136f4:	fa00 f009 	lsl.w	r0, r0, r9
 80136f8:	4310      	orrs	r0, r2
 80136fa:	f84a 0b04 	str.w	r0, [sl], #4
 80136fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8013702:	459c      	cmp	ip, r3
 8013704:	fa22 f20e 	lsr.w	r2, r2, lr
 8013708:	d8f3      	bhi.n	80136f2 <__lshift+0x6e>
 801370a:	ebac 0304 	sub.w	r3, ip, r4
 801370e:	3b15      	subs	r3, #21
 8013710:	f023 0303 	bic.w	r3, r3, #3
 8013714:	3304      	adds	r3, #4
 8013716:	f104 0015 	add.w	r0, r4, #21
 801371a:	4560      	cmp	r0, ip
 801371c:	bf88      	it	hi
 801371e:	2304      	movhi	r3, #4
 8013720:	50ca      	str	r2, [r1, r3]
 8013722:	b10a      	cbz	r2, 8013728 <__lshift+0xa4>
 8013724:	f108 0602 	add.w	r6, r8, #2
 8013728:	3e01      	subs	r6, #1
 801372a:	4638      	mov	r0, r7
 801372c:	612e      	str	r6, [r5, #16]
 801372e:	4621      	mov	r1, r4
 8013730:	f7ff fd98 	bl	8013264 <_Bfree>
 8013734:	4628      	mov	r0, r5
 8013736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801373a:	f842 0f04 	str.w	r0, [r2, #4]!
 801373e:	3301      	adds	r3, #1
 8013740:	e7c5      	b.n	80136ce <__lshift+0x4a>
 8013742:	3904      	subs	r1, #4
 8013744:	f853 2b04 	ldr.w	r2, [r3], #4
 8013748:	f841 2f04 	str.w	r2, [r1, #4]!
 801374c:	459c      	cmp	ip, r3
 801374e:	d8f9      	bhi.n	8013744 <__lshift+0xc0>
 8013750:	e7ea      	b.n	8013728 <__lshift+0xa4>
 8013752:	bf00      	nop
 8013754:	08015bb9 	.word	0x08015bb9
 8013758:	08015bca 	.word	0x08015bca

0801375c <__mcmp>:
 801375c:	690a      	ldr	r2, [r1, #16]
 801375e:	4603      	mov	r3, r0
 8013760:	6900      	ldr	r0, [r0, #16]
 8013762:	1a80      	subs	r0, r0, r2
 8013764:	b530      	push	{r4, r5, lr}
 8013766:	d10e      	bne.n	8013786 <__mcmp+0x2a>
 8013768:	3314      	adds	r3, #20
 801376a:	3114      	adds	r1, #20
 801376c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013770:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013774:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013778:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801377c:	4295      	cmp	r5, r2
 801377e:	d003      	beq.n	8013788 <__mcmp+0x2c>
 8013780:	d205      	bcs.n	801378e <__mcmp+0x32>
 8013782:	f04f 30ff 	mov.w	r0, #4294967295
 8013786:	bd30      	pop	{r4, r5, pc}
 8013788:	42a3      	cmp	r3, r4
 801378a:	d3f3      	bcc.n	8013774 <__mcmp+0x18>
 801378c:	e7fb      	b.n	8013786 <__mcmp+0x2a>
 801378e:	2001      	movs	r0, #1
 8013790:	e7f9      	b.n	8013786 <__mcmp+0x2a>
	...

08013794 <__mdiff>:
 8013794:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013798:	4689      	mov	r9, r1
 801379a:	4606      	mov	r6, r0
 801379c:	4611      	mov	r1, r2
 801379e:	4648      	mov	r0, r9
 80137a0:	4614      	mov	r4, r2
 80137a2:	f7ff ffdb 	bl	801375c <__mcmp>
 80137a6:	1e05      	subs	r5, r0, #0
 80137a8:	d112      	bne.n	80137d0 <__mdiff+0x3c>
 80137aa:	4629      	mov	r1, r5
 80137ac:	4630      	mov	r0, r6
 80137ae:	f7ff fd19 	bl	80131e4 <_Balloc>
 80137b2:	4602      	mov	r2, r0
 80137b4:	b928      	cbnz	r0, 80137c2 <__mdiff+0x2e>
 80137b6:	4b3f      	ldr	r3, [pc, #252]	@ (80138b4 <__mdiff+0x120>)
 80137b8:	f240 2137 	movw	r1, #567	@ 0x237
 80137bc:	483e      	ldr	r0, [pc, #248]	@ (80138b8 <__mdiff+0x124>)
 80137be:	f001 fc3f 	bl	8015040 <__assert_func>
 80137c2:	2301      	movs	r3, #1
 80137c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80137c8:	4610      	mov	r0, r2
 80137ca:	b003      	add	sp, #12
 80137cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137d0:	bfbc      	itt	lt
 80137d2:	464b      	movlt	r3, r9
 80137d4:	46a1      	movlt	r9, r4
 80137d6:	4630      	mov	r0, r6
 80137d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80137dc:	bfba      	itte	lt
 80137de:	461c      	movlt	r4, r3
 80137e0:	2501      	movlt	r5, #1
 80137e2:	2500      	movge	r5, #0
 80137e4:	f7ff fcfe 	bl	80131e4 <_Balloc>
 80137e8:	4602      	mov	r2, r0
 80137ea:	b918      	cbnz	r0, 80137f4 <__mdiff+0x60>
 80137ec:	4b31      	ldr	r3, [pc, #196]	@ (80138b4 <__mdiff+0x120>)
 80137ee:	f240 2145 	movw	r1, #581	@ 0x245
 80137f2:	e7e3      	b.n	80137bc <__mdiff+0x28>
 80137f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80137f8:	6926      	ldr	r6, [r4, #16]
 80137fa:	60c5      	str	r5, [r0, #12]
 80137fc:	f109 0310 	add.w	r3, r9, #16
 8013800:	f109 0514 	add.w	r5, r9, #20
 8013804:	f104 0e14 	add.w	lr, r4, #20
 8013808:	f100 0b14 	add.w	fp, r0, #20
 801380c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013810:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013814:	9301      	str	r3, [sp, #4]
 8013816:	46d9      	mov	r9, fp
 8013818:	f04f 0c00 	mov.w	ip, #0
 801381c:	9b01      	ldr	r3, [sp, #4]
 801381e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013822:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013826:	9301      	str	r3, [sp, #4]
 8013828:	fa1f f38a 	uxth.w	r3, sl
 801382c:	4619      	mov	r1, r3
 801382e:	b283      	uxth	r3, r0
 8013830:	1acb      	subs	r3, r1, r3
 8013832:	0c00      	lsrs	r0, r0, #16
 8013834:	4463      	add	r3, ip
 8013836:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801383a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801383e:	b29b      	uxth	r3, r3
 8013840:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013844:	4576      	cmp	r6, lr
 8013846:	f849 3b04 	str.w	r3, [r9], #4
 801384a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801384e:	d8e5      	bhi.n	801381c <__mdiff+0x88>
 8013850:	1b33      	subs	r3, r6, r4
 8013852:	3b15      	subs	r3, #21
 8013854:	f023 0303 	bic.w	r3, r3, #3
 8013858:	3415      	adds	r4, #21
 801385a:	3304      	adds	r3, #4
 801385c:	42a6      	cmp	r6, r4
 801385e:	bf38      	it	cc
 8013860:	2304      	movcc	r3, #4
 8013862:	441d      	add	r5, r3
 8013864:	445b      	add	r3, fp
 8013866:	461e      	mov	r6, r3
 8013868:	462c      	mov	r4, r5
 801386a:	4544      	cmp	r4, r8
 801386c:	d30e      	bcc.n	801388c <__mdiff+0xf8>
 801386e:	f108 0103 	add.w	r1, r8, #3
 8013872:	1b49      	subs	r1, r1, r5
 8013874:	f021 0103 	bic.w	r1, r1, #3
 8013878:	3d03      	subs	r5, #3
 801387a:	45a8      	cmp	r8, r5
 801387c:	bf38      	it	cc
 801387e:	2100      	movcc	r1, #0
 8013880:	440b      	add	r3, r1
 8013882:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013886:	b191      	cbz	r1, 80138ae <__mdiff+0x11a>
 8013888:	6117      	str	r7, [r2, #16]
 801388a:	e79d      	b.n	80137c8 <__mdiff+0x34>
 801388c:	f854 1b04 	ldr.w	r1, [r4], #4
 8013890:	46e6      	mov	lr, ip
 8013892:	0c08      	lsrs	r0, r1, #16
 8013894:	fa1c fc81 	uxtah	ip, ip, r1
 8013898:	4471      	add	r1, lr
 801389a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801389e:	b289      	uxth	r1, r1
 80138a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80138a4:	f846 1b04 	str.w	r1, [r6], #4
 80138a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80138ac:	e7dd      	b.n	801386a <__mdiff+0xd6>
 80138ae:	3f01      	subs	r7, #1
 80138b0:	e7e7      	b.n	8013882 <__mdiff+0xee>
 80138b2:	bf00      	nop
 80138b4:	08015bb9 	.word	0x08015bb9
 80138b8:	08015bca 	.word	0x08015bca

080138bc <__ulp>:
 80138bc:	b082      	sub	sp, #8
 80138be:	ed8d 0b00 	vstr	d0, [sp]
 80138c2:	9a01      	ldr	r2, [sp, #4]
 80138c4:	4b0f      	ldr	r3, [pc, #60]	@ (8013904 <__ulp+0x48>)
 80138c6:	4013      	ands	r3, r2
 80138c8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	dc08      	bgt.n	80138e2 <__ulp+0x26>
 80138d0:	425b      	negs	r3, r3
 80138d2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80138d6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80138da:	da04      	bge.n	80138e6 <__ulp+0x2a>
 80138dc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80138e0:	4113      	asrs	r3, r2
 80138e2:	2200      	movs	r2, #0
 80138e4:	e008      	b.n	80138f8 <__ulp+0x3c>
 80138e6:	f1a2 0314 	sub.w	r3, r2, #20
 80138ea:	2b1e      	cmp	r3, #30
 80138ec:	bfda      	itte	le
 80138ee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80138f2:	40da      	lsrle	r2, r3
 80138f4:	2201      	movgt	r2, #1
 80138f6:	2300      	movs	r3, #0
 80138f8:	4619      	mov	r1, r3
 80138fa:	4610      	mov	r0, r2
 80138fc:	ec41 0b10 	vmov	d0, r0, r1
 8013900:	b002      	add	sp, #8
 8013902:	4770      	bx	lr
 8013904:	7ff00000 	.word	0x7ff00000

08013908 <__b2d>:
 8013908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801390c:	6906      	ldr	r6, [r0, #16]
 801390e:	f100 0814 	add.w	r8, r0, #20
 8013912:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013916:	1f37      	subs	r7, r6, #4
 8013918:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801391c:	4610      	mov	r0, r2
 801391e:	f7ff fd53 	bl	80133c8 <__hi0bits>
 8013922:	f1c0 0320 	rsb	r3, r0, #32
 8013926:	280a      	cmp	r0, #10
 8013928:	600b      	str	r3, [r1, #0]
 801392a:	491b      	ldr	r1, [pc, #108]	@ (8013998 <__b2d+0x90>)
 801392c:	dc15      	bgt.n	801395a <__b2d+0x52>
 801392e:	f1c0 0c0b 	rsb	ip, r0, #11
 8013932:	fa22 f30c 	lsr.w	r3, r2, ip
 8013936:	45b8      	cmp	r8, r7
 8013938:	ea43 0501 	orr.w	r5, r3, r1
 801393c:	bf34      	ite	cc
 801393e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013942:	2300      	movcs	r3, #0
 8013944:	3015      	adds	r0, #21
 8013946:	fa02 f000 	lsl.w	r0, r2, r0
 801394a:	fa23 f30c 	lsr.w	r3, r3, ip
 801394e:	4303      	orrs	r3, r0
 8013950:	461c      	mov	r4, r3
 8013952:	ec45 4b10 	vmov	d0, r4, r5
 8013956:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801395a:	45b8      	cmp	r8, r7
 801395c:	bf3a      	itte	cc
 801395e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013962:	f1a6 0708 	subcc.w	r7, r6, #8
 8013966:	2300      	movcs	r3, #0
 8013968:	380b      	subs	r0, #11
 801396a:	d012      	beq.n	8013992 <__b2d+0x8a>
 801396c:	f1c0 0120 	rsb	r1, r0, #32
 8013970:	fa23 f401 	lsr.w	r4, r3, r1
 8013974:	4082      	lsls	r2, r0
 8013976:	4322      	orrs	r2, r4
 8013978:	4547      	cmp	r7, r8
 801397a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801397e:	bf8c      	ite	hi
 8013980:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013984:	2200      	movls	r2, #0
 8013986:	4083      	lsls	r3, r0
 8013988:	40ca      	lsrs	r2, r1
 801398a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801398e:	4313      	orrs	r3, r2
 8013990:	e7de      	b.n	8013950 <__b2d+0x48>
 8013992:	ea42 0501 	orr.w	r5, r2, r1
 8013996:	e7db      	b.n	8013950 <__b2d+0x48>
 8013998:	3ff00000 	.word	0x3ff00000

0801399c <__d2b>:
 801399c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80139a0:	460f      	mov	r7, r1
 80139a2:	2101      	movs	r1, #1
 80139a4:	ec59 8b10 	vmov	r8, r9, d0
 80139a8:	4616      	mov	r6, r2
 80139aa:	f7ff fc1b 	bl	80131e4 <_Balloc>
 80139ae:	4604      	mov	r4, r0
 80139b0:	b930      	cbnz	r0, 80139c0 <__d2b+0x24>
 80139b2:	4602      	mov	r2, r0
 80139b4:	4b23      	ldr	r3, [pc, #140]	@ (8013a44 <__d2b+0xa8>)
 80139b6:	4824      	ldr	r0, [pc, #144]	@ (8013a48 <__d2b+0xac>)
 80139b8:	f240 310f 	movw	r1, #783	@ 0x30f
 80139bc:	f001 fb40 	bl	8015040 <__assert_func>
 80139c0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80139c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80139c8:	b10d      	cbz	r5, 80139ce <__d2b+0x32>
 80139ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80139ce:	9301      	str	r3, [sp, #4]
 80139d0:	f1b8 0300 	subs.w	r3, r8, #0
 80139d4:	d023      	beq.n	8013a1e <__d2b+0x82>
 80139d6:	4668      	mov	r0, sp
 80139d8:	9300      	str	r3, [sp, #0]
 80139da:	f7ff fd14 	bl	8013406 <__lo0bits>
 80139de:	e9dd 1200 	ldrd	r1, r2, [sp]
 80139e2:	b1d0      	cbz	r0, 8013a1a <__d2b+0x7e>
 80139e4:	f1c0 0320 	rsb	r3, r0, #32
 80139e8:	fa02 f303 	lsl.w	r3, r2, r3
 80139ec:	430b      	orrs	r3, r1
 80139ee:	40c2      	lsrs	r2, r0
 80139f0:	6163      	str	r3, [r4, #20]
 80139f2:	9201      	str	r2, [sp, #4]
 80139f4:	9b01      	ldr	r3, [sp, #4]
 80139f6:	61a3      	str	r3, [r4, #24]
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	bf0c      	ite	eq
 80139fc:	2201      	moveq	r2, #1
 80139fe:	2202      	movne	r2, #2
 8013a00:	6122      	str	r2, [r4, #16]
 8013a02:	b1a5      	cbz	r5, 8013a2e <__d2b+0x92>
 8013a04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013a08:	4405      	add	r5, r0
 8013a0a:	603d      	str	r5, [r7, #0]
 8013a0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013a10:	6030      	str	r0, [r6, #0]
 8013a12:	4620      	mov	r0, r4
 8013a14:	b003      	add	sp, #12
 8013a16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013a1a:	6161      	str	r1, [r4, #20]
 8013a1c:	e7ea      	b.n	80139f4 <__d2b+0x58>
 8013a1e:	a801      	add	r0, sp, #4
 8013a20:	f7ff fcf1 	bl	8013406 <__lo0bits>
 8013a24:	9b01      	ldr	r3, [sp, #4]
 8013a26:	6163      	str	r3, [r4, #20]
 8013a28:	3020      	adds	r0, #32
 8013a2a:	2201      	movs	r2, #1
 8013a2c:	e7e8      	b.n	8013a00 <__d2b+0x64>
 8013a2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013a32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013a36:	6038      	str	r0, [r7, #0]
 8013a38:	6918      	ldr	r0, [r3, #16]
 8013a3a:	f7ff fcc5 	bl	80133c8 <__hi0bits>
 8013a3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013a42:	e7e5      	b.n	8013a10 <__d2b+0x74>
 8013a44:	08015bb9 	.word	0x08015bb9
 8013a48:	08015bca 	.word	0x08015bca

08013a4c <__ratio>:
 8013a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a50:	b085      	sub	sp, #20
 8013a52:	e9cd 1000 	strd	r1, r0, [sp]
 8013a56:	a902      	add	r1, sp, #8
 8013a58:	f7ff ff56 	bl	8013908 <__b2d>
 8013a5c:	9800      	ldr	r0, [sp, #0]
 8013a5e:	a903      	add	r1, sp, #12
 8013a60:	ec55 4b10 	vmov	r4, r5, d0
 8013a64:	f7ff ff50 	bl	8013908 <__b2d>
 8013a68:	9b01      	ldr	r3, [sp, #4]
 8013a6a:	6919      	ldr	r1, [r3, #16]
 8013a6c:	9b00      	ldr	r3, [sp, #0]
 8013a6e:	691b      	ldr	r3, [r3, #16]
 8013a70:	1ac9      	subs	r1, r1, r3
 8013a72:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8013a76:	1a9b      	subs	r3, r3, r2
 8013a78:	ec5b ab10 	vmov	sl, fp, d0
 8013a7c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	bfce      	itee	gt
 8013a84:	462a      	movgt	r2, r5
 8013a86:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013a8a:	465a      	movle	r2, fp
 8013a8c:	462f      	mov	r7, r5
 8013a8e:	46d9      	mov	r9, fp
 8013a90:	bfcc      	ite	gt
 8013a92:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8013a96:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8013a9a:	464b      	mov	r3, r9
 8013a9c:	4652      	mov	r2, sl
 8013a9e:	4620      	mov	r0, r4
 8013aa0:	4639      	mov	r1, r7
 8013aa2:	f7ec fed3 	bl	800084c <__aeabi_ddiv>
 8013aa6:	ec41 0b10 	vmov	d0, r0, r1
 8013aaa:	b005      	add	sp, #20
 8013aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013ab0 <__copybits>:
 8013ab0:	3901      	subs	r1, #1
 8013ab2:	b570      	push	{r4, r5, r6, lr}
 8013ab4:	1149      	asrs	r1, r1, #5
 8013ab6:	6914      	ldr	r4, [r2, #16]
 8013ab8:	3101      	adds	r1, #1
 8013aba:	f102 0314 	add.w	r3, r2, #20
 8013abe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013ac2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013ac6:	1f05      	subs	r5, r0, #4
 8013ac8:	42a3      	cmp	r3, r4
 8013aca:	d30c      	bcc.n	8013ae6 <__copybits+0x36>
 8013acc:	1aa3      	subs	r3, r4, r2
 8013ace:	3b11      	subs	r3, #17
 8013ad0:	f023 0303 	bic.w	r3, r3, #3
 8013ad4:	3211      	adds	r2, #17
 8013ad6:	42a2      	cmp	r2, r4
 8013ad8:	bf88      	it	hi
 8013ada:	2300      	movhi	r3, #0
 8013adc:	4418      	add	r0, r3
 8013ade:	2300      	movs	r3, #0
 8013ae0:	4288      	cmp	r0, r1
 8013ae2:	d305      	bcc.n	8013af0 <__copybits+0x40>
 8013ae4:	bd70      	pop	{r4, r5, r6, pc}
 8013ae6:	f853 6b04 	ldr.w	r6, [r3], #4
 8013aea:	f845 6f04 	str.w	r6, [r5, #4]!
 8013aee:	e7eb      	b.n	8013ac8 <__copybits+0x18>
 8013af0:	f840 3b04 	str.w	r3, [r0], #4
 8013af4:	e7f4      	b.n	8013ae0 <__copybits+0x30>

08013af6 <__any_on>:
 8013af6:	f100 0214 	add.w	r2, r0, #20
 8013afa:	6900      	ldr	r0, [r0, #16]
 8013afc:	114b      	asrs	r3, r1, #5
 8013afe:	4298      	cmp	r0, r3
 8013b00:	b510      	push	{r4, lr}
 8013b02:	db11      	blt.n	8013b28 <__any_on+0x32>
 8013b04:	dd0a      	ble.n	8013b1c <__any_on+0x26>
 8013b06:	f011 011f 	ands.w	r1, r1, #31
 8013b0a:	d007      	beq.n	8013b1c <__any_on+0x26>
 8013b0c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013b10:	fa24 f001 	lsr.w	r0, r4, r1
 8013b14:	fa00 f101 	lsl.w	r1, r0, r1
 8013b18:	428c      	cmp	r4, r1
 8013b1a:	d10b      	bne.n	8013b34 <__any_on+0x3e>
 8013b1c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013b20:	4293      	cmp	r3, r2
 8013b22:	d803      	bhi.n	8013b2c <__any_on+0x36>
 8013b24:	2000      	movs	r0, #0
 8013b26:	bd10      	pop	{r4, pc}
 8013b28:	4603      	mov	r3, r0
 8013b2a:	e7f7      	b.n	8013b1c <__any_on+0x26>
 8013b2c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013b30:	2900      	cmp	r1, #0
 8013b32:	d0f5      	beq.n	8013b20 <__any_on+0x2a>
 8013b34:	2001      	movs	r0, #1
 8013b36:	e7f6      	b.n	8013b26 <__any_on+0x30>

08013b38 <sulp>:
 8013b38:	b570      	push	{r4, r5, r6, lr}
 8013b3a:	4604      	mov	r4, r0
 8013b3c:	460d      	mov	r5, r1
 8013b3e:	ec45 4b10 	vmov	d0, r4, r5
 8013b42:	4616      	mov	r6, r2
 8013b44:	f7ff feba 	bl	80138bc <__ulp>
 8013b48:	ec51 0b10 	vmov	r0, r1, d0
 8013b4c:	b17e      	cbz	r6, 8013b6e <sulp+0x36>
 8013b4e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013b52:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	dd09      	ble.n	8013b6e <sulp+0x36>
 8013b5a:	051b      	lsls	r3, r3, #20
 8013b5c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8013b60:	2400      	movs	r4, #0
 8013b62:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8013b66:	4622      	mov	r2, r4
 8013b68:	462b      	mov	r3, r5
 8013b6a:	f7ec fd45 	bl	80005f8 <__aeabi_dmul>
 8013b6e:	ec41 0b10 	vmov	d0, r0, r1
 8013b72:	bd70      	pop	{r4, r5, r6, pc}
 8013b74:	0000      	movs	r0, r0
	...

08013b78 <_strtod_l>:
 8013b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b7c:	b09f      	sub	sp, #124	@ 0x7c
 8013b7e:	460c      	mov	r4, r1
 8013b80:	9217      	str	r2, [sp, #92]	@ 0x5c
 8013b82:	2200      	movs	r2, #0
 8013b84:	921a      	str	r2, [sp, #104]	@ 0x68
 8013b86:	9005      	str	r0, [sp, #20]
 8013b88:	f04f 0a00 	mov.w	sl, #0
 8013b8c:	f04f 0b00 	mov.w	fp, #0
 8013b90:	460a      	mov	r2, r1
 8013b92:	9219      	str	r2, [sp, #100]	@ 0x64
 8013b94:	7811      	ldrb	r1, [r2, #0]
 8013b96:	292b      	cmp	r1, #43	@ 0x2b
 8013b98:	d04a      	beq.n	8013c30 <_strtod_l+0xb8>
 8013b9a:	d838      	bhi.n	8013c0e <_strtod_l+0x96>
 8013b9c:	290d      	cmp	r1, #13
 8013b9e:	d832      	bhi.n	8013c06 <_strtod_l+0x8e>
 8013ba0:	2908      	cmp	r1, #8
 8013ba2:	d832      	bhi.n	8013c0a <_strtod_l+0x92>
 8013ba4:	2900      	cmp	r1, #0
 8013ba6:	d03b      	beq.n	8013c20 <_strtod_l+0xa8>
 8013ba8:	2200      	movs	r2, #0
 8013baa:	920e      	str	r2, [sp, #56]	@ 0x38
 8013bac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8013bae:	782a      	ldrb	r2, [r5, #0]
 8013bb0:	2a30      	cmp	r2, #48	@ 0x30
 8013bb2:	f040 80b2 	bne.w	8013d1a <_strtod_l+0x1a2>
 8013bb6:	786a      	ldrb	r2, [r5, #1]
 8013bb8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013bbc:	2a58      	cmp	r2, #88	@ 0x58
 8013bbe:	d16e      	bne.n	8013c9e <_strtod_l+0x126>
 8013bc0:	9302      	str	r3, [sp, #8]
 8013bc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013bc4:	9301      	str	r3, [sp, #4]
 8013bc6:	ab1a      	add	r3, sp, #104	@ 0x68
 8013bc8:	9300      	str	r3, [sp, #0]
 8013bca:	4a8f      	ldr	r2, [pc, #572]	@ (8013e08 <_strtod_l+0x290>)
 8013bcc:	9805      	ldr	r0, [sp, #20]
 8013bce:	ab1b      	add	r3, sp, #108	@ 0x6c
 8013bd0:	a919      	add	r1, sp, #100	@ 0x64
 8013bd2:	f001 facf 	bl	8015174 <__gethex>
 8013bd6:	f010 060f 	ands.w	r6, r0, #15
 8013bda:	4604      	mov	r4, r0
 8013bdc:	d005      	beq.n	8013bea <_strtod_l+0x72>
 8013bde:	2e06      	cmp	r6, #6
 8013be0:	d128      	bne.n	8013c34 <_strtod_l+0xbc>
 8013be2:	3501      	adds	r5, #1
 8013be4:	2300      	movs	r3, #0
 8013be6:	9519      	str	r5, [sp, #100]	@ 0x64
 8013be8:	930e      	str	r3, [sp, #56]	@ 0x38
 8013bea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	f040 858e 	bne.w	801470e <_strtod_l+0xb96>
 8013bf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013bf4:	b1cb      	cbz	r3, 8013c2a <_strtod_l+0xb2>
 8013bf6:	4652      	mov	r2, sl
 8013bf8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8013bfc:	ec43 2b10 	vmov	d0, r2, r3
 8013c00:	b01f      	add	sp, #124	@ 0x7c
 8013c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c06:	2920      	cmp	r1, #32
 8013c08:	d1ce      	bne.n	8013ba8 <_strtod_l+0x30>
 8013c0a:	3201      	adds	r2, #1
 8013c0c:	e7c1      	b.n	8013b92 <_strtod_l+0x1a>
 8013c0e:	292d      	cmp	r1, #45	@ 0x2d
 8013c10:	d1ca      	bne.n	8013ba8 <_strtod_l+0x30>
 8013c12:	2101      	movs	r1, #1
 8013c14:	910e      	str	r1, [sp, #56]	@ 0x38
 8013c16:	1c51      	adds	r1, r2, #1
 8013c18:	9119      	str	r1, [sp, #100]	@ 0x64
 8013c1a:	7852      	ldrb	r2, [r2, #1]
 8013c1c:	2a00      	cmp	r2, #0
 8013c1e:	d1c5      	bne.n	8013bac <_strtod_l+0x34>
 8013c20:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013c22:	9419      	str	r4, [sp, #100]	@ 0x64
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	f040 8570 	bne.w	801470a <_strtod_l+0xb92>
 8013c2a:	4652      	mov	r2, sl
 8013c2c:	465b      	mov	r3, fp
 8013c2e:	e7e5      	b.n	8013bfc <_strtod_l+0x84>
 8013c30:	2100      	movs	r1, #0
 8013c32:	e7ef      	b.n	8013c14 <_strtod_l+0x9c>
 8013c34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013c36:	b13a      	cbz	r2, 8013c48 <_strtod_l+0xd0>
 8013c38:	2135      	movs	r1, #53	@ 0x35
 8013c3a:	a81c      	add	r0, sp, #112	@ 0x70
 8013c3c:	f7ff ff38 	bl	8013ab0 <__copybits>
 8013c40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013c42:	9805      	ldr	r0, [sp, #20]
 8013c44:	f7ff fb0e 	bl	8013264 <_Bfree>
 8013c48:	3e01      	subs	r6, #1
 8013c4a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8013c4c:	2e04      	cmp	r6, #4
 8013c4e:	d806      	bhi.n	8013c5e <_strtod_l+0xe6>
 8013c50:	e8df f006 	tbb	[pc, r6]
 8013c54:	201d0314 	.word	0x201d0314
 8013c58:	14          	.byte	0x14
 8013c59:	00          	.byte	0x00
 8013c5a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8013c5e:	05e1      	lsls	r1, r4, #23
 8013c60:	bf48      	it	mi
 8013c62:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8013c66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013c6a:	0d1b      	lsrs	r3, r3, #20
 8013c6c:	051b      	lsls	r3, r3, #20
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d1bb      	bne.n	8013bea <_strtod_l+0x72>
 8013c72:	f7fe fbd5 	bl	8012420 <__errno>
 8013c76:	2322      	movs	r3, #34	@ 0x22
 8013c78:	6003      	str	r3, [r0, #0]
 8013c7a:	e7b6      	b.n	8013bea <_strtod_l+0x72>
 8013c7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8013c80:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013c84:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8013c88:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013c8c:	e7e7      	b.n	8013c5e <_strtod_l+0xe6>
 8013c8e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8013e10 <_strtod_l+0x298>
 8013c92:	e7e4      	b.n	8013c5e <_strtod_l+0xe6>
 8013c94:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8013c98:	f04f 3aff 	mov.w	sl, #4294967295
 8013c9c:	e7df      	b.n	8013c5e <_strtod_l+0xe6>
 8013c9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013ca0:	1c5a      	adds	r2, r3, #1
 8013ca2:	9219      	str	r2, [sp, #100]	@ 0x64
 8013ca4:	785b      	ldrb	r3, [r3, #1]
 8013ca6:	2b30      	cmp	r3, #48	@ 0x30
 8013ca8:	d0f9      	beq.n	8013c9e <_strtod_l+0x126>
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d09d      	beq.n	8013bea <_strtod_l+0x72>
 8013cae:	2301      	movs	r3, #1
 8013cb0:	2700      	movs	r7, #0
 8013cb2:	9308      	str	r3, [sp, #32]
 8013cb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013cb6:	930c      	str	r3, [sp, #48]	@ 0x30
 8013cb8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8013cba:	46b9      	mov	r9, r7
 8013cbc:	220a      	movs	r2, #10
 8013cbe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8013cc0:	7805      	ldrb	r5, [r0, #0]
 8013cc2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8013cc6:	b2d9      	uxtb	r1, r3
 8013cc8:	2909      	cmp	r1, #9
 8013cca:	d928      	bls.n	8013d1e <_strtod_l+0x1a6>
 8013ccc:	494f      	ldr	r1, [pc, #316]	@ (8013e0c <_strtod_l+0x294>)
 8013cce:	2201      	movs	r2, #1
 8013cd0:	f001 f97a 	bl	8014fc8 <strncmp>
 8013cd4:	2800      	cmp	r0, #0
 8013cd6:	d032      	beq.n	8013d3e <_strtod_l+0x1c6>
 8013cd8:	2000      	movs	r0, #0
 8013cda:	462a      	mov	r2, r5
 8013cdc:	900a      	str	r0, [sp, #40]	@ 0x28
 8013cde:	464d      	mov	r5, r9
 8013ce0:	4603      	mov	r3, r0
 8013ce2:	2a65      	cmp	r2, #101	@ 0x65
 8013ce4:	d001      	beq.n	8013cea <_strtod_l+0x172>
 8013ce6:	2a45      	cmp	r2, #69	@ 0x45
 8013ce8:	d114      	bne.n	8013d14 <_strtod_l+0x19c>
 8013cea:	b91d      	cbnz	r5, 8013cf4 <_strtod_l+0x17c>
 8013cec:	9a08      	ldr	r2, [sp, #32]
 8013cee:	4302      	orrs	r2, r0
 8013cf0:	d096      	beq.n	8013c20 <_strtod_l+0xa8>
 8013cf2:	2500      	movs	r5, #0
 8013cf4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8013cf6:	1c62      	adds	r2, r4, #1
 8013cf8:	9219      	str	r2, [sp, #100]	@ 0x64
 8013cfa:	7862      	ldrb	r2, [r4, #1]
 8013cfc:	2a2b      	cmp	r2, #43	@ 0x2b
 8013cfe:	d07a      	beq.n	8013df6 <_strtod_l+0x27e>
 8013d00:	2a2d      	cmp	r2, #45	@ 0x2d
 8013d02:	d07e      	beq.n	8013e02 <_strtod_l+0x28a>
 8013d04:	f04f 0c00 	mov.w	ip, #0
 8013d08:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8013d0c:	2909      	cmp	r1, #9
 8013d0e:	f240 8085 	bls.w	8013e1c <_strtod_l+0x2a4>
 8013d12:	9419      	str	r4, [sp, #100]	@ 0x64
 8013d14:	f04f 0800 	mov.w	r8, #0
 8013d18:	e0a5      	b.n	8013e66 <_strtod_l+0x2ee>
 8013d1a:	2300      	movs	r3, #0
 8013d1c:	e7c8      	b.n	8013cb0 <_strtod_l+0x138>
 8013d1e:	f1b9 0f08 	cmp.w	r9, #8
 8013d22:	bfd8      	it	le
 8013d24:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8013d26:	f100 0001 	add.w	r0, r0, #1
 8013d2a:	bfda      	itte	le
 8013d2c:	fb02 3301 	mlale	r3, r2, r1, r3
 8013d30:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8013d32:	fb02 3707 	mlagt	r7, r2, r7, r3
 8013d36:	f109 0901 	add.w	r9, r9, #1
 8013d3a:	9019      	str	r0, [sp, #100]	@ 0x64
 8013d3c:	e7bf      	b.n	8013cbe <_strtod_l+0x146>
 8013d3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013d40:	1c5a      	adds	r2, r3, #1
 8013d42:	9219      	str	r2, [sp, #100]	@ 0x64
 8013d44:	785a      	ldrb	r2, [r3, #1]
 8013d46:	f1b9 0f00 	cmp.w	r9, #0
 8013d4a:	d03b      	beq.n	8013dc4 <_strtod_l+0x24c>
 8013d4c:	900a      	str	r0, [sp, #40]	@ 0x28
 8013d4e:	464d      	mov	r5, r9
 8013d50:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8013d54:	2b09      	cmp	r3, #9
 8013d56:	d912      	bls.n	8013d7e <_strtod_l+0x206>
 8013d58:	2301      	movs	r3, #1
 8013d5a:	e7c2      	b.n	8013ce2 <_strtod_l+0x16a>
 8013d5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013d5e:	1c5a      	adds	r2, r3, #1
 8013d60:	9219      	str	r2, [sp, #100]	@ 0x64
 8013d62:	785a      	ldrb	r2, [r3, #1]
 8013d64:	3001      	adds	r0, #1
 8013d66:	2a30      	cmp	r2, #48	@ 0x30
 8013d68:	d0f8      	beq.n	8013d5c <_strtod_l+0x1e4>
 8013d6a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8013d6e:	2b08      	cmp	r3, #8
 8013d70:	f200 84d2 	bhi.w	8014718 <_strtod_l+0xba0>
 8013d74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013d76:	900a      	str	r0, [sp, #40]	@ 0x28
 8013d78:	2000      	movs	r0, #0
 8013d7a:	930c      	str	r3, [sp, #48]	@ 0x30
 8013d7c:	4605      	mov	r5, r0
 8013d7e:	3a30      	subs	r2, #48	@ 0x30
 8013d80:	f100 0301 	add.w	r3, r0, #1
 8013d84:	d018      	beq.n	8013db8 <_strtod_l+0x240>
 8013d86:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013d88:	4419      	add	r1, r3
 8013d8a:	910a      	str	r1, [sp, #40]	@ 0x28
 8013d8c:	462e      	mov	r6, r5
 8013d8e:	f04f 0e0a 	mov.w	lr, #10
 8013d92:	1c71      	adds	r1, r6, #1
 8013d94:	eba1 0c05 	sub.w	ip, r1, r5
 8013d98:	4563      	cmp	r3, ip
 8013d9a:	dc15      	bgt.n	8013dc8 <_strtod_l+0x250>
 8013d9c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8013da0:	182b      	adds	r3, r5, r0
 8013da2:	2b08      	cmp	r3, #8
 8013da4:	f105 0501 	add.w	r5, r5, #1
 8013da8:	4405      	add	r5, r0
 8013daa:	dc1a      	bgt.n	8013de2 <_strtod_l+0x26a>
 8013dac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013dae:	230a      	movs	r3, #10
 8013db0:	fb03 2301 	mla	r3, r3, r1, r2
 8013db4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013db6:	2300      	movs	r3, #0
 8013db8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013dba:	1c51      	adds	r1, r2, #1
 8013dbc:	9119      	str	r1, [sp, #100]	@ 0x64
 8013dbe:	7852      	ldrb	r2, [r2, #1]
 8013dc0:	4618      	mov	r0, r3
 8013dc2:	e7c5      	b.n	8013d50 <_strtod_l+0x1d8>
 8013dc4:	4648      	mov	r0, r9
 8013dc6:	e7ce      	b.n	8013d66 <_strtod_l+0x1ee>
 8013dc8:	2e08      	cmp	r6, #8
 8013dca:	dc05      	bgt.n	8013dd8 <_strtod_l+0x260>
 8013dcc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013dce:	fb0e f606 	mul.w	r6, lr, r6
 8013dd2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8013dd4:	460e      	mov	r6, r1
 8013dd6:	e7dc      	b.n	8013d92 <_strtod_l+0x21a>
 8013dd8:	2910      	cmp	r1, #16
 8013dda:	bfd8      	it	le
 8013ddc:	fb0e f707 	mulle.w	r7, lr, r7
 8013de0:	e7f8      	b.n	8013dd4 <_strtod_l+0x25c>
 8013de2:	2b0f      	cmp	r3, #15
 8013de4:	bfdc      	itt	le
 8013de6:	230a      	movle	r3, #10
 8013de8:	fb03 2707 	mlale	r7, r3, r7, r2
 8013dec:	e7e3      	b.n	8013db6 <_strtod_l+0x23e>
 8013dee:	2300      	movs	r3, #0
 8013df0:	930a      	str	r3, [sp, #40]	@ 0x28
 8013df2:	2301      	movs	r3, #1
 8013df4:	e77a      	b.n	8013cec <_strtod_l+0x174>
 8013df6:	f04f 0c00 	mov.w	ip, #0
 8013dfa:	1ca2      	adds	r2, r4, #2
 8013dfc:	9219      	str	r2, [sp, #100]	@ 0x64
 8013dfe:	78a2      	ldrb	r2, [r4, #2]
 8013e00:	e782      	b.n	8013d08 <_strtod_l+0x190>
 8013e02:	f04f 0c01 	mov.w	ip, #1
 8013e06:	e7f8      	b.n	8013dfa <_strtod_l+0x282>
 8013e08:	08015dec 	.word	0x08015dec
 8013e0c:	08015c23 	.word	0x08015c23
 8013e10:	7ff00000 	.word	0x7ff00000
 8013e14:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013e16:	1c51      	adds	r1, r2, #1
 8013e18:	9119      	str	r1, [sp, #100]	@ 0x64
 8013e1a:	7852      	ldrb	r2, [r2, #1]
 8013e1c:	2a30      	cmp	r2, #48	@ 0x30
 8013e1e:	d0f9      	beq.n	8013e14 <_strtod_l+0x29c>
 8013e20:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8013e24:	2908      	cmp	r1, #8
 8013e26:	f63f af75 	bhi.w	8013d14 <_strtod_l+0x19c>
 8013e2a:	3a30      	subs	r2, #48	@ 0x30
 8013e2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8013e2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013e30:	920f      	str	r2, [sp, #60]	@ 0x3c
 8013e32:	f04f 080a 	mov.w	r8, #10
 8013e36:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013e38:	1c56      	adds	r6, r2, #1
 8013e3a:	9619      	str	r6, [sp, #100]	@ 0x64
 8013e3c:	7852      	ldrb	r2, [r2, #1]
 8013e3e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8013e42:	f1be 0f09 	cmp.w	lr, #9
 8013e46:	d939      	bls.n	8013ebc <_strtod_l+0x344>
 8013e48:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013e4a:	1a76      	subs	r6, r6, r1
 8013e4c:	2e08      	cmp	r6, #8
 8013e4e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8013e52:	dc03      	bgt.n	8013e5c <_strtod_l+0x2e4>
 8013e54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013e56:	4588      	cmp	r8, r1
 8013e58:	bfa8      	it	ge
 8013e5a:	4688      	movge	r8, r1
 8013e5c:	f1bc 0f00 	cmp.w	ip, #0
 8013e60:	d001      	beq.n	8013e66 <_strtod_l+0x2ee>
 8013e62:	f1c8 0800 	rsb	r8, r8, #0
 8013e66:	2d00      	cmp	r5, #0
 8013e68:	d14e      	bne.n	8013f08 <_strtod_l+0x390>
 8013e6a:	9908      	ldr	r1, [sp, #32]
 8013e6c:	4308      	orrs	r0, r1
 8013e6e:	f47f aebc 	bne.w	8013bea <_strtod_l+0x72>
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	f47f aed4 	bne.w	8013c20 <_strtod_l+0xa8>
 8013e78:	2a69      	cmp	r2, #105	@ 0x69
 8013e7a:	d028      	beq.n	8013ece <_strtod_l+0x356>
 8013e7c:	dc25      	bgt.n	8013eca <_strtod_l+0x352>
 8013e7e:	2a49      	cmp	r2, #73	@ 0x49
 8013e80:	d025      	beq.n	8013ece <_strtod_l+0x356>
 8013e82:	2a4e      	cmp	r2, #78	@ 0x4e
 8013e84:	f47f aecc 	bne.w	8013c20 <_strtod_l+0xa8>
 8013e88:	499a      	ldr	r1, [pc, #616]	@ (80140f4 <_strtod_l+0x57c>)
 8013e8a:	a819      	add	r0, sp, #100	@ 0x64
 8013e8c:	f001 fb94 	bl	80155b8 <__match>
 8013e90:	2800      	cmp	r0, #0
 8013e92:	f43f aec5 	beq.w	8013c20 <_strtod_l+0xa8>
 8013e96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013e98:	781b      	ldrb	r3, [r3, #0]
 8013e9a:	2b28      	cmp	r3, #40	@ 0x28
 8013e9c:	d12e      	bne.n	8013efc <_strtod_l+0x384>
 8013e9e:	4996      	ldr	r1, [pc, #600]	@ (80140f8 <_strtod_l+0x580>)
 8013ea0:	aa1c      	add	r2, sp, #112	@ 0x70
 8013ea2:	a819      	add	r0, sp, #100	@ 0x64
 8013ea4:	f001 fb9c 	bl	80155e0 <__hexnan>
 8013ea8:	2805      	cmp	r0, #5
 8013eaa:	d127      	bne.n	8013efc <_strtod_l+0x384>
 8013eac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013eae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8013eb2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8013eb6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8013eba:	e696      	b.n	8013bea <_strtod_l+0x72>
 8013ebc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013ebe:	fb08 2101 	mla	r1, r8, r1, r2
 8013ec2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8013ec6:	9209      	str	r2, [sp, #36]	@ 0x24
 8013ec8:	e7b5      	b.n	8013e36 <_strtod_l+0x2be>
 8013eca:	2a6e      	cmp	r2, #110	@ 0x6e
 8013ecc:	e7da      	b.n	8013e84 <_strtod_l+0x30c>
 8013ece:	498b      	ldr	r1, [pc, #556]	@ (80140fc <_strtod_l+0x584>)
 8013ed0:	a819      	add	r0, sp, #100	@ 0x64
 8013ed2:	f001 fb71 	bl	80155b8 <__match>
 8013ed6:	2800      	cmp	r0, #0
 8013ed8:	f43f aea2 	beq.w	8013c20 <_strtod_l+0xa8>
 8013edc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013ede:	4988      	ldr	r1, [pc, #544]	@ (8014100 <_strtod_l+0x588>)
 8013ee0:	3b01      	subs	r3, #1
 8013ee2:	a819      	add	r0, sp, #100	@ 0x64
 8013ee4:	9319      	str	r3, [sp, #100]	@ 0x64
 8013ee6:	f001 fb67 	bl	80155b8 <__match>
 8013eea:	b910      	cbnz	r0, 8013ef2 <_strtod_l+0x37a>
 8013eec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013eee:	3301      	adds	r3, #1
 8013ef0:	9319      	str	r3, [sp, #100]	@ 0x64
 8013ef2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8014110 <_strtod_l+0x598>
 8013ef6:	f04f 0a00 	mov.w	sl, #0
 8013efa:	e676      	b.n	8013bea <_strtod_l+0x72>
 8013efc:	4881      	ldr	r0, [pc, #516]	@ (8014104 <_strtod_l+0x58c>)
 8013efe:	f001 f897 	bl	8015030 <nan>
 8013f02:	ec5b ab10 	vmov	sl, fp, d0
 8013f06:	e670      	b.n	8013bea <_strtod_l+0x72>
 8013f08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013f0a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8013f0c:	eba8 0303 	sub.w	r3, r8, r3
 8013f10:	f1b9 0f00 	cmp.w	r9, #0
 8013f14:	bf08      	it	eq
 8013f16:	46a9      	moveq	r9, r5
 8013f18:	2d10      	cmp	r5, #16
 8013f1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f1c:	462c      	mov	r4, r5
 8013f1e:	bfa8      	it	ge
 8013f20:	2410      	movge	r4, #16
 8013f22:	f7ec faef 	bl	8000504 <__aeabi_ui2d>
 8013f26:	2d09      	cmp	r5, #9
 8013f28:	4682      	mov	sl, r0
 8013f2a:	468b      	mov	fp, r1
 8013f2c:	dc13      	bgt.n	8013f56 <_strtod_l+0x3de>
 8013f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	f43f ae5a 	beq.w	8013bea <_strtod_l+0x72>
 8013f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f38:	dd78      	ble.n	801402c <_strtod_l+0x4b4>
 8013f3a:	2b16      	cmp	r3, #22
 8013f3c:	dc5f      	bgt.n	8013ffe <_strtod_l+0x486>
 8013f3e:	4972      	ldr	r1, [pc, #456]	@ (8014108 <_strtod_l+0x590>)
 8013f40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013f44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f48:	4652      	mov	r2, sl
 8013f4a:	465b      	mov	r3, fp
 8013f4c:	f7ec fb54 	bl	80005f8 <__aeabi_dmul>
 8013f50:	4682      	mov	sl, r0
 8013f52:	468b      	mov	fp, r1
 8013f54:	e649      	b.n	8013bea <_strtod_l+0x72>
 8013f56:	4b6c      	ldr	r3, [pc, #432]	@ (8014108 <_strtod_l+0x590>)
 8013f58:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013f5c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8013f60:	f7ec fb4a 	bl	80005f8 <__aeabi_dmul>
 8013f64:	4682      	mov	sl, r0
 8013f66:	4638      	mov	r0, r7
 8013f68:	468b      	mov	fp, r1
 8013f6a:	f7ec facb 	bl	8000504 <__aeabi_ui2d>
 8013f6e:	4602      	mov	r2, r0
 8013f70:	460b      	mov	r3, r1
 8013f72:	4650      	mov	r0, sl
 8013f74:	4659      	mov	r1, fp
 8013f76:	f7ec f989 	bl	800028c <__adddf3>
 8013f7a:	2d0f      	cmp	r5, #15
 8013f7c:	4682      	mov	sl, r0
 8013f7e:	468b      	mov	fp, r1
 8013f80:	ddd5      	ble.n	8013f2e <_strtod_l+0x3b6>
 8013f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f84:	1b2c      	subs	r4, r5, r4
 8013f86:	441c      	add	r4, r3
 8013f88:	2c00      	cmp	r4, #0
 8013f8a:	f340 8093 	ble.w	80140b4 <_strtod_l+0x53c>
 8013f8e:	f014 030f 	ands.w	r3, r4, #15
 8013f92:	d00a      	beq.n	8013faa <_strtod_l+0x432>
 8013f94:	495c      	ldr	r1, [pc, #368]	@ (8014108 <_strtod_l+0x590>)
 8013f96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013f9a:	4652      	mov	r2, sl
 8013f9c:	465b      	mov	r3, fp
 8013f9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013fa2:	f7ec fb29 	bl	80005f8 <__aeabi_dmul>
 8013fa6:	4682      	mov	sl, r0
 8013fa8:	468b      	mov	fp, r1
 8013faa:	f034 040f 	bics.w	r4, r4, #15
 8013fae:	d073      	beq.n	8014098 <_strtod_l+0x520>
 8013fb0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8013fb4:	dd49      	ble.n	801404a <_strtod_l+0x4d2>
 8013fb6:	2400      	movs	r4, #0
 8013fb8:	46a0      	mov	r8, r4
 8013fba:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013fbc:	46a1      	mov	r9, r4
 8013fbe:	9a05      	ldr	r2, [sp, #20]
 8013fc0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8014110 <_strtod_l+0x598>
 8013fc4:	2322      	movs	r3, #34	@ 0x22
 8013fc6:	6013      	str	r3, [r2, #0]
 8013fc8:	f04f 0a00 	mov.w	sl, #0
 8013fcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	f43f ae0b 	beq.w	8013bea <_strtod_l+0x72>
 8013fd4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013fd6:	9805      	ldr	r0, [sp, #20]
 8013fd8:	f7ff f944 	bl	8013264 <_Bfree>
 8013fdc:	9805      	ldr	r0, [sp, #20]
 8013fde:	4649      	mov	r1, r9
 8013fe0:	f7ff f940 	bl	8013264 <_Bfree>
 8013fe4:	9805      	ldr	r0, [sp, #20]
 8013fe6:	4641      	mov	r1, r8
 8013fe8:	f7ff f93c 	bl	8013264 <_Bfree>
 8013fec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013fee:	9805      	ldr	r0, [sp, #20]
 8013ff0:	f7ff f938 	bl	8013264 <_Bfree>
 8013ff4:	9805      	ldr	r0, [sp, #20]
 8013ff6:	4621      	mov	r1, r4
 8013ff8:	f7ff f934 	bl	8013264 <_Bfree>
 8013ffc:	e5f5      	b.n	8013bea <_strtod_l+0x72>
 8013ffe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014000:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8014004:	4293      	cmp	r3, r2
 8014006:	dbbc      	blt.n	8013f82 <_strtod_l+0x40a>
 8014008:	4c3f      	ldr	r4, [pc, #252]	@ (8014108 <_strtod_l+0x590>)
 801400a:	f1c5 050f 	rsb	r5, r5, #15
 801400e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8014012:	4652      	mov	r2, sl
 8014014:	465b      	mov	r3, fp
 8014016:	e9d1 0100 	ldrd	r0, r1, [r1]
 801401a:	f7ec faed 	bl	80005f8 <__aeabi_dmul>
 801401e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014020:	1b5d      	subs	r5, r3, r5
 8014022:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8014026:	e9d4 2300 	ldrd	r2, r3, [r4]
 801402a:	e78f      	b.n	8013f4c <_strtod_l+0x3d4>
 801402c:	3316      	adds	r3, #22
 801402e:	dba8      	blt.n	8013f82 <_strtod_l+0x40a>
 8014030:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014032:	eba3 0808 	sub.w	r8, r3, r8
 8014036:	4b34      	ldr	r3, [pc, #208]	@ (8014108 <_strtod_l+0x590>)
 8014038:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801403c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8014040:	4650      	mov	r0, sl
 8014042:	4659      	mov	r1, fp
 8014044:	f7ec fc02 	bl	800084c <__aeabi_ddiv>
 8014048:	e782      	b.n	8013f50 <_strtod_l+0x3d8>
 801404a:	2300      	movs	r3, #0
 801404c:	4f2f      	ldr	r7, [pc, #188]	@ (801410c <_strtod_l+0x594>)
 801404e:	1124      	asrs	r4, r4, #4
 8014050:	4650      	mov	r0, sl
 8014052:	4659      	mov	r1, fp
 8014054:	461e      	mov	r6, r3
 8014056:	2c01      	cmp	r4, #1
 8014058:	dc21      	bgt.n	801409e <_strtod_l+0x526>
 801405a:	b10b      	cbz	r3, 8014060 <_strtod_l+0x4e8>
 801405c:	4682      	mov	sl, r0
 801405e:	468b      	mov	fp, r1
 8014060:	492a      	ldr	r1, [pc, #168]	@ (801410c <_strtod_l+0x594>)
 8014062:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014066:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801406a:	4652      	mov	r2, sl
 801406c:	465b      	mov	r3, fp
 801406e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014072:	f7ec fac1 	bl	80005f8 <__aeabi_dmul>
 8014076:	4b26      	ldr	r3, [pc, #152]	@ (8014110 <_strtod_l+0x598>)
 8014078:	460a      	mov	r2, r1
 801407a:	400b      	ands	r3, r1
 801407c:	4925      	ldr	r1, [pc, #148]	@ (8014114 <_strtod_l+0x59c>)
 801407e:	428b      	cmp	r3, r1
 8014080:	4682      	mov	sl, r0
 8014082:	d898      	bhi.n	8013fb6 <_strtod_l+0x43e>
 8014084:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8014088:	428b      	cmp	r3, r1
 801408a:	bf86      	itte	hi
 801408c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8014118 <_strtod_l+0x5a0>
 8014090:	f04f 3aff 	movhi.w	sl, #4294967295
 8014094:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8014098:	2300      	movs	r3, #0
 801409a:	9308      	str	r3, [sp, #32]
 801409c:	e076      	b.n	801418c <_strtod_l+0x614>
 801409e:	07e2      	lsls	r2, r4, #31
 80140a0:	d504      	bpl.n	80140ac <_strtod_l+0x534>
 80140a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80140a6:	f7ec faa7 	bl	80005f8 <__aeabi_dmul>
 80140aa:	2301      	movs	r3, #1
 80140ac:	3601      	adds	r6, #1
 80140ae:	1064      	asrs	r4, r4, #1
 80140b0:	3708      	adds	r7, #8
 80140b2:	e7d0      	b.n	8014056 <_strtod_l+0x4de>
 80140b4:	d0f0      	beq.n	8014098 <_strtod_l+0x520>
 80140b6:	4264      	negs	r4, r4
 80140b8:	f014 020f 	ands.w	r2, r4, #15
 80140bc:	d00a      	beq.n	80140d4 <_strtod_l+0x55c>
 80140be:	4b12      	ldr	r3, [pc, #72]	@ (8014108 <_strtod_l+0x590>)
 80140c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80140c4:	4650      	mov	r0, sl
 80140c6:	4659      	mov	r1, fp
 80140c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140cc:	f7ec fbbe 	bl	800084c <__aeabi_ddiv>
 80140d0:	4682      	mov	sl, r0
 80140d2:	468b      	mov	fp, r1
 80140d4:	1124      	asrs	r4, r4, #4
 80140d6:	d0df      	beq.n	8014098 <_strtod_l+0x520>
 80140d8:	2c1f      	cmp	r4, #31
 80140da:	dd1f      	ble.n	801411c <_strtod_l+0x5a4>
 80140dc:	2400      	movs	r4, #0
 80140de:	46a0      	mov	r8, r4
 80140e0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80140e2:	46a1      	mov	r9, r4
 80140e4:	9a05      	ldr	r2, [sp, #20]
 80140e6:	2322      	movs	r3, #34	@ 0x22
 80140e8:	f04f 0a00 	mov.w	sl, #0
 80140ec:	f04f 0b00 	mov.w	fp, #0
 80140f0:	6013      	str	r3, [r2, #0]
 80140f2:	e76b      	b.n	8013fcc <_strtod_l+0x454>
 80140f4:	08015b11 	.word	0x08015b11
 80140f8:	08015dd8 	.word	0x08015dd8
 80140fc:	08015b09 	.word	0x08015b09
 8014100:	08015b40 	.word	0x08015b40
 8014104:	08015c79 	.word	0x08015c79
 8014108:	08015d10 	.word	0x08015d10
 801410c:	08015ce8 	.word	0x08015ce8
 8014110:	7ff00000 	.word	0x7ff00000
 8014114:	7ca00000 	.word	0x7ca00000
 8014118:	7fefffff 	.word	0x7fefffff
 801411c:	f014 0310 	ands.w	r3, r4, #16
 8014120:	bf18      	it	ne
 8014122:	236a      	movne	r3, #106	@ 0x6a
 8014124:	4ea9      	ldr	r6, [pc, #676]	@ (80143cc <_strtod_l+0x854>)
 8014126:	9308      	str	r3, [sp, #32]
 8014128:	4650      	mov	r0, sl
 801412a:	4659      	mov	r1, fp
 801412c:	2300      	movs	r3, #0
 801412e:	07e7      	lsls	r7, r4, #31
 8014130:	d504      	bpl.n	801413c <_strtod_l+0x5c4>
 8014132:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014136:	f7ec fa5f 	bl	80005f8 <__aeabi_dmul>
 801413a:	2301      	movs	r3, #1
 801413c:	1064      	asrs	r4, r4, #1
 801413e:	f106 0608 	add.w	r6, r6, #8
 8014142:	d1f4      	bne.n	801412e <_strtod_l+0x5b6>
 8014144:	b10b      	cbz	r3, 801414a <_strtod_l+0x5d2>
 8014146:	4682      	mov	sl, r0
 8014148:	468b      	mov	fp, r1
 801414a:	9b08      	ldr	r3, [sp, #32]
 801414c:	b1b3      	cbz	r3, 801417c <_strtod_l+0x604>
 801414e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8014152:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8014156:	2b00      	cmp	r3, #0
 8014158:	4659      	mov	r1, fp
 801415a:	dd0f      	ble.n	801417c <_strtod_l+0x604>
 801415c:	2b1f      	cmp	r3, #31
 801415e:	dd56      	ble.n	801420e <_strtod_l+0x696>
 8014160:	2b34      	cmp	r3, #52	@ 0x34
 8014162:	bfde      	ittt	le
 8014164:	f04f 33ff 	movle.w	r3, #4294967295
 8014168:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801416c:	4093      	lslle	r3, r2
 801416e:	f04f 0a00 	mov.w	sl, #0
 8014172:	bfcc      	ite	gt
 8014174:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014178:	ea03 0b01 	andle.w	fp, r3, r1
 801417c:	2200      	movs	r2, #0
 801417e:	2300      	movs	r3, #0
 8014180:	4650      	mov	r0, sl
 8014182:	4659      	mov	r1, fp
 8014184:	f7ec fca0 	bl	8000ac8 <__aeabi_dcmpeq>
 8014188:	2800      	cmp	r0, #0
 801418a:	d1a7      	bne.n	80140dc <_strtod_l+0x564>
 801418c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801418e:	9300      	str	r3, [sp, #0]
 8014190:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014192:	9805      	ldr	r0, [sp, #20]
 8014194:	462b      	mov	r3, r5
 8014196:	464a      	mov	r2, r9
 8014198:	f7ff f8cc 	bl	8013334 <__s2b>
 801419c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801419e:	2800      	cmp	r0, #0
 80141a0:	f43f af09 	beq.w	8013fb6 <_strtod_l+0x43e>
 80141a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80141a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80141a8:	2a00      	cmp	r2, #0
 80141aa:	eba3 0308 	sub.w	r3, r3, r8
 80141ae:	bfa8      	it	ge
 80141b0:	2300      	movge	r3, #0
 80141b2:	9312      	str	r3, [sp, #72]	@ 0x48
 80141b4:	2400      	movs	r4, #0
 80141b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80141ba:	9316      	str	r3, [sp, #88]	@ 0x58
 80141bc:	46a0      	mov	r8, r4
 80141be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80141c0:	9805      	ldr	r0, [sp, #20]
 80141c2:	6859      	ldr	r1, [r3, #4]
 80141c4:	f7ff f80e 	bl	80131e4 <_Balloc>
 80141c8:	4681      	mov	r9, r0
 80141ca:	2800      	cmp	r0, #0
 80141cc:	f43f aef7 	beq.w	8013fbe <_strtod_l+0x446>
 80141d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80141d2:	691a      	ldr	r2, [r3, #16]
 80141d4:	3202      	adds	r2, #2
 80141d6:	f103 010c 	add.w	r1, r3, #12
 80141da:	0092      	lsls	r2, r2, #2
 80141dc:	300c      	adds	r0, #12
 80141de:	f7fe f949 	bl	8012474 <memcpy>
 80141e2:	ec4b ab10 	vmov	d0, sl, fp
 80141e6:	9805      	ldr	r0, [sp, #20]
 80141e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80141ea:	a91b      	add	r1, sp, #108	@ 0x6c
 80141ec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80141f0:	f7ff fbd4 	bl	801399c <__d2b>
 80141f4:	901a      	str	r0, [sp, #104]	@ 0x68
 80141f6:	2800      	cmp	r0, #0
 80141f8:	f43f aee1 	beq.w	8013fbe <_strtod_l+0x446>
 80141fc:	9805      	ldr	r0, [sp, #20]
 80141fe:	2101      	movs	r1, #1
 8014200:	f7ff f92e 	bl	8013460 <__i2b>
 8014204:	4680      	mov	r8, r0
 8014206:	b948      	cbnz	r0, 801421c <_strtod_l+0x6a4>
 8014208:	f04f 0800 	mov.w	r8, #0
 801420c:	e6d7      	b.n	8013fbe <_strtod_l+0x446>
 801420e:	f04f 32ff 	mov.w	r2, #4294967295
 8014212:	fa02 f303 	lsl.w	r3, r2, r3
 8014216:	ea03 0a0a 	and.w	sl, r3, sl
 801421a:	e7af      	b.n	801417c <_strtod_l+0x604>
 801421c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801421e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8014220:	2d00      	cmp	r5, #0
 8014222:	bfab      	itete	ge
 8014224:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8014226:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8014228:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801422a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801422c:	bfac      	ite	ge
 801422e:	18ef      	addge	r7, r5, r3
 8014230:	1b5e      	sublt	r6, r3, r5
 8014232:	9b08      	ldr	r3, [sp, #32]
 8014234:	1aed      	subs	r5, r5, r3
 8014236:	4415      	add	r5, r2
 8014238:	4b65      	ldr	r3, [pc, #404]	@ (80143d0 <_strtod_l+0x858>)
 801423a:	3d01      	subs	r5, #1
 801423c:	429d      	cmp	r5, r3
 801423e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014242:	da50      	bge.n	80142e6 <_strtod_l+0x76e>
 8014244:	1b5b      	subs	r3, r3, r5
 8014246:	2b1f      	cmp	r3, #31
 8014248:	eba2 0203 	sub.w	r2, r2, r3
 801424c:	f04f 0101 	mov.w	r1, #1
 8014250:	dc3d      	bgt.n	80142ce <_strtod_l+0x756>
 8014252:	fa01 f303 	lsl.w	r3, r1, r3
 8014256:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014258:	2300      	movs	r3, #0
 801425a:	9310      	str	r3, [sp, #64]	@ 0x40
 801425c:	18bd      	adds	r5, r7, r2
 801425e:	9b08      	ldr	r3, [sp, #32]
 8014260:	42af      	cmp	r7, r5
 8014262:	4416      	add	r6, r2
 8014264:	441e      	add	r6, r3
 8014266:	463b      	mov	r3, r7
 8014268:	bfa8      	it	ge
 801426a:	462b      	movge	r3, r5
 801426c:	42b3      	cmp	r3, r6
 801426e:	bfa8      	it	ge
 8014270:	4633      	movge	r3, r6
 8014272:	2b00      	cmp	r3, #0
 8014274:	bfc2      	ittt	gt
 8014276:	1aed      	subgt	r5, r5, r3
 8014278:	1af6      	subgt	r6, r6, r3
 801427a:	1aff      	subgt	r7, r7, r3
 801427c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801427e:	2b00      	cmp	r3, #0
 8014280:	dd16      	ble.n	80142b0 <_strtod_l+0x738>
 8014282:	4641      	mov	r1, r8
 8014284:	9805      	ldr	r0, [sp, #20]
 8014286:	461a      	mov	r2, r3
 8014288:	f7ff f9a2 	bl	80135d0 <__pow5mult>
 801428c:	4680      	mov	r8, r0
 801428e:	2800      	cmp	r0, #0
 8014290:	d0ba      	beq.n	8014208 <_strtod_l+0x690>
 8014292:	4601      	mov	r1, r0
 8014294:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014296:	9805      	ldr	r0, [sp, #20]
 8014298:	f7ff f8f8 	bl	801348c <__multiply>
 801429c:	900a      	str	r0, [sp, #40]	@ 0x28
 801429e:	2800      	cmp	r0, #0
 80142a0:	f43f ae8d 	beq.w	8013fbe <_strtod_l+0x446>
 80142a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80142a6:	9805      	ldr	r0, [sp, #20]
 80142a8:	f7fe ffdc 	bl	8013264 <_Bfree>
 80142ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80142ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80142b0:	2d00      	cmp	r5, #0
 80142b2:	dc1d      	bgt.n	80142f0 <_strtod_l+0x778>
 80142b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	dd23      	ble.n	8014302 <_strtod_l+0x78a>
 80142ba:	4649      	mov	r1, r9
 80142bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80142be:	9805      	ldr	r0, [sp, #20]
 80142c0:	f7ff f986 	bl	80135d0 <__pow5mult>
 80142c4:	4681      	mov	r9, r0
 80142c6:	b9e0      	cbnz	r0, 8014302 <_strtod_l+0x78a>
 80142c8:	f04f 0900 	mov.w	r9, #0
 80142cc:	e677      	b.n	8013fbe <_strtod_l+0x446>
 80142ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80142d2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80142d6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80142da:	35e2      	adds	r5, #226	@ 0xe2
 80142dc:	fa01 f305 	lsl.w	r3, r1, r5
 80142e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80142e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80142e4:	e7ba      	b.n	801425c <_strtod_l+0x6e4>
 80142e6:	2300      	movs	r3, #0
 80142e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80142ea:	2301      	movs	r3, #1
 80142ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80142ee:	e7b5      	b.n	801425c <_strtod_l+0x6e4>
 80142f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80142f2:	9805      	ldr	r0, [sp, #20]
 80142f4:	462a      	mov	r2, r5
 80142f6:	f7ff f9c5 	bl	8013684 <__lshift>
 80142fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80142fc:	2800      	cmp	r0, #0
 80142fe:	d1d9      	bne.n	80142b4 <_strtod_l+0x73c>
 8014300:	e65d      	b.n	8013fbe <_strtod_l+0x446>
 8014302:	2e00      	cmp	r6, #0
 8014304:	dd07      	ble.n	8014316 <_strtod_l+0x79e>
 8014306:	4649      	mov	r1, r9
 8014308:	9805      	ldr	r0, [sp, #20]
 801430a:	4632      	mov	r2, r6
 801430c:	f7ff f9ba 	bl	8013684 <__lshift>
 8014310:	4681      	mov	r9, r0
 8014312:	2800      	cmp	r0, #0
 8014314:	d0d8      	beq.n	80142c8 <_strtod_l+0x750>
 8014316:	2f00      	cmp	r7, #0
 8014318:	dd08      	ble.n	801432c <_strtod_l+0x7b4>
 801431a:	4641      	mov	r1, r8
 801431c:	9805      	ldr	r0, [sp, #20]
 801431e:	463a      	mov	r2, r7
 8014320:	f7ff f9b0 	bl	8013684 <__lshift>
 8014324:	4680      	mov	r8, r0
 8014326:	2800      	cmp	r0, #0
 8014328:	f43f ae49 	beq.w	8013fbe <_strtod_l+0x446>
 801432c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801432e:	9805      	ldr	r0, [sp, #20]
 8014330:	464a      	mov	r2, r9
 8014332:	f7ff fa2f 	bl	8013794 <__mdiff>
 8014336:	4604      	mov	r4, r0
 8014338:	2800      	cmp	r0, #0
 801433a:	f43f ae40 	beq.w	8013fbe <_strtod_l+0x446>
 801433e:	68c3      	ldr	r3, [r0, #12]
 8014340:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014342:	2300      	movs	r3, #0
 8014344:	60c3      	str	r3, [r0, #12]
 8014346:	4641      	mov	r1, r8
 8014348:	f7ff fa08 	bl	801375c <__mcmp>
 801434c:	2800      	cmp	r0, #0
 801434e:	da45      	bge.n	80143dc <_strtod_l+0x864>
 8014350:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014352:	ea53 030a 	orrs.w	r3, r3, sl
 8014356:	d16b      	bne.n	8014430 <_strtod_l+0x8b8>
 8014358:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801435c:	2b00      	cmp	r3, #0
 801435e:	d167      	bne.n	8014430 <_strtod_l+0x8b8>
 8014360:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014364:	0d1b      	lsrs	r3, r3, #20
 8014366:	051b      	lsls	r3, r3, #20
 8014368:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801436c:	d960      	bls.n	8014430 <_strtod_l+0x8b8>
 801436e:	6963      	ldr	r3, [r4, #20]
 8014370:	b913      	cbnz	r3, 8014378 <_strtod_l+0x800>
 8014372:	6923      	ldr	r3, [r4, #16]
 8014374:	2b01      	cmp	r3, #1
 8014376:	dd5b      	ble.n	8014430 <_strtod_l+0x8b8>
 8014378:	4621      	mov	r1, r4
 801437a:	2201      	movs	r2, #1
 801437c:	9805      	ldr	r0, [sp, #20]
 801437e:	f7ff f981 	bl	8013684 <__lshift>
 8014382:	4641      	mov	r1, r8
 8014384:	4604      	mov	r4, r0
 8014386:	f7ff f9e9 	bl	801375c <__mcmp>
 801438a:	2800      	cmp	r0, #0
 801438c:	dd50      	ble.n	8014430 <_strtod_l+0x8b8>
 801438e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014392:	9a08      	ldr	r2, [sp, #32]
 8014394:	0d1b      	lsrs	r3, r3, #20
 8014396:	051b      	lsls	r3, r3, #20
 8014398:	2a00      	cmp	r2, #0
 801439a:	d06a      	beq.n	8014472 <_strtod_l+0x8fa>
 801439c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80143a0:	d867      	bhi.n	8014472 <_strtod_l+0x8fa>
 80143a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80143a6:	f67f ae9d 	bls.w	80140e4 <_strtod_l+0x56c>
 80143aa:	4b0a      	ldr	r3, [pc, #40]	@ (80143d4 <_strtod_l+0x85c>)
 80143ac:	4650      	mov	r0, sl
 80143ae:	4659      	mov	r1, fp
 80143b0:	2200      	movs	r2, #0
 80143b2:	f7ec f921 	bl	80005f8 <__aeabi_dmul>
 80143b6:	4b08      	ldr	r3, [pc, #32]	@ (80143d8 <_strtod_l+0x860>)
 80143b8:	400b      	ands	r3, r1
 80143ba:	4682      	mov	sl, r0
 80143bc:	468b      	mov	fp, r1
 80143be:	2b00      	cmp	r3, #0
 80143c0:	f47f ae08 	bne.w	8013fd4 <_strtod_l+0x45c>
 80143c4:	9a05      	ldr	r2, [sp, #20]
 80143c6:	2322      	movs	r3, #34	@ 0x22
 80143c8:	6013      	str	r3, [r2, #0]
 80143ca:	e603      	b.n	8013fd4 <_strtod_l+0x45c>
 80143cc:	08015e00 	.word	0x08015e00
 80143d0:	fffffc02 	.word	0xfffffc02
 80143d4:	39500000 	.word	0x39500000
 80143d8:	7ff00000 	.word	0x7ff00000
 80143dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80143e0:	d165      	bne.n	80144ae <_strtod_l+0x936>
 80143e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80143e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80143e8:	b35a      	cbz	r2, 8014442 <_strtod_l+0x8ca>
 80143ea:	4a9f      	ldr	r2, [pc, #636]	@ (8014668 <_strtod_l+0xaf0>)
 80143ec:	4293      	cmp	r3, r2
 80143ee:	d12b      	bne.n	8014448 <_strtod_l+0x8d0>
 80143f0:	9b08      	ldr	r3, [sp, #32]
 80143f2:	4651      	mov	r1, sl
 80143f4:	b303      	cbz	r3, 8014438 <_strtod_l+0x8c0>
 80143f6:	4b9d      	ldr	r3, [pc, #628]	@ (801466c <_strtod_l+0xaf4>)
 80143f8:	465a      	mov	r2, fp
 80143fa:	4013      	ands	r3, r2
 80143fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014400:	f04f 32ff 	mov.w	r2, #4294967295
 8014404:	d81b      	bhi.n	801443e <_strtod_l+0x8c6>
 8014406:	0d1b      	lsrs	r3, r3, #20
 8014408:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801440c:	fa02 f303 	lsl.w	r3, r2, r3
 8014410:	4299      	cmp	r1, r3
 8014412:	d119      	bne.n	8014448 <_strtod_l+0x8d0>
 8014414:	4b96      	ldr	r3, [pc, #600]	@ (8014670 <_strtod_l+0xaf8>)
 8014416:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014418:	429a      	cmp	r2, r3
 801441a:	d102      	bne.n	8014422 <_strtod_l+0x8aa>
 801441c:	3101      	adds	r1, #1
 801441e:	f43f adce 	beq.w	8013fbe <_strtod_l+0x446>
 8014422:	4b92      	ldr	r3, [pc, #584]	@ (801466c <_strtod_l+0xaf4>)
 8014424:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014426:	401a      	ands	r2, r3
 8014428:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801442c:	f04f 0a00 	mov.w	sl, #0
 8014430:	9b08      	ldr	r3, [sp, #32]
 8014432:	2b00      	cmp	r3, #0
 8014434:	d1b9      	bne.n	80143aa <_strtod_l+0x832>
 8014436:	e5cd      	b.n	8013fd4 <_strtod_l+0x45c>
 8014438:	f04f 33ff 	mov.w	r3, #4294967295
 801443c:	e7e8      	b.n	8014410 <_strtod_l+0x898>
 801443e:	4613      	mov	r3, r2
 8014440:	e7e6      	b.n	8014410 <_strtod_l+0x898>
 8014442:	ea53 030a 	orrs.w	r3, r3, sl
 8014446:	d0a2      	beq.n	801438e <_strtod_l+0x816>
 8014448:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801444a:	b1db      	cbz	r3, 8014484 <_strtod_l+0x90c>
 801444c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801444e:	4213      	tst	r3, r2
 8014450:	d0ee      	beq.n	8014430 <_strtod_l+0x8b8>
 8014452:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014454:	9a08      	ldr	r2, [sp, #32]
 8014456:	4650      	mov	r0, sl
 8014458:	4659      	mov	r1, fp
 801445a:	b1bb      	cbz	r3, 801448c <_strtod_l+0x914>
 801445c:	f7ff fb6c 	bl	8013b38 <sulp>
 8014460:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014464:	ec53 2b10 	vmov	r2, r3, d0
 8014468:	f7eb ff10 	bl	800028c <__adddf3>
 801446c:	4682      	mov	sl, r0
 801446e:	468b      	mov	fp, r1
 8014470:	e7de      	b.n	8014430 <_strtod_l+0x8b8>
 8014472:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014476:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801447a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801447e:	f04f 3aff 	mov.w	sl, #4294967295
 8014482:	e7d5      	b.n	8014430 <_strtod_l+0x8b8>
 8014484:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014486:	ea13 0f0a 	tst.w	r3, sl
 801448a:	e7e1      	b.n	8014450 <_strtod_l+0x8d8>
 801448c:	f7ff fb54 	bl	8013b38 <sulp>
 8014490:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014494:	ec53 2b10 	vmov	r2, r3, d0
 8014498:	f7eb fef6 	bl	8000288 <__aeabi_dsub>
 801449c:	2200      	movs	r2, #0
 801449e:	2300      	movs	r3, #0
 80144a0:	4682      	mov	sl, r0
 80144a2:	468b      	mov	fp, r1
 80144a4:	f7ec fb10 	bl	8000ac8 <__aeabi_dcmpeq>
 80144a8:	2800      	cmp	r0, #0
 80144aa:	d0c1      	beq.n	8014430 <_strtod_l+0x8b8>
 80144ac:	e61a      	b.n	80140e4 <_strtod_l+0x56c>
 80144ae:	4641      	mov	r1, r8
 80144b0:	4620      	mov	r0, r4
 80144b2:	f7ff facb 	bl	8013a4c <__ratio>
 80144b6:	ec57 6b10 	vmov	r6, r7, d0
 80144ba:	2200      	movs	r2, #0
 80144bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80144c0:	4630      	mov	r0, r6
 80144c2:	4639      	mov	r1, r7
 80144c4:	f7ec fb14 	bl	8000af0 <__aeabi_dcmple>
 80144c8:	2800      	cmp	r0, #0
 80144ca:	d06f      	beq.n	80145ac <_strtod_l+0xa34>
 80144cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d17a      	bne.n	80145c8 <_strtod_l+0xa50>
 80144d2:	f1ba 0f00 	cmp.w	sl, #0
 80144d6:	d158      	bne.n	801458a <_strtod_l+0xa12>
 80144d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80144da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80144de:	2b00      	cmp	r3, #0
 80144e0:	d15a      	bne.n	8014598 <_strtod_l+0xa20>
 80144e2:	4b64      	ldr	r3, [pc, #400]	@ (8014674 <_strtod_l+0xafc>)
 80144e4:	2200      	movs	r2, #0
 80144e6:	4630      	mov	r0, r6
 80144e8:	4639      	mov	r1, r7
 80144ea:	f7ec faf7 	bl	8000adc <__aeabi_dcmplt>
 80144ee:	2800      	cmp	r0, #0
 80144f0:	d159      	bne.n	80145a6 <_strtod_l+0xa2e>
 80144f2:	4630      	mov	r0, r6
 80144f4:	4639      	mov	r1, r7
 80144f6:	4b60      	ldr	r3, [pc, #384]	@ (8014678 <_strtod_l+0xb00>)
 80144f8:	2200      	movs	r2, #0
 80144fa:	f7ec f87d 	bl	80005f8 <__aeabi_dmul>
 80144fe:	4606      	mov	r6, r0
 8014500:	460f      	mov	r7, r1
 8014502:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8014506:	9606      	str	r6, [sp, #24]
 8014508:	9307      	str	r3, [sp, #28]
 801450a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801450e:	4d57      	ldr	r5, [pc, #348]	@ (801466c <_strtod_l+0xaf4>)
 8014510:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014514:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014516:	401d      	ands	r5, r3
 8014518:	4b58      	ldr	r3, [pc, #352]	@ (801467c <_strtod_l+0xb04>)
 801451a:	429d      	cmp	r5, r3
 801451c:	f040 80b2 	bne.w	8014684 <_strtod_l+0xb0c>
 8014520:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014522:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8014526:	ec4b ab10 	vmov	d0, sl, fp
 801452a:	f7ff f9c7 	bl	80138bc <__ulp>
 801452e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014532:	ec51 0b10 	vmov	r0, r1, d0
 8014536:	f7ec f85f 	bl	80005f8 <__aeabi_dmul>
 801453a:	4652      	mov	r2, sl
 801453c:	465b      	mov	r3, fp
 801453e:	f7eb fea5 	bl	800028c <__adddf3>
 8014542:	460b      	mov	r3, r1
 8014544:	4949      	ldr	r1, [pc, #292]	@ (801466c <_strtod_l+0xaf4>)
 8014546:	4a4e      	ldr	r2, [pc, #312]	@ (8014680 <_strtod_l+0xb08>)
 8014548:	4019      	ands	r1, r3
 801454a:	4291      	cmp	r1, r2
 801454c:	4682      	mov	sl, r0
 801454e:	d942      	bls.n	80145d6 <_strtod_l+0xa5e>
 8014550:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014552:	4b47      	ldr	r3, [pc, #284]	@ (8014670 <_strtod_l+0xaf8>)
 8014554:	429a      	cmp	r2, r3
 8014556:	d103      	bne.n	8014560 <_strtod_l+0x9e8>
 8014558:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801455a:	3301      	adds	r3, #1
 801455c:	f43f ad2f 	beq.w	8013fbe <_strtod_l+0x446>
 8014560:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8014670 <_strtod_l+0xaf8>
 8014564:	f04f 3aff 	mov.w	sl, #4294967295
 8014568:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801456a:	9805      	ldr	r0, [sp, #20]
 801456c:	f7fe fe7a 	bl	8013264 <_Bfree>
 8014570:	9805      	ldr	r0, [sp, #20]
 8014572:	4649      	mov	r1, r9
 8014574:	f7fe fe76 	bl	8013264 <_Bfree>
 8014578:	9805      	ldr	r0, [sp, #20]
 801457a:	4641      	mov	r1, r8
 801457c:	f7fe fe72 	bl	8013264 <_Bfree>
 8014580:	9805      	ldr	r0, [sp, #20]
 8014582:	4621      	mov	r1, r4
 8014584:	f7fe fe6e 	bl	8013264 <_Bfree>
 8014588:	e619      	b.n	80141be <_strtod_l+0x646>
 801458a:	f1ba 0f01 	cmp.w	sl, #1
 801458e:	d103      	bne.n	8014598 <_strtod_l+0xa20>
 8014590:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014592:	2b00      	cmp	r3, #0
 8014594:	f43f ada6 	beq.w	80140e4 <_strtod_l+0x56c>
 8014598:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8014648 <_strtod_l+0xad0>
 801459c:	4f35      	ldr	r7, [pc, #212]	@ (8014674 <_strtod_l+0xafc>)
 801459e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80145a2:	2600      	movs	r6, #0
 80145a4:	e7b1      	b.n	801450a <_strtod_l+0x992>
 80145a6:	4f34      	ldr	r7, [pc, #208]	@ (8014678 <_strtod_l+0xb00>)
 80145a8:	2600      	movs	r6, #0
 80145aa:	e7aa      	b.n	8014502 <_strtod_l+0x98a>
 80145ac:	4b32      	ldr	r3, [pc, #200]	@ (8014678 <_strtod_l+0xb00>)
 80145ae:	4630      	mov	r0, r6
 80145b0:	4639      	mov	r1, r7
 80145b2:	2200      	movs	r2, #0
 80145b4:	f7ec f820 	bl	80005f8 <__aeabi_dmul>
 80145b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80145ba:	4606      	mov	r6, r0
 80145bc:	460f      	mov	r7, r1
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d09f      	beq.n	8014502 <_strtod_l+0x98a>
 80145c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80145c6:	e7a0      	b.n	801450a <_strtod_l+0x992>
 80145c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014650 <_strtod_l+0xad8>
 80145cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80145d0:	ec57 6b17 	vmov	r6, r7, d7
 80145d4:	e799      	b.n	801450a <_strtod_l+0x992>
 80145d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80145da:	9b08      	ldr	r3, [sp, #32]
 80145dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d1c1      	bne.n	8014568 <_strtod_l+0x9f0>
 80145e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80145e8:	0d1b      	lsrs	r3, r3, #20
 80145ea:	051b      	lsls	r3, r3, #20
 80145ec:	429d      	cmp	r5, r3
 80145ee:	d1bb      	bne.n	8014568 <_strtod_l+0x9f0>
 80145f0:	4630      	mov	r0, r6
 80145f2:	4639      	mov	r1, r7
 80145f4:	f7ec fb60 	bl	8000cb8 <__aeabi_d2lz>
 80145f8:	f7eb ffd0 	bl	800059c <__aeabi_l2d>
 80145fc:	4602      	mov	r2, r0
 80145fe:	460b      	mov	r3, r1
 8014600:	4630      	mov	r0, r6
 8014602:	4639      	mov	r1, r7
 8014604:	f7eb fe40 	bl	8000288 <__aeabi_dsub>
 8014608:	460b      	mov	r3, r1
 801460a:	4602      	mov	r2, r0
 801460c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014610:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8014614:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014616:	ea46 060a 	orr.w	r6, r6, sl
 801461a:	431e      	orrs	r6, r3
 801461c:	d06f      	beq.n	80146fe <_strtod_l+0xb86>
 801461e:	a30e      	add	r3, pc, #56	@ (adr r3, 8014658 <_strtod_l+0xae0>)
 8014620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014624:	f7ec fa5a 	bl	8000adc <__aeabi_dcmplt>
 8014628:	2800      	cmp	r0, #0
 801462a:	f47f acd3 	bne.w	8013fd4 <_strtod_l+0x45c>
 801462e:	a30c      	add	r3, pc, #48	@ (adr r3, 8014660 <_strtod_l+0xae8>)
 8014630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014634:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014638:	f7ec fa6e 	bl	8000b18 <__aeabi_dcmpgt>
 801463c:	2800      	cmp	r0, #0
 801463e:	d093      	beq.n	8014568 <_strtod_l+0x9f0>
 8014640:	e4c8      	b.n	8013fd4 <_strtod_l+0x45c>
 8014642:	bf00      	nop
 8014644:	f3af 8000 	nop.w
 8014648:	00000000 	.word	0x00000000
 801464c:	bff00000 	.word	0xbff00000
 8014650:	00000000 	.word	0x00000000
 8014654:	3ff00000 	.word	0x3ff00000
 8014658:	94a03595 	.word	0x94a03595
 801465c:	3fdfffff 	.word	0x3fdfffff
 8014660:	35afe535 	.word	0x35afe535
 8014664:	3fe00000 	.word	0x3fe00000
 8014668:	000fffff 	.word	0x000fffff
 801466c:	7ff00000 	.word	0x7ff00000
 8014670:	7fefffff 	.word	0x7fefffff
 8014674:	3ff00000 	.word	0x3ff00000
 8014678:	3fe00000 	.word	0x3fe00000
 801467c:	7fe00000 	.word	0x7fe00000
 8014680:	7c9fffff 	.word	0x7c9fffff
 8014684:	9b08      	ldr	r3, [sp, #32]
 8014686:	b323      	cbz	r3, 80146d2 <_strtod_l+0xb5a>
 8014688:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801468c:	d821      	bhi.n	80146d2 <_strtod_l+0xb5a>
 801468e:	a328      	add	r3, pc, #160	@ (adr r3, 8014730 <_strtod_l+0xbb8>)
 8014690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014694:	4630      	mov	r0, r6
 8014696:	4639      	mov	r1, r7
 8014698:	f7ec fa2a 	bl	8000af0 <__aeabi_dcmple>
 801469c:	b1a0      	cbz	r0, 80146c8 <_strtod_l+0xb50>
 801469e:	4639      	mov	r1, r7
 80146a0:	4630      	mov	r0, r6
 80146a2:	f7ec fa81 	bl	8000ba8 <__aeabi_d2uiz>
 80146a6:	2801      	cmp	r0, #1
 80146a8:	bf38      	it	cc
 80146aa:	2001      	movcc	r0, #1
 80146ac:	f7eb ff2a 	bl	8000504 <__aeabi_ui2d>
 80146b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80146b2:	4606      	mov	r6, r0
 80146b4:	460f      	mov	r7, r1
 80146b6:	b9fb      	cbnz	r3, 80146f8 <_strtod_l+0xb80>
 80146b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80146bc:	9014      	str	r0, [sp, #80]	@ 0x50
 80146be:	9315      	str	r3, [sp, #84]	@ 0x54
 80146c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80146c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80146c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80146ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80146ce:	1b5b      	subs	r3, r3, r5
 80146d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80146d2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80146d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80146da:	f7ff f8ef 	bl	80138bc <__ulp>
 80146de:	4650      	mov	r0, sl
 80146e0:	ec53 2b10 	vmov	r2, r3, d0
 80146e4:	4659      	mov	r1, fp
 80146e6:	f7eb ff87 	bl	80005f8 <__aeabi_dmul>
 80146ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80146ee:	f7eb fdcd 	bl	800028c <__adddf3>
 80146f2:	4682      	mov	sl, r0
 80146f4:	468b      	mov	fp, r1
 80146f6:	e770      	b.n	80145da <_strtod_l+0xa62>
 80146f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80146fc:	e7e0      	b.n	80146c0 <_strtod_l+0xb48>
 80146fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8014738 <_strtod_l+0xbc0>)
 8014700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014704:	f7ec f9ea 	bl	8000adc <__aeabi_dcmplt>
 8014708:	e798      	b.n	801463c <_strtod_l+0xac4>
 801470a:	2300      	movs	r3, #0
 801470c:	930e      	str	r3, [sp, #56]	@ 0x38
 801470e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8014710:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014712:	6013      	str	r3, [r2, #0]
 8014714:	f7ff ba6d 	b.w	8013bf2 <_strtod_l+0x7a>
 8014718:	2a65      	cmp	r2, #101	@ 0x65
 801471a:	f43f ab68 	beq.w	8013dee <_strtod_l+0x276>
 801471e:	2a45      	cmp	r2, #69	@ 0x45
 8014720:	f43f ab65 	beq.w	8013dee <_strtod_l+0x276>
 8014724:	2301      	movs	r3, #1
 8014726:	f7ff bba0 	b.w	8013e6a <_strtod_l+0x2f2>
 801472a:	bf00      	nop
 801472c:	f3af 8000 	nop.w
 8014730:	ffc00000 	.word	0xffc00000
 8014734:	41dfffff 	.word	0x41dfffff
 8014738:	94a03595 	.word	0x94a03595
 801473c:	3fcfffff 	.word	0x3fcfffff

08014740 <_strtod_r>:
 8014740:	4b01      	ldr	r3, [pc, #4]	@ (8014748 <_strtod_r+0x8>)
 8014742:	f7ff ba19 	b.w	8013b78 <_strtod_l>
 8014746:	bf00      	nop
 8014748:	2000008c 	.word	0x2000008c

0801474c <_strtol_l.isra.0>:
 801474c:	2b24      	cmp	r3, #36	@ 0x24
 801474e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014752:	4686      	mov	lr, r0
 8014754:	4690      	mov	r8, r2
 8014756:	d801      	bhi.n	801475c <_strtol_l.isra.0+0x10>
 8014758:	2b01      	cmp	r3, #1
 801475a:	d106      	bne.n	801476a <_strtol_l.isra.0+0x1e>
 801475c:	f7fd fe60 	bl	8012420 <__errno>
 8014760:	2316      	movs	r3, #22
 8014762:	6003      	str	r3, [r0, #0]
 8014764:	2000      	movs	r0, #0
 8014766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801476a:	4834      	ldr	r0, [pc, #208]	@ (801483c <_strtol_l.isra.0+0xf0>)
 801476c:	460d      	mov	r5, r1
 801476e:	462a      	mov	r2, r5
 8014770:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014774:	5d06      	ldrb	r6, [r0, r4]
 8014776:	f016 0608 	ands.w	r6, r6, #8
 801477a:	d1f8      	bne.n	801476e <_strtol_l.isra.0+0x22>
 801477c:	2c2d      	cmp	r4, #45	@ 0x2d
 801477e:	d110      	bne.n	80147a2 <_strtol_l.isra.0+0x56>
 8014780:	782c      	ldrb	r4, [r5, #0]
 8014782:	2601      	movs	r6, #1
 8014784:	1c95      	adds	r5, r2, #2
 8014786:	f033 0210 	bics.w	r2, r3, #16
 801478a:	d115      	bne.n	80147b8 <_strtol_l.isra.0+0x6c>
 801478c:	2c30      	cmp	r4, #48	@ 0x30
 801478e:	d10d      	bne.n	80147ac <_strtol_l.isra.0+0x60>
 8014790:	782a      	ldrb	r2, [r5, #0]
 8014792:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014796:	2a58      	cmp	r2, #88	@ 0x58
 8014798:	d108      	bne.n	80147ac <_strtol_l.isra.0+0x60>
 801479a:	786c      	ldrb	r4, [r5, #1]
 801479c:	3502      	adds	r5, #2
 801479e:	2310      	movs	r3, #16
 80147a0:	e00a      	b.n	80147b8 <_strtol_l.isra.0+0x6c>
 80147a2:	2c2b      	cmp	r4, #43	@ 0x2b
 80147a4:	bf04      	itt	eq
 80147a6:	782c      	ldrbeq	r4, [r5, #0]
 80147a8:	1c95      	addeq	r5, r2, #2
 80147aa:	e7ec      	b.n	8014786 <_strtol_l.isra.0+0x3a>
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d1f6      	bne.n	801479e <_strtol_l.isra.0+0x52>
 80147b0:	2c30      	cmp	r4, #48	@ 0x30
 80147b2:	bf14      	ite	ne
 80147b4:	230a      	movne	r3, #10
 80147b6:	2308      	moveq	r3, #8
 80147b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80147bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80147c0:	2200      	movs	r2, #0
 80147c2:	fbbc f9f3 	udiv	r9, ip, r3
 80147c6:	4610      	mov	r0, r2
 80147c8:	fb03 ca19 	mls	sl, r3, r9, ip
 80147cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80147d0:	2f09      	cmp	r7, #9
 80147d2:	d80f      	bhi.n	80147f4 <_strtol_l.isra.0+0xa8>
 80147d4:	463c      	mov	r4, r7
 80147d6:	42a3      	cmp	r3, r4
 80147d8:	dd1b      	ble.n	8014812 <_strtol_l.isra.0+0xc6>
 80147da:	1c57      	adds	r7, r2, #1
 80147dc:	d007      	beq.n	80147ee <_strtol_l.isra.0+0xa2>
 80147de:	4581      	cmp	r9, r0
 80147e0:	d314      	bcc.n	801480c <_strtol_l.isra.0+0xc0>
 80147e2:	d101      	bne.n	80147e8 <_strtol_l.isra.0+0x9c>
 80147e4:	45a2      	cmp	sl, r4
 80147e6:	db11      	blt.n	801480c <_strtol_l.isra.0+0xc0>
 80147e8:	fb00 4003 	mla	r0, r0, r3, r4
 80147ec:	2201      	movs	r2, #1
 80147ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80147f2:	e7eb      	b.n	80147cc <_strtol_l.isra.0+0x80>
 80147f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80147f8:	2f19      	cmp	r7, #25
 80147fa:	d801      	bhi.n	8014800 <_strtol_l.isra.0+0xb4>
 80147fc:	3c37      	subs	r4, #55	@ 0x37
 80147fe:	e7ea      	b.n	80147d6 <_strtol_l.isra.0+0x8a>
 8014800:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8014804:	2f19      	cmp	r7, #25
 8014806:	d804      	bhi.n	8014812 <_strtol_l.isra.0+0xc6>
 8014808:	3c57      	subs	r4, #87	@ 0x57
 801480a:	e7e4      	b.n	80147d6 <_strtol_l.isra.0+0x8a>
 801480c:	f04f 32ff 	mov.w	r2, #4294967295
 8014810:	e7ed      	b.n	80147ee <_strtol_l.isra.0+0xa2>
 8014812:	1c53      	adds	r3, r2, #1
 8014814:	d108      	bne.n	8014828 <_strtol_l.isra.0+0xdc>
 8014816:	2322      	movs	r3, #34	@ 0x22
 8014818:	f8ce 3000 	str.w	r3, [lr]
 801481c:	4660      	mov	r0, ip
 801481e:	f1b8 0f00 	cmp.w	r8, #0
 8014822:	d0a0      	beq.n	8014766 <_strtol_l.isra.0+0x1a>
 8014824:	1e69      	subs	r1, r5, #1
 8014826:	e006      	b.n	8014836 <_strtol_l.isra.0+0xea>
 8014828:	b106      	cbz	r6, 801482c <_strtol_l.isra.0+0xe0>
 801482a:	4240      	negs	r0, r0
 801482c:	f1b8 0f00 	cmp.w	r8, #0
 8014830:	d099      	beq.n	8014766 <_strtol_l.isra.0+0x1a>
 8014832:	2a00      	cmp	r2, #0
 8014834:	d1f6      	bne.n	8014824 <_strtol_l.isra.0+0xd8>
 8014836:	f8c8 1000 	str.w	r1, [r8]
 801483a:	e794      	b.n	8014766 <_strtol_l.isra.0+0x1a>
 801483c:	08015e29 	.word	0x08015e29

08014840 <_strtol_r>:
 8014840:	f7ff bf84 	b.w	801474c <_strtol_l.isra.0>

08014844 <__ssputs_r>:
 8014844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014848:	688e      	ldr	r6, [r1, #8]
 801484a:	461f      	mov	r7, r3
 801484c:	42be      	cmp	r6, r7
 801484e:	680b      	ldr	r3, [r1, #0]
 8014850:	4682      	mov	sl, r0
 8014852:	460c      	mov	r4, r1
 8014854:	4690      	mov	r8, r2
 8014856:	d82d      	bhi.n	80148b4 <__ssputs_r+0x70>
 8014858:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801485c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014860:	d026      	beq.n	80148b0 <__ssputs_r+0x6c>
 8014862:	6965      	ldr	r5, [r4, #20]
 8014864:	6909      	ldr	r1, [r1, #16]
 8014866:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801486a:	eba3 0901 	sub.w	r9, r3, r1
 801486e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014872:	1c7b      	adds	r3, r7, #1
 8014874:	444b      	add	r3, r9
 8014876:	106d      	asrs	r5, r5, #1
 8014878:	429d      	cmp	r5, r3
 801487a:	bf38      	it	cc
 801487c:	461d      	movcc	r5, r3
 801487e:	0553      	lsls	r3, r2, #21
 8014880:	d527      	bpl.n	80148d2 <__ssputs_r+0x8e>
 8014882:	4629      	mov	r1, r5
 8014884:	f7fc fb34 	bl	8010ef0 <_malloc_r>
 8014888:	4606      	mov	r6, r0
 801488a:	b360      	cbz	r0, 80148e6 <__ssputs_r+0xa2>
 801488c:	6921      	ldr	r1, [r4, #16]
 801488e:	464a      	mov	r2, r9
 8014890:	f7fd fdf0 	bl	8012474 <memcpy>
 8014894:	89a3      	ldrh	r3, [r4, #12]
 8014896:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801489a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801489e:	81a3      	strh	r3, [r4, #12]
 80148a0:	6126      	str	r6, [r4, #16]
 80148a2:	6165      	str	r5, [r4, #20]
 80148a4:	444e      	add	r6, r9
 80148a6:	eba5 0509 	sub.w	r5, r5, r9
 80148aa:	6026      	str	r6, [r4, #0]
 80148ac:	60a5      	str	r5, [r4, #8]
 80148ae:	463e      	mov	r6, r7
 80148b0:	42be      	cmp	r6, r7
 80148b2:	d900      	bls.n	80148b6 <__ssputs_r+0x72>
 80148b4:	463e      	mov	r6, r7
 80148b6:	6820      	ldr	r0, [r4, #0]
 80148b8:	4632      	mov	r2, r6
 80148ba:	4641      	mov	r1, r8
 80148bc:	f000 fb6a 	bl	8014f94 <memmove>
 80148c0:	68a3      	ldr	r3, [r4, #8]
 80148c2:	1b9b      	subs	r3, r3, r6
 80148c4:	60a3      	str	r3, [r4, #8]
 80148c6:	6823      	ldr	r3, [r4, #0]
 80148c8:	4433      	add	r3, r6
 80148ca:	6023      	str	r3, [r4, #0]
 80148cc:	2000      	movs	r0, #0
 80148ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80148d2:	462a      	mov	r2, r5
 80148d4:	f000 ff31 	bl	801573a <_realloc_r>
 80148d8:	4606      	mov	r6, r0
 80148da:	2800      	cmp	r0, #0
 80148dc:	d1e0      	bne.n	80148a0 <__ssputs_r+0x5c>
 80148de:	6921      	ldr	r1, [r4, #16]
 80148e0:	4650      	mov	r0, sl
 80148e2:	f7fe fc35 	bl	8013150 <_free_r>
 80148e6:	230c      	movs	r3, #12
 80148e8:	f8ca 3000 	str.w	r3, [sl]
 80148ec:	89a3      	ldrh	r3, [r4, #12]
 80148ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80148f2:	81a3      	strh	r3, [r4, #12]
 80148f4:	f04f 30ff 	mov.w	r0, #4294967295
 80148f8:	e7e9      	b.n	80148ce <__ssputs_r+0x8a>
	...

080148fc <_svfiprintf_r>:
 80148fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014900:	4698      	mov	r8, r3
 8014902:	898b      	ldrh	r3, [r1, #12]
 8014904:	061b      	lsls	r3, r3, #24
 8014906:	b09d      	sub	sp, #116	@ 0x74
 8014908:	4607      	mov	r7, r0
 801490a:	460d      	mov	r5, r1
 801490c:	4614      	mov	r4, r2
 801490e:	d510      	bpl.n	8014932 <_svfiprintf_r+0x36>
 8014910:	690b      	ldr	r3, [r1, #16]
 8014912:	b973      	cbnz	r3, 8014932 <_svfiprintf_r+0x36>
 8014914:	2140      	movs	r1, #64	@ 0x40
 8014916:	f7fc faeb 	bl	8010ef0 <_malloc_r>
 801491a:	6028      	str	r0, [r5, #0]
 801491c:	6128      	str	r0, [r5, #16]
 801491e:	b930      	cbnz	r0, 801492e <_svfiprintf_r+0x32>
 8014920:	230c      	movs	r3, #12
 8014922:	603b      	str	r3, [r7, #0]
 8014924:	f04f 30ff 	mov.w	r0, #4294967295
 8014928:	b01d      	add	sp, #116	@ 0x74
 801492a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801492e:	2340      	movs	r3, #64	@ 0x40
 8014930:	616b      	str	r3, [r5, #20]
 8014932:	2300      	movs	r3, #0
 8014934:	9309      	str	r3, [sp, #36]	@ 0x24
 8014936:	2320      	movs	r3, #32
 8014938:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801493c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014940:	2330      	movs	r3, #48	@ 0x30
 8014942:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014ae0 <_svfiprintf_r+0x1e4>
 8014946:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801494a:	f04f 0901 	mov.w	r9, #1
 801494e:	4623      	mov	r3, r4
 8014950:	469a      	mov	sl, r3
 8014952:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014956:	b10a      	cbz	r2, 801495c <_svfiprintf_r+0x60>
 8014958:	2a25      	cmp	r2, #37	@ 0x25
 801495a:	d1f9      	bne.n	8014950 <_svfiprintf_r+0x54>
 801495c:	ebba 0b04 	subs.w	fp, sl, r4
 8014960:	d00b      	beq.n	801497a <_svfiprintf_r+0x7e>
 8014962:	465b      	mov	r3, fp
 8014964:	4622      	mov	r2, r4
 8014966:	4629      	mov	r1, r5
 8014968:	4638      	mov	r0, r7
 801496a:	f7ff ff6b 	bl	8014844 <__ssputs_r>
 801496e:	3001      	adds	r0, #1
 8014970:	f000 80a7 	beq.w	8014ac2 <_svfiprintf_r+0x1c6>
 8014974:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014976:	445a      	add	r2, fp
 8014978:	9209      	str	r2, [sp, #36]	@ 0x24
 801497a:	f89a 3000 	ldrb.w	r3, [sl]
 801497e:	2b00      	cmp	r3, #0
 8014980:	f000 809f 	beq.w	8014ac2 <_svfiprintf_r+0x1c6>
 8014984:	2300      	movs	r3, #0
 8014986:	f04f 32ff 	mov.w	r2, #4294967295
 801498a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801498e:	f10a 0a01 	add.w	sl, sl, #1
 8014992:	9304      	str	r3, [sp, #16]
 8014994:	9307      	str	r3, [sp, #28]
 8014996:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801499a:	931a      	str	r3, [sp, #104]	@ 0x68
 801499c:	4654      	mov	r4, sl
 801499e:	2205      	movs	r2, #5
 80149a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149a4:	484e      	ldr	r0, [pc, #312]	@ (8014ae0 <_svfiprintf_r+0x1e4>)
 80149a6:	f7eb fc13 	bl	80001d0 <memchr>
 80149aa:	9a04      	ldr	r2, [sp, #16]
 80149ac:	b9d8      	cbnz	r0, 80149e6 <_svfiprintf_r+0xea>
 80149ae:	06d0      	lsls	r0, r2, #27
 80149b0:	bf44      	itt	mi
 80149b2:	2320      	movmi	r3, #32
 80149b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80149b8:	0711      	lsls	r1, r2, #28
 80149ba:	bf44      	itt	mi
 80149bc:	232b      	movmi	r3, #43	@ 0x2b
 80149be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80149c2:	f89a 3000 	ldrb.w	r3, [sl]
 80149c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80149c8:	d015      	beq.n	80149f6 <_svfiprintf_r+0xfa>
 80149ca:	9a07      	ldr	r2, [sp, #28]
 80149cc:	4654      	mov	r4, sl
 80149ce:	2000      	movs	r0, #0
 80149d0:	f04f 0c0a 	mov.w	ip, #10
 80149d4:	4621      	mov	r1, r4
 80149d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80149da:	3b30      	subs	r3, #48	@ 0x30
 80149dc:	2b09      	cmp	r3, #9
 80149de:	d94b      	bls.n	8014a78 <_svfiprintf_r+0x17c>
 80149e0:	b1b0      	cbz	r0, 8014a10 <_svfiprintf_r+0x114>
 80149e2:	9207      	str	r2, [sp, #28]
 80149e4:	e014      	b.n	8014a10 <_svfiprintf_r+0x114>
 80149e6:	eba0 0308 	sub.w	r3, r0, r8
 80149ea:	fa09 f303 	lsl.w	r3, r9, r3
 80149ee:	4313      	orrs	r3, r2
 80149f0:	9304      	str	r3, [sp, #16]
 80149f2:	46a2      	mov	sl, r4
 80149f4:	e7d2      	b.n	801499c <_svfiprintf_r+0xa0>
 80149f6:	9b03      	ldr	r3, [sp, #12]
 80149f8:	1d19      	adds	r1, r3, #4
 80149fa:	681b      	ldr	r3, [r3, #0]
 80149fc:	9103      	str	r1, [sp, #12]
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	bfbb      	ittet	lt
 8014a02:	425b      	neglt	r3, r3
 8014a04:	f042 0202 	orrlt.w	r2, r2, #2
 8014a08:	9307      	strge	r3, [sp, #28]
 8014a0a:	9307      	strlt	r3, [sp, #28]
 8014a0c:	bfb8      	it	lt
 8014a0e:	9204      	strlt	r2, [sp, #16]
 8014a10:	7823      	ldrb	r3, [r4, #0]
 8014a12:	2b2e      	cmp	r3, #46	@ 0x2e
 8014a14:	d10a      	bne.n	8014a2c <_svfiprintf_r+0x130>
 8014a16:	7863      	ldrb	r3, [r4, #1]
 8014a18:	2b2a      	cmp	r3, #42	@ 0x2a
 8014a1a:	d132      	bne.n	8014a82 <_svfiprintf_r+0x186>
 8014a1c:	9b03      	ldr	r3, [sp, #12]
 8014a1e:	1d1a      	adds	r2, r3, #4
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	9203      	str	r2, [sp, #12]
 8014a24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014a28:	3402      	adds	r4, #2
 8014a2a:	9305      	str	r3, [sp, #20]
 8014a2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014af0 <_svfiprintf_r+0x1f4>
 8014a30:	7821      	ldrb	r1, [r4, #0]
 8014a32:	2203      	movs	r2, #3
 8014a34:	4650      	mov	r0, sl
 8014a36:	f7eb fbcb 	bl	80001d0 <memchr>
 8014a3a:	b138      	cbz	r0, 8014a4c <_svfiprintf_r+0x150>
 8014a3c:	9b04      	ldr	r3, [sp, #16]
 8014a3e:	eba0 000a 	sub.w	r0, r0, sl
 8014a42:	2240      	movs	r2, #64	@ 0x40
 8014a44:	4082      	lsls	r2, r0
 8014a46:	4313      	orrs	r3, r2
 8014a48:	3401      	adds	r4, #1
 8014a4a:	9304      	str	r3, [sp, #16]
 8014a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014a50:	4824      	ldr	r0, [pc, #144]	@ (8014ae4 <_svfiprintf_r+0x1e8>)
 8014a52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014a56:	2206      	movs	r2, #6
 8014a58:	f7eb fbba 	bl	80001d0 <memchr>
 8014a5c:	2800      	cmp	r0, #0
 8014a5e:	d036      	beq.n	8014ace <_svfiprintf_r+0x1d2>
 8014a60:	4b21      	ldr	r3, [pc, #132]	@ (8014ae8 <_svfiprintf_r+0x1ec>)
 8014a62:	bb1b      	cbnz	r3, 8014aac <_svfiprintf_r+0x1b0>
 8014a64:	9b03      	ldr	r3, [sp, #12]
 8014a66:	3307      	adds	r3, #7
 8014a68:	f023 0307 	bic.w	r3, r3, #7
 8014a6c:	3308      	adds	r3, #8
 8014a6e:	9303      	str	r3, [sp, #12]
 8014a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014a72:	4433      	add	r3, r6
 8014a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8014a76:	e76a      	b.n	801494e <_svfiprintf_r+0x52>
 8014a78:	fb0c 3202 	mla	r2, ip, r2, r3
 8014a7c:	460c      	mov	r4, r1
 8014a7e:	2001      	movs	r0, #1
 8014a80:	e7a8      	b.n	80149d4 <_svfiprintf_r+0xd8>
 8014a82:	2300      	movs	r3, #0
 8014a84:	3401      	adds	r4, #1
 8014a86:	9305      	str	r3, [sp, #20]
 8014a88:	4619      	mov	r1, r3
 8014a8a:	f04f 0c0a 	mov.w	ip, #10
 8014a8e:	4620      	mov	r0, r4
 8014a90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014a94:	3a30      	subs	r2, #48	@ 0x30
 8014a96:	2a09      	cmp	r2, #9
 8014a98:	d903      	bls.n	8014aa2 <_svfiprintf_r+0x1a6>
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d0c6      	beq.n	8014a2c <_svfiprintf_r+0x130>
 8014a9e:	9105      	str	r1, [sp, #20]
 8014aa0:	e7c4      	b.n	8014a2c <_svfiprintf_r+0x130>
 8014aa2:	fb0c 2101 	mla	r1, ip, r1, r2
 8014aa6:	4604      	mov	r4, r0
 8014aa8:	2301      	movs	r3, #1
 8014aaa:	e7f0      	b.n	8014a8e <_svfiprintf_r+0x192>
 8014aac:	ab03      	add	r3, sp, #12
 8014aae:	9300      	str	r3, [sp, #0]
 8014ab0:	462a      	mov	r2, r5
 8014ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8014aec <_svfiprintf_r+0x1f0>)
 8014ab4:	a904      	add	r1, sp, #16
 8014ab6:	4638      	mov	r0, r7
 8014ab8:	f7fc fb46 	bl	8011148 <_printf_float>
 8014abc:	1c42      	adds	r2, r0, #1
 8014abe:	4606      	mov	r6, r0
 8014ac0:	d1d6      	bne.n	8014a70 <_svfiprintf_r+0x174>
 8014ac2:	89ab      	ldrh	r3, [r5, #12]
 8014ac4:	065b      	lsls	r3, r3, #25
 8014ac6:	f53f af2d 	bmi.w	8014924 <_svfiprintf_r+0x28>
 8014aca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014acc:	e72c      	b.n	8014928 <_svfiprintf_r+0x2c>
 8014ace:	ab03      	add	r3, sp, #12
 8014ad0:	9300      	str	r3, [sp, #0]
 8014ad2:	462a      	mov	r2, r5
 8014ad4:	4b05      	ldr	r3, [pc, #20]	@ (8014aec <_svfiprintf_r+0x1f0>)
 8014ad6:	a904      	add	r1, sp, #16
 8014ad8:	4638      	mov	r0, r7
 8014ada:	f7fc fdcd 	bl	8011678 <_printf_i>
 8014ade:	e7ed      	b.n	8014abc <_svfiprintf_r+0x1c0>
 8014ae0:	08015c25 	.word	0x08015c25
 8014ae4:	08015c2f 	.word	0x08015c2f
 8014ae8:	08011149 	.word	0x08011149
 8014aec:	08014845 	.word	0x08014845
 8014af0:	08015c2b 	.word	0x08015c2b

08014af4 <__sfputc_r>:
 8014af4:	6893      	ldr	r3, [r2, #8]
 8014af6:	3b01      	subs	r3, #1
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	b410      	push	{r4}
 8014afc:	6093      	str	r3, [r2, #8]
 8014afe:	da08      	bge.n	8014b12 <__sfputc_r+0x1e>
 8014b00:	6994      	ldr	r4, [r2, #24]
 8014b02:	42a3      	cmp	r3, r4
 8014b04:	db01      	blt.n	8014b0a <__sfputc_r+0x16>
 8014b06:	290a      	cmp	r1, #10
 8014b08:	d103      	bne.n	8014b12 <__sfputc_r+0x1e>
 8014b0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014b0e:	f7fd bb32 	b.w	8012176 <__swbuf_r>
 8014b12:	6813      	ldr	r3, [r2, #0]
 8014b14:	1c58      	adds	r0, r3, #1
 8014b16:	6010      	str	r0, [r2, #0]
 8014b18:	7019      	strb	r1, [r3, #0]
 8014b1a:	4608      	mov	r0, r1
 8014b1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014b20:	4770      	bx	lr

08014b22 <__sfputs_r>:
 8014b22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b24:	4606      	mov	r6, r0
 8014b26:	460f      	mov	r7, r1
 8014b28:	4614      	mov	r4, r2
 8014b2a:	18d5      	adds	r5, r2, r3
 8014b2c:	42ac      	cmp	r4, r5
 8014b2e:	d101      	bne.n	8014b34 <__sfputs_r+0x12>
 8014b30:	2000      	movs	r0, #0
 8014b32:	e007      	b.n	8014b44 <__sfputs_r+0x22>
 8014b34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b38:	463a      	mov	r2, r7
 8014b3a:	4630      	mov	r0, r6
 8014b3c:	f7ff ffda 	bl	8014af4 <__sfputc_r>
 8014b40:	1c43      	adds	r3, r0, #1
 8014b42:	d1f3      	bne.n	8014b2c <__sfputs_r+0xa>
 8014b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014b48 <_vfiprintf_r>:
 8014b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b4c:	460d      	mov	r5, r1
 8014b4e:	b09d      	sub	sp, #116	@ 0x74
 8014b50:	4614      	mov	r4, r2
 8014b52:	4698      	mov	r8, r3
 8014b54:	4606      	mov	r6, r0
 8014b56:	b118      	cbz	r0, 8014b60 <_vfiprintf_r+0x18>
 8014b58:	6a03      	ldr	r3, [r0, #32]
 8014b5a:	b90b      	cbnz	r3, 8014b60 <_vfiprintf_r+0x18>
 8014b5c:	f7fd f944 	bl	8011de8 <__sinit>
 8014b60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014b62:	07d9      	lsls	r1, r3, #31
 8014b64:	d405      	bmi.n	8014b72 <_vfiprintf_r+0x2a>
 8014b66:	89ab      	ldrh	r3, [r5, #12]
 8014b68:	059a      	lsls	r2, r3, #22
 8014b6a:	d402      	bmi.n	8014b72 <_vfiprintf_r+0x2a>
 8014b6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014b6e:	f7ed fa06 	bl	8001f7e <__retarget_lock_acquire_recursive>
 8014b72:	89ab      	ldrh	r3, [r5, #12]
 8014b74:	071b      	lsls	r3, r3, #28
 8014b76:	d501      	bpl.n	8014b7c <_vfiprintf_r+0x34>
 8014b78:	692b      	ldr	r3, [r5, #16]
 8014b7a:	b99b      	cbnz	r3, 8014ba4 <_vfiprintf_r+0x5c>
 8014b7c:	4629      	mov	r1, r5
 8014b7e:	4630      	mov	r0, r6
 8014b80:	f7fd fb38 	bl	80121f4 <__swsetup_r>
 8014b84:	b170      	cbz	r0, 8014ba4 <_vfiprintf_r+0x5c>
 8014b86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014b88:	07dc      	lsls	r4, r3, #31
 8014b8a:	d504      	bpl.n	8014b96 <_vfiprintf_r+0x4e>
 8014b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8014b90:	b01d      	add	sp, #116	@ 0x74
 8014b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b96:	89ab      	ldrh	r3, [r5, #12]
 8014b98:	0598      	lsls	r0, r3, #22
 8014b9a:	d4f7      	bmi.n	8014b8c <_vfiprintf_r+0x44>
 8014b9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014b9e:	f7ed fa03 	bl	8001fa8 <__retarget_lock_release_recursive>
 8014ba2:	e7f3      	b.n	8014b8c <_vfiprintf_r+0x44>
 8014ba4:	2300      	movs	r3, #0
 8014ba6:	9309      	str	r3, [sp, #36]	@ 0x24
 8014ba8:	2320      	movs	r3, #32
 8014baa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014bae:	f8cd 800c 	str.w	r8, [sp, #12]
 8014bb2:	2330      	movs	r3, #48	@ 0x30
 8014bb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014d64 <_vfiprintf_r+0x21c>
 8014bb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014bbc:	f04f 0901 	mov.w	r9, #1
 8014bc0:	4623      	mov	r3, r4
 8014bc2:	469a      	mov	sl, r3
 8014bc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014bc8:	b10a      	cbz	r2, 8014bce <_vfiprintf_r+0x86>
 8014bca:	2a25      	cmp	r2, #37	@ 0x25
 8014bcc:	d1f9      	bne.n	8014bc2 <_vfiprintf_r+0x7a>
 8014bce:	ebba 0b04 	subs.w	fp, sl, r4
 8014bd2:	d00b      	beq.n	8014bec <_vfiprintf_r+0xa4>
 8014bd4:	465b      	mov	r3, fp
 8014bd6:	4622      	mov	r2, r4
 8014bd8:	4629      	mov	r1, r5
 8014bda:	4630      	mov	r0, r6
 8014bdc:	f7ff ffa1 	bl	8014b22 <__sfputs_r>
 8014be0:	3001      	adds	r0, #1
 8014be2:	f000 80a7 	beq.w	8014d34 <_vfiprintf_r+0x1ec>
 8014be6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014be8:	445a      	add	r2, fp
 8014bea:	9209      	str	r2, [sp, #36]	@ 0x24
 8014bec:	f89a 3000 	ldrb.w	r3, [sl]
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	f000 809f 	beq.w	8014d34 <_vfiprintf_r+0x1ec>
 8014bf6:	2300      	movs	r3, #0
 8014bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8014bfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014c00:	f10a 0a01 	add.w	sl, sl, #1
 8014c04:	9304      	str	r3, [sp, #16]
 8014c06:	9307      	str	r3, [sp, #28]
 8014c08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014c0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8014c0e:	4654      	mov	r4, sl
 8014c10:	2205      	movs	r2, #5
 8014c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c16:	4853      	ldr	r0, [pc, #332]	@ (8014d64 <_vfiprintf_r+0x21c>)
 8014c18:	f7eb fada 	bl	80001d0 <memchr>
 8014c1c:	9a04      	ldr	r2, [sp, #16]
 8014c1e:	b9d8      	cbnz	r0, 8014c58 <_vfiprintf_r+0x110>
 8014c20:	06d1      	lsls	r1, r2, #27
 8014c22:	bf44      	itt	mi
 8014c24:	2320      	movmi	r3, #32
 8014c26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014c2a:	0713      	lsls	r3, r2, #28
 8014c2c:	bf44      	itt	mi
 8014c2e:	232b      	movmi	r3, #43	@ 0x2b
 8014c30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014c34:	f89a 3000 	ldrb.w	r3, [sl]
 8014c38:	2b2a      	cmp	r3, #42	@ 0x2a
 8014c3a:	d015      	beq.n	8014c68 <_vfiprintf_r+0x120>
 8014c3c:	9a07      	ldr	r2, [sp, #28]
 8014c3e:	4654      	mov	r4, sl
 8014c40:	2000      	movs	r0, #0
 8014c42:	f04f 0c0a 	mov.w	ip, #10
 8014c46:	4621      	mov	r1, r4
 8014c48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014c4c:	3b30      	subs	r3, #48	@ 0x30
 8014c4e:	2b09      	cmp	r3, #9
 8014c50:	d94b      	bls.n	8014cea <_vfiprintf_r+0x1a2>
 8014c52:	b1b0      	cbz	r0, 8014c82 <_vfiprintf_r+0x13a>
 8014c54:	9207      	str	r2, [sp, #28]
 8014c56:	e014      	b.n	8014c82 <_vfiprintf_r+0x13a>
 8014c58:	eba0 0308 	sub.w	r3, r0, r8
 8014c5c:	fa09 f303 	lsl.w	r3, r9, r3
 8014c60:	4313      	orrs	r3, r2
 8014c62:	9304      	str	r3, [sp, #16]
 8014c64:	46a2      	mov	sl, r4
 8014c66:	e7d2      	b.n	8014c0e <_vfiprintf_r+0xc6>
 8014c68:	9b03      	ldr	r3, [sp, #12]
 8014c6a:	1d19      	adds	r1, r3, #4
 8014c6c:	681b      	ldr	r3, [r3, #0]
 8014c6e:	9103      	str	r1, [sp, #12]
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	bfbb      	ittet	lt
 8014c74:	425b      	neglt	r3, r3
 8014c76:	f042 0202 	orrlt.w	r2, r2, #2
 8014c7a:	9307      	strge	r3, [sp, #28]
 8014c7c:	9307      	strlt	r3, [sp, #28]
 8014c7e:	bfb8      	it	lt
 8014c80:	9204      	strlt	r2, [sp, #16]
 8014c82:	7823      	ldrb	r3, [r4, #0]
 8014c84:	2b2e      	cmp	r3, #46	@ 0x2e
 8014c86:	d10a      	bne.n	8014c9e <_vfiprintf_r+0x156>
 8014c88:	7863      	ldrb	r3, [r4, #1]
 8014c8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8014c8c:	d132      	bne.n	8014cf4 <_vfiprintf_r+0x1ac>
 8014c8e:	9b03      	ldr	r3, [sp, #12]
 8014c90:	1d1a      	adds	r2, r3, #4
 8014c92:	681b      	ldr	r3, [r3, #0]
 8014c94:	9203      	str	r2, [sp, #12]
 8014c96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014c9a:	3402      	adds	r4, #2
 8014c9c:	9305      	str	r3, [sp, #20]
 8014c9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014d74 <_vfiprintf_r+0x22c>
 8014ca2:	7821      	ldrb	r1, [r4, #0]
 8014ca4:	2203      	movs	r2, #3
 8014ca6:	4650      	mov	r0, sl
 8014ca8:	f7eb fa92 	bl	80001d0 <memchr>
 8014cac:	b138      	cbz	r0, 8014cbe <_vfiprintf_r+0x176>
 8014cae:	9b04      	ldr	r3, [sp, #16]
 8014cb0:	eba0 000a 	sub.w	r0, r0, sl
 8014cb4:	2240      	movs	r2, #64	@ 0x40
 8014cb6:	4082      	lsls	r2, r0
 8014cb8:	4313      	orrs	r3, r2
 8014cba:	3401      	adds	r4, #1
 8014cbc:	9304      	str	r3, [sp, #16]
 8014cbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014cc2:	4829      	ldr	r0, [pc, #164]	@ (8014d68 <_vfiprintf_r+0x220>)
 8014cc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014cc8:	2206      	movs	r2, #6
 8014cca:	f7eb fa81 	bl	80001d0 <memchr>
 8014cce:	2800      	cmp	r0, #0
 8014cd0:	d03f      	beq.n	8014d52 <_vfiprintf_r+0x20a>
 8014cd2:	4b26      	ldr	r3, [pc, #152]	@ (8014d6c <_vfiprintf_r+0x224>)
 8014cd4:	bb1b      	cbnz	r3, 8014d1e <_vfiprintf_r+0x1d6>
 8014cd6:	9b03      	ldr	r3, [sp, #12]
 8014cd8:	3307      	adds	r3, #7
 8014cda:	f023 0307 	bic.w	r3, r3, #7
 8014cde:	3308      	adds	r3, #8
 8014ce0:	9303      	str	r3, [sp, #12]
 8014ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ce4:	443b      	add	r3, r7
 8014ce6:	9309      	str	r3, [sp, #36]	@ 0x24
 8014ce8:	e76a      	b.n	8014bc0 <_vfiprintf_r+0x78>
 8014cea:	fb0c 3202 	mla	r2, ip, r2, r3
 8014cee:	460c      	mov	r4, r1
 8014cf0:	2001      	movs	r0, #1
 8014cf2:	e7a8      	b.n	8014c46 <_vfiprintf_r+0xfe>
 8014cf4:	2300      	movs	r3, #0
 8014cf6:	3401      	adds	r4, #1
 8014cf8:	9305      	str	r3, [sp, #20]
 8014cfa:	4619      	mov	r1, r3
 8014cfc:	f04f 0c0a 	mov.w	ip, #10
 8014d00:	4620      	mov	r0, r4
 8014d02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014d06:	3a30      	subs	r2, #48	@ 0x30
 8014d08:	2a09      	cmp	r2, #9
 8014d0a:	d903      	bls.n	8014d14 <_vfiprintf_r+0x1cc>
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d0c6      	beq.n	8014c9e <_vfiprintf_r+0x156>
 8014d10:	9105      	str	r1, [sp, #20]
 8014d12:	e7c4      	b.n	8014c9e <_vfiprintf_r+0x156>
 8014d14:	fb0c 2101 	mla	r1, ip, r1, r2
 8014d18:	4604      	mov	r4, r0
 8014d1a:	2301      	movs	r3, #1
 8014d1c:	e7f0      	b.n	8014d00 <_vfiprintf_r+0x1b8>
 8014d1e:	ab03      	add	r3, sp, #12
 8014d20:	9300      	str	r3, [sp, #0]
 8014d22:	462a      	mov	r2, r5
 8014d24:	4b12      	ldr	r3, [pc, #72]	@ (8014d70 <_vfiprintf_r+0x228>)
 8014d26:	a904      	add	r1, sp, #16
 8014d28:	4630      	mov	r0, r6
 8014d2a:	f7fc fa0d 	bl	8011148 <_printf_float>
 8014d2e:	4607      	mov	r7, r0
 8014d30:	1c78      	adds	r0, r7, #1
 8014d32:	d1d6      	bne.n	8014ce2 <_vfiprintf_r+0x19a>
 8014d34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014d36:	07d9      	lsls	r1, r3, #31
 8014d38:	d405      	bmi.n	8014d46 <_vfiprintf_r+0x1fe>
 8014d3a:	89ab      	ldrh	r3, [r5, #12]
 8014d3c:	059a      	lsls	r2, r3, #22
 8014d3e:	d402      	bmi.n	8014d46 <_vfiprintf_r+0x1fe>
 8014d40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014d42:	f7ed f931 	bl	8001fa8 <__retarget_lock_release_recursive>
 8014d46:	89ab      	ldrh	r3, [r5, #12]
 8014d48:	065b      	lsls	r3, r3, #25
 8014d4a:	f53f af1f 	bmi.w	8014b8c <_vfiprintf_r+0x44>
 8014d4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014d50:	e71e      	b.n	8014b90 <_vfiprintf_r+0x48>
 8014d52:	ab03      	add	r3, sp, #12
 8014d54:	9300      	str	r3, [sp, #0]
 8014d56:	462a      	mov	r2, r5
 8014d58:	4b05      	ldr	r3, [pc, #20]	@ (8014d70 <_vfiprintf_r+0x228>)
 8014d5a:	a904      	add	r1, sp, #16
 8014d5c:	4630      	mov	r0, r6
 8014d5e:	f7fc fc8b 	bl	8011678 <_printf_i>
 8014d62:	e7e4      	b.n	8014d2e <_vfiprintf_r+0x1e6>
 8014d64:	08015c25 	.word	0x08015c25
 8014d68:	08015c2f 	.word	0x08015c2f
 8014d6c:	08011149 	.word	0x08011149
 8014d70:	08014b23 	.word	0x08014b23
 8014d74:	08015c2b 	.word	0x08015c2b

08014d78 <__sflush_r>:
 8014d78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d80:	0716      	lsls	r6, r2, #28
 8014d82:	4605      	mov	r5, r0
 8014d84:	460c      	mov	r4, r1
 8014d86:	d454      	bmi.n	8014e32 <__sflush_r+0xba>
 8014d88:	684b      	ldr	r3, [r1, #4]
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	dc02      	bgt.n	8014d94 <__sflush_r+0x1c>
 8014d8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014d90:	2b00      	cmp	r3, #0
 8014d92:	dd48      	ble.n	8014e26 <__sflush_r+0xae>
 8014d94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014d96:	2e00      	cmp	r6, #0
 8014d98:	d045      	beq.n	8014e26 <__sflush_r+0xae>
 8014d9a:	2300      	movs	r3, #0
 8014d9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014da0:	682f      	ldr	r7, [r5, #0]
 8014da2:	6a21      	ldr	r1, [r4, #32]
 8014da4:	602b      	str	r3, [r5, #0]
 8014da6:	d030      	beq.n	8014e0a <__sflush_r+0x92>
 8014da8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014daa:	89a3      	ldrh	r3, [r4, #12]
 8014dac:	0759      	lsls	r1, r3, #29
 8014dae:	d505      	bpl.n	8014dbc <__sflush_r+0x44>
 8014db0:	6863      	ldr	r3, [r4, #4]
 8014db2:	1ad2      	subs	r2, r2, r3
 8014db4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014db6:	b10b      	cbz	r3, 8014dbc <__sflush_r+0x44>
 8014db8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014dba:	1ad2      	subs	r2, r2, r3
 8014dbc:	2300      	movs	r3, #0
 8014dbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014dc0:	6a21      	ldr	r1, [r4, #32]
 8014dc2:	4628      	mov	r0, r5
 8014dc4:	47b0      	blx	r6
 8014dc6:	1c43      	adds	r3, r0, #1
 8014dc8:	89a3      	ldrh	r3, [r4, #12]
 8014dca:	d106      	bne.n	8014dda <__sflush_r+0x62>
 8014dcc:	6829      	ldr	r1, [r5, #0]
 8014dce:	291d      	cmp	r1, #29
 8014dd0:	d82b      	bhi.n	8014e2a <__sflush_r+0xb2>
 8014dd2:	4a2a      	ldr	r2, [pc, #168]	@ (8014e7c <__sflush_r+0x104>)
 8014dd4:	40ca      	lsrs	r2, r1
 8014dd6:	07d6      	lsls	r6, r2, #31
 8014dd8:	d527      	bpl.n	8014e2a <__sflush_r+0xb2>
 8014dda:	2200      	movs	r2, #0
 8014ddc:	6062      	str	r2, [r4, #4]
 8014dde:	04d9      	lsls	r1, r3, #19
 8014de0:	6922      	ldr	r2, [r4, #16]
 8014de2:	6022      	str	r2, [r4, #0]
 8014de4:	d504      	bpl.n	8014df0 <__sflush_r+0x78>
 8014de6:	1c42      	adds	r2, r0, #1
 8014de8:	d101      	bne.n	8014dee <__sflush_r+0x76>
 8014dea:	682b      	ldr	r3, [r5, #0]
 8014dec:	b903      	cbnz	r3, 8014df0 <__sflush_r+0x78>
 8014dee:	6560      	str	r0, [r4, #84]	@ 0x54
 8014df0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014df2:	602f      	str	r7, [r5, #0]
 8014df4:	b1b9      	cbz	r1, 8014e26 <__sflush_r+0xae>
 8014df6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014dfa:	4299      	cmp	r1, r3
 8014dfc:	d002      	beq.n	8014e04 <__sflush_r+0x8c>
 8014dfe:	4628      	mov	r0, r5
 8014e00:	f7fe f9a6 	bl	8013150 <_free_r>
 8014e04:	2300      	movs	r3, #0
 8014e06:	6363      	str	r3, [r4, #52]	@ 0x34
 8014e08:	e00d      	b.n	8014e26 <__sflush_r+0xae>
 8014e0a:	2301      	movs	r3, #1
 8014e0c:	4628      	mov	r0, r5
 8014e0e:	47b0      	blx	r6
 8014e10:	4602      	mov	r2, r0
 8014e12:	1c50      	adds	r0, r2, #1
 8014e14:	d1c9      	bne.n	8014daa <__sflush_r+0x32>
 8014e16:	682b      	ldr	r3, [r5, #0]
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	d0c6      	beq.n	8014daa <__sflush_r+0x32>
 8014e1c:	2b1d      	cmp	r3, #29
 8014e1e:	d001      	beq.n	8014e24 <__sflush_r+0xac>
 8014e20:	2b16      	cmp	r3, #22
 8014e22:	d11e      	bne.n	8014e62 <__sflush_r+0xea>
 8014e24:	602f      	str	r7, [r5, #0]
 8014e26:	2000      	movs	r0, #0
 8014e28:	e022      	b.n	8014e70 <__sflush_r+0xf8>
 8014e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e2e:	b21b      	sxth	r3, r3
 8014e30:	e01b      	b.n	8014e6a <__sflush_r+0xf2>
 8014e32:	690f      	ldr	r7, [r1, #16]
 8014e34:	2f00      	cmp	r7, #0
 8014e36:	d0f6      	beq.n	8014e26 <__sflush_r+0xae>
 8014e38:	0793      	lsls	r3, r2, #30
 8014e3a:	680e      	ldr	r6, [r1, #0]
 8014e3c:	bf08      	it	eq
 8014e3e:	694b      	ldreq	r3, [r1, #20]
 8014e40:	600f      	str	r7, [r1, #0]
 8014e42:	bf18      	it	ne
 8014e44:	2300      	movne	r3, #0
 8014e46:	eba6 0807 	sub.w	r8, r6, r7
 8014e4a:	608b      	str	r3, [r1, #8]
 8014e4c:	f1b8 0f00 	cmp.w	r8, #0
 8014e50:	dde9      	ble.n	8014e26 <__sflush_r+0xae>
 8014e52:	6a21      	ldr	r1, [r4, #32]
 8014e54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014e56:	4643      	mov	r3, r8
 8014e58:	463a      	mov	r2, r7
 8014e5a:	4628      	mov	r0, r5
 8014e5c:	47b0      	blx	r6
 8014e5e:	2800      	cmp	r0, #0
 8014e60:	dc08      	bgt.n	8014e74 <__sflush_r+0xfc>
 8014e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e6a:	81a3      	strh	r3, [r4, #12]
 8014e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8014e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e74:	4407      	add	r7, r0
 8014e76:	eba8 0800 	sub.w	r8, r8, r0
 8014e7a:	e7e7      	b.n	8014e4c <__sflush_r+0xd4>
 8014e7c:	20400001 	.word	0x20400001

08014e80 <_fflush_r>:
 8014e80:	b538      	push	{r3, r4, r5, lr}
 8014e82:	690b      	ldr	r3, [r1, #16]
 8014e84:	4605      	mov	r5, r0
 8014e86:	460c      	mov	r4, r1
 8014e88:	b913      	cbnz	r3, 8014e90 <_fflush_r+0x10>
 8014e8a:	2500      	movs	r5, #0
 8014e8c:	4628      	mov	r0, r5
 8014e8e:	bd38      	pop	{r3, r4, r5, pc}
 8014e90:	b118      	cbz	r0, 8014e9a <_fflush_r+0x1a>
 8014e92:	6a03      	ldr	r3, [r0, #32]
 8014e94:	b90b      	cbnz	r3, 8014e9a <_fflush_r+0x1a>
 8014e96:	f7fc ffa7 	bl	8011de8 <__sinit>
 8014e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d0f3      	beq.n	8014e8a <_fflush_r+0xa>
 8014ea2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014ea4:	07d0      	lsls	r0, r2, #31
 8014ea6:	d404      	bmi.n	8014eb2 <_fflush_r+0x32>
 8014ea8:	0599      	lsls	r1, r3, #22
 8014eaa:	d402      	bmi.n	8014eb2 <_fflush_r+0x32>
 8014eac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014eae:	f7ed f866 	bl	8001f7e <__retarget_lock_acquire_recursive>
 8014eb2:	4628      	mov	r0, r5
 8014eb4:	4621      	mov	r1, r4
 8014eb6:	f7ff ff5f 	bl	8014d78 <__sflush_r>
 8014eba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014ebc:	07da      	lsls	r2, r3, #31
 8014ebe:	4605      	mov	r5, r0
 8014ec0:	d4e4      	bmi.n	8014e8c <_fflush_r+0xc>
 8014ec2:	89a3      	ldrh	r3, [r4, #12]
 8014ec4:	059b      	lsls	r3, r3, #22
 8014ec6:	d4e1      	bmi.n	8014e8c <_fflush_r+0xc>
 8014ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014eca:	f7ed f86d 	bl	8001fa8 <__retarget_lock_release_recursive>
 8014ece:	e7dd      	b.n	8014e8c <_fflush_r+0xc>

08014ed0 <__swhatbuf_r>:
 8014ed0:	b570      	push	{r4, r5, r6, lr}
 8014ed2:	460c      	mov	r4, r1
 8014ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ed8:	2900      	cmp	r1, #0
 8014eda:	b096      	sub	sp, #88	@ 0x58
 8014edc:	4615      	mov	r5, r2
 8014ede:	461e      	mov	r6, r3
 8014ee0:	da0d      	bge.n	8014efe <__swhatbuf_r+0x2e>
 8014ee2:	89a3      	ldrh	r3, [r4, #12]
 8014ee4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014ee8:	f04f 0100 	mov.w	r1, #0
 8014eec:	bf14      	ite	ne
 8014eee:	2340      	movne	r3, #64	@ 0x40
 8014ef0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014ef4:	2000      	movs	r0, #0
 8014ef6:	6031      	str	r1, [r6, #0]
 8014ef8:	602b      	str	r3, [r5, #0]
 8014efa:	b016      	add	sp, #88	@ 0x58
 8014efc:	bd70      	pop	{r4, r5, r6, pc}
 8014efe:	466a      	mov	r2, sp
 8014f00:	f000 f874 	bl	8014fec <_fstat_r>
 8014f04:	2800      	cmp	r0, #0
 8014f06:	dbec      	blt.n	8014ee2 <__swhatbuf_r+0x12>
 8014f08:	9901      	ldr	r1, [sp, #4]
 8014f0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014f0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014f12:	4259      	negs	r1, r3
 8014f14:	4159      	adcs	r1, r3
 8014f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014f1a:	e7eb      	b.n	8014ef4 <__swhatbuf_r+0x24>

08014f1c <__smakebuf_r>:
 8014f1c:	898b      	ldrh	r3, [r1, #12]
 8014f1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014f20:	079d      	lsls	r5, r3, #30
 8014f22:	4606      	mov	r6, r0
 8014f24:	460c      	mov	r4, r1
 8014f26:	d507      	bpl.n	8014f38 <__smakebuf_r+0x1c>
 8014f28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014f2c:	6023      	str	r3, [r4, #0]
 8014f2e:	6123      	str	r3, [r4, #16]
 8014f30:	2301      	movs	r3, #1
 8014f32:	6163      	str	r3, [r4, #20]
 8014f34:	b003      	add	sp, #12
 8014f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014f38:	ab01      	add	r3, sp, #4
 8014f3a:	466a      	mov	r2, sp
 8014f3c:	f7ff ffc8 	bl	8014ed0 <__swhatbuf_r>
 8014f40:	9f00      	ldr	r7, [sp, #0]
 8014f42:	4605      	mov	r5, r0
 8014f44:	4639      	mov	r1, r7
 8014f46:	4630      	mov	r0, r6
 8014f48:	f7fb ffd2 	bl	8010ef0 <_malloc_r>
 8014f4c:	b948      	cbnz	r0, 8014f62 <__smakebuf_r+0x46>
 8014f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014f52:	059a      	lsls	r2, r3, #22
 8014f54:	d4ee      	bmi.n	8014f34 <__smakebuf_r+0x18>
 8014f56:	f023 0303 	bic.w	r3, r3, #3
 8014f5a:	f043 0302 	orr.w	r3, r3, #2
 8014f5e:	81a3      	strh	r3, [r4, #12]
 8014f60:	e7e2      	b.n	8014f28 <__smakebuf_r+0xc>
 8014f62:	89a3      	ldrh	r3, [r4, #12]
 8014f64:	6020      	str	r0, [r4, #0]
 8014f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014f6a:	81a3      	strh	r3, [r4, #12]
 8014f6c:	9b01      	ldr	r3, [sp, #4]
 8014f6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014f72:	b15b      	cbz	r3, 8014f8c <__smakebuf_r+0x70>
 8014f74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014f78:	4630      	mov	r0, r6
 8014f7a:	f000 f849 	bl	8015010 <_isatty_r>
 8014f7e:	b128      	cbz	r0, 8014f8c <__smakebuf_r+0x70>
 8014f80:	89a3      	ldrh	r3, [r4, #12]
 8014f82:	f023 0303 	bic.w	r3, r3, #3
 8014f86:	f043 0301 	orr.w	r3, r3, #1
 8014f8a:	81a3      	strh	r3, [r4, #12]
 8014f8c:	89a3      	ldrh	r3, [r4, #12]
 8014f8e:	431d      	orrs	r5, r3
 8014f90:	81a5      	strh	r5, [r4, #12]
 8014f92:	e7cf      	b.n	8014f34 <__smakebuf_r+0x18>

08014f94 <memmove>:
 8014f94:	4288      	cmp	r0, r1
 8014f96:	b510      	push	{r4, lr}
 8014f98:	eb01 0402 	add.w	r4, r1, r2
 8014f9c:	d902      	bls.n	8014fa4 <memmove+0x10>
 8014f9e:	4284      	cmp	r4, r0
 8014fa0:	4623      	mov	r3, r4
 8014fa2:	d807      	bhi.n	8014fb4 <memmove+0x20>
 8014fa4:	1e43      	subs	r3, r0, #1
 8014fa6:	42a1      	cmp	r1, r4
 8014fa8:	d008      	beq.n	8014fbc <memmove+0x28>
 8014faa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014fae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014fb2:	e7f8      	b.n	8014fa6 <memmove+0x12>
 8014fb4:	4402      	add	r2, r0
 8014fb6:	4601      	mov	r1, r0
 8014fb8:	428a      	cmp	r2, r1
 8014fba:	d100      	bne.n	8014fbe <memmove+0x2a>
 8014fbc:	bd10      	pop	{r4, pc}
 8014fbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014fc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014fc6:	e7f7      	b.n	8014fb8 <memmove+0x24>

08014fc8 <strncmp>:
 8014fc8:	b510      	push	{r4, lr}
 8014fca:	b16a      	cbz	r2, 8014fe8 <strncmp+0x20>
 8014fcc:	3901      	subs	r1, #1
 8014fce:	1884      	adds	r4, r0, r2
 8014fd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014fd4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014fd8:	429a      	cmp	r2, r3
 8014fda:	d103      	bne.n	8014fe4 <strncmp+0x1c>
 8014fdc:	42a0      	cmp	r0, r4
 8014fde:	d001      	beq.n	8014fe4 <strncmp+0x1c>
 8014fe0:	2a00      	cmp	r2, #0
 8014fe2:	d1f5      	bne.n	8014fd0 <strncmp+0x8>
 8014fe4:	1ad0      	subs	r0, r2, r3
 8014fe6:	bd10      	pop	{r4, pc}
 8014fe8:	4610      	mov	r0, r2
 8014fea:	e7fc      	b.n	8014fe6 <strncmp+0x1e>

08014fec <_fstat_r>:
 8014fec:	b538      	push	{r3, r4, r5, lr}
 8014fee:	4d07      	ldr	r5, [pc, #28]	@ (801500c <_fstat_r+0x20>)
 8014ff0:	2300      	movs	r3, #0
 8014ff2:	4604      	mov	r4, r0
 8014ff4:	4608      	mov	r0, r1
 8014ff6:	4611      	mov	r1, r2
 8014ff8:	602b      	str	r3, [r5, #0]
 8014ffa:	f7ec fe05 	bl	8001c08 <_fstat>
 8014ffe:	1c43      	adds	r3, r0, #1
 8015000:	d102      	bne.n	8015008 <_fstat_r+0x1c>
 8015002:	682b      	ldr	r3, [r5, #0]
 8015004:	b103      	cbz	r3, 8015008 <_fstat_r+0x1c>
 8015006:	6023      	str	r3, [r4, #0]
 8015008:	bd38      	pop	{r3, r4, r5, pc}
 801500a:	bf00      	nop
 801500c:	200057fc 	.word	0x200057fc

08015010 <_isatty_r>:
 8015010:	b538      	push	{r3, r4, r5, lr}
 8015012:	4d06      	ldr	r5, [pc, #24]	@ (801502c <_isatty_r+0x1c>)
 8015014:	2300      	movs	r3, #0
 8015016:	4604      	mov	r4, r0
 8015018:	4608      	mov	r0, r1
 801501a:	602b      	str	r3, [r5, #0]
 801501c:	f7ec fe04 	bl	8001c28 <_isatty>
 8015020:	1c43      	adds	r3, r0, #1
 8015022:	d102      	bne.n	801502a <_isatty_r+0x1a>
 8015024:	682b      	ldr	r3, [r5, #0]
 8015026:	b103      	cbz	r3, 801502a <_isatty_r+0x1a>
 8015028:	6023      	str	r3, [r4, #0]
 801502a:	bd38      	pop	{r3, r4, r5, pc}
 801502c:	200057fc 	.word	0x200057fc

08015030 <nan>:
 8015030:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015038 <nan+0x8>
 8015034:	4770      	bx	lr
 8015036:	bf00      	nop
 8015038:	00000000 	.word	0x00000000
 801503c:	7ff80000 	.word	0x7ff80000

08015040 <__assert_func>:
 8015040:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015042:	4614      	mov	r4, r2
 8015044:	461a      	mov	r2, r3
 8015046:	4b09      	ldr	r3, [pc, #36]	@ (801506c <__assert_func+0x2c>)
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	4605      	mov	r5, r0
 801504c:	68d8      	ldr	r0, [r3, #12]
 801504e:	b14c      	cbz	r4, 8015064 <__assert_func+0x24>
 8015050:	4b07      	ldr	r3, [pc, #28]	@ (8015070 <__assert_func+0x30>)
 8015052:	9100      	str	r1, [sp, #0]
 8015054:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015058:	4906      	ldr	r1, [pc, #24]	@ (8015074 <__assert_func+0x34>)
 801505a:	462b      	mov	r3, r5
 801505c:	f000 fba8 	bl	80157b0 <fiprintf>
 8015060:	f000 fbb8 	bl	80157d4 <abort>
 8015064:	4b04      	ldr	r3, [pc, #16]	@ (8015078 <__assert_func+0x38>)
 8015066:	461c      	mov	r4, r3
 8015068:	e7f3      	b.n	8015052 <__assert_func+0x12>
 801506a:	bf00      	nop
 801506c:	2000003c 	.word	0x2000003c
 8015070:	08015c3e 	.word	0x08015c3e
 8015074:	08015c4b 	.word	0x08015c4b
 8015078:	08015c79 	.word	0x08015c79

0801507c <_calloc_r>:
 801507c:	b570      	push	{r4, r5, r6, lr}
 801507e:	fba1 5402 	umull	r5, r4, r1, r2
 8015082:	b934      	cbnz	r4, 8015092 <_calloc_r+0x16>
 8015084:	4629      	mov	r1, r5
 8015086:	f7fb ff33 	bl	8010ef0 <_malloc_r>
 801508a:	4606      	mov	r6, r0
 801508c:	b928      	cbnz	r0, 801509a <_calloc_r+0x1e>
 801508e:	4630      	mov	r0, r6
 8015090:	bd70      	pop	{r4, r5, r6, pc}
 8015092:	220c      	movs	r2, #12
 8015094:	6002      	str	r2, [r0, #0]
 8015096:	2600      	movs	r6, #0
 8015098:	e7f9      	b.n	801508e <_calloc_r+0x12>
 801509a:	462a      	mov	r2, r5
 801509c:	4621      	mov	r1, r4
 801509e:	f7fd f8ff 	bl	80122a0 <memset>
 80150a2:	e7f4      	b.n	801508e <_calloc_r+0x12>

080150a4 <rshift>:
 80150a4:	6903      	ldr	r3, [r0, #16]
 80150a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80150aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80150ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80150b2:	f100 0414 	add.w	r4, r0, #20
 80150b6:	dd45      	ble.n	8015144 <rshift+0xa0>
 80150b8:	f011 011f 	ands.w	r1, r1, #31
 80150bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80150c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80150c4:	d10c      	bne.n	80150e0 <rshift+0x3c>
 80150c6:	f100 0710 	add.w	r7, r0, #16
 80150ca:	4629      	mov	r1, r5
 80150cc:	42b1      	cmp	r1, r6
 80150ce:	d334      	bcc.n	801513a <rshift+0x96>
 80150d0:	1a9b      	subs	r3, r3, r2
 80150d2:	009b      	lsls	r3, r3, #2
 80150d4:	1eea      	subs	r2, r5, #3
 80150d6:	4296      	cmp	r6, r2
 80150d8:	bf38      	it	cc
 80150da:	2300      	movcc	r3, #0
 80150dc:	4423      	add	r3, r4
 80150de:	e015      	b.n	801510c <rshift+0x68>
 80150e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80150e4:	f1c1 0820 	rsb	r8, r1, #32
 80150e8:	40cf      	lsrs	r7, r1
 80150ea:	f105 0e04 	add.w	lr, r5, #4
 80150ee:	46a1      	mov	r9, r4
 80150f0:	4576      	cmp	r6, lr
 80150f2:	46f4      	mov	ip, lr
 80150f4:	d815      	bhi.n	8015122 <rshift+0x7e>
 80150f6:	1a9a      	subs	r2, r3, r2
 80150f8:	0092      	lsls	r2, r2, #2
 80150fa:	3a04      	subs	r2, #4
 80150fc:	3501      	adds	r5, #1
 80150fe:	42ae      	cmp	r6, r5
 8015100:	bf38      	it	cc
 8015102:	2200      	movcc	r2, #0
 8015104:	18a3      	adds	r3, r4, r2
 8015106:	50a7      	str	r7, [r4, r2]
 8015108:	b107      	cbz	r7, 801510c <rshift+0x68>
 801510a:	3304      	adds	r3, #4
 801510c:	1b1a      	subs	r2, r3, r4
 801510e:	42a3      	cmp	r3, r4
 8015110:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015114:	bf08      	it	eq
 8015116:	2300      	moveq	r3, #0
 8015118:	6102      	str	r2, [r0, #16]
 801511a:	bf08      	it	eq
 801511c:	6143      	streq	r3, [r0, #20]
 801511e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015122:	f8dc c000 	ldr.w	ip, [ip]
 8015126:	fa0c fc08 	lsl.w	ip, ip, r8
 801512a:	ea4c 0707 	orr.w	r7, ip, r7
 801512e:	f849 7b04 	str.w	r7, [r9], #4
 8015132:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015136:	40cf      	lsrs	r7, r1
 8015138:	e7da      	b.n	80150f0 <rshift+0x4c>
 801513a:	f851 cb04 	ldr.w	ip, [r1], #4
 801513e:	f847 cf04 	str.w	ip, [r7, #4]!
 8015142:	e7c3      	b.n	80150cc <rshift+0x28>
 8015144:	4623      	mov	r3, r4
 8015146:	e7e1      	b.n	801510c <rshift+0x68>

08015148 <__hexdig_fun>:
 8015148:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801514c:	2b09      	cmp	r3, #9
 801514e:	d802      	bhi.n	8015156 <__hexdig_fun+0xe>
 8015150:	3820      	subs	r0, #32
 8015152:	b2c0      	uxtb	r0, r0
 8015154:	4770      	bx	lr
 8015156:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801515a:	2b05      	cmp	r3, #5
 801515c:	d801      	bhi.n	8015162 <__hexdig_fun+0x1a>
 801515e:	3847      	subs	r0, #71	@ 0x47
 8015160:	e7f7      	b.n	8015152 <__hexdig_fun+0xa>
 8015162:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015166:	2b05      	cmp	r3, #5
 8015168:	d801      	bhi.n	801516e <__hexdig_fun+0x26>
 801516a:	3827      	subs	r0, #39	@ 0x27
 801516c:	e7f1      	b.n	8015152 <__hexdig_fun+0xa>
 801516e:	2000      	movs	r0, #0
 8015170:	4770      	bx	lr
	...

08015174 <__gethex>:
 8015174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015178:	b085      	sub	sp, #20
 801517a:	468a      	mov	sl, r1
 801517c:	9302      	str	r3, [sp, #8]
 801517e:	680b      	ldr	r3, [r1, #0]
 8015180:	9001      	str	r0, [sp, #4]
 8015182:	4690      	mov	r8, r2
 8015184:	1c9c      	adds	r4, r3, #2
 8015186:	46a1      	mov	r9, r4
 8015188:	f814 0b01 	ldrb.w	r0, [r4], #1
 801518c:	2830      	cmp	r0, #48	@ 0x30
 801518e:	d0fa      	beq.n	8015186 <__gethex+0x12>
 8015190:	eba9 0303 	sub.w	r3, r9, r3
 8015194:	f1a3 0b02 	sub.w	fp, r3, #2
 8015198:	f7ff ffd6 	bl	8015148 <__hexdig_fun>
 801519c:	4605      	mov	r5, r0
 801519e:	2800      	cmp	r0, #0
 80151a0:	d168      	bne.n	8015274 <__gethex+0x100>
 80151a2:	49a0      	ldr	r1, [pc, #640]	@ (8015424 <__gethex+0x2b0>)
 80151a4:	2201      	movs	r2, #1
 80151a6:	4648      	mov	r0, r9
 80151a8:	f7ff ff0e 	bl	8014fc8 <strncmp>
 80151ac:	4607      	mov	r7, r0
 80151ae:	2800      	cmp	r0, #0
 80151b0:	d167      	bne.n	8015282 <__gethex+0x10e>
 80151b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80151b6:	4626      	mov	r6, r4
 80151b8:	f7ff ffc6 	bl	8015148 <__hexdig_fun>
 80151bc:	2800      	cmp	r0, #0
 80151be:	d062      	beq.n	8015286 <__gethex+0x112>
 80151c0:	4623      	mov	r3, r4
 80151c2:	7818      	ldrb	r0, [r3, #0]
 80151c4:	2830      	cmp	r0, #48	@ 0x30
 80151c6:	4699      	mov	r9, r3
 80151c8:	f103 0301 	add.w	r3, r3, #1
 80151cc:	d0f9      	beq.n	80151c2 <__gethex+0x4e>
 80151ce:	f7ff ffbb 	bl	8015148 <__hexdig_fun>
 80151d2:	fab0 f580 	clz	r5, r0
 80151d6:	096d      	lsrs	r5, r5, #5
 80151d8:	f04f 0b01 	mov.w	fp, #1
 80151dc:	464a      	mov	r2, r9
 80151de:	4616      	mov	r6, r2
 80151e0:	3201      	adds	r2, #1
 80151e2:	7830      	ldrb	r0, [r6, #0]
 80151e4:	f7ff ffb0 	bl	8015148 <__hexdig_fun>
 80151e8:	2800      	cmp	r0, #0
 80151ea:	d1f8      	bne.n	80151de <__gethex+0x6a>
 80151ec:	498d      	ldr	r1, [pc, #564]	@ (8015424 <__gethex+0x2b0>)
 80151ee:	2201      	movs	r2, #1
 80151f0:	4630      	mov	r0, r6
 80151f2:	f7ff fee9 	bl	8014fc8 <strncmp>
 80151f6:	2800      	cmp	r0, #0
 80151f8:	d13f      	bne.n	801527a <__gethex+0x106>
 80151fa:	b944      	cbnz	r4, 801520e <__gethex+0x9a>
 80151fc:	1c74      	adds	r4, r6, #1
 80151fe:	4622      	mov	r2, r4
 8015200:	4616      	mov	r6, r2
 8015202:	3201      	adds	r2, #1
 8015204:	7830      	ldrb	r0, [r6, #0]
 8015206:	f7ff ff9f 	bl	8015148 <__hexdig_fun>
 801520a:	2800      	cmp	r0, #0
 801520c:	d1f8      	bne.n	8015200 <__gethex+0x8c>
 801520e:	1ba4      	subs	r4, r4, r6
 8015210:	00a7      	lsls	r7, r4, #2
 8015212:	7833      	ldrb	r3, [r6, #0]
 8015214:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015218:	2b50      	cmp	r3, #80	@ 0x50
 801521a:	d13e      	bne.n	801529a <__gethex+0x126>
 801521c:	7873      	ldrb	r3, [r6, #1]
 801521e:	2b2b      	cmp	r3, #43	@ 0x2b
 8015220:	d033      	beq.n	801528a <__gethex+0x116>
 8015222:	2b2d      	cmp	r3, #45	@ 0x2d
 8015224:	d034      	beq.n	8015290 <__gethex+0x11c>
 8015226:	1c71      	adds	r1, r6, #1
 8015228:	2400      	movs	r4, #0
 801522a:	7808      	ldrb	r0, [r1, #0]
 801522c:	f7ff ff8c 	bl	8015148 <__hexdig_fun>
 8015230:	1e43      	subs	r3, r0, #1
 8015232:	b2db      	uxtb	r3, r3
 8015234:	2b18      	cmp	r3, #24
 8015236:	d830      	bhi.n	801529a <__gethex+0x126>
 8015238:	f1a0 0210 	sub.w	r2, r0, #16
 801523c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015240:	f7ff ff82 	bl	8015148 <__hexdig_fun>
 8015244:	f100 3cff 	add.w	ip, r0, #4294967295
 8015248:	fa5f fc8c 	uxtb.w	ip, ip
 801524c:	f1bc 0f18 	cmp.w	ip, #24
 8015250:	f04f 030a 	mov.w	r3, #10
 8015254:	d91e      	bls.n	8015294 <__gethex+0x120>
 8015256:	b104      	cbz	r4, 801525a <__gethex+0xe6>
 8015258:	4252      	negs	r2, r2
 801525a:	4417      	add	r7, r2
 801525c:	f8ca 1000 	str.w	r1, [sl]
 8015260:	b1ed      	cbz	r5, 801529e <__gethex+0x12a>
 8015262:	f1bb 0f00 	cmp.w	fp, #0
 8015266:	bf0c      	ite	eq
 8015268:	2506      	moveq	r5, #6
 801526a:	2500      	movne	r5, #0
 801526c:	4628      	mov	r0, r5
 801526e:	b005      	add	sp, #20
 8015270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015274:	2500      	movs	r5, #0
 8015276:	462c      	mov	r4, r5
 8015278:	e7b0      	b.n	80151dc <__gethex+0x68>
 801527a:	2c00      	cmp	r4, #0
 801527c:	d1c7      	bne.n	801520e <__gethex+0x9a>
 801527e:	4627      	mov	r7, r4
 8015280:	e7c7      	b.n	8015212 <__gethex+0x9e>
 8015282:	464e      	mov	r6, r9
 8015284:	462f      	mov	r7, r5
 8015286:	2501      	movs	r5, #1
 8015288:	e7c3      	b.n	8015212 <__gethex+0x9e>
 801528a:	2400      	movs	r4, #0
 801528c:	1cb1      	adds	r1, r6, #2
 801528e:	e7cc      	b.n	801522a <__gethex+0xb6>
 8015290:	2401      	movs	r4, #1
 8015292:	e7fb      	b.n	801528c <__gethex+0x118>
 8015294:	fb03 0002 	mla	r0, r3, r2, r0
 8015298:	e7ce      	b.n	8015238 <__gethex+0xc4>
 801529a:	4631      	mov	r1, r6
 801529c:	e7de      	b.n	801525c <__gethex+0xe8>
 801529e:	eba6 0309 	sub.w	r3, r6, r9
 80152a2:	3b01      	subs	r3, #1
 80152a4:	4629      	mov	r1, r5
 80152a6:	2b07      	cmp	r3, #7
 80152a8:	dc0a      	bgt.n	80152c0 <__gethex+0x14c>
 80152aa:	9801      	ldr	r0, [sp, #4]
 80152ac:	f7fd ff9a 	bl	80131e4 <_Balloc>
 80152b0:	4604      	mov	r4, r0
 80152b2:	b940      	cbnz	r0, 80152c6 <__gethex+0x152>
 80152b4:	4b5c      	ldr	r3, [pc, #368]	@ (8015428 <__gethex+0x2b4>)
 80152b6:	4602      	mov	r2, r0
 80152b8:	21e4      	movs	r1, #228	@ 0xe4
 80152ba:	485c      	ldr	r0, [pc, #368]	@ (801542c <__gethex+0x2b8>)
 80152bc:	f7ff fec0 	bl	8015040 <__assert_func>
 80152c0:	3101      	adds	r1, #1
 80152c2:	105b      	asrs	r3, r3, #1
 80152c4:	e7ef      	b.n	80152a6 <__gethex+0x132>
 80152c6:	f100 0a14 	add.w	sl, r0, #20
 80152ca:	2300      	movs	r3, #0
 80152cc:	4655      	mov	r5, sl
 80152ce:	469b      	mov	fp, r3
 80152d0:	45b1      	cmp	r9, r6
 80152d2:	d337      	bcc.n	8015344 <__gethex+0x1d0>
 80152d4:	f845 bb04 	str.w	fp, [r5], #4
 80152d8:	eba5 050a 	sub.w	r5, r5, sl
 80152dc:	10ad      	asrs	r5, r5, #2
 80152de:	6125      	str	r5, [r4, #16]
 80152e0:	4658      	mov	r0, fp
 80152e2:	f7fe f871 	bl	80133c8 <__hi0bits>
 80152e6:	016d      	lsls	r5, r5, #5
 80152e8:	f8d8 6000 	ldr.w	r6, [r8]
 80152ec:	1a2d      	subs	r5, r5, r0
 80152ee:	42b5      	cmp	r5, r6
 80152f0:	dd54      	ble.n	801539c <__gethex+0x228>
 80152f2:	1bad      	subs	r5, r5, r6
 80152f4:	4629      	mov	r1, r5
 80152f6:	4620      	mov	r0, r4
 80152f8:	f7fe fbfd 	bl	8013af6 <__any_on>
 80152fc:	4681      	mov	r9, r0
 80152fe:	b178      	cbz	r0, 8015320 <__gethex+0x1ac>
 8015300:	1e6b      	subs	r3, r5, #1
 8015302:	1159      	asrs	r1, r3, #5
 8015304:	f003 021f 	and.w	r2, r3, #31
 8015308:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801530c:	f04f 0901 	mov.w	r9, #1
 8015310:	fa09 f202 	lsl.w	r2, r9, r2
 8015314:	420a      	tst	r2, r1
 8015316:	d003      	beq.n	8015320 <__gethex+0x1ac>
 8015318:	454b      	cmp	r3, r9
 801531a:	dc36      	bgt.n	801538a <__gethex+0x216>
 801531c:	f04f 0902 	mov.w	r9, #2
 8015320:	4629      	mov	r1, r5
 8015322:	4620      	mov	r0, r4
 8015324:	f7ff febe 	bl	80150a4 <rshift>
 8015328:	442f      	add	r7, r5
 801532a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801532e:	42bb      	cmp	r3, r7
 8015330:	da42      	bge.n	80153b8 <__gethex+0x244>
 8015332:	9801      	ldr	r0, [sp, #4]
 8015334:	4621      	mov	r1, r4
 8015336:	f7fd ff95 	bl	8013264 <_Bfree>
 801533a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801533c:	2300      	movs	r3, #0
 801533e:	6013      	str	r3, [r2, #0]
 8015340:	25a3      	movs	r5, #163	@ 0xa3
 8015342:	e793      	b.n	801526c <__gethex+0xf8>
 8015344:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015348:	2a2e      	cmp	r2, #46	@ 0x2e
 801534a:	d012      	beq.n	8015372 <__gethex+0x1fe>
 801534c:	2b20      	cmp	r3, #32
 801534e:	d104      	bne.n	801535a <__gethex+0x1e6>
 8015350:	f845 bb04 	str.w	fp, [r5], #4
 8015354:	f04f 0b00 	mov.w	fp, #0
 8015358:	465b      	mov	r3, fp
 801535a:	7830      	ldrb	r0, [r6, #0]
 801535c:	9303      	str	r3, [sp, #12]
 801535e:	f7ff fef3 	bl	8015148 <__hexdig_fun>
 8015362:	9b03      	ldr	r3, [sp, #12]
 8015364:	f000 000f 	and.w	r0, r0, #15
 8015368:	4098      	lsls	r0, r3
 801536a:	ea4b 0b00 	orr.w	fp, fp, r0
 801536e:	3304      	adds	r3, #4
 8015370:	e7ae      	b.n	80152d0 <__gethex+0x15c>
 8015372:	45b1      	cmp	r9, r6
 8015374:	d8ea      	bhi.n	801534c <__gethex+0x1d8>
 8015376:	492b      	ldr	r1, [pc, #172]	@ (8015424 <__gethex+0x2b0>)
 8015378:	9303      	str	r3, [sp, #12]
 801537a:	2201      	movs	r2, #1
 801537c:	4630      	mov	r0, r6
 801537e:	f7ff fe23 	bl	8014fc8 <strncmp>
 8015382:	9b03      	ldr	r3, [sp, #12]
 8015384:	2800      	cmp	r0, #0
 8015386:	d1e1      	bne.n	801534c <__gethex+0x1d8>
 8015388:	e7a2      	b.n	80152d0 <__gethex+0x15c>
 801538a:	1ea9      	subs	r1, r5, #2
 801538c:	4620      	mov	r0, r4
 801538e:	f7fe fbb2 	bl	8013af6 <__any_on>
 8015392:	2800      	cmp	r0, #0
 8015394:	d0c2      	beq.n	801531c <__gethex+0x1a8>
 8015396:	f04f 0903 	mov.w	r9, #3
 801539a:	e7c1      	b.n	8015320 <__gethex+0x1ac>
 801539c:	da09      	bge.n	80153b2 <__gethex+0x23e>
 801539e:	1b75      	subs	r5, r6, r5
 80153a0:	4621      	mov	r1, r4
 80153a2:	9801      	ldr	r0, [sp, #4]
 80153a4:	462a      	mov	r2, r5
 80153a6:	f7fe f96d 	bl	8013684 <__lshift>
 80153aa:	1b7f      	subs	r7, r7, r5
 80153ac:	4604      	mov	r4, r0
 80153ae:	f100 0a14 	add.w	sl, r0, #20
 80153b2:	f04f 0900 	mov.w	r9, #0
 80153b6:	e7b8      	b.n	801532a <__gethex+0x1b6>
 80153b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80153bc:	42bd      	cmp	r5, r7
 80153be:	dd6f      	ble.n	80154a0 <__gethex+0x32c>
 80153c0:	1bed      	subs	r5, r5, r7
 80153c2:	42ae      	cmp	r6, r5
 80153c4:	dc34      	bgt.n	8015430 <__gethex+0x2bc>
 80153c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80153ca:	2b02      	cmp	r3, #2
 80153cc:	d022      	beq.n	8015414 <__gethex+0x2a0>
 80153ce:	2b03      	cmp	r3, #3
 80153d0:	d024      	beq.n	801541c <__gethex+0x2a8>
 80153d2:	2b01      	cmp	r3, #1
 80153d4:	d115      	bne.n	8015402 <__gethex+0x28e>
 80153d6:	42ae      	cmp	r6, r5
 80153d8:	d113      	bne.n	8015402 <__gethex+0x28e>
 80153da:	2e01      	cmp	r6, #1
 80153dc:	d10b      	bne.n	80153f6 <__gethex+0x282>
 80153de:	9a02      	ldr	r2, [sp, #8]
 80153e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80153e4:	6013      	str	r3, [r2, #0]
 80153e6:	2301      	movs	r3, #1
 80153e8:	6123      	str	r3, [r4, #16]
 80153ea:	f8ca 3000 	str.w	r3, [sl]
 80153ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80153f0:	2562      	movs	r5, #98	@ 0x62
 80153f2:	601c      	str	r4, [r3, #0]
 80153f4:	e73a      	b.n	801526c <__gethex+0xf8>
 80153f6:	1e71      	subs	r1, r6, #1
 80153f8:	4620      	mov	r0, r4
 80153fa:	f7fe fb7c 	bl	8013af6 <__any_on>
 80153fe:	2800      	cmp	r0, #0
 8015400:	d1ed      	bne.n	80153de <__gethex+0x26a>
 8015402:	9801      	ldr	r0, [sp, #4]
 8015404:	4621      	mov	r1, r4
 8015406:	f7fd ff2d 	bl	8013264 <_Bfree>
 801540a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801540c:	2300      	movs	r3, #0
 801540e:	6013      	str	r3, [r2, #0]
 8015410:	2550      	movs	r5, #80	@ 0x50
 8015412:	e72b      	b.n	801526c <__gethex+0xf8>
 8015414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015416:	2b00      	cmp	r3, #0
 8015418:	d1f3      	bne.n	8015402 <__gethex+0x28e>
 801541a:	e7e0      	b.n	80153de <__gethex+0x26a>
 801541c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801541e:	2b00      	cmp	r3, #0
 8015420:	d1dd      	bne.n	80153de <__gethex+0x26a>
 8015422:	e7ee      	b.n	8015402 <__gethex+0x28e>
 8015424:	08015c23 	.word	0x08015c23
 8015428:	08015bb9 	.word	0x08015bb9
 801542c:	08015c7a 	.word	0x08015c7a
 8015430:	1e6f      	subs	r7, r5, #1
 8015432:	f1b9 0f00 	cmp.w	r9, #0
 8015436:	d130      	bne.n	801549a <__gethex+0x326>
 8015438:	b127      	cbz	r7, 8015444 <__gethex+0x2d0>
 801543a:	4639      	mov	r1, r7
 801543c:	4620      	mov	r0, r4
 801543e:	f7fe fb5a 	bl	8013af6 <__any_on>
 8015442:	4681      	mov	r9, r0
 8015444:	117a      	asrs	r2, r7, #5
 8015446:	2301      	movs	r3, #1
 8015448:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801544c:	f007 071f 	and.w	r7, r7, #31
 8015450:	40bb      	lsls	r3, r7
 8015452:	4213      	tst	r3, r2
 8015454:	4629      	mov	r1, r5
 8015456:	4620      	mov	r0, r4
 8015458:	bf18      	it	ne
 801545a:	f049 0902 	orrne.w	r9, r9, #2
 801545e:	f7ff fe21 	bl	80150a4 <rshift>
 8015462:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8015466:	1b76      	subs	r6, r6, r5
 8015468:	2502      	movs	r5, #2
 801546a:	f1b9 0f00 	cmp.w	r9, #0
 801546e:	d047      	beq.n	8015500 <__gethex+0x38c>
 8015470:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015474:	2b02      	cmp	r3, #2
 8015476:	d015      	beq.n	80154a4 <__gethex+0x330>
 8015478:	2b03      	cmp	r3, #3
 801547a:	d017      	beq.n	80154ac <__gethex+0x338>
 801547c:	2b01      	cmp	r3, #1
 801547e:	d109      	bne.n	8015494 <__gethex+0x320>
 8015480:	f019 0f02 	tst.w	r9, #2
 8015484:	d006      	beq.n	8015494 <__gethex+0x320>
 8015486:	f8da 3000 	ldr.w	r3, [sl]
 801548a:	ea49 0903 	orr.w	r9, r9, r3
 801548e:	f019 0f01 	tst.w	r9, #1
 8015492:	d10e      	bne.n	80154b2 <__gethex+0x33e>
 8015494:	f045 0510 	orr.w	r5, r5, #16
 8015498:	e032      	b.n	8015500 <__gethex+0x38c>
 801549a:	f04f 0901 	mov.w	r9, #1
 801549e:	e7d1      	b.n	8015444 <__gethex+0x2d0>
 80154a0:	2501      	movs	r5, #1
 80154a2:	e7e2      	b.n	801546a <__gethex+0x2f6>
 80154a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154a6:	f1c3 0301 	rsb	r3, r3, #1
 80154aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80154ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d0f0      	beq.n	8015494 <__gethex+0x320>
 80154b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80154b6:	f104 0314 	add.w	r3, r4, #20
 80154ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80154be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80154c2:	f04f 0c00 	mov.w	ip, #0
 80154c6:	4618      	mov	r0, r3
 80154c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80154cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80154d0:	d01b      	beq.n	801550a <__gethex+0x396>
 80154d2:	3201      	adds	r2, #1
 80154d4:	6002      	str	r2, [r0, #0]
 80154d6:	2d02      	cmp	r5, #2
 80154d8:	f104 0314 	add.w	r3, r4, #20
 80154dc:	d13c      	bne.n	8015558 <__gethex+0x3e4>
 80154de:	f8d8 2000 	ldr.w	r2, [r8]
 80154e2:	3a01      	subs	r2, #1
 80154e4:	42b2      	cmp	r2, r6
 80154e6:	d109      	bne.n	80154fc <__gethex+0x388>
 80154e8:	1171      	asrs	r1, r6, #5
 80154ea:	2201      	movs	r2, #1
 80154ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80154f0:	f006 061f 	and.w	r6, r6, #31
 80154f4:	fa02 f606 	lsl.w	r6, r2, r6
 80154f8:	421e      	tst	r6, r3
 80154fa:	d13a      	bne.n	8015572 <__gethex+0x3fe>
 80154fc:	f045 0520 	orr.w	r5, r5, #32
 8015500:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015502:	601c      	str	r4, [r3, #0]
 8015504:	9b02      	ldr	r3, [sp, #8]
 8015506:	601f      	str	r7, [r3, #0]
 8015508:	e6b0      	b.n	801526c <__gethex+0xf8>
 801550a:	4299      	cmp	r1, r3
 801550c:	f843 cc04 	str.w	ip, [r3, #-4]
 8015510:	d8d9      	bhi.n	80154c6 <__gethex+0x352>
 8015512:	68a3      	ldr	r3, [r4, #8]
 8015514:	459b      	cmp	fp, r3
 8015516:	db17      	blt.n	8015548 <__gethex+0x3d4>
 8015518:	6861      	ldr	r1, [r4, #4]
 801551a:	9801      	ldr	r0, [sp, #4]
 801551c:	3101      	adds	r1, #1
 801551e:	f7fd fe61 	bl	80131e4 <_Balloc>
 8015522:	4681      	mov	r9, r0
 8015524:	b918      	cbnz	r0, 801552e <__gethex+0x3ba>
 8015526:	4b1a      	ldr	r3, [pc, #104]	@ (8015590 <__gethex+0x41c>)
 8015528:	4602      	mov	r2, r0
 801552a:	2184      	movs	r1, #132	@ 0x84
 801552c:	e6c5      	b.n	80152ba <__gethex+0x146>
 801552e:	6922      	ldr	r2, [r4, #16]
 8015530:	3202      	adds	r2, #2
 8015532:	f104 010c 	add.w	r1, r4, #12
 8015536:	0092      	lsls	r2, r2, #2
 8015538:	300c      	adds	r0, #12
 801553a:	f7fc ff9b 	bl	8012474 <memcpy>
 801553e:	4621      	mov	r1, r4
 8015540:	9801      	ldr	r0, [sp, #4]
 8015542:	f7fd fe8f 	bl	8013264 <_Bfree>
 8015546:	464c      	mov	r4, r9
 8015548:	6923      	ldr	r3, [r4, #16]
 801554a:	1c5a      	adds	r2, r3, #1
 801554c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015550:	6122      	str	r2, [r4, #16]
 8015552:	2201      	movs	r2, #1
 8015554:	615a      	str	r2, [r3, #20]
 8015556:	e7be      	b.n	80154d6 <__gethex+0x362>
 8015558:	6922      	ldr	r2, [r4, #16]
 801555a:	455a      	cmp	r2, fp
 801555c:	dd0b      	ble.n	8015576 <__gethex+0x402>
 801555e:	2101      	movs	r1, #1
 8015560:	4620      	mov	r0, r4
 8015562:	f7ff fd9f 	bl	80150a4 <rshift>
 8015566:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801556a:	3701      	adds	r7, #1
 801556c:	42bb      	cmp	r3, r7
 801556e:	f6ff aee0 	blt.w	8015332 <__gethex+0x1be>
 8015572:	2501      	movs	r5, #1
 8015574:	e7c2      	b.n	80154fc <__gethex+0x388>
 8015576:	f016 061f 	ands.w	r6, r6, #31
 801557a:	d0fa      	beq.n	8015572 <__gethex+0x3fe>
 801557c:	4453      	add	r3, sl
 801557e:	f1c6 0620 	rsb	r6, r6, #32
 8015582:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8015586:	f7fd ff1f 	bl	80133c8 <__hi0bits>
 801558a:	42b0      	cmp	r0, r6
 801558c:	dbe7      	blt.n	801555e <__gethex+0x3ea>
 801558e:	e7f0      	b.n	8015572 <__gethex+0x3fe>
 8015590:	08015bb9 	.word	0x08015bb9

08015594 <L_shift>:
 8015594:	f1c2 0208 	rsb	r2, r2, #8
 8015598:	0092      	lsls	r2, r2, #2
 801559a:	b570      	push	{r4, r5, r6, lr}
 801559c:	f1c2 0620 	rsb	r6, r2, #32
 80155a0:	6843      	ldr	r3, [r0, #4]
 80155a2:	6804      	ldr	r4, [r0, #0]
 80155a4:	fa03 f506 	lsl.w	r5, r3, r6
 80155a8:	432c      	orrs	r4, r5
 80155aa:	40d3      	lsrs	r3, r2
 80155ac:	6004      	str	r4, [r0, #0]
 80155ae:	f840 3f04 	str.w	r3, [r0, #4]!
 80155b2:	4288      	cmp	r0, r1
 80155b4:	d3f4      	bcc.n	80155a0 <L_shift+0xc>
 80155b6:	bd70      	pop	{r4, r5, r6, pc}

080155b8 <__match>:
 80155b8:	b530      	push	{r4, r5, lr}
 80155ba:	6803      	ldr	r3, [r0, #0]
 80155bc:	3301      	adds	r3, #1
 80155be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80155c2:	b914      	cbnz	r4, 80155ca <__match+0x12>
 80155c4:	6003      	str	r3, [r0, #0]
 80155c6:	2001      	movs	r0, #1
 80155c8:	bd30      	pop	{r4, r5, pc}
 80155ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80155ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80155d2:	2d19      	cmp	r5, #25
 80155d4:	bf98      	it	ls
 80155d6:	3220      	addls	r2, #32
 80155d8:	42a2      	cmp	r2, r4
 80155da:	d0f0      	beq.n	80155be <__match+0x6>
 80155dc:	2000      	movs	r0, #0
 80155de:	e7f3      	b.n	80155c8 <__match+0x10>

080155e0 <__hexnan>:
 80155e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155e4:	680b      	ldr	r3, [r1, #0]
 80155e6:	6801      	ldr	r1, [r0, #0]
 80155e8:	115e      	asrs	r6, r3, #5
 80155ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80155ee:	f013 031f 	ands.w	r3, r3, #31
 80155f2:	b087      	sub	sp, #28
 80155f4:	bf18      	it	ne
 80155f6:	3604      	addne	r6, #4
 80155f8:	2500      	movs	r5, #0
 80155fa:	1f37      	subs	r7, r6, #4
 80155fc:	4682      	mov	sl, r0
 80155fe:	4690      	mov	r8, r2
 8015600:	9301      	str	r3, [sp, #4]
 8015602:	f846 5c04 	str.w	r5, [r6, #-4]
 8015606:	46b9      	mov	r9, r7
 8015608:	463c      	mov	r4, r7
 801560a:	9502      	str	r5, [sp, #8]
 801560c:	46ab      	mov	fp, r5
 801560e:	784a      	ldrb	r2, [r1, #1]
 8015610:	1c4b      	adds	r3, r1, #1
 8015612:	9303      	str	r3, [sp, #12]
 8015614:	b342      	cbz	r2, 8015668 <__hexnan+0x88>
 8015616:	4610      	mov	r0, r2
 8015618:	9105      	str	r1, [sp, #20]
 801561a:	9204      	str	r2, [sp, #16]
 801561c:	f7ff fd94 	bl	8015148 <__hexdig_fun>
 8015620:	2800      	cmp	r0, #0
 8015622:	d151      	bne.n	80156c8 <__hexnan+0xe8>
 8015624:	9a04      	ldr	r2, [sp, #16]
 8015626:	9905      	ldr	r1, [sp, #20]
 8015628:	2a20      	cmp	r2, #32
 801562a:	d818      	bhi.n	801565e <__hexnan+0x7e>
 801562c:	9b02      	ldr	r3, [sp, #8]
 801562e:	459b      	cmp	fp, r3
 8015630:	dd13      	ble.n	801565a <__hexnan+0x7a>
 8015632:	454c      	cmp	r4, r9
 8015634:	d206      	bcs.n	8015644 <__hexnan+0x64>
 8015636:	2d07      	cmp	r5, #7
 8015638:	dc04      	bgt.n	8015644 <__hexnan+0x64>
 801563a:	462a      	mov	r2, r5
 801563c:	4649      	mov	r1, r9
 801563e:	4620      	mov	r0, r4
 8015640:	f7ff ffa8 	bl	8015594 <L_shift>
 8015644:	4544      	cmp	r4, r8
 8015646:	d952      	bls.n	80156ee <__hexnan+0x10e>
 8015648:	2300      	movs	r3, #0
 801564a:	f1a4 0904 	sub.w	r9, r4, #4
 801564e:	f844 3c04 	str.w	r3, [r4, #-4]
 8015652:	f8cd b008 	str.w	fp, [sp, #8]
 8015656:	464c      	mov	r4, r9
 8015658:	461d      	mov	r5, r3
 801565a:	9903      	ldr	r1, [sp, #12]
 801565c:	e7d7      	b.n	801560e <__hexnan+0x2e>
 801565e:	2a29      	cmp	r2, #41	@ 0x29
 8015660:	d157      	bne.n	8015712 <__hexnan+0x132>
 8015662:	3102      	adds	r1, #2
 8015664:	f8ca 1000 	str.w	r1, [sl]
 8015668:	f1bb 0f00 	cmp.w	fp, #0
 801566c:	d051      	beq.n	8015712 <__hexnan+0x132>
 801566e:	454c      	cmp	r4, r9
 8015670:	d206      	bcs.n	8015680 <__hexnan+0xa0>
 8015672:	2d07      	cmp	r5, #7
 8015674:	dc04      	bgt.n	8015680 <__hexnan+0xa0>
 8015676:	462a      	mov	r2, r5
 8015678:	4649      	mov	r1, r9
 801567a:	4620      	mov	r0, r4
 801567c:	f7ff ff8a 	bl	8015594 <L_shift>
 8015680:	4544      	cmp	r4, r8
 8015682:	d936      	bls.n	80156f2 <__hexnan+0x112>
 8015684:	f1a8 0204 	sub.w	r2, r8, #4
 8015688:	4623      	mov	r3, r4
 801568a:	f853 1b04 	ldr.w	r1, [r3], #4
 801568e:	f842 1f04 	str.w	r1, [r2, #4]!
 8015692:	429f      	cmp	r7, r3
 8015694:	d2f9      	bcs.n	801568a <__hexnan+0xaa>
 8015696:	1b3b      	subs	r3, r7, r4
 8015698:	f023 0303 	bic.w	r3, r3, #3
 801569c:	3304      	adds	r3, #4
 801569e:	3401      	adds	r4, #1
 80156a0:	3e03      	subs	r6, #3
 80156a2:	42b4      	cmp	r4, r6
 80156a4:	bf88      	it	hi
 80156a6:	2304      	movhi	r3, #4
 80156a8:	4443      	add	r3, r8
 80156aa:	2200      	movs	r2, #0
 80156ac:	f843 2b04 	str.w	r2, [r3], #4
 80156b0:	429f      	cmp	r7, r3
 80156b2:	d2fb      	bcs.n	80156ac <__hexnan+0xcc>
 80156b4:	683b      	ldr	r3, [r7, #0]
 80156b6:	b91b      	cbnz	r3, 80156c0 <__hexnan+0xe0>
 80156b8:	4547      	cmp	r7, r8
 80156ba:	d128      	bne.n	801570e <__hexnan+0x12e>
 80156bc:	2301      	movs	r3, #1
 80156be:	603b      	str	r3, [r7, #0]
 80156c0:	2005      	movs	r0, #5
 80156c2:	b007      	add	sp, #28
 80156c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156c8:	3501      	adds	r5, #1
 80156ca:	2d08      	cmp	r5, #8
 80156cc:	f10b 0b01 	add.w	fp, fp, #1
 80156d0:	dd06      	ble.n	80156e0 <__hexnan+0x100>
 80156d2:	4544      	cmp	r4, r8
 80156d4:	d9c1      	bls.n	801565a <__hexnan+0x7a>
 80156d6:	2300      	movs	r3, #0
 80156d8:	f844 3c04 	str.w	r3, [r4, #-4]
 80156dc:	2501      	movs	r5, #1
 80156de:	3c04      	subs	r4, #4
 80156e0:	6822      	ldr	r2, [r4, #0]
 80156e2:	f000 000f 	and.w	r0, r0, #15
 80156e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80156ea:	6020      	str	r0, [r4, #0]
 80156ec:	e7b5      	b.n	801565a <__hexnan+0x7a>
 80156ee:	2508      	movs	r5, #8
 80156f0:	e7b3      	b.n	801565a <__hexnan+0x7a>
 80156f2:	9b01      	ldr	r3, [sp, #4]
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d0dd      	beq.n	80156b4 <__hexnan+0xd4>
 80156f8:	f1c3 0320 	rsb	r3, r3, #32
 80156fc:	f04f 32ff 	mov.w	r2, #4294967295
 8015700:	40da      	lsrs	r2, r3
 8015702:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015706:	4013      	ands	r3, r2
 8015708:	f846 3c04 	str.w	r3, [r6, #-4]
 801570c:	e7d2      	b.n	80156b4 <__hexnan+0xd4>
 801570e:	3f04      	subs	r7, #4
 8015710:	e7d0      	b.n	80156b4 <__hexnan+0xd4>
 8015712:	2004      	movs	r0, #4
 8015714:	e7d5      	b.n	80156c2 <__hexnan+0xe2>

08015716 <__ascii_mbtowc>:
 8015716:	b082      	sub	sp, #8
 8015718:	b901      	cbnz	r1, 801571c <__ascii_mbtowc+0x6>
 801571a:	a901      	add	r1, sp, #4
 801571c:	b142      	cbz	r2, 8015730 <__ascii_mbtowc+0x1a>
 801571e:	b14b      	cbz	r3, 8015734 <__ascii_mbtowc+0x1e>
 8015720:	7813      	ldrb	r3, [r2, #0]
 8015722:	600b      	str	r3, [r1, #0]
 8015724:	7812      	ldrb	r2, [r2, #0]
 8015726:	1e10      	subs	r0, r2, #0
 8015728:	bf18      	it	ne
 801572a:	2001      	movne	r0, #1
 801572c:	b002      	add	sp, #8
 801572e:	4770      	bx	lr
 8015730:	4610      	mov	r0, r2
 8015732:	e7fb      	b.n	801572c <__ascii_mbtowc+0x16>
 8015734:	f06f 0001 	mvn.w	r0, #1
 8015738:	e7f8      	b.n	801572c <__ascii_mbtowc+0x16>

0801573a <_realloc_r>:
 801573a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801573e:	4607      	mov	r7, r0
 8015740:	4614      	mov	r4, r2
 8015742:	460d      	mov	r5, r1
 8015744:	b921      	cbnz	r1, 8015750 <_realloc_r+0x16>
 8015746:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801574a:	4611      	mov	r1, r2
 801574c:	f7fb bbd0 	b.w	8010ef0 <_malloc_r>
 8015750:	b92a      	cbnz	r2, 801575e <_realloc_r+0x24>
 8015752:	f7fd fcfd 	bl	8013150 <_free_r>
 8015756:	4625      	mov	r5, r4
 8015758:	4628      	mov	r0, r5
 801575a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801575e:	f000 f840 	bl	80157e2 <_malloc_usable_size_r>
 8015762:	4284      	cmp	r4, r0
 8015764:	4606      	mov	r6, r0
 8015766:	d802      	bhi.n	801576e <_realloc_r+0x34>
 8015768:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801576c:	d8f4      	bhi.n	8015758 <_realloc_r+0x1e>
 801576e:	4621      	mov	r1, r4
 8015770:	4638      	mov	r0, r7
 8015772:	f7fb fbbd 	bl	8010ef0 <_malloc_r>
 8015776:	4680      	mov	r8, r0
 8015778:	b908      	cbnz	r0, 801577e <_realloc_r+0x44>
 801577a:	4645      	mov	r5, r8
 801577c:	e7ec      	b.n	8015758 <_realloc_r+0x1e>
 801577e:	42b4      	cmp	r4, r6
 8015780:	4622      	mov	r2, r4
 8015782:	4629      	mov	r1, r5
 8015784:	bf28      	it	cs
 8015786:	4632      	movcs	r2, r6
 8015788:	f7fc fe74 	bl	8012474 <memcpy>
 801578c:	4629      	mov	r1, r5
 801578e:	4638      	mov	r0, r7
 8015790:	f7fd fcde 	bl	8013150 <_free_r>
 8015794:	e7f1      	b.n	801577a <_realloc_r+0x40>

08015796 <__ascii_wctomb>:
 8015796:	4603      	mov	r3, r0
 8015798:	4608      	mov	r0, r1
 801579a:	b141      	cbz	r1, 80157ae <__ascii_wctomb+0x18>
 801579c:	2aff      	cmp	r2, #255	@ 0xff
 801579e:	d904      	bls.n	80157aa <__ascii_wctomb+0x14>
 80157a0:	228a      	movs	r2, #138	@ 0x8a
 80157a2:	601a      	str	r2, [r3, #0]
 80157a4:	f04f 30ff 	mov.w	r0, #4294967295
 80157a8:	4770      	bx	lr
 80157aa:	700a      	strb	r2, [r1, #0]
 80157ac:	2001      	movs	r0, #1
 80157ae:	4770      	bx	lr

080157b0 <fiprintf>:
 80157b0:	b40e      	push	{r1, r2, r3}
 80157b2:	b503      	push	{r0, r1, lr}
 80157b4:	4601      	mov	r1, r0
 80157b6:	ab03      	add	r3, sp, #12
 80157b8:	4805      	ldr	r0, [pc, #20]	@ (80157d0 <fiprintf+0x20>)
 80157ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80157be:	6800      	ldr	r0, [r0, #0]
 80157c0:	9301      	str	r3, [sp, #4]
 80157c2:	f7ff f9c1 	bl	8014b48 <_vfiprintf_r>
 80157c6:	b002      	add	sp, #8
 80157c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80157cc:	b003      	add	sp, #12
 80157ce:	4770      	bx	lr
 80157d0:	2000003c 	.word	0x2000003c

080157d4 <abort>:
 80157d4:	b508      	push	{r3, lr}
 80157d6:	2006      	movs	r0, #6
 80157d8:	f000 f834 	bl	8015844 <raise>
 80157dc:	2001      	movs	r0, #1
 80157de:	f7ec f9df 	bl	8001ba0 <_exit>

080157e2 <_malloc_usable_size_r>:
 80157e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80157e6:	1f18      	subs	r0, r3, #4
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	bfbc      	itt	lt
 80157ec:	580b      	ldrlt	r3, [r1, r0]
 80157ee:	18c0      	addlt	r0, r0, r3
 80157f0:	4770      	bx	lr

080157f2 <_raise_r>:
 80157f2:	291f      	cmp	r1, #31
 80157f4:	b538      	push	{r3, r4, r5, lr}
 80157f6:	4605      	mov	r5, r0
 80157f8:	460c      	mov	r4, r1
 80157fa:	d904      	bls.n	8015806 <_raise_r+0x14>
 80157fc:	2316      	movs	r3, #22
 80157fe:	6003      	str	r3, [r0, #0]
 8015800:	f04f 30ff 	mov.w	r0, #4294967295
 8015804:	bd38      	pop	{r3, r4, r5, pc}
 8015806:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015808:	b112      	cbz	r2, 8015810 <_raise_r+0x1e>
 801580a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801580e:	b94b      	cbnz	r3, 8015824 <_raise_r+0x32>
 8015810:	4628      	mov	r0, r5
 8015812:	f000 f831 	bl	8015878 <_getpid_r>
 8015816:	4622      	mov	r2, r4
 8015818:	4601      	mov	r1, r0
 801581a:	4628      	mov	r0, r5
 801581c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015820:	f000 b818 	b.w	8015854 <_kill_r>
 8015824:	2b01      	cmp	r3, #1
 8015826:	d00a      	beq.n	801583e <_raise_r+0x4c>
 8015828:	1c59      	adds	r1, r3, #1
 801582a:	d103      	bne.n	8015834 <_raise_r+0x42>
 801582c:	2316      	movs	r3, #22
 801582e:	6003      	str	r3, [r0, #0]
 8015830:	2001      	movs	r0, #1
 8015832:	e7e7      	b.n	8015804 <_raise_r+0x12>
 8015834:	2100      	movs	r1, #0
 8015836:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801583a:	4620      	mov	r0, r4
 801583c:	4798      	blx	r3
 801583e:	2000      	movs	r0, #0
 8015840:	e7e0      	b.n	8015804 <_raise_r+0x12>
	...

08015844 <raise>:
 8015844:	4b02      	ldr	r3, [pc, #8]	@ (8015850 <raise+0xc>)
 8015846:	4601      	mov	r1, r0
 8015848:	6818      	ldr	r0, [r3, #0]
 801584a:	f7ff bfd2 	b.w	80157f2 <_raise_r>
 801584e:	bf00      	nop
 8015850:	2000003c 	.word	0x2000003c

08015854 <_kill_r>:
 8015854:	b538      	push	{r3, r4, r5, lr}
 8015856:	4d07      	ldr	r5, [pc, #28]	@ (8015874 <_kill_r+0x20>)
 8015858:	2300      	movs	r3, #0
 801585a:	4604      	mov	r4, r0
 801585c:	4608      	mov	r0, r1
 801585e:	4611      	mov	r1, r2
 8015860:	602b      	str	r3, [r5, #0]
 8015862:	f7ec f98d 	bl	8001b80 <_kill>
 8015866:	1c43      	adds	r3, r0, #1
 8015868:	d102      	bne.n	8015870 <_kill_r+0x1c>
 801586a:	682b      	ldr	r3, [r5, #0]
 801586c:	b103      	cbz	r3, 8015870 <_kill_r+0x1c>
 801586e:	6023      	str	r3, [r4, #0]
 8015870:	bd38      	pop	{r3, r4, r5, pc}
 8015872:	bf00      	nop
 8015874:	200057fc 	.word	0x200057fc

08015878 <_getpid_r>:
 8015878:	f7ec b97a 	b.w	8001b70 <_getpid>

0801587c <_init>:
 801587c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801587e:	bf00      	nop
 8015880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015882:	bc08      	pop	{r3}
 8015884:	469e      	mov	lr, r3
 8015886:	4770      	bx	lr

08015888 <_fini>:
 8015888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801588a:	bf00      	nop
 801588c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801588e:	bc08      	pop	{r3}
 8015890:	469e      	mov	lr, r3
 8015892:	4770      	bx	lr
