# DiplomovÃ¡ prÃ¡ce

## Pracuji na

- research ohlednÄ› FPGA (programovÃ¡nÃ­ v HLS (C/Matlab/Simlink) nevo HDL/Verilog [research.md](/research.md)

## MÃ© dennÃ­ poznÃ¡mky âœï¸

ğŸ”— [13.10.2022](notes/20221013.md)

ğŸ”— [14.10.2022](notes/20221014.md)

# Progress

_Coming soon..._

ğŸŸ¨ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â—»ï¸ â—»ï¸ â—»ï¸ â–«ï¸ â–«ï¸ â–«ï¸

0. NÃ¡pad
1. Research
