module piso_shift_register (
    input wire clk,             // Clock signal
    input wire reset,           // Active-high reset
    input wire load,            // Load control signal
    input wire [3:0] parallel_in, // 4-bit parallel input
    output reg serial_out       // Serial output
);

    reg [3:0] shift_reg; 

    always @(posedge clk or posedge reset) begin
        if (reset)
            shift_reg <= 4'b0000; 
        else if (load)
            shift_reg <= parallel_in;
        else begin
            serial_out <= shift_reg[0]; 
            shift_reg <= shift_reg >> 1;
        end
    end

endmodule
