Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    DESKTOP-56RQHKQ
Date:        Sat Aug 10 19:41:09 2019
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch xor00_xor00_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\xor00_xor00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Sat Aug 10 19:41:10 2019

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\xor00_xor00.srr"
Running: xor00 in foreground

Running proj_1|xor00

Running Flow: compile (Compile) on proj_1|xor00
# Sat Aug 10 19:41:10 2019

Running Flow: compile_flow (Compile Process) on proj_1|xor00
# Sat Aug 10 19:41:10 2019

Running: compiler (Compile Input) on proj_1|xor00
# Sat Aug 10 19:41:10 2019
Copied C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\synwork\xor00_xor00_comp.srs to C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\xor00_xor00.srs

compiler completed
# Sat Aug 10 19:41:13 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|xor00
# Sat Aug 10 19:41:13 2019

multi_srs_gen completed
# Sat Aug 10 19:41:14 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\synwork\xor00_xor00_mult.srs to C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\xor00_xor00.srs
Copied C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\xor00_xor00.srr to C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\xor00_xor00.srf
Complete: Compile Process on proj_1|xor00

Running: premap (Premap) on proj_1|xor00
# Sat Aug 10 19:41:14 2019

premap completed
# Sat Aug 10 19:41:16 2019

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on proj_1|xor00

Running Flow: map (Map) on proj_1|xor00
# Sat Aug 10 19:41:16 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|xor00
# Sat Aug 10 19:41:16 2019
Copied C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\synwork\xor00_xor00_m.srm to C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\xor00_xor00.srm

fpga_mapper completed
# Sat Aug 10 19:41:19 2019

Return Code: 0
Run Time:00h:00m:03s
Complete: Map on proj_1|xor00
Copied C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\xor00_xor00.srr to C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\xor00_xor00.srf
Complete: Logic Synthesis on proj_1|xor00
TCL script complete: "xor00_xor00_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\martin\Desktop\Arqui3cm2\xor00\xor00\proj_1.prj
batch mode default:no
