Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:34]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
