void F_1 ( T_1 * V_1 , T_2 V_2 , T_2 V_3 , T_2 V_4 )\r\n{\r\nT_2 V_5 = 0 ;\r\nT_2 V_6 ;\r\nT_2 V_7 ;\r\nT_1 V_8 ;\r\nif ( ! V_1 ) {\r\nF_2 ( L_1 ) ;\r\nreturn;\r\n}\r\nif ( ( V_2 < 4 ) || ( V_2 & 0x01 ) ) {\r\nV_3 = V_9 ;\r\n}\r\nwhile ( V_5 < V_2 ) {\r\nF_2 ( L_2 , ( V_4 + V_5 ) ) ;\r\nfor ( V_6 = 0 ; V_6 < 16 ; ) {\r\nif ( V_5 + V_6 >= V_2 ) {\r\nF_2 ( L_3 , ( ( V_3 * 2 ) + 1 ) , L_4 ) ;\r\nV_6 += V_3 ;\r\ncontinue;\r\n}\r\nswitch ( V_3 ) {\r\ncase V_9 :\r\ndefault:\r\nF_2 ( L_5 ,\r\nV_1 [ ( V_10 ) V_5 + V_6 ] ) ;\r\nbreak;\r\ncase V_11 :\r\nF_3 ( & V_7 ,\r\n& V_1 [ ( V_10 ) V_5 + V_6 ] ) ;\r\nF_2 ( L_6 , V_7 ) ;\r\nbreak;\r\ncase V_12 :\r\nF_4 ( & V_7 ,\r\n& V_1 [ ( V_10 ) V_5 + V_6 ] ) ;\r\nF_2 ( L_7 , V_7 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_4 ( & V_7 ,\r\n& V_1 [ ( V_10 ) V_5 + V_6 ] ) ;\r\nF_2 ( L_8 , V_7 ) ;\r\nF_4 ( & V_7 ,\r\n& V_1 [ ( V_10 ) V_5 + V_6 +\r\n4 ] ) ;\r\nF_2 ( L_7 , V_7 ) ;\r\nbreak;\r\n}\r\nV_6 += V_3 ;\r\n}\r\nF_2 ( L_4 ) ;\r\nfor ( V_6 = 0 ; V_6 < 16 ; V_6 ++ ) {\r\nif ( V_5 + V_6 >= V_2 ) {\r\nF_2 ( L_9 ) ;\r\nreturn;\r\n}\r\nif ( V_6 == 0 ) {\r\nF_2 ( L_10 ) ;\r\n}\r\nV_8 = V_1 [ ( V_10 ) V_5 + V_6 ] ;\r\nif ( isprint ( V_8 ) ) {\r\nF_2 ( L_11 , V_8 ) ;\r\n} else {\r\nF_2 ( L_12 ) ;\r\n}\r\n}\r\nF_2 ( L_9 ) ;\r\nV_5 += 16 ;\r\n}\r\nreturn;\r\n}\r\nvoid\r\nF_5 ( T_1 * V_1 , T_2 V_2 , T_2 V_3 , T_2 V_14 )\r\n{\r\nif ( ! ( ( V_15 & V_16 ) &&\r\n( V_14 & V_17 ) ) ) {\r\nreturn;\r\n}\r\nF_1 ( V_1 , V_2 , V_3 , 0 ) ;\r\n}\r\nvoid\r\nF_6 ( T_3 V_18 ,\r\nT_1 * V_1 , T_2 V_2 , T_2 V_3 , T_2 V_4 )\r\n{\r\nT_2 V_5 = 0 ;\r\nT_2 V_6 ;\r\nT_2 V_7 ;\r\nT_1 V_8 ;\r\nif ( ! V_1 ) {\r\nfprintf ( V_18 , L_1 ) ;\r\nreturn;\r\n}\r\nif ( ( V_2 < 4 ) || ( V_2 & 0x01 ) ) {\r\nV_3 = V_9 ;\r\n}\r\nwhile ( V_5 < V_2 ) {\r\nfprintf ( V_18 , L_2 , ( V_4 + V_5 ) ) ;\r\nfor ( V_6 = 0 ; V_6 < 16 ; ) {\r\nif ( V_5 + V_6 >= V_2 ) {\r\nfprintf ( V_18 , L_3 , ( ( V_3 * 2 ) + 1 ) , L_4 ) ;\r\nV_6 += V_3 ;\r\ncontinue;\r\n}\r\nswitch ( V_3 ) {\r\ncase V_9 :\r\ndefault:\r\nfprintf ( V_18 , L_5 ,\r\nV_1 [ ( V_10 ) V_5 + V_6 ] ) ;\r\nbreak;\r\ncase V_11 :\r\nF_3 ( & V_7 ,\r\n& V_1 [ ( V_10 ) V_5 + V_6 ] ) ;\r\nfprintf ( V_18 , L_6 , V_7 ) ;\r\nbreak;\r\ncase V_12 :\r\nF_4 ( & V_7 ,\r\n& V_1 [ ( V_10 ) V_5 + V_6 ] ) ;\r\nfprintf ( V_18 , L_7 , V_7 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_4 ( & V_7 ,\r\n& V_1 [ ( V_10 ) V_5 + V_6 ] ) ;\r\nfprintf ( V_18 , L_8 , V_7 ) ;\r\nF_4 ( & V_7 ,\r\n& V_1 [ ( V_10 ) V_5 + V_6 +\r\n4 ] ) ;\r\nfprintf ( V_18 , L_7 , V_7 ) ;\r\nbreak;\r\n}\r\nV_6 += V_3 ;\r\n}\r\nfprintf ( V_18 , L_4 ) ;\r\nfor ( V_6 = 0 ; V_6 < 16 ; V_6 ++ ) {\r\nif ( V_5 + V_6 >= V_2 ) {\r\nfprintf ( V_18 , L_9 ) ;\r\nreturn;\r\n}\r\nV_8 = V_1 [ ( V_10 ) V_5 + V_6 ] ;\r\nif ( isprint ( V_8 ) ) {\r\nfprintf ( V_18 , L_11 , V_8 ) ;\r\n} else {\r\nfprintf ( V_18 , L_12 ) ;\r\n}\r\n}\r\nfprintf ( V_18 , L_9 ) ;\r\nV_5 += 16 ;\r\n}\r\nreturn;\r\n}
