

================================================================
== Vitis HLS Report for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width'
================================================================
* Date:           Tue Jun 24 19:14:45 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.143 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|      820|  0.190 us|  8.200 us|   19|  820|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_width  |       17|      818|        18|          1|          1|  1 ~ 802|       yes|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.36>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv2_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_i"   --->   Operation 22 'read' 'conv2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln348_1_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %trunc_ln348_1"   --->   Operation 23 'read' 'trunc_ln348_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln348_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln348"   --->   Operation 24 'read' 'bitcast_ln348_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_i"   --->   Operation 25 'read' 'conv1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln347_1_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %trunc_ln347_1"   --->   Operation 26 'read' 'trunc_ln347_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln347_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln347"   --->   Operation 27 'read' 'bitcast_ln347_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cmp111_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp111_i"   --->   Operation 28 'read' 'cmp111_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cols_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols_cast_i"   --->   Operation 29 'read' 'cols_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 30 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln314_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln314"   --->   Operation 31 'read' 'mul_ln314_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%cmp263_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp263_i"   --->   Operation 32 'read' 'cmp263_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %i"   --->   Operation 33 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add106_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add106_i"   --->   Operation 34 'read' 'add106_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%idxprom2582_i_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idxprom2582_i"   --->   Operation 35 'read' 'idxprom2582_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cols_cast_i_cast = zext i16 %cols_cast_i_read"   --->   Operation 36 'zext' 'cols_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%idxprom2582_i_cast = zext i7 %idxprom2582_i_read"   --->   Operation 37 'zext' 'idxprom2582_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgL_in_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %leftRemappedMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapyLMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapxLMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 42 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_3 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 43 'alloca' 'buf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_4 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 44 'alloca' 'buf_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_5 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 45 'alloca' 'buf_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %j"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body109.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%j_5 = load i17 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 48 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r2_addr = getelementptr i17 %r2, i64 0, i64 %idxprom2582_i_cast"   --->   Operation 49 'getelementptr' 'r2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%r1_addr = getelementptr i17 %r1, i64 0, i64 %idxprom2582_i_cast"   --->   Operation 50 'getelementptr' 'r1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.10ns)   --->   "%icmp_ln259 = icmp_eq  i17 %j_5, i17 %add106_i_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 51 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.10ns)   --->   "%j_6 = add i17 %j_5, i17 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 52 'add' 'j_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %for.body109.split.i, void %for.inc489.i.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 53 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i17 %j_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 54 'trunc' 'trunc_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln261 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:261->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 55 'specpipeline' 'specpipeline_ln261' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln267 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 802, i64 401" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:267->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln267' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 57 'specloopname' 'specloopname_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.10ns)   --->   "%icmp_ln270 = icmp_ult  i17 %j_5, i17 %cols_cast_i_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:270->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 58 'icmp' 'icmp_ln270' <Predicate = (!icmp_ln259)> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln270 = and i1 %cmp111_i_read, i1 %icmp_ln270" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:270->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 59 'and' 'and_ln270' <Predicate = (!icmp_ln259)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln270 = br i1 %and_ln270, void %if.end223.i, void %if.then.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:270->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 60 'br' 'br_ln270' <Predicate = (!icmp_ln259)> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%div235_udiv_i = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %j_5, i32 1, i32 15" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 61 'partselect' 'div235_udiv_i' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.94ns)   --->   "%add_ln314 = add i15 %mul_ln314_read, i15 %div235_udiv_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 62 'add' 'add_ln314' <Predicate = (!icmp_ln259)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %trunc_ln_read, void %arrayidx24021.case.0.i, void %arrayidx24021.case.1.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 63 'br' 'br_ln314' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %trunc_ln259, void %arrayidx24021.case.03.i, void %arrayidx24021.case.14.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 64 'br' 'br_ln314' <Predicate = (!icmp_ln259 & !trunc_ln_read)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln314 = br void %arrayidx24021.exit.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 65 'br' 'br_ln314' <Predicate = (!icmp_ln259 & !trunc_ln_read)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %trunc_ln259, void %arrayidx24021.case.07.i, void %arrayidx24021.case.18.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 66 'br' 'br_ln314' <Predicate = (!icmp_ln259 & trunc_ln_read)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln314 = br void %arrayidx24021.exit.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 67 'br' 'br_ln314' <Predicate = (!icmp_ln259 & trunc_ln_read)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln320 = store i17 %i_read, i7 %r1_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:320->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 68 'store' 'store_ln320' <Predicate = (!icmp_ln259)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 128> <RAM>
ST_1 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln321 = store i17 %i_read, i7 %r2_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:321->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 69 'store' 'store_ln321' <Predicate = (!icmp_ln259)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 128> <RAM>
ST_1 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln323 = and i1 %cmp263_i_read, i1 %icmp_ln270" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:323->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 70 'and' 'and_ln323' <Predicate = (!icmp_ln259)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %and_ln323, void %for.inc485.i, void %if.then267.i_ifconv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:323->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 71 'br' 'br_ln323' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln347_read, i32 23, i32 30" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 72 'partselect' 'tmp_3' <Predicate = (!icmp_ln259 & and_ln323)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.91ns)   --->   "%icmp_ln347_5 = icmp_ne  i8 %tmp_3, i8 255" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 73 'icmp' 'icmp_ln347_5' <Predicate = (!icmp_ln259 & and_ln323)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.28ns)   --->   "%icmp_ln347 = icmp_eq  i23 %trunc_ln347_1_read, i23 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 74 'icmp' 'icmp_ln347' <Predicate = (!icmp_ln259 & and_ln323)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln348_read, i32 23, i32 30" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 75 'partselect' 'tmp_6' <Predicate = (!icmp_ln259 & and_ln323)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.91ns)   --->   "%icmp_ln348_3 = icmp_ne  i8 %tmp_6, i8 255" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 76 'icmp' 'icmp_ln348_3' <Predicate = (!icmp_ln259 & and_ln323)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.28ns)   --->   "%icmp_ln348 = icmp_eq  i23 %trunc_ln348_1_read, i23 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 77 'icmp' 'icmp_ln348' <Predicate = (!icmp_ln259 & and_ln323)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln259 = store i17 %j_6, i17 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 78 'store' 'store_ln259' <Predicate = (!icmp_ln259)> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.body109.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 79 'br' 'br_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.91>
ST_2 : Operation 80 [1/1] (3.63ns)   --->   "%imgL_in_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgL_in_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:271->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 80 'read' 'imgL_in_data_read' <Predicate = (!icmp_ln259 & and_ln270)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln272 = br void %if.end223.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:272->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 81 'br' 'br_ln272' <Predicate = (!icmp_ln259 & and_ln270)> <Delay = 1.58>
ST_2 : Operation 82 [1/1] (3.63ns)   --->   "%val = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mapxLMat_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:694->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:324->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 82 'read' 'val' <Predicate = (and_ln323)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 83 [1/1] (3.63ns)   --->   "%val_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mapyLMat_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:694->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:325->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 83 'read' 'val_6' <Predicate = (and_ln323)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %val_6, i32 23, i32 30" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 84 'partselect' 'tmp_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln347 = trunc i32 %val_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 85 'trunc' 'trunc_ln347' <Predicate = (and_ln323)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.91ns)   --->   "%icmp_ln347_3 = icmp_ne  i8 %tmp_2, i8 255" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 86 'icmp' 'icmp_ln347_3' <Predicate = (and_ln323)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (2.28ns)   --->   "%icmp_ln347_4 = icmp_eq  i23 %trunc_ln347, i23 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 87 'icmp' 'icmp_ln347_4' <Predicate = (and_ln323)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %val, i32 23, i32 30" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 88 'partselect' 'tmp_5' <Predicate = (and_ln323)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln348 = trunc i32 %val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 89 'trunc' 'trunc_ln348' <Predicate = (and_ln323)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.91ns)   --->   "%icmp_ln348_1 = icmp_ne  i8 %tmp_5, i8 255" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 90 'icmp' 'icmp_ln348_1' <Predicate = (and_ln323)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (2.28ns)   --->   "%icmp_ln348_2 = icmp_eq  i23 %trunc_ln348, i23 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 91 'icmp' 'icmp_ln348_2' <Predicate = (and_ln323)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%s = phi i8 %imgL_in_data_read, void %if.then.i, i8 0, void %for.body109.split.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:271->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 92 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i15 %add_ln314" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 93 'zext' 'zext_ln314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf, i64 0, i64 %zext_ln314" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 94 'getelementptr' 'buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i8 %buf_3, i64 0, i64 %zext_ln314" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 95 'getelementptr' 'buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i8 %buf_4, i64 0, i64 %zext_ln314" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 96 'getelementptr' 'buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i8 %buf_5, i64 0, i64 %zext_ln314" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 97 'getelementptr' 'buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln314 = store i8 %s, i15 %buf_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 98 'store' 'store_ln314' <Predicate = (!trunc_ln_read & !trunc_ln259)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln314 = br void %arrayidx24021.exit2.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 99 'br' 'br_ln314' <Predicate = (!trunc_ln_read & !trunc_ln259)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln314 = store i8 %s, i15 %buf_3_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 100 'store' 'store_ln314' <Predicate = (!trunc_ln_read & trunc_ln259)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln314 = br void %arrayidx24021.exit2.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 101 'br' 'br_ln314' <Predicate = (!trunc_ln_read & trunc_ln259)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln314 = store i8 %s, i15 %buf_4_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 102 'store' 'store_ln314' <Predicate = (trunc_ln_read & !trunc_ln259)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln314 = br void %arrayidx24021.exit6.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 103 'br' 'br_ln314' <Predicate = (trunc_ln_read & !trunc_ln259)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln314 = store i8 %s, i15 %buf_5_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 104 'store' 'store_ln314' <Predicate = (trunc_ln_read & trunc_ln259)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln314 = br void %arrayidx24021.exit6.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 105 'br' 'br_ln314' <Predicate = (trunc_ln_read & trunc_ln259)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%x_fl = bitcast i32 %val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:695->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:324->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 106 'bitcast' 'x_fl' <Predicate = (and_ln323)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%y_fl = bitcast i32 %val_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:695->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:325->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 107 'bitcast' 'y_fl' <Predicate = (and_ln323)> <Delay = 0.00>
ST_3 : [1/1] (1.58ns)   --->   Input mux for Operation 108 '%dc_2 = fmul i32 %y_fl, i32 32'
ST_3 : Operation 108 [4/4] (4.11ns)   --->   "%dc_2 = fmul i32 %y_fl, i32 32" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 108 'fmul' 'dc_2' <Predicate = (and_ln323)> <Delay = 4.11> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.58ns)   --->   Input mux for Operation 109 '%tmp_4 = fcmp_ole  i32 %y_fl, i32 %conv1_i_read'
ST_3 : Operation 109 [2/2] (3.84ns)   --->   "%tmp_4 = fcmp_ole  i32 %y_fl, i32 %conv1_i_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 109 'fcmp' 'tmp_4' <Predicate = (and_ln323)> <Delay = 3.84> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.58ns)   --->   Input mux for Operation 110 '%tmp_7 = fcmp_ole  i32 %x_fl, i32 %conv2_i_read'
ST_3 : Operation 110 [2/2] (3.84ns)   --->   "%tmp_7 = fcmp_ole  i32 %x_fl, i32 %conv2_i_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 110 'fcmp' 'tmp_7' <Predicate = (and_ln323)> <Delay = 3.84> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 111 [3/4] (5.70ns)   --->   "%dc_2 = fmul i32 %y_fl, i32 32" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 111 'fmul' 'dc_2' <Predicate = (and_ln323)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_ole  i32 %y_fl, i32 %conv1_i_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 112 'fcmp' 'tmp_4' <Predicate = (and_ln323)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln348_1)   --->   "%or_ln348 = or i1 %icmp_ln348_2, i1 %icmp_ln348_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 113 'or' 'or_ln348' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln348_1)   --->   "%or_ln348_1 = or i1 %icmp_ln348, i1 %icmp_ln348_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 114 'or' 'or_ln348_1' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln348_1)   --->   "%and_ln348 = and i1 %or_ln348, i1 %or_ln348_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 115 'and' 'and_ln348' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_ole  i32 %x_fl, i32 %conv2_i_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 116 'fcmp' 'tmp_7' <Predicate = (and_ln323)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln348_1 = and i1 %and_ln348, i1 %tmp_7" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 117 'and' 'and_ln348_1' <Predicate = (and_ln323)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : [1/1] (1.58ns)   --->   Input mux for Operation 118 '%dc = fmul i32 %x_fl, i32 32'
ST_5 : Operation 118 [4/4] (4.11ns)   --->   "%dc = fmul i32 %x_fl, i32 32" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 118 'fmul' 'dc' <Predicate = (and_ln323)> <Delay = 4.11> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [2/4] (5.70ns)   --->   "%dc_2 = fmul i32 %y_fl, i32 32" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 119 'fmul' 'dc_2' <Predicate = (and_ln323)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 120 [3/4] (5.70ns)   --->   "%dc = fmul i32 %x_fl, i32 32" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 120 'fmul' 'dc' <Predicate = (and_ln323)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/4] (5.70ns)   --->   "%dc_2 = fmul i32 %y_fl, i32 32" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 121 'fmul' 'dc_2' <Predicate = (and_ln323)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 122 [2/4] (5.70ns)   --->   "%dc = fmul i32 %x_fl, i32 32" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 122 'fmul' 'dc' <Predicate = (and_ln323)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%data_2 = bitcast i32 %dc_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 123 'bitcast' 'data_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%xs_sign_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_2, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 124 'bitselect' 'xs_sign_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%xs_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_2, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 125 'partselect' 'xs_exp_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln371_2 = trunc i32 %data_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 126 'trunc' 'trunc_ln371_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 127 'zext' 'zext_ln346_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 128 'add' 'add_ln346_1' <Predicate = (and_ln323)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 129 'bitselect' 'tmp_276' <Predicate = (and_ln323)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.91ns)   --->   "%sub_ln18_1 = sub i8 127, i8 %xs_exp_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 130 'sub' 'sub_ln18_1' <Predicate = (and_ln323)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i8 %sub_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 131 'sext' 'sext_ln18_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.96ns)   --->   "%select_ln18_2 = select i1 %tmp_276, i9 %sext_ln18_2, i9 %add_ln346_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 132 'select' 'select_ln18_2' <Predicate = (and_ln323)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 133 [1/4] (5.70ns)   --->   "%dc = fmul i32 %x_fl, i32 32" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 133 'fmul' 'dc' <Predicate = (and_ln323)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_2, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 134 'bitconcatenate' 'mantissa_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 135 'zext' 'zext_ln15_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i9 %select_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 136 'sext' 'sext_ln18_5' <Predicate = (and_ln323)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 137 'zext' 'zext_ln18_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (4.42ns)   --->   "%lshr_ln18_1 = lshr i79 %zext_ln15_2, i79 %zext_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 138 'lshr' 'lshr_ln18_1' <Predicate = (and_ln323 & tmp_276)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (4.42ns)   --->   "%shl_ln18_1 = shl i79 %zext_ln15_2, i79 %zext_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 139 'shl' 'shl_ln18_1' <Predicate = (and_ln323 & !tmp_276)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_1, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 140 'bitselect' 'tmp_277' <Predicate = (and_ln323 & tmp_276)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i1 %tmp_277" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 141 'zext' 'zext_ln21_1' <Predicate = (and_ln323 & tmp_276)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18_1, i32 24, i32 55" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 142 'partselect' 'tmp_8' <Predicate = (and_ln323 & !tmp_276)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.69ns)   --->   "%val_10 = select i1 %tmp_276, i32 %zext_ln21_1, i32 %tmp_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 143 'select' 'val_10' <Predicate = (and_ln323)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.88>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 144 'bitcast' 'data' <Predicate = (and_ln323)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 145 'bitselect' 'xs_sign' <Predicate = (and_ln323)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 146 'partselect' 'xs_exp' <Predicate = (and_ln323)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i32 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 147 'trunc' 'trunc_ln371' <Predicate = (and_ln323)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 148 'zext' 'zext_ln346' <Predicate = (and_ln323)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 149 'add' 'add_ln346' <Predicate = (and_ln323)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 150 'bitselect' 'tmp' <Predicate = (and_ln323)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 151 'sub' 'sub_ln18' <Predicate = (and_ln323)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 152 'sext' 'sext_ln18' <Predicate = (and_ln323)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.96ns)   --->   "%select_ln18 = select i1 %tmp, i9 %sext_ln18, i9 %add_ln346" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 153 'select' 'select_ln18' <Predicate = (and_ln323)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (2.55ns)   --->   "%result_10 = sub i32 0, i32 %val_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 154 'sub' 'result_10' <Predicate = (and_ln323 & xs_sign_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.34>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 155 'bitconcatenate' 'mantissa' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 156 'zext' 'zext_ln15' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i9 %select_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 157 'sext' 'sext_ln18_4' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 158 'zext' 'zext_ln18' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (4.42ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 159 'lshr' 'lshr_ln18' <Predicate = (and_ln323 & tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (4.42ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 160 'shl' 'shl_ln18' <Predicate = (and_ln323 & !tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 161 'bitselect' 'tmp_274' <Predicate = (and_ln323 & tmp)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_274" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 162 'zext' 'zext_ln21' <Predicate = (and_ln323 & tmp)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 163 'partselect' 'tmp_s' <Predicate = (and_ln323 & !tmp)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.69ns)   --->   "%val_9 = select i1 %tmp, i32 %zext_ln21, i32 %tmp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 164 'select' 'val_9' <Predicate = (and_ln323)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.69ns)   --->   "%result = select i1 %xs_sign_2, i32 %result_10, i32 %val_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 165 'select' 'result' <Predicate = (and_ln323)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%y = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %result, i32 5, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:335->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 166 'partselect' 'y' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:335->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 167 'bitselect' 'tmp_279' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln335_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 5, i32 11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:335->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 168 'partselect' 'trunc_ln335_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln335 = sext i27 %y" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:335->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 169 'sext' 'sext_ln335' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%iv = trunc i32 %result" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 170 'trunc' 'iv' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 171 'bitselect' 'tmp_283' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (2.40ns)   --->   "%sub_ln370 = sub i28 0, i28 %sext_ln335" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 172 'sub' 'sub_ln370' <Predicate = (and_ln323)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%lshr_ln370_1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %sub_ln370, i32 1, i32 27" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 173 'partselect' 'lshr_ln370_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln370_1 = zext i27 %lshr_ln370_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 174 'zext' 'zext_ln370_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (2.40ns)   --->   "%sub_ln370_1 = sub i28 0, i28 %zext_ln370_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 175 'sub' 'sub_ln370_1' <Predicate = (and_ln323)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln370_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %result, i32 6, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 176 'partselect' 'trunc_ln370_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln370 = sext i26 %trunc_ln370_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 177 'sext' 'sext_ln370' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i27 %sext_ln370" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 178 'zext' 'zext_ln370' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.83ns)   --->   "%select_ln370 = select i1 %tmp_283, i28 %sub_ln370_1, i28 %zext_ln370" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 179 'select' 'select_ln370' <Predicate = (and_ln323)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln370 = trunc i28 %select_ln370" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 180 'trunc' 'trunc_ln370' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%p_and_f9 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_279" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 181 'bitconcatenate' 'p_and_f9' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln370_5 = zext i2 %p_and_f9" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 182 'zext' 'zext_ln370_5' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (1.56ns)   --->   "%sub_ln370_3 = sub i3 0, i3 %zext_ln370_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 183 'sub' 'sub_ln370_3' <Predicate = (and_ln323)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.98ns)   --->   "%select_ln370_1 = select i1 %tmp_283, i3 %sub_ln370_3, i3 %zext_ln370_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 184 'select' 'select_ln370_1' <Predicate = (and_ln323)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln370_3 = trunc i3 %select_ln370_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 185 'trunc' 'trunc_ln370_3' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %select_ln370, i32 27" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 186 'bitselect' 'tmp_285' <Predicate = (and_ln323)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (1.56ns)   --->   "%tobool438_i = icmp_eq  i2 %trunc_ln370_3, i2 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 187 'icmp' 'tobool438_i' <Predicate = (and_ln323)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.12>
ST_11 : Operation 188 [1/1] (2.55ns)   --->   "%result_9 = sub i32 0, i32 %val_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 188 'sub' 'result_9' <Predicate = (and_ln323 & xs_sign)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln370_1 = sext i28 %select_ln370" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 189 'sext' 'sext_ln370_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln370_2 = sext i3 %select_ln370_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 190 'sext' 'sext_ln370_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (2.43ns)   --->   "%add_ln370 = add i29 %sext_ln370_1, i29 %sext_ln370_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 191 'add' 'add_ln370' <Predicate = (and_ln323)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln370_4 = trunc i29 %add_ln370" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 192 'trunc' 'trunc_ln370_4' <Predicate = (and_ln323)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln370, i32 28" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 193 'bitselect' 'tmp_284' <Predicate = (and_ln323)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (1.82ns)   --->   "%sub_ln370_4 = sub i6 0, i6 %trunc_ln370_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 194 'sub' 'sub_ln370_4' <Predicate = (and_ln323)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%p_and_t5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %sub_ln370_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 195 'bitconcatenate' 'p_and_t5' <Predicate = (and_ln323)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln370_7 = zext i7 %p_and_t5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 196 'zext' 'zext_ln370_7' <Predicate = (and_ln323)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (1.87ns)   --->   "%sub_ln370_5 = sub i8 0, i8 %zext_ln370_7" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 197 'sub' 'sub_ln370_5' <Predicate = (and_ln323)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%p_and_f = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %trunc_ln370" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 198 'bitconcatenate' 'p_and_f' <Predicate = (and_ln323 & !tmp_285)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i7 %p_and_f" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 199 'zext' 'zext_ln371' <Predicate = (and_ln323 & !tmp_285)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (1.82ns)   --->   "%sub_ln371 = sub i6 0, i6 %trunc_ln370" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 200 'sub' 'sub_ln371' <Predicate = (and_ln323 & tmp_285)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%p_and_t = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %sub_ln371" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 201 'bitconcatenate' 'p_and_t' <Predicate = (and_ln323 & tmp_285)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln371_2 = zext i7 %p_and_t" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 202 'zext' 'zext_ln371_2' <Predicate = (and_ln323 & tmp_285)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (1.87ns)   --->   "%sub_ln371_1 = sub i8 0, i8 %zext_ln371_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 203 'sub' 'sub_ln371_1' <Predicate = (and_ln323 & tmp_285)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (1.24ns)   --->   "%ya1 = select i1 %tmp_285, i8 %sub_ln371_1, i8 %zext_ln371" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 204 'select' 'ya1' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.76>
ST_12 : Operation 205 [1/1] (0.69ns)   --->   "%result_12 = select i1 %xs_sign, i32 %result_9, i32 %val_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 205 'select' 'result_12' <Predicate = (and_ln323)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_12, i32 5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:334->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 206 'bitselect' 'tmp_278' <Predicate = (and_ln323)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%iu = trunc i32 %result_12" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 207 'trunc' 'iu' <Predicate = (and_ln323)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_12, i32 5, i32 20" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 208 'partselect' 'trunc_ln5' <Predicate = (and_ln323)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_12, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 209 'bitselect' 'tmp_282' <Predicate = (and_ln323)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (2.07ns)   --->   "%sub_ln368 = sub i16 0, i16 %trunc_ln5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 210 'sub' 'sub_ln368' <Predicate = (and_ln323)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %sub_ln368, i32 1, i32 15" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 211 'partselect' 'trunc_ln368_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (1.94ns)   --->   "%sub_ln368_1 = sub i15 0, i15 %trunc_ln368_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 212 'sub' 'sub_ln368_1' <Predicate = (and_ln323)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln368_3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %result_12, i32 6, i32 20" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 213 'partselect' 'trunc_ln368_3' <Predicate = (and_ln323)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.75ns)   --->   "%xa1 = select i1 %tmp_282, i15 %sub_ln368_1, i15 %trunc_ln368_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 214 'select' 'xa1' <Predicate = (and_ln323)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%p_and_t1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_278" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 215 'bitconcatenate' 'p_and_t1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (1.56ns)   --->   "%sub_ln368_3 = sub i2 0, i2 %p_and_t1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 216 'sub' 'sub_ln368_3' <Predicate = (and_ln323)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 217 [1/1] (0.99ns)   --->   "%select_ln368_1 = select i1 %tmp_282, i2 %sub_ln368_3, i2 %p_and_t1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 217 'select' 'select_ln368_1' <Predicate = (and_ln323)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%p_and_f3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %trunc_ln370_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 218 'bitconcatenate' 'p_and_f3' <Predicate = (and_ln323 & !tmp_284)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln370_6 = zext i7 %p_and_f3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 219 'zext' 'zext_ln370_6' <Predicate = (and_ln323 & !tmp_284)> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (1.24ns)   --->   "%ya0 = select i1 %tmp_284, i8 %sub_ln370_5, i8 %zext_ln370_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 220 'select' 'ya0' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%ya0_cast = sext i8 %ya0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 221 'sext' 'ya0_cast' <Predicate = (and_ln323)> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (4.52ns)   --->   "%empty = mul i15 %ya0_cast, i15 401" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 222 'mul' 'empty' <Predicate = (and_ln323)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%ya1_cast = sext i8 %ya1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 223 'sext' 'ya1_cast' <Predicate = (and_ln323)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (4.52ns)   --->   "%empty_152 = mul i15 %ya1_cast, i15 401" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 224 'mul' 'empty_152' <Predicate = (and_ln323)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln368 = sext i2 %select_ln368_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 225 'sext' 'sext_ln368' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (1.94ns)   --->   "%xa0 = add i15 %xa1, i15 %sext_ln368" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 226 'add' 'xa0' <Predicate = (and_ln323)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [1/1] (1.94ns)   --->   "%empty_150 = add i15 %empty, i15 %xa0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 227 'add' 'empty_150' <Predicate = (and_ln323)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%p_cast5 = zext i15 %empty_150" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 228 'zext' 'p_cast5' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr i8 %buf, i64 0, i64 %p_cast5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 229 'getelementptr' 'buf_addr_8' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (1.94ns)   --->   "%empty_151 = add i15 %empty, i15 %xa1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 230 'add' 'empty_151' <Predicate = (and_ln323)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%p_cast6 = zext i15 %empty_151" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 231 'zext' 'p_cast6' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%buf_3_addr_1 = getelementptr i8 %buf_3, i64 0, i64 %p_cast6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 232 'getelementptr' 'buf_3_addr_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (1.94ns)   --->   "%empty_153 = add i15 %empty_152, i15 %xa0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 233 'add' 'empty_153' <Predicate = (and_ln323)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%p_cast7 = zext i15 %empty_153" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 234 'zext' 'p_cast7' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%buf_4_addr_1 = getelementptr i8 %buf_4, i64 0, i64 %p_cast7" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 235 'getelementptr' 'buf_4_addr_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (1.94ns)   --->   "%empty_154 = add i15 %empty_152, i15 %xa1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 236 'add' 'empty_154' <Predicate = (and_ln323)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%p_cast8 = zext i15 %empty_154" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 237 'zext' 'p_cast8' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%buf_5_addr_1 = getelementptr i8 %buf_5, i64 0, i64 %p_cast8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 238 'getelementptr' 'buf_5_addr_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (1.56ns)   --->   "%tobool428_i = icmp_eq  i2 %select_ln368_1, i2 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 239 'icmp' 'tobool428_i' <Predicate = (and_ln323)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%iv_cast_i = zext i5 %iv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 240 'zext' 'iv_cast_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (1.82ns)   --->   "%sub_i_i682_i = sub i6 32, i6 %iv_cast_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 241 'sub' 'sub_i_i682_i' <Predicate = (and_ln323)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [2/2] (3.25ns)   --->   "%d01_6 = load i15 %buf_addr_8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:396->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 242 'load' 'd01_6' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_13 : Operation 243 [2/2] (3.25ns)   --->   "%d00_6 = load i15 %buf_3_addr_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:397->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 243 'load' 'd00_6' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_13 : Operation 244 [2/2] (3.25ns)   --->   "%d11 = load i15 %buf_4_addr_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:398->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 244 'load' 'd11' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_13 : Operation 245 [2/2] (3.25ns)   --->   "%d10 = load i15 %buf_5_addr_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:399->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 245 'load' 'd10' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>

State 14 <SV = 13> <Delay = 6.80>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%conv_i_i12_i_i678_i = zext i5 %iv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 246 'zext' 'conv_i_i12_i_i678_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%sub_i_i682_cast_i = zext i6 %sub_i_i682_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 247 'zext' 'sub_i_i682_cast_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%conv7_i624_i = zext i5 %iu" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 248 'zext' 'conv7_i624_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%iu_cast_i = zext i5 %iu" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 249 'zext' 'iu_cast_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (3.78ns)   --->   "%k01 = mul i11 %sub_i_i682_cast_i, i11 %conv7_i624_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 250 'mul' 'k01' <Predicate = (and_ln323)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (1.82ns)   --->   "%sub_i_i569_i = sub i6 32, i6 %iu_cast_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 251 'sub' 'sub_i_i569_i' <Predicate = (and_ln323)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%sub_i_i569_cast_i = zext i6 %sub_i_i569_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 252 'zext' 'sub_i_i569_cast_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (3.78ns)   --->   "%k10 = mul i11 %sub_i_i569_cast_i, i11 %conv_i_i12_i_i678_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 253 'mul' 'k10' <Predicate = (and_ln323)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%conv_i465_i = zext i5 %iv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 254 'zext' 'conv_i465_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%conv7_i_i = zext i5 %iu" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 255 'zext' 'conv7_i_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (3.49ns)   --->   "%mul_i_i = mul i10 %conv_i465_i, i10 %conv7_i_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 256 'mul' 'mul_i_i' <Predicate = (and_ln323)> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%shl_i_i28_i_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %sub_i_i682_i, i5 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 257 'bitconcatenate' 'shl_i_i28_i_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (1.65ns) (grouped into DSP with root node add_ln439)   --->   "%k00 = sub i11 %shl_i_i28_i_i, i11 %k01" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 258 'sub' 'k00' <Predicate = (and_ln323)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 259 [1/1] (0.00ns) (grouped into DSP with root node add_ln439)   --->   "%zext_ln439 = zext i11 %k00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 259 'zext' 'zext_ln439' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i10 %mul_i_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:378->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 260 'zext' 'zext_ln378' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 261 [1/2] (3.25ns)   --->   "%d01_6 = load i15 %buf_addr_8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:396->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 261 'load' 'd01_6' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_14 : Operation 262 [1/2] (3.25ns)   --->   "%d00_6 = load i15 %buf_3_addr_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:397->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 262 'load' 'd00_6' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_14 : Operation 263 [1/2] (3.25ns)   --->   "%d11 = load i15 %buf_4_addr_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:398->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 263 'load' 'd11' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_14 : Operation 264 [1/2] (3.25ns)   --->   "%d10 = load i15 %buf_5_addr_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:399->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 264 'load' 'd10' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 26065> <RAM>
ST_14 : Operation 265 [1/1] (1.24ns)   --->   "%d10_6 = select i1 %tobool428_i, i8 %d01_6, i8 %d00_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:401->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 265 'select' 'd10_6' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 266 [1/1] (1.24ns)   --->   "%d11_8 = select i1 %tobool428_i, i8 %d00_6, i8 %d01_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:401->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 266 'select' 'd11_8' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (1.24ns)   --->   "%d00 = select i1 %tobool428_i, i8 %d11, i8 %d10" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:401->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 267 'select' 'd00' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (1.24ns)   --->   "%d01 = select i1 %tobool428_i, i8 %d10, i8 %d11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:401->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 268 'select' 'd01' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (1.24ns)   --->   "%select_ln412 = select i1 %tobool438_i, i8 %d10_6, i8 %d00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:412->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 269 'select' 'select_ln412' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 270 [1/1] (1.24ns)   --->   "%select_ln412_1 = select i1 %tobool438_i, i8 %d11_8, i8 %d01" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:412->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 270 'select' 'select_ln412_1' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (1.24ns)   --->   "%select_ln412_2 = select i1 %tobool438_i, i8 %d00, i8 %d10_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:412->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 271 'select' 'select_ln412_2' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (1.24ns)   --->   "%select_ln412_3 = select i1 %tobool438_i, i8 %d01, i8 %d11_8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:412->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 272 'select' 'select_ln412_3' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln439_3 = zext i8 %select_ln412" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 273 'zext' 'zext_ln439_3' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 274 [3/3] (1.05ns) (grouped into DSP with root node add_ln439)   --->   "%mul_ln439 = mul i18 %zext_ln439, i18 %zext_ln439_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 274 'mul' 'mul_ln439' <Predicate = (and_ln323)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln439_6 = zext i8 %select_ln412_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 275 'zext' 'zext_ln439_6' <Predicate = (and_ln323)> <Delay = 0.00>
ST_14 : Operation 276 [3/3] (1.05ns) (grouped into DSP with root node add_ln439_1)   --->   "%mul_ln439_3 = mul i18 %zext_ln378, i18 %zext_ln439_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 276 'mul' 'mul_ln439_3' <Predicate = (and_ln323)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 5.63>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln439_1 = zext i11 %k01" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 277 'zext' 'zext_ln439_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln439_2 = zext i11 %k10" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 278 'zext' 'zext_ln439_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_15 : Operation 279 [2/3] (1.05ns) (grouped into DSP with root node add_ln439)   --->   "%mul_ln439 = mul i18 %zext_ln439, i18 %zext_ln439_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 279 'mul' 'mul_ln439' <Predicate = (and_ln323)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln439_4 = zext i8 %select_ln412_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 280 'zext' 'zext_ln439_4' <Predicate = (and_ln323)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (5.63ns)   --->   "%mul_ln439_1 = mul i18 %zext_ln439_1, i18 %zext_ln439_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 281 'mul' 'mul_ln439_1' <Predicate = (and_ln323)> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln439_5 = zext i8 %select_ln412_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 282 'zext' 'zext_ln439_5' <Predicate = (and_ln323)> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (5.63ns)   --->   "%mul_ln439_2 = mul i18 %zext_ln439_2, i18 %zext_ln439_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 283 'mul' 'mul_ln439_2' <Predicate = (and_ln323)> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [2/3] (1.05ns) (grouped into DSP with root node add_ln439_1)   --->   "%mul_ln439_3 = mul i18 %zext_ln378, i18 %zext_ln439_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 284 'mul' 'mul_ln439_3' <Predicate = (and_ln323)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 5.12>
ST_16 : Operation 285 [1/1] (1.87ns)   --->   "%add_ln338_1 = add i7 %trunc_ln335_1, i7 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 285 'add' 'add_ln338_1' <Predicate = (and_ln323)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i7 %trunc_ln335_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 286 'zext' 'zext_ln347' <Predicate = (and_ln323)> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%r1_addr_2 = getelementptr i17 %r1, i64 0, i64 %zext_ln347" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 287 'getelementptr' 'r1_addr_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_16 : Operation 288 [2/2] (3.25ns)   --->   "%r1_load = load i7 %r1_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 288 'load' 'r1_load' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 128> <RAM>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln347_1 = zext i7 %add_ln338_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 289 'zext' 'zext_ln347_1' <Predicate = (and_ln323)> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%r2_addr_2 = getelementptr i17 %r2, i64 0, i64 %zext_ln347_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 290 'getelementptr' 'r2_addr_2' <Predicate = (and_ln323)> <Delay = 0.00>
ST_16 : Operation 291 [2/2] (3.25ns)   --->   "%r2_load = load i7 %r2_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 291 'load' 'r2_load' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 128> <RAM>
ST_16 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node add_ln439)   --->   "%mul_ln439 = mul i18 %zext_ln439, i18 %zext_ln439_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 292 'mul' 'mul_ln439' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 293 [1/3] (0.00ns) (grouped into DSP with root node add_ln439_1)   --->   "%mul_ln439_3 = mul i18 %zext_ln378, i18 %zext_ln439_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 293 'mul' 'mul_ln439_3' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 294 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln439 = add i18 %mul_ln439, i18 %mul_ln439_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 294 'add' 'add_ln439' <Predicate = (and_ln323)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 295 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln439_1 = add i18 %mul_ln439_2, i18 %mul_ln439_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 295 'add' 'add_ln439_1' <Predicate = (and_ln323)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 6.63>
ST_17 : Operation 296 [1/1] (2.40ns)   --->   "%ynext = add i28 %sext_ln335, i28 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 296 'add' 'ynext' <Predicate = (and_ln323)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln347_2)   --->   "%or_ln347 = or i1 %icmp_ln347_4, i1 %icmp_ln347_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 297 'or' 'or_ln347' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln347_2)   --->   "%or_ln347_1 = or i1 %icmp_ln347, i1 %icmp_ln347_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 298 'or' 'or_ln347_1' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln347_2)   --->   "%and_ln347 = and i1 %or_ln347, i1 %or_ln347_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 299 'and' 'and_ln347' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln347_2)   --->   "%and_ln347_1 = and i1 %and_ln347, i1 %tmp_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 300 'and' 'and_ln347_1' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [1/2] (3.25ns)   --->   "%r1_load = load i7 %r1_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 301 'load' 'r1_load' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 128> <RAM>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%r1_load_cast_i = zext i17 %r1_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 302 'zext' 'r1_load_cast_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (2.40ns)   --->   "%icmp_ln347_1 = icmp_eq  i27 %r1_load_cast_i, i27 %y" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 303 'icmp' 'icmp_ln347_1' <Predicate = (and_ln323)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/2] (3.25ns)   --->   "%r2_load = load i7 %r2_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 304 'load' 'r2_load' <Predicate = (and_ln323)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 128> <RAM>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%r2_load_cast_i = zext i17 %r2_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 305 'zext' 'r2_load_cast_i' <Predicate = (and_ln323)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (2.43ns)   --->   "%icmp_ln347_2 = icmp_eq  i28 %r2_load_cast_i, i28 %ynext" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 306 'icmp' 'icmp_ln347_2' <Predicate = (and_ln323)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln347_2 = and i1 %and_ln347_1, i1 %icmp_ln347_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 307 'and' 'and_ln347_2' <Predicate = (and_ln323)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln439 = add i18 %mul_ln439, i18 %mul_ln439_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 308 'add' 'add_ln439' <Predicate = (and_ln323)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 309 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln439_1 = add i18 %mul_ln439_2, i18 %mul_ln439_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 309 'add' 'add_ln439_1' <Predicate = (and_ln323)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 323 'ret' 'ret_ln0' <Predicate = (icmp_ln259)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node d_2)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 310 'bitselect' 'tmp_280' <Predicate = (and_ln323)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node d_2)   --->   "%xor_ln347 = xor i1 %tmp_280, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 311 'xor' 'xor_ln347' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node d_2)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_12, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 312 'bitselect' 'tmp_281' <Predicate = (and_ln323)> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node d_2)   --->   "%xor_ln348 = xor i1 %tmp_281, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 313 'xor' 'xor_ln348' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node d_2)   --->   "%and_ln347_3 = and i1 %and_ln347_2, i1 %xor_ln347" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 314 'and' 'and_ln347_3' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node d_2)   --->   "%and_ln347_4 = and i1 %icmp_ln347_2, i1 %xor_ln348" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 315 'and' 'and_ln347_4' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node d_2)   --->   "%and_ln347_5 = and i1 %and_ln347_4, i1 %and_ln348_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 316 'and' 'and_ln347_5' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node d_2)   --->   "%in_range = and i1 %and_ln347_5, i1 %and_ln347_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 317 'and' 'in_range' <Predicate = (and_ln323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 318 [1/1] (2.13ns)   --->   "%add_ln439_2 = add i18 %add_ln439_1, i18 %add_ln439" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 318 'add' 'add_ln439_2' <Predicate = (and_ln323)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node d_2)   --->   "%d = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln439_2, i32 10, i32 17" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 319 'partselect' 'd' <Predicate = (and_ln323)> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (1.24ns) (out node of the LUT)   --->   "%d_2 = select i1 %in_range, i8 %d, i8 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 320 'select' 'd_2' <Predicate = (and_ln323)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 321 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %leftRemappedMat_data, i8 %d_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:443->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 321 'write' 'write_ln553' <Predicate = (and_ln323)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc485.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:444->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491]   --->   Operation 322 'br' 'br_ln444' <Predicate = (and_ln323)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.361ns
The critical path consists of the following:
	'alloca' operation ('j') [21]  (0.000 ns)
	'load' operation ('j', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) on local variable 'j' [49]  (0.000 ns)
	'icmp' operation ('icmp_ln270', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:270->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [60]  (2.107 ns)
	'and' operation ('and_ln270', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:270->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [61]  (0.978 ns)
	multiplexor before 'phi' operation ('s', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:271->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) with incoming values : ('imgL_in_data_read', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:271->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [67]  (1.588 ns)
	blocking operation 0.688 ns on control path)

 <State 2>: 5.919ns
The critical path consists of the following:
	fifo read operation ('val', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:694->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:325->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) on port 'mapyLMat_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:694->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:325->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [104]  (3.634 ns)
	'icmp' operation ('icmp_ln347_4', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [167]  (2.285 ns)

 <State 3>: 5.702ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.588 ns)
'fmul' operation ('x', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [129]  (4.114 ns)

 <State 4>: 6.409ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [197]  (5.431 ns)
	'and' operation ('and_ln348_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:348->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [198]  (0.978 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.588 ns)
'fmul' operation ('x', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [106]  (4.114 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('x', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [106]  (5.702 ns)

 <State 7>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('x', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [106]  (5.702 ns)

 <State 8>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('x', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [106]  (5.702 ns)

 <State 9>: 2.883ns
The critical path consists of the following:
	'sub' operation ('sub_ln18', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [116]  (1.915 ns)
	'select' operation ('select_ln18', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [118]  (0.968 ns)

 <State 10>: 6.344ns
The critical path consists of the following:
	'select' operation ('result', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [151]  (0.698 ns)
	'sub' operation ('sub_ln370', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [217]  (2.404 ns)
	'sub' operation ('sub_ln370_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [220]  (2.404 ns)
	'select' operation ('select_ln370', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [224]  (0.839 ns)

 <State 11>: 6.128ns
The critical path consists of the following:
	'add' operation ('add_ln370', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [233]  (2.433 ns)
	'sub' operation ('sub_ln370_4', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [238]  (1.825 ns)
	'sub' operation ('sub_ln370_5', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [241]  (1.870 ns)

 <State 12>: 5.768ns
The critical path consists of the following:
	'select' operation ('ya0', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [242]  (1.248 ns)
	'mul' operation ('empty', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [252]  (4.520 ns)

 <State 13>: 7.143ns
The critical path consists of the following:
	'add' operation ('xa0', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [215]  (1.944 ns)
	'add' operation ('empty_150', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [253]  (1.944 ns)
	'getelementptr' operation ('buf_addr_8', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [255]  (0.000 ns)
	'load' operation ('d01', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:396->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) on array 'buf', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491 [288]  (3.254 ns)

 <State 14>: 6.800ns
The critical path consists of the following:
	'load' operation ('d01', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:396->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) on array 'buf', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491 [288]  (3.254 ns)
	'select' operation ('d10', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:401->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [292]  (1.248 ns)
	'select' operation ('select_ln412', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:412->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [296]  (1.248 ns)
	'mul' operation of DSP[308] ('mul_ln439', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [301]  (1.050 ns)

 <State 15>: 5.630ns
The critical path consists of the following:
	'mul' operation ('mul_ln439_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [303]  (5.630 ns)

 <State 16>: 5.124ns
The critical path consists of the following:
	'add' operation ('add_ln338_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [158]  (1.870 ns)
	'getelementptr' operation ('r2_addr_2', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [181]  (0.000 ns)
	'load' operation ('r2_load', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) on array 'r2' [182]  (3.254 ns)

 <State 17>: 6.636ns
The critical path consists of the following:
	'load' operation ('r1_load', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) on array 'r1' [177]  (3.254 ns)
	'icmp' operation ('icmp_ln347_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [179]  (2.404 ns)
	'and' operation ('and_ln347_2', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [199]  (0.978 ns)

 <State 18>: 7.018ns
The critical path consists of the following:
	'add' operation ('add_ln439_2', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [310]  (2.136 ns)
	'select' operation ('d', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:347->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [312]  (1.248 ns)
	fifo write operation ('write_ln553', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:443->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) on port 'leftRemappedMat_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:443->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:491) [313]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
