
*** Running vivado
    with args -log tor_wizyjny_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source tor_wizyjny_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tor_wizyjny_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/rzeczy/IP_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/ip_repo/dvi2rgb_v1_8'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/vivado-library/ip/dvi2rgb'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'e:/vivado-library/ip/rgb2vga_v1_0' will take precedence over the same IP in location e:/ip_repo/rgb2vga_v1_0
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'e:/vivado-library/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'e:/ip_repo/tmds_v1_0/tmds.xml'
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 305.504 ; gain = 49.988
Command: link_design -top tor_wizyjny_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0.dcp' for cell 'tor_wizyjny_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/tor_wizyjny_dvi2rgb_0_1.dcp' for cell 'tor_wizyjny_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/tor_wizyjny_rgb2dvi_0_0.dcp' for cell 'tor_wizyjny_i/rgb2dvi_0'
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: tor_wizyjny_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx UUID: f4f96a89-b662-587e-90fa-2f9820d622ee 
INFO: [Chipscope 16-324] Core: tor_wizyjny_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx UUID: a7134a26-e9ef-59c6-9233-133897e29c9e 
Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'tor_wizyjny_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'tor_wizyjny_i/rgb2dvi_0/U0'
Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0_board.xdc] for cell 'tor_wizyjny_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0_board.xdc] for cell 'tor_wizyjny_i/clk_wiz_0/inst'
Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0.xdc] for cell 'tor_wizyjny_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1273.445 ; gain = 550.277
Finished Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_clk_wiz_0_0/tor_wizyjny_clk_wiz_0_0.xdc] for cell 'tor_wizyjny_i/clk_wiz_0/inst'
Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0'
Finished Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0'
Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/dvi2rgb_ooc.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0'
Finished Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/dvi2rgb_ooc.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0'
Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/U0'
Finished Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/U0'
Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/U0'
Finished Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/U0'
Parsing XDC File [E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/constrs_1/imports/inne/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/constrs_1/imports/inne/Zybo-Z7-Master.xdc]
Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'tor_wizyjny_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'tor_wizyjny_i/rgb2dvi_0/U0'
Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/ila_timing_workaround.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0'
Finished Parsing XDC File [e:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/bd/tor_wizyjny/ip/tor_wizyjny_dvi2rgb_0_1/src/ila_timing_workaround.xdc] for cell 'tor_wizyjny_i/dvi2rgb_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1288.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

19 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1288.816 ; gain = 944.453
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1288.816 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 10d041baa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.451 . Memory (MB): peak = 1291.148 ; gain = 2.332

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "637cb0ff0a7bfdd1".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1396.086 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17f325626

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.086 ; gain = 15.434

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: ea26332b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.086 ; gain = 15.434
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Retarget, 242 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: b3a87aa0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1396.086 ; gain = 15.434
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 201 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: ab841a5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1396.086 ; gain = 15.434
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 120 cells
INFO: [Opt 31-1021] In phase Sweep, 1329 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG tor_wizyjny_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net tor_wizyjny_i/rgb2dvi_0/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG tor_wizyjny_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net tor_wizyjny_i/rgb2dvi_0/U0/SerialClkIO
INFO: [Opt 31-194] Inserted BUFG tor_wizyjny_i/clk_wiz_0/inst/clk_out1_tor_wizyjny_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net tor_wizyjny_i/clk_wiz_0/inst/clk_out1_tor_wizyjny_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1098c6fc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1396.086 ; gain = 15.434
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 6d77d9eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1396.086 ; gain = 15.434
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 4da1da78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1396.086 ; gain = 15.434
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              24  |                                            242  |
|  Constant propagation         |               0  |              32  |                                            201  |
|  Sweep                        |               0  |             120  |                                           1329  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             64  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1396.086 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 4058e6f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1396.086 ; gain = 15.434

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.492 | TNS=-10.268 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 10c98f814

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1594.035 ; gain = 0.000
Ending Power Optimization Task | Checksum: 10c98f814

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1594.035 ; gain = 197.949

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10c98f814

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1594.035 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1594.035 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: fafb1403

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1594.035 ; gain = 305.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.runs/impl_2/tor_wizyjny_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file tor_wizyjny_wrapper_drc_opted.rpt -pb tor_wizyjny_wrapper_drc_opted.pb -rpx tor_wizyjny_wrapper_drc_opted.rpx
Command: report_drc -file tor_wizyjny_wrapper_drc_opted.rpt -pb tor_wizyjny_wrapper_drc_opted.pb -rpx tor_wizyjny_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.runs/impl_2/tor_wizyjny_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC AVAL-46] v7v8_mmcm_fvco_rule1: The current computed target frequency, FVCO, is out of range for cell tor_wizyjny_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator. The computed FVCO is 1650.165 MHz. The valid FVCO range for speed grade -1 is 600MHz to 1200MHz. The cell attribute values used to compute FVCO are CLKFBOUT_MULT_F = 10.000, CLKIN1_PERIOD = 6.06000, and DIVCLK_DIVIDE = 1 (FVCO = 1000 * CLKFBOUT_MULT_F/(CLKIN1_PERIOD * DIVCLK_DIVIDE)).
This violation may be corrected by:
  1. The timer uses timing constraints for clock period or clock frequency that affect CLKIN1 to set cell attribute CLKIN1_PERIOD, over-riding any previous value. This may already be in place and, if so this violation will be resolved once Timing is run.  Otherwise, consider modifying timing constraints to adjust the CLKIN1_PERIOD and bring FVCO into the allowed range.
  2. In the absence of timing constraints that affect CLKIN1, consider modifying the cell CLKIN1_PERIOD to bring FVCO into the allowed range.
  3. If CLKIN1_PERIOD is satisfactory, modify the CLKFBOUT_MULT_F or DIVCLK_DIVIDE cell attributes to bring FVCO into the allowed range.
  4. The MMCM configuration may be dynamically modified by use of DRP which is recognized by an ACTIVE signal on DCLK pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1594.035 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 20821401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1594.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9c948bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15dabd971

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15dabd971

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1594.035 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15dabd971

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12e4ffabc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1594.035 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e9049daa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1594.035 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2263dc670

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2263dc670

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23094b66f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2426d9026

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f1a6a78b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 27bed93da

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 174316455

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1594.035 ; gain = 0.000
Phase 3.6 Small Shape Detail Placement | Checksum: 174316455

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ff6d4e46

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 184d85207

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e210f6ee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1594.035 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e210f6ee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e6a29ba0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e6a29ba0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13128c01d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1594.035 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13128c01d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13128c01d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13128c01d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1594.035 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1594.035 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 16c4b0f6f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1594.035 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16c4b0f6f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1594.035 ; gain = 0.000
Ending Placer Task | Checksum: ef931137

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1594.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1594.035 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.907 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.runs/impl_2/tor_wizyjny_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file tor_wizyjny_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file tor_wizyjny_wrapper_utilization_placed.rpt -pb tor_wizyjny_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tor_wizyjny_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1594.035 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC PDRC-34] MMCM_adv_ClkFrequency_div_no_dclk: The computed value 1650.165 MHz (CLKIN1_PERIOD, net CLK_IN_hdmi_clk) for the VCO operating frequency of the MMCME2_ADV site MMCME2_ADV_X0Y0 (cell tor_wizyjny_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator) falls outside the operating range of the MMCM VCO frequency for this device (600.000 - 1200.000 MHz). The computed value is (CLKFBOUT_MULT_F * 1000 / (CLKINx_PERIOD * DIVCLK_DIVIDE)). Please run update_timing to update the MMCM settings. If that does not work, adjust either the input period CLKINx_PERIOD (6.060000), multiplication factor CLKFBOUT_MULT_F (10.000000) or the division factor DIVCLK_DIVIDE (1), in order to achieve a VCO frequency within the rated operating range for this device.
ERROR: [DRC PDRC-43] PLL_adv_ClkFrequency_div_no_dclk: The computed value 1650.165 MHz (CLKIN1_PERIOD, net CLK) for the VCO operating frequency of the PLLE2_ADV site PLLE2_ADV_X1Y0 (cell tor_wizyjny_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator) falls outside the operating range of the PLL VCO frequency for this device (800.000 - 1600.000 MHz). The computed value is (CLKFBOUT_MULT_F * 1000 / (CLKINx_PERIOD * DIVCLK_DIVIDE)). Please adjust either the input period CLKINx_PERIOD (6.060000), multiplication factor CLKFBOUT_MULT_F (10) or the division factor DIVCLK_DIVIDE (1), in order to achieve a VCO frequency within the rated operating range for this device.
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-16] Error(s) found during DRC. Router not run.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 3 Warnings, 2 Critical Warnings and 3 Errors encountered.
route_design failed
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1594.035 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1594.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.runs/impl_2/tor_wizyjny_wrapper_routed_error.dcp' has been generated.
ERROR: [Common 17-39] 'route_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 19:22:25 2019...
