ModuleName week0303
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 56 ,X2: 128 ,Y2: 56
Edge X1: 128 ,Y1: 56 ,X2: 128 ,Y2: 376
End
Branches
Branch Left: 128 ,Top: 64
BranchStrList
[1:0]
End
Branch Left: 128 ,Top: 208
BranchStrList
[3:2]
End
End
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 32 ,Y1: 72 ,X2: 80 ,Y2: 72
Edge X1: 80 ,Y1: 72 ,X2: 80 ,Y2: 456
End
Branches
Branch Left: 80 ,Top: 80
BranchStrList
[1:0]
End
Branch Left: 80 ,Top: 224
BranchStrList
[3:2]
End
End
Wire Name: b2
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 128 ,Y1: 64 ,X2: 256 ,Y2: 64
End
Branches
End
Wire Name: b3
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 128 ,Y1: 208 ,X2: 256 ,Y2: 208
End
Branches
End
Wire Name: b4
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 80 ,Y1: 224 ,X2: 256 ,Y2: 224
End
Branches
End
Wire Name: b5
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 80 ,Y1: 80 ,X2: 256 ,Y2: 80
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 224 ,X2: 480 ,Y2: 224
End
Branches
End
End
Ports
Port Left: 72 Top: 56 ,Orientation: 0
Portname: A ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 32 Top: 72 ,Orientation: 0
Portname: B ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 280 Top: 56
Name: s4
LibraryName: (NoLibraryName)
IpName: week02re02
SymbolParameters
End
Symbol Left: 280 Top: 200
Name: s1
LibraryName: (NoLibraryName)
IpName: week02re02
SymbolParameters
End
End
Texts
End
Links
End
