#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec 13 11:43:19 2024
# Process ID: 21680
# Current directory: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22840 C:\Users\marco\OneDrive\Documentos\GitHub\ProyectoVHDLCarRechDan\project\project_1.xpr
# Log file: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/vivado.log
# Journal file: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project\vivado.jou
# Running On        :PortatilMarcos
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16948 MB
# Swap memory       :1073 MB
# Total Virtual     :18022 MB
# Available Virtual :12099 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.xpr
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_simulation
reorder_files -before C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CodBotones.vhd C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/newtype_package.vhd
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
source TOP_tb.tcl
run 200 us
save_wave_config {C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
set_property xsim.view {C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/GenSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CodBotones_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/temporizador_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/Controlador_de_Sec_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/CompSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/controlador_nivel_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/controlador_nivel_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/DivisorReloj_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/sync_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TB_EDGEDTCTR_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/debouncer_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/GenSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/comprobar_all_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg} [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
source TOP_tb.tcl
run 100 us
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
run 100 us
export_ip_user_files -of_objects  [get_files C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
close_sim
launch_simulation
source TOP_tb.tcl
run 100 us
close_sim
launch_simulation
source TOP_tb.tcl
run 60 us
set_property -name {xsim.simulate.runtime} -value {500 us} -objects [get_filesets sim_1]
save_wave_config {C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
set_property xsim.view {C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/GenSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CodBotones_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/temporizador_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/Controlador_de_Sec_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/CompSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/controlador_nivel_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/controlador_nivel_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/DivisorReloj_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/sync_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TB_EDGEDTCTR_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/debouncer_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/GenSecuencia_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/comprobar_all_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg} [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
source TOP_tb.tcl
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
source TOP_tb.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
source TOP_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
source TOP_tb.tcl
save_wave_config {C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
source TOP_tb.tcl
run 10 us
close_sim
launch_simulation
open_wave_config C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
source TOP_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
