<stg><name>xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i13 0, i13 %col_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc78:0 %col_V_6 = load i13 %col_V

]]></Node>
<StgValue><ssdm name="col_V_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc78:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="13">
<![CDATA[
for.inc78:2 %zext_ln1027 = zext i13 %col_V_6

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc78:3 %icmp_ln1027 = icmp_ult  i16 %zext_ln1027, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc78:4 %col_V_7 = add i13 %col_V_6, i13 1

]]></Node>
<StgValue><ssdm name="col_V_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc78:5 %br_ln541 = br i1 %icmp_ln1027, void %Row_Loop.loopexit.exitStub, void %for.inc78.split

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc78.split:0 %speclooptripcount_ln543 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3843, i64 3843, i64 3843

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln543"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc78.split:1 %specloopname_ln493 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln493"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="13">
<![CDATA[
for.inc78.split:2 %conv_i101 = zext i13 %col_V_6

]]></Node>
<StgValue><ssdm name="conv_i101"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:3 %buf_V_addr = getelementptr i8 %buf_V, i64 0, i64 %conv_i101

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc78.split:4 %store_ln550 = store i8 0, i12 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:5 %buf_V_3_addr = getelementptr i8 %buf_V_3, i64 0, i64 %conv_i101

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc78.split:6 %store_ln550 = store i8 0, i12 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:7 %buf_V_4_addr = getelementptr i8 %buf_V_4, i64 0, i64 %conv_i101

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc78.split:8 %store_ln550 = store i8 0, i12 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc78.split:9 %store_ln541 = store i13 %col_V_7, i13 %col_V

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc78.split:10 %br_ln541 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
Row_Loop.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="img_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="img_width"/></StgValue>
</port>
<port id="36" name="buf_V" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="buf_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="buf_V_3" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="buf_V_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="buf_V_4" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="buf_V_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="col_V" fromId="39" toId="4">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="buf_V" to="specmemcore_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specmemcore_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specmemcore_ln0" fromId="48" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="51" from="buf_V_3" to="specmemcore_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_46" to="specmemcore_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_48" to="specmemcore_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="41" toId="7">
</dataflow>
<dataflow id="56" from="buf_V_4" to="specmemcore_ln0" fromId="38" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_46" to="specmemcore_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_48" to="specmemcore_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i16" to="img_width_read" fromId="60" toId="8">
</dataflow>
<dataflow id="62" from="img_width" to="img_width_read" fromId="35" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_63" to="store_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="65" from="col_V" to="store_ln0" fromId="4" toId="9">
</dataflow>
<dataflow id="66" from="col_V" to="col_V_6" fromId="4" toId="11">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="76" from="p_str" to="specpipeline_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="col_V_6" to="zext_ln1027" fromId="11" toId="13">
</dataflow>
<dataflow id="78" from="zext_ln1027" to="icmp_ln1027" fromId="13" toId="14">
</dataflow>
<dataflow id="79" from="img_width_read" to="icmp_ln1027" fromId="8" toId="14">
</dataflow>
<dataflow id="80" from="col_V_6" to="col_V_7" fromId="11" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_81" to="col_V_7" fromId="81" toId="15">
</dataflow>
<dataflow id="83" from="icmp_ln1027" to="br_ln541" fromId="14" toId="16">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln543" fromId="84" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_86" to="speclooptripcount_ln543" fromId="86" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_86" to="speclooptripcount_ln543" fromId="86" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_86" to="speclooptripcount_ln543" fromId="86" toId="17">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopName" to="specloopname_ln493" fromId="90" toId="18">
</dataflow>
<dataflow id="93" from="empty_7" to="specloopname_ln493" fromId="92" toId="18">
</dataflow>
<dataflow id="94" from="col_V_6" to="conv_i101" fromId="11" toId="19">
</dataflow>
<dataflow id="95" from="buf_V" to="buf_V_addr" fromId="36" toId="20">
</dataflow>
<dataflow id="97" from="StgValue_96" to="buf_V_addr" fromId="96" toId="20">
</dataflow>
<dataflow id="98" from="conv_i101" to="buf_V_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln550" fromId="99" toId="21">
</dataflow>
<dataflow id="101" from="buf_V_addr" to="store_ln550" fromId="20" toId="21">
</dataflow>
<dataflow id="102" from="buf_V_3" to="buf_V_3_addr" fromId="37" toId="22">
</dataflow>
<dataflow id="103" from="StgValue_96" to="buf_V_3_addr" fromId="96" toId="22">
</dataflow>
<dataflow id="104" from="conv_i101" to="buf_V_3_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="105" from="StgValue_99" to="store_ln550" fromId="99" toId="23">
</dataflow>
<dataflow id="106" from="buf_V_3_addr" to="store_ln550" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="buf_V_4" to="buf_V_4_addr" fromId="38" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_96" to="buf_V_4_addr" fromId="96" toId="24">
</dataflow>
<dataflow id="109" from="conv_i101" to="buf_V_4_addr" fromId="19" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_99" to="store_ln550" fromId="99" toId="25">
</dataflow>
<dataflow id="111" from="buf_V_4_addr" to="store_ln550" fromId="24" toId="25">
</dataflow>
<dataflow id="112" from="col_V_7" to="store_ln541" fromId="15" toId="26">
</dataflow>
<dataflow id="113" from="col_V" to="store_ln541" fromId="4" toId="26">
</dataflow>
<dataflow id="114" from="icmp_ln1027" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
