# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do UART_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/intelFPGA_lite/Workspace/UART_test/UART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:27 on Jul 02,2021
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/Workspace/UART_test/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART
# -- Compiling architecture logic of UART
# End time: 17:39:27 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/intelFPGA_lite/Workspace/UART_test/Tx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:27 on Jul 02,2021
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/Workspace/UART_test/Tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Tx
# -- Compiling architecture logic of Tx
# End time: 17:39:27 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/intelFPGA_lite/Workspace/UART_test/Rx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:27 on Jul 02,2021
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/Workspace/UART_test/Rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Rx
# -- Compiling architecture logic of Rx
# End time: 17:39:27 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.uart
# vsim work.uart 
# Start time: 17:39:31 on Jul 02,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uart(logic)
# Loading work.rx(logic)
# Loading work.tx(logic)
add wave -position end  sim:/uart/MAINCLKF
add wave -position end  sim:/uart/UARTCLK
add wave -position end  sim:/uart/clk
add wave -position end  sim:/uart/reset
add wave -position end  sim:/uart/txstart
add wave -position end  sim:/uart/rxstart
add wave -position end  sim:/uart/rx_busy
add wave -position end  sim:/uart/tx_data
add wave -position end  sim:/uart/rx_data
add wave -position end  sim:/uart/tx_line
add wave -position end  sim:/uart/rx_line
add wave -position end  sim:/uart/rx_new_data
add wave -position end  sim:/uart/tx_running
add wave -position end  sim:/uart/tx_data_in
add wave -position end  sim:/uart/tx_busy_out
add wave -position end  sim:/uart/tx_done
add wave -position end  sim:/uart/txstart_out
add wave -position end  sim:/uart/tx_busy
add wave -position end  sim:/uart/tx_count
force -freeze sim:/uart/clk 0 0, 1 {12500000 ps} -r 25000000
force -freeze sim:/uart/reset 1 0
force -freeze sim:/uart/txstart 0 0
force -freeze sim:/uart/tx_data 11111111000000000101010110101010 0
run
run
run
force -freeze sim:/uart/txstart 1 0
run
force -freeze sim:/uart/txstart 0 0
run
run
run
force -freeze sim:/uart/tx_done 0 0
force -freeze sim:/uart/tx_busy_out 0 0
run
run
run
run
force -freeze sim:/uart/txstart 1 0
run
force -freeze sim:/uart/txstart 0 0
run
run
run
force -freeze sim:/uart/tx_line 1 0
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/uart/txstart 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 17:42:08 on Jul 02,2021, Elapsed time: 0:02:37
# Errors: 0, Warnings: 0
