TimeQuest Timing Analyzer report for ring_count_3bit_sys
Tue Nov 21 16:52:44 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 14. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 15. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 16. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 17. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 18. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 19. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 20. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 21. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 22. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 23. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 24. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 25. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 26. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 27. Slow 1200mV 85C Model Hold: 'clk'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'clk'
 36. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 37. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 38. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 39. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 40. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 41. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 42. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 43. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 44. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 45. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 46. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 47. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 48. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 49. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 50. Slow 1200mV 0C Model Hold: 'clk'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'clk'
 58. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 59. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 60. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 61. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 62. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 63. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 64. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 65. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 66. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 67. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 68. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 69. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 70. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 71. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 72. Fast 1200mV 0C Model Hold: 'clk'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths Summary
 85. Clock Status Summary
 86. Unconstrained Input Ports
 87. Unconstrained Output Ports
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; ring_count_3bit_sys                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Clock Name                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                  ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; clk                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                  ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt0|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt1|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt2|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt3|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt4|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt5|qint } ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_50_counter:cnt6|qint } ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 334.0 MHz   ; 250.0 MHz       ; clk                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 440.53 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; limit due to minimum period restriction (tmin)                ;
; 445.24 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; limit due to minimum period restriction (tmin)                ;
; 449.44 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; limit due to minimum period restriction (tmin)                ;
; 450.45 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; limit due to minimum period restriction (tmin)                ;
; 451.06 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; limit due to minimum period restriction (tmin)                ;
; 465.77 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; limit due to minimum period restriction (tmin)                ;
; 1104.97 MHz ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -1.994 ; -6.126        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.270 ; -1.669        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.263 ; -1.854        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.239 ; -1.641        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.220 ; -1.661        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.217 ; -1.800        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.147 ; -1.545        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.095  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.441 ; 0.000         ;
; clk                                                  ; 0.637 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -3.000 ; -10.710       ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; -1.285 ; -3.855        ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.994 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 2.911      ;
; -1.876 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 2.793      ;
; -1.597 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.500        ; 2.986      ; 5.303      ;
; -1.110 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 1.000        ; 2.986      ; 5.316      ;
; -0.948 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.865      ;
; -0.858 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.775      ;
; -0.838 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.755      ;
; -0.828 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.745      ;
; -0.816 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.733      ;
; -0.797 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.714      ;
; -0.770 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.687      ;
; -0.770 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.687      ;
; -0.770 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.687      ;
; -0.770 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.687      ;
; -0.770 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.687      ;
; -0.726 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.643      ;
; -0.726 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.643      ;
; -0.696 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.613      ;
; -0.696 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.613      ;
; -0.606 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.523      ;
; -0.606 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.523      ;
; -0.606 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.523      ;
; -0.606 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.523      ;
; -0.213 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.130      ;
; -0.213 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.130      ;
; -0.194 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.111      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.270 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.081     ; 2.187      ;
; -1.257 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.500        ; 3.039      ; 5.026      ;
; -0.831 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; 3.039      ; 5.100      ;
; -0.235 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.081     ; 1.152      ;
; -0.215 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.081     ; 1.132      ;
; -0.164 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.081     ; 1.081      ;
; 0.099  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.081     ; 0.818      ;
; 0.129  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.081     ; 0.788      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.263 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.500        ; 3.016      ; 5.009      ;
; -1.246 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 2.163      ;
; -0.633 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; 3.016      ; 4.879      ;
; -0.373 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 1.290      ;
; -0.158 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 1.075      ;
; -0.060 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.977      ;
; 0.107  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.810      ;
; 0.129  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.788      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.239 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.500        ; 2.849      ; 4.818      ;
; -1.225 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.081     ; 2.142      ;
; -0.704 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; 2.849      ; 4.783      ;
; -0.237 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.081     ; 1.154      ;
; -0.165 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.081     ; 1.082      ;
; 0.098  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.081     ; 0.819      ;
; 0.099  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.081     ; 0.818      ;
; 0.127  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.081     ; 0.790      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.220 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.081     ; 2.137      ;
; -1.118 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.500        ; 2.745      ; 4.593      ;
; -0.617 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; 2.745      ; 4.592      ;
; -0.226 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.081     ; 1.143      ;
; -0.221 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.081     ; 1.138      ;
; -0.215 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.081     ; 1.132      ;
; 0.099  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.081     ; 0.818      ;
; 0.108  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.081     ; 0.809      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.217 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 2.134      ;
; -1.174 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.500        ; 2.908      ; 4.812      ;
; -0.685 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; 2.908      ; 4.823      ;
; -0.372 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 1.289      ;
; -0.151 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 1.068      ;
; -0.060 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.977      ;
; 0.109  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.808      ;
; 0.117  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.800      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.147 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 2.064      ;
; -0.982 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.500        ; 2.743      ; 4.455      ;
; -0.485 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; 2.743      ; 4.458      ;
; -0.234 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 1.151      ;
; -0.215 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 1.132      ;
; -0.164 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 1.081      ;
; 0.099  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.818      ;
; 0.129  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.788      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.095 ; ring_count_nbit:ring3|Qtemp[0] ; ring_count_nbit:ring3|Qtemp[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.080     ; 0.823      ;
; 0.099 ; ring_count_nbit:ring3|Qtemp[2] ; ring_count_nbit:ring3|Qtemp[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.080     ; 0.819      ;
; 0.103 ; ring_count_nbit:ring3|Qtemp[1] ; ring_count_nbit:ring3|Qtemp[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.080     ; 0.815      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.428 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.695      ;
; 0.437 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.704      ;
; 0.611 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.878      ;
; 0.635 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.902      ;
; 0.858 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 1.125      ;
; 0.995 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 3.049      ; 4.482      ;
; 1.519 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -0.500       ; 3.049      ; 4.506      ;
; 1.569 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 1.836      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.429 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.081      ; 0.696      ;
; 0.434 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.081      ; 0.702      ;
; 0.643 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.081      ; 0.910      ;
; 0.702 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.081      ; 0.969      ;
; 0.975 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 2.988      ; 4.401      ;
; 1.535 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -0.500       ; 2.988      ; 4.461      ;
; 1.575 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.081      ; 1.842      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.081      ; 0.694      ;
; 0.433 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.081      ; 0.700      ;
; 0.635 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.081      ; 0.902      ;
; 0.646 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.081      ; 0.913      ;
; 0.681 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.081      ; 0.948      ;
; 0.952 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 2.879      ; 4.269      ;
; 1.481 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -0.500       ; 2.879      ; 4.298      ;
; 1.574 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.081      ; 1.841      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.428 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.695      ;
; 0.611 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.878      ;
; 0.647 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.914      ;
; 0.858 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 1.125      ;
; 0.909 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 3.162      ; 4.509      ;
; 1.544 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -0.500       ; 3.162      ; 4.644      ;
; 1.616 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 1.883      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.428 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.081      ; 0.695      ;
; 0.433 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.081      ; 0.700      ;
; 0.643 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.081      ; 0.910      ;
; 0.662 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.081      ; 0.929      ;
; 0.679 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.081      ; 0.946      ;
; 1.152 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 3.185      ; 4.775      ;
; 1.592 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -0.500       ; 3.185      ; 4.715      ;
; 1.640 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.081      ; 1.907      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.428 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.695      ;
; 0.432 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.699      ;
; 0.643 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.910      ;
; 0.662 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.929      ;
; 0.678 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.945      ;
; 0.839 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 2.877      ; 4.154      ;
; 1.352 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.500       ; 2.877      ; 4.167      ;
; 1.517 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 1.784      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                             ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.441 ; ring_count_nbit:ring3|Qtemp[2] ; ring_count_nbit:ring3|Qtemp[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.080      ; 0.707      ;
; 0.445 ; ring_count_nbit:ring3|Qtemp[0] ; ring_count_nbit:ring3|Qtemp[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.080      ; 0.711      ;
; 0.454 ; ring_count_nbit:ring3|Qtemp[1] ; ring_count_nbit:ring3|Qtemp[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.080      ; 0.720      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.637 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.904      ;
; 0.640 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.907      ;
; 0.652 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.920      ;
; 0.663 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.930      ;
; 0.954 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.221      ;
; 0.967 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.234      ;
; 0.967 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.234      ;
; 0.969 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.236      ;
; 0.972 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.239      ;
; 1.075 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.342      ;
; 1.080 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.347      ;
; 1.093 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.360      ;
; 1.098 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.365      ;
; 1.152 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.152 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.152 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.275 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.275 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.275 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.275 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.466 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.000        ; 3.099      ; 5.013      ;
; 1.939 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; -0.500       ; 3.099      ; 4.986      ;
; 2.291 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 2.558      ;
; 2.416 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 2.683      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 361.79 MHz  ; 250.0 MHz       ; clk                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 477.33 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; limit due to minimum period restriction (tmin)                ;
; 481.46 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; limit due to minimum period restriction (tmin)                ;
; 484.97 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; limit due to minimum period restriction (tmin)                ;
; 486.85 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; limit due to minimum period restriction (tmin)                ;
; 487.09 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; limit due to minimum period restriction (tmin)                ;
; 503.02 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; limit due to minimum period restriction (tmin)                ;
; 1218.03 MHz ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -1.764 ; -5.022        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.099 ; -1.253        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.081 ; -1.234        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.077 ; -1.345        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.054 ; -1.316        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.053 ; -1.247        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.988 ; -1.143        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.179  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.353 ; 0.000         ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.353 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.354 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.354 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.354 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.354 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.399 ; 0.000         ;
; clk                                                  ; 0.583 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -3.000 ; -10.710       ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; -1.285 ; -3.855        ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.764 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 2.690      ;
; -1.652 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 2.578      ;
; -1.387 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.500        ; 2.714      ; 4.803      ;
; -1.026 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 1.000        ; 2.714      ; 4.942      ;
; -0.745 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.671      ;
; -0.666 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.592      ;
; -0.648 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.574      ;
; -0.648 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.574      ;
; -0.629 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.555      ;
; -0.618 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.544      ;
; -0.618 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.544      ;
; -0.618 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.544      ;
; -0.618 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.544      ;
; -0.618 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.544      ;
; -0.600 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.526      ;
; -0.550 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.476      ;
; -0.550 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.476      ;
; -0.532 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.458      ;
; -0.532 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.458      ;
; -0.468 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.394      ;
; -0.468 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.394      ;
; -0.468 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.394      ;
; -0.468 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.394      ;
; -0.089 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.015      ;
; -0.089 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.015      ;
; -0.078 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.073     ; 1.004      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.099 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.500        ; 2.730      ; 4.541      ;
; -1.095 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.072     ; 2.022      ;
; -0.814 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; 2.730      ; 4.756      ;
; -0.111 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.072     ; 1.038      ;
; -0.089 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.072     ; 1.016      ;
; -0.043 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.072     ; 0.970      ;
; 0.185  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.072     ; 0.742      ;
; 0.218  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.072     ; 0.709      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.081 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.500        ; 2.561      ; 4.354      ;
; -1.062 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.072     ; 1.989      ;
; -0.697 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; 2.561      ; 4.470      ;
; -0.109 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.072     ; 1.036      ;
; -0.044 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.072     ; 0.971      ;
; 0.183  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.072     ; 0.744      ;
; 0.185  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.072     ; 0.742      ;
; 0.216  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.072     ; 0.711      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.077 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 2.004      ;
; -1.071 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.500        ; 2.716      ; 4.499      ;
; -0.620 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; 2.716      ; 4.548      ;
; -0.231 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 1.158      ;
; -0.037 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.964      ;
; 0.048  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.879      ;
; 0.192  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.735      ;
; 0.218  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.709      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.054 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.073     ; 1.980      ;
; -1.050 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.500        ; 2.619      ; 4.381      ;
; -0.683 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; 2.619      ; 4.514      ;
; -0.231 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.073     ; 1.157      ;
; -0.031 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.073     ; 0.957      ;
; 0.047  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.073     ; 0.879      ;
; 0.192  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.073     ; 0.734      ;
; 0.206  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.073     ; 0.720      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.073     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.053 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 1.980      ;
; -1.009 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.500        ; 2.458      ; 4.179      ;
; -0.615 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; 2.458      ; 4.285      ;
; -0.099 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 1.026      ;
; -0.095 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 1.022      ;
; -0.093 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 1.020      ;
; 0.185  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.742      ;
; 0.193  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.734      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.988 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.073     ; 1.914      ;
; -0.889 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.500        ; 2.454      ; 4.055      ;
; -0.512 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; 2.454      ; 4.178      ;
; -0.111 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.073     ; 1.037      ;
; -0.090 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.073     ; 1.016      ;
; -0.044 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.073     ; 0.970      ;
; 0.184  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.073     ; 0.742      ;
; 0.217  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.073     ; 0.709      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.073     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                             ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.179 ; ring_count_nbit:ring3|Qtemp[0] ; ring_count_nbit:ring3|Qtemp[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.072     ; 0.748      ;
; 0.184 ; ring_count_nbit:ring3|Qtemp[2] ; ring_count_nbit:ring3|Qtemp[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.072     ; 0.743      ;
; 0.194 ; ring_count_nbit:ring3|Qtemp[1] ; ring_count_nbit:ring3|Qtemp[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.072     ; 0.733      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.073      ; 0.630      ;
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.073      ; 0.646      ;
; 0.563 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.073      ; 0.807      ;
; 0.579 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.073      ; 0.823      ;
; 0.790 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.073      ; 1.034      ;
; 0.974 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 2.746      ; 4.124      ;
; 1.379 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -0.500       ; 2.746      ; 4.029      ;
; 1.398 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.073      ; 1.642      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.073      ; 0.608      ;
; 0.390 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.073      ; 0.634      ;
; 0.395 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.073      ; 0.639      ;
; 0.587 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.073      ; 0.831      ;
; 0.608 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.073      ; 0.852      ;
; 0.619 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.073      ; 0.863      ;
; 0.846 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 2.575      ; 3.825      ;
; 1.260 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.500       ; 2.575      ; 3.739      ;
; 1.352 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.073      ; 1.596      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.393 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.072      ; 0.636      ;
; 0.394 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.072      ; 0.637      ;
; 0.397 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.072      ; 0.640      ;
; 0.588 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.072      ; 0.831      ;
; 0.641 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.072      ; 0.884      ;
; 0.956 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 2.686      ; 4.046      ;
; 1.395 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -0.500       ; 2.686      ; 3.985      ;
; 1.402 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.072      ; 1.645      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.630      ;
; 0.392 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.635      ;
; 0.580 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.823      ;
; 0.592 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.835      ;
; 0.619 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.862      ;
; 0.934 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 2.578      ; 3.916      ;
; 1.365 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -0.500       ; 2.578      ; 3.847      ;
; 1.405 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 1.648      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.630      ;
; 0.396 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.639      ;
; 0.564 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.807      ;
; 0.592 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.835      ;
; 0.791 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 1.034      ;
; 0.897 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 2.847      ; 4.148      ;
; 1.401 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -0.500       ; 2.847      ; 4.152      ;
; 1.449 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 1.692      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.392 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.072      ; 0.635      ;
; 0.396 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.072      ; 0.639      ;
; 0.588 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.072      ; 0.831      ;
; 0.609 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.072      ; 0.852      ;
; 0.621 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.072      ; 0.864      ;
; 1.121 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 2.861      ; 4.386      ;
; 1.447 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -0.500       ; 2.861      ; 4.212      ;
; 1.463 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.072      ; 1.706      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                              ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.399 ; ring_count_nbit:ring3|Qtemp[2] ; ring_count_nbit:ring3|Qtemp[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.072      ; 0.642      ;
; 0.403 ; ring_count_nbit:ring3|Qtemp[0] ; ring_count_nbit:ring3|Qtemp[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.072      ; 0.646      ;
; 0.418 ; ring_count_nbit:ring3|Qtemp[1] ; ring_count_nbit:ring3|Qtemp[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.072      ; 0.661      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.583 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 0.827      ;
; 0.585 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 0.829      ;
; 0.595 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 0.839      ;
; 0.596 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 0.840      ;
; 0.606 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 0.850      ;
; 0.870 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.114      ;
; 0.873 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.117      ;
; 0.883 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.128      ;
; 0.969 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.213      ;
; 0.980 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.224      ;
; 0.983 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.227      ;
; 0.994 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.238      ;
; 1.065 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.309      ;
; 1.065 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.309      ;
; 1.065 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.309      ;
; 1.176 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.420      ;
; 1.176 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.420      ;
; 1.176 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.420      ;
; 1.176 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 1.420      ;
; 1.372 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.000        ; 2.815      ; 4.601      ;
; 1.738 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; -0.500       ; 2.815      ; 4.467      ;
; 2.061 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 2.305      ;
; 2.175 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.073      ; 2.419      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -0.651 ; -0.651        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -0.500 ; -0.500        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -0.472 ; -0.472        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -0.466 ; -0.466        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -0.439 ; -0.439        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -0.380 ; -0.380        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.313 ; -0.313        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.559  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.180 ; 0.000         ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.180 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.181 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.181 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.181 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.182 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.202 ; 0.000         ;
; clk                                                  ; 0.288 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -3.000 ; -9.360        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; -1.000 ; -3.000        ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.651 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.500        ; 1.599      ; 2.832      ;
; -0.560 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 1.504      ;
; -0.485 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 1.429      ;
; 0.051  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.893      ;
; 0.056  ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 1.000        ; 1.599      ; 2.625      ;
; 0.099  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.845      ;
; 0.109  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.835      ;
; 0.115  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.829      ;
; 0.119  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.825      ;
; 0.130  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.814      ;
; 0.167  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.777      ;
; 0.168  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.776      ;
; 0.173  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.771      ;
; 0.173  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.771      ;
; 0.173  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.771      ;
; 0.173  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.771      ;
; 0.173  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.771      ;
; 0.198  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.746      ;
; 0.198  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.746      ;
; 0.248  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.696      ;
; 0.248  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.696      ;
; 0.248  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.696      ;
; 0.248  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.696      ;
; 0.403  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.541      ;
; 0.404  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.540      ;
; 0.412  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.043     ; 0.532      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.500 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.500        ; 1.598      ; 2.690      ;
; -0.146 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 1.091      ;
; 0.218  ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; 1.598      ; 2.472      ;
; 0.393  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.552      ;
; 0.407  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.538      ;
; 0.428  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.517      ;
; 0.565  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.380      ;
; 0.573  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.372      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.472 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.500        ; 1.589      ; 2.653      ;
; -0.129 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.043     ; 1.073      ;
; 0.296  ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; 1.589      ; 2.385      ;
; 0.319  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.043     ; 0.625      ;
; 0.428  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.043     ; 0.516      ;
; 0.480  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.043     ; 0.464      ;
; 0.565  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.043     ; 0.379      ;
; 0.572  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.043     ; 0.372      ;
; 0.585  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.043     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.466 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.500        ; 1.491      ; 2.549      ;
; -0.094 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.041     ; 1.040      ;
; 0.270  ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; 1.491      ; 2.313      ;
; 0.393  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.041     ; 0.553      ;
; 0.427  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.041     ; 0.519      ;
; 0.565  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.041     ; 0.381      ;
; 0.566  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.041     ; 0.380      ;
; 0.573  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.041     ; 0.373      ;
; 0.587  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.041     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.439 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.500        ; 1.522      ; 2.553      ;
; -0.091 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 1.036      ;
; 0.276  ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; 1.522      ; 2.338      ;
; 0.320  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.625      ;
; 0.436  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.509      ;
; 0.481  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.464      ;
; 0.566  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.379      ;
; 0.566  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.379      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.380 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.500        ; 1.458      ; 2.430      ;
; -0.101 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 1.046      ;
; 0.316  ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; 1.458      ; 2.234      ;
; 0.399  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.546      ;
; 0.403  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.542      ;
; 0.405  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.540      ;
; 0.565  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.380      ;
; 0.566  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.379      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.313 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.500        ; 1.458      ; 2.363      ;
; -0.065 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.043     ; 1.009      ;
; 0.386  ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; 1.458      ; 2.164      ;
; 0.393  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.043     ; 0.551      ;
; 0.406  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.043     ; 0.538      ;
; 0.427  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.043     ; 0.517      ;
; 0.565  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.043     ; 0.379      ;
; 0.572  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.043     ; 0.372      ;
; 0.585  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.043     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                             ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.559 ; ring_count_nbit:ring3|Qtemp[1] ; ring_count_nbit:ring3|Qtemp[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.041     ; 0.387      ;
; 0.562 ; ring_count_nbit:ring3|Qtemp[0] ; ring_count_nbit:ring3|Qtemp[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.041     ; 0.384      ;
; 0.567 ; ring_count_nbit:ring3|Qtemp[2] ; ring_count_nbit:ring3|Qtemp[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.041     ; 0.379      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.180 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.043      ; 0.314      ;
; 0.192 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.043      ; 0.319      ;
; 0.274 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.043      ; 0.401      ;
; 0.293 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.043      ; 0.420      ;
; 0.299 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 1.667      ; 2.175      ;
; 0.383 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.043      ; 0.510      ;
; 0.756 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.043      ; 0.883      ;
; 1.022 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -0.500       ; 1.667      ; 2.398      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.180 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.043      ; 0.314      ;
; 0.197 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.043      ; 0.324      ;
; 0.233 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 1.530      ; 1.972      ;
; 0.291 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.043      ; 0.418      ;
; 0.299 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.043      ; 0.426      ;
; 0.308 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.043      ; 0.435      ;
; 0.695 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.043      ; 0.822      ;
; 0.905 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.500       ; 1.530      ; 2.144      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.318      ;
; 0.275 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.401      ;
; 0.287 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.413      ;
; 0.337 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 1.596      ; 2.142      ;
; 0.384 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.510      ;
; 0.730 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.856      ;
; 1.025 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -0.500       ; 1.596      ; 2.330      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.318      ;
; 0.199 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.325      ;
; 0.287 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.413      ;
; 0.293 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.419      ;
; 0.300 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 1.530      ; 2.039      ;
; 0.308 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.434      ;
; 0.732 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.858      ;
; 0.969 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -0.500       ; 1.530      ; 2.208      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.199 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.325      ;
; 0.292 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.418      ;
; 0.300 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.426      ;
; 0.310 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.436      ;
; 0.372 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 1.675      ; 2.256      ;
; 0.765 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.891      ;
; 1.064 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -0.500       ; 1.675      ; 2.448      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.182 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.041      ; 0.314      ;
; 0.200 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.041      ; 0.326      ;
; 0.294 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.041      ; 0.419      ;
; 0.326 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.041      ; 0.451      ;
; 0.340 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 1.563      ; 2.112      ;
; 0.730 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.041      ; 0.855      ;
; 1.032 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -0.500       ; 1.563      ; 2.304      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                              ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.202 ; ring_count_nbit:ring3|Qtemp[1] ; ring_count_nbit:ring3|Qtemp[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; ring_count_nbit:ring3|Qtemp[2] ; ring_count_nbit:ring3|Qtemp[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.041      ; 0.328      ;
; 0.207 ; ring_count_nbit:ring3|Qtemp[0] ; ring_count_nbit:ring3|Qtemp[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.041      ; 0.332      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.288 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.415      ;
; 0.289 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.416      ;
; 0.297 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.425      ;
; 0.300 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.427      ;
; 0.437 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.564      ;
; 0.446 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.574      ;
; 0.450 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.450 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.497 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.000        ; 1.662      ; 2.378      ;
; 0.500 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.627      ;
; 0.503 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.630      ;
; 0.509 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.636      ;
; 0.509 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.636      ;
; 0.509 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.636      ;
; 0.513 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.640      ;
; 0.516 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.643      ;
; 0.569 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.696      ;
; 0.569 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.696      ;
; 0.569 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.696      ;
; 0.569 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 0.696      ;
; 1.087 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 1.214      ;
; 1.148 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.043      ; 1.275      ;
; 1.179 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; -0.500       ; 1.662      ; 2.560      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -1.994  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                  ; -1.994  ; 0.288 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.095   ; 0.202 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.217  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.239  ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.220  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.263  ; 0.180 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.270  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.147  ; 0.180 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                       ; -16.296 ; 0.0   ; 0.0      ; 0.0     ; -45.405             ;
;  clk                                                  ; -6.126  ; 0.000 ; N/A      ; N/A     ; -10.710             ;
;  clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000   ; 0.000 ; N/A      ; N/A     ; -3.855              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.800  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.641  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.661  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.854  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.669  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.545  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; en                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 27       ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk                                                  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 3        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 9        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 27       ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk                                                  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 3        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 9        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+
; Target                                               ; Clock                                                ; Type ; Status      ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+
; clk                                                  ; clk                                                  ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; Base ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; en         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; en         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Tue Nov 21 16:52:23 2017
Info: Command: quartus_sta lab3_task3 -c ring_count_3bit_sys
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ring_count_3bit_sys.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt0|qint clock_divider:clk_div|divide_by_10_counter:cnt0|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt1|qint clock_divider:clk_div|divide_by_10_counter:cnt1|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt2|qint clock_divider:clk_div|divide_by_10_counter:cnt2|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt3|qint clock_divider:clk_div|divide_by_10_counter:cnt3|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt4|qint clock_divider:clk_div|divide_by_10_counter:cnt4|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt5|qint clock_divider:clk_div|divide_by_10_counter:cnt5|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_50_counter:cnt6|qint clock_divider:clk_div|divide_by_50_counter:cnt6|qint
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.994              -6.126 clk 
    Info (332119):    -1.270              -1.669 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -1.263              -1.854 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.239              -1.641 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.220              -1.661 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -1.217              -1.800 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.147              -1.545 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.095               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.441               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
    Info (332119):     0.637               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.710 clk 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):    -1.285              -3.855 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.764              -5.022 clk 
    Info (332119):    -1.099              -1.253 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -1.081              -1.234 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.077              -1.345 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.054              -1.316 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.053              -1.247 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -0.988              -1.143 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.179               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):     0.353               0.000 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.354               0.000 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):     0.354               0.000 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):     0.354               0.000 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):     0.354               0.000 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):     0.399               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
    Info (332119):     0.583               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.710 clk 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):    -1.285              -3.855 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.651              -0.651 clk 
    Info (332119):    -0.500              -0.500 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -0.472              -0.472 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -0.466              -0.466 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -0.439              -0.439 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -0.380              -0.380 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -0.313              -0.313 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.559               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):     0.180               0.000 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):     0.182               0.000 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):     0.202               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
    Info (332119):     0.288               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.360 clk 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):    -1.000              -3.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 700 megabytes
    Info: Processing ended: Tue Nov 21 16:52:44 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:03


