[{"DBLP title": "Foreword: ATS 2022.", "DBLP authors": ["Jin-Fu Li", "Jing-Jia Liou"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00005", "OA papers": [{"PaperId": "https://openalex.org/W4312051981", "PaperTitle": "Foreword: ATS 2022", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Jin-Fu Li", "Jing-Jia Liou"]}]}, {"DBLP title": "A Radiation-Hardened Non-Volatile Magnetic Latch with High Reliability and Persistent Storage.", "DBLP authors": ["Aibin Yan", "Liang Ding", "Zhen Zhou", "Zhengfeng Huang", "Jie Cui", "Patrick Girard", "Xiaoqing Wen"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00013", "OA papers": [{"PaperId": "https://openalex.org/W4312081598", "PaperTitle": "A Radiation-Hardened Non-Volatile Magnetic Latch with High Reliability and Persistent Storage", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Anhui University": 4.0, "Hefei University of Technology": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5, "University of Montpellier": 0.5, "Kyushu Institute of Technology": 1.0}, "Authors": ["Aibin Yan", "Liang Dingl", "Zhen Zhou", "Zhengfeng Huang", "Jie Cui", "Patrick Girard", "Xiaoqing Wen"]}]}, {"DBLP title": "Locating Critical-Reliability Gates for Sequential Circuits based on the Time Window Graph Model.", "DBLP authors": ["Weidong Zhu", "Jianhui Jiang", "Zhanhui Shi"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00014", "OA papers": [{"PaperId": "https://openalex.org/W4312036175", "PaperTitle": "Locating Critical-Reliability Gates for Sequential Circuits based on the Time Window Graph Model", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tongji University": 3.0}, "Authors": ["Weidong Zhu", "Jianhui Jiang", "Shi Zhanhui"]}]}, {"DBLP title": "Fault Securing Techniques for Yield and Reliability Enhancement of RRAM.", "DBLP authors": ["Shyue-Kung Lu", "Zhi-Jia Liu", "Masaki Hashizume"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00015", "OA papers": [{"PaperId": "https://openalex.org/W4312036042", "PaperTitle": "Fault Securing Techniques for Yield and Reliability Enhancement of RRAM", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "Tokushima University": 1.0}, "Authors": ["Shyue-Kung Lu", "Zhi-Jia Liu", "Masaki Hashizume"]}]}, {"DBLP title": "An obfuscation scheme of scan chain to protect the cryptographic chips.", "DBLP authors": ["Huixian Huang", "Xiaole Cui", "Shuming Zhang", "Ge Li", "Xiaoxin Cui"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00016", "OA papers": [{"PaperId": "https://openalex.org/W4312036118", "PaperTitle": "An obfuscation scheme of scan chain to protect the cryptographic chips", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 4.0, "Peking University,Institute of Microelectronics,Beijing,China": 1.0}, "Authors": ["Huixian Huang", "Xiaole Cui", "Shuming Zhang", "Ge Li", "Xiaoxin Cui"]}]}, {"DBLP title": "An Authentication-Based Secure IJTAG Network.", "DBLP authors": ["Shih-Chun Yeh", "Kuen-Jong Lee", "Dong-Yi Chen"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00017", "OA papers": [{"PaperId": "https://openalex.org/W4312036129", "PaperTitle": "An Authentication-Based Secure IJTAG Network", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Shih-Chun Yeh", "Kuen-Jong Lee", "Dong-Yi Chen"]}]}, {"DBLP title": "A New Access Protocol for Elevating the Security of IJTAG Network.", "DBLP authors": ["Gaurav Kumar", "Anjum Riaz", "Yamuna Prasad", "Satyadev Ahlawat"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00018", "OA papers": [{"PaperId": "https://openalex.org/W4312036138", "PaperTitle": "A New Access Protocol for Elevating the Security of IJTAG Network", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Jammu": 4.0}, "Authors": ["Gaurav Kumar", "Anjum Riaz", "Yamuna Prasad", "Satyadev Ahlawat"]}]}, {"DBLP title": "High Precision Voltage Measurement System Utilizing Low-End ATE Resource and BOST.", "DBLP authors": ["Keno Sato", "Takayuki Nakatani", "Shogo Katayama", "Daisuke Iimori", "Gaku Ogihara", "Takashi Ishida", "Toshiyuki Okamoto", "Tamotsu Ichikawa", "Yujie Zhao", "Kentaroh Katoh", "Anna Kuwana", "Kazumi Hatayama", "Haruo Kobayashi"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00019", "OA papers": [{"PaperId": "https://openalex.org/W4312036212", "PaperTitle": "High Precision Voltage Measurement System Utilizing Low-End ATE Resource and BOST", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ROHM Semiconductor,Yokohama,Japan,222-8575": 4.0, "Gunma University": 9.0}, "Authors": ["Keno Sato", "Takayuki Nakatani", "Shogo Katayama", "Daisuke Iimori", "Gaku Ogihara", "Takashi Ishida", "Toshiyuki Okamoto", "Tamotsu Ichikawa", "Yujie Zhao", "Kentaroh Katoh", "Anna Kuwana", "Kazumi Hatayama", "Haruo Kobayashi"]}]}, {"DBLP title": "On-chip calibration for high-speed harmonic cancellation-based sinusoidal signal generators.", "DBLP authors": ["Ankush Mamgain", "Salvador Mir", "Jai Narayan Tripathi", "Manuel J. Barragan"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00020", "OA papers": [{"PaperId": "https://openalex.org/W4312036180", "PaperTitle": "On-chip calibration for high-speed harmonic cancellation-based sinusoidal signal generators", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA,Grenoble,France,F-38000": 3.0, "Indian Institute of Technology Jodhpur": 1.0}, "Authors": ["Ankush Mamgain", "Salvador Mir", "Jai Narayan Tripathi", "Manuel J. Barragan"]}]}, {"DBLP title": "Enhanced Interconnect Test Method for Resistive Open Defects in Final Tests with Relaxation Oscillators.", "DBLP authors": ["Masao Ohmatsu", "Yuto Ohtera", "Yuki Ikiri", "Hiroyuki Yotsuyanagi", "Shyue-Kung Lu", "Masaki Hashizume"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00021", "OA papers": [{"PaperId": "https://openalex.org/W4312036051", "PaperTitle": "Enhanced Interconnect Test Method for Resistive Open Defects in Final Tests with Relaxation Oscillators", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tokushima University": 4.0, "National Taiwan University of Science and Technology": 2.0}, "Authors": ["Masao Ohmatsu", "Yuto Ohtera", "Yuki Ikiri", "Hiroyuki Yotsuyanagi", "Shyue-Kung Lu", "Masaki Hashizume"]}]}, {"DBLP title": "Aging Impact of Power MOSFETs in Charger with Different Operation Frequency.", "DBLP authors": ["Kuan-Hsun Duh", "Cheng-Wen Wu", "Ming-Der Shieh", "Chao-Hsun Chen", "Ming-Yan Fan"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00022", "OA papers": [{"PaperId": "https://openalex.org/W4312036240", "PaperTitle": "Aging Impact of Power MOSFETs in Charger with Different Operation Frequency", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0, "National Cheng Kung University": 2.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Kuan-Hsun Duh", "Cheng-Wen Wu", "Ming-Der Shieh", "Chao-Hsun Chen", "Ming-Yan Fan"]}]}, {"DBLP title": "On Correction of A Delay Value Using Ring-Oscillators for Aging Detection and Prediction.", "DBLP authors": ["Takaaki Kato", "Yousuke Miyake", "Seiji Kajihara"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00023", "OA papers": [{"PaperId": "https://openalex.org/W4312036012", "PaperTitle": "On Correction of A Delay Value Using Ring-Oscillators for Aging Detection and Prediction", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyushu Institute of Technology": 2.0, "PRIVATECH Inc., Chuo-ku,Kumamoto,Japan": 1.0}, "Authors": ["Takaaki Kato", "Yousuke Miyake", "Seiji Kajihara"]}]}, {"DBLP title": "Battery Pack Reliability and Endurance Enhancement for Electric Vehicles by Dynamic Reconfiguration.", "DBLP authors": ["Yu-You Chou", "Cheng-Wen Wu", "Ming-Der Shieh", "Chao-Hsun Chen"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00024", "OA papers": [{"PaperId": "https://openalex.org/W4312036164", "PaperTitle": "Battery Pack Reliability and Endurance Enhancement for Electric Vehicles by Dynamic Reconfiguration", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 3.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Yu-You Chou", "Cheng-Wen Wu", "Ming-Der Shieh", "Chao-Hsun Chen"]}]}, {"DBLP title": "Deep Learning-assisted Scan Chain Diagnosis with Different Fault Models during Manufacturing Test.", "DBLP authors": ["Utsav Jana", "Sourav Banerjee", "Binod Kumar", "Madhu B", "Shankar Umapathi", "Masahiro Fujita"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00025", "OA papers": [{"PaperId": "https://openalex.org/W4312036223", "PaperTitle": "Deep Learning-assisted Scan Chain Diagnosis with Different Fault Models during Manufacturing Test", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (India)": 3.0, "Indian Institute of Technology Jodhpur": 2.0, "National Institute of Advanced Industrial Science and Technology": 1.0}, "Authors": ["Utsav Jana", "Sourav Banerjee", "Binod Kumar", "Madhu B", "Shankar Umapathi", "Masahiro Fujita"]}]}, {"DBLP title": "Online Periodic Test of Reconfigurable Scan Networks.", "DBLP authors": ["Natalia Lylina", "Chih-Hao Wang", "Hans-Joachim Wunderlich"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00026", "OA papers": [{"PaperId": "https://openalex.org/W4312081688", "PaperTitle": "Online Periodic Test of Reconfigurable Scan Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Natalia Lylina", "Chih-Hao Wang", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Using Formal Methods to Support the Development of STLs for GPUs.", "DBLP authors": ["Nikolaos Ioannis Deligiannis", "Tobias Faller", "Josie E. Rodriguez Condia", "Riccardo Cantoro", "Bernd Becker", "Matteo Sonza Reorda"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00027", "OA papers": [{"PaperId": "https://openalex.org/W4312081883", "PaperTitle": "Using Formal Methods to Support the Development of STLs for GPUs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 4.0, "University of Freiburg": 2.0}, "Authors": ["Nikolaos I. Deligiannis", "Tobias Faller", "Josie E. Rodriguez Condia", "Riccardo Cantoro", "Bernd Becker", "Matteo Sonza Reorda"]}]}, {"DBLP title": "Intrusion Detection and Obfuscation Mechanism for PUF-Based Authentication.", "DBLP authors": ["Sying-Jyan Wang", "Katherine Shu-Min Li", "Chen-Yeh Lin", "Song-Kong Chong"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00028", "OA papers": [{"PaperId": "https://openalex.org/W4312035988", "PaperTitle": "Intrusion Detection and Obfuscation Mechanism for PUF-Based Authentication", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Chung Hsing University": 1.0, "National Sun Yat-sen University": 1.0, "Institute for Information Industry": 2.0}, "Authors": ["Sying-Jyan Wang", "Katherine Shu-Min Li", "Chen-Yeh Lin", "Song-Kong Chong"]}]}, {"DBLP title": "PointerChecker: Tag-Based and Hardware-Assisted Memory Safety against Memory Corruption.", "DBLP authors": ["Xiaofan Nie", "Liwei Chen", "Gang Shi"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00029", "OA papers": [{"PaperId": "https://openalex.org/W4312036113", "PaperTitle": "PointerChecker: Tag-Based and Hardware-Assisted Memory Safety against Memory Corruption", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Information Engineering": 1.5, "Chinese Academy of Sciences": 1.5}, "Authors": ["Xiaofan Nie", "Liwei Chen", "Gang Shi"]}]}, {"DBLP title": "Using Hopfield Networks to Correct Instruction Faults.", "DBLP authors": ["Troya \u00c7agil K\u00f6yl\u00fc", "Moritz Fieback", "Said Hamdioui", "Mottaqiallah Taouil"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00030", "OA papers": [{"PaperId": "https://openalex.org/W4312036196", "PaperTitle": "Using Hopfield Networks to Correct Instruction Faults", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Delft University of Technology": 4.0}, "Authors": ["Talay Koylu", "Moritz Fieback", "Said Hamdioui", "Mottaqiallah Taouil"]}]}, {"DBLP title": "Two-Dimensional Test Generation Objective.", "DBLP authors": ["Irith Pomeranz"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00031", "OA papers": [{"PaperId": "https://openalex.org/W4312036189", "PaperTitle": "Two-Dimensional Test Generation Objective", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Selecting Path Delay Faults Through the Largest Subcircuits of Uncovered Lines.", "DBLP authors": ["Irith Pomeranz"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00032", "OA papers": [{"PaperId": "https://openalex.org/W4312081984", "PaperTitle": "Selecting Path Delay Faults Through the Largest Subcircuits of Uncovered Lines", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Using Fault Detection Tests to Produce Diagnostic Tests Targeting Large Sets of Candidate Faults.", "DBLP authors": ["Hari Addepalli", "Irith Pomeranz", "M. Enamul Amyeen", "Suriyaprakash Natarajan", "Arani Sinha", "Srikanth Venkataraman"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00033", "OA papers": [{"PaperId": "https://openalex.org/W4312081631", "PaperTitle": "Using Fault Detection Tests to Produce Diagnostic Tests Targeting Large Sets of Candidate Faults", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 2.0, "Intel (United States)": 4.0}, "Authors": ["Hari Addepalli", "Irith Pomeranz", "Enamul Amyeen", "Suriyaprakash Natarajan", "Arani Sinha", "Srikanth Venkataraman"]}]}, {"DBLP title": "Hybrid Rule-based and Machine Learning System for Assertion Generation from Natural Language Specifications.", "DBLP authors": ["Aditi", "Michael S. Hsiao"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00034", "OA papers": [{"PaperId": "https://openalex.org/W4312081888", "PaperTitle": "Hybrid Rule-based and Machine Learning System for Assertion Generation from Natural Language Specifications", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Fnu Aditi", "Michael S. Hsiao"]}]}, {"DBLP title": "AN-HRNS: AN-Coded Hierarchical Residue Number System for Reliable Neural Network Accelerators.", "DBLP authors": ["Wan Ju Huang", "Hsiao-Wen Fu", "Tsung-Chu Huang"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00035", "OA papers": [{"PaperId": "https://openalex.org/W4312036141", "PaperTitle": "AN-HRNS: AN-Coded Hierarchical Residue Number System for Reliable Neural Network Accelerators", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Changhua University of Education": 3.0}, "Authors": ["Wan-Ju Huang", "Hsiao-Wen Fu", "Tsung-Chu Huang"]}]}, {"DBLP title": "A Hardware Trojan Trigger Localization Method in RTL based on Control Flow Features.", "DBLP authors": ["Hao Huang", "Haihua Shen", "Shan Li", "Huawei Li"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00036", "OA papers": [{"PaperId": "https://openalex.org/W4312036239", "PaperTitle": "A Hardware Trojan Trigger Localization Method in RTL based on Control Flow Features", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Chinese Academy of Sciences": 3.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Hao Huang", "Haihua Shen", "Shan Li", "Huawei Li"]}]}, {"DBLP title": "FPGA-Based Emulation for Accelerating Transient Fault Reduction Analysis.", "DBLP authors": ["Zih-Ming Huang", "Dun-An Yang", "Jing-Jia Liou", "Harry H. Chen"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00037", "OA papers": [{"PaperId": "https://openalex.org/W4312036047", "PaperTitle": "FPGA-Based Emulation for Accelerating Transient Fault Reduction Analysis", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Zih-Ming Huang", "Dun-An Yang", "Jing-Jia Liou", "Harry H. Chen"]}]}, {"DBLP title": "On No-Reference Error Detection of an Image Stitching System Based on Error-Tolerance.", "DBLP authors": ["Tong-Yu Hsieh", "Pao-Wei Tsui", "Jun-Tsung Wu"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00038", "OA papers": [{"PaperId": "https://openalex.org/W4312036242", "PaperTitle": "On No-Reference Error Detection of an Image Stitching System Based on Error-Tolerance", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Tong-Yu Hsieh", "Pao-Wei Tsui", "Jun-Tsung Wu"]}]}, {"DBLP title": "Usable Circuits with Imperfect Scan Logic.", "DBLP authors": ["Irith Pomeranz"], "year": 2022, "doi": "https://doi.org/10.1109/ATS56056.2022.00039", "OA papers": [{"PaperId": "https://openalex.org/W4312035953", "PaperTitle": "Usable Circuits with Imperfect Scan Logic", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}]